{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$1378": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$1261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$1262": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1263": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1264": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1265": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1266": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$1267": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1268": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1269": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1270": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1297": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1298": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1299": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1300": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1301": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1302": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1303": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1304": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1305": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1306": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1307": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1308": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$1309": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1310": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1311": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$1379": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$1388": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$1389": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1390": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1391": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1392": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$1393": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$1394": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1395": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1396": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1397": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$1398": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$1399": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1400": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1401": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1402": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$1403": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$1404": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1405": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1406": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1407": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$1408": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$1409": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1410": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1411": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1412": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$1413": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$1414": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1415": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1416": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1417": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$1418": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$1419": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1420": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1421": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1422": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1423": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1424": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1425": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1426": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1427": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$1431": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$1432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1436": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1437": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1438": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1439": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1440": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1441": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1442": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$1443": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$1271": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1272": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1273": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1274": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$1275": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$1276": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1277": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1278": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1279": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$1280": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$1281": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$1282": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1283": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1284": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1285": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$1286": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$1287": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$1288": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$1289": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$1290": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$1291": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$1292": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$1293": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$1294": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$1295": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$1296": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.1-95.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RXD": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TXD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "LED0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LED1": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "LED2": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "LED3": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "LED4": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "LED5": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "LED0_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 11 ],
            "O": [ 5 ]
          }
        },
        "LED0_OBUF_O_I_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 13 ],
            "D": [ 14 ],
            "Q": [ 11 ]
          }
        },
        "LED0_OBUF_O_I_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 14 ],
            "I0": [ 11 ]
          }
        },
        "LED1_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 6 ]
          }
        },
        "LED2_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 7 ]
          }
        },
        "LED3_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 8 ]
          }
        },
        "LED4_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 9 ]
          }
        },
        "LED5_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 15 ],
            "O": [ 10 ]
          }
        },
        "RXD_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 16 ]
          }
        },
        "TXD_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 17 ],
            "O": [ 4 ]
          }
        },
        "_sha256.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 13 ]
          }
        },
        "_sha256.reset_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 19 ],
            "I0": [ 15 ],
            "I1": [ 20 ],
            "I3": [ 15 ],
            "SUM": [ 21 ]
          }
        },
        "_sha256.reset_ALU_I3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 22 ],
            "COUT": [ 23 ],
            "I0": [ 18 ],
            "I1": [ 24 ],
            "I3": [ 15 ],
            "SUM": [ 25 ]
          }
        },
        "_sha256.reset_ALU_I3_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 26 ],
            "COUT": [ 22 ],
            "I0": [ 18 ],
            "I1": [ 27 ],
            "I3": [ 15 ],
            "SUM": [ 28 ]
          }
        },
        "_sha256.reset_ALU_I3_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 29 ],
            "COUT": [ 30 ],
            "I0": [ 18 ],
            "I1": [ 31 ],
            "I3": [ 15 ],
            "SUM": [ 32 ]
          }
        },
        "_sha256.reset_ALU_I3_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 33 ],
            "COUT": [ 29 ],
            "I0": [ 18 ],
            "I1": [ 34 ],
            "I3": [ 15 ],
            "SUM": [ 35 ]
          }
        },
        "_sha256.reset_ALU_I3_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 33 ],
            "I0": [ 18 ],
            "I1": [ 37 ],
            "I3": [ 15 ],
            "SUM": [ 38 ]
          }
        },
        "_sha256.reset_ALU_I3_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 39 ],
            "COUT": [ 36 ],
            "I0": [ 18 ],
            "I1": [ 40 ],
            "I3": [ 15 ],
            "SUM": [ 41 ]
          }
        },
        "_sha256.reset_ALU_I3_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 42 ],
            "COUT": [ 39 ],
            "I0": [ 18 ],
            "I1": [ 43 ],
            "I3": [ 15 ],
            "SUM": [ 44 ]
          }
        },
        "_sha256.reset_ALU_I3_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 45 ],
            "COUT": [ 42 ],
            "I0": [ 18 ],
            "I1": [ 46 ],
            "I3": [ 15 ],
            "SUM": [ 47 ]
          }
        },
        "_sha256.reset_ALU_I3_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 48 ],
            "COUT": [ 45 ],
            "I0": [ 18 ],
            "I1": [ 49 ],
            "I3": [ 15 ],
            "SUM": [ 50 ]
          }
        },
        "_sha256.reset_ALU_I3_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 51 ],
            "COUT": [ 48 ],
            "I0": [ 18 ],
            "I1": [ 52 ],
            "I3": [ 15 ],
            "SUM": [ 53 ]
          }
        },
        "_sha256.reset_ALU_I3_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 51 ],
            "I0": [ 18 ],
            "I1": [ 55 ],
            "I3": [ 15 ],
            "SUM": [ 56 ]
          }
        },
        "_sha256.reset_ALU_I3_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 57 ],
            "COUT": [ 54 ],
            "I0": [ 18 ],
            "I1": [ 58 ],
            "I3": [ 15 ],
            "SUM": [ 59 ]
          }
        },
        "_sha256.reset_ALU_I3_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 60 ],
            "COUT": [ 26 ],
            "I0": [ 18 ],
            "I1": [ 61 ],
            "I3": [ 15 ],
            "SUM": [ 62 ]
          }
        },
        "_sha256.reset_ALU_I3_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 19 ],
            "COUT": [ 63 ],
            "I0": [ 18 ],
            "I1": [ 64 ],
            "I3": [ 15 ],
            "SUM": [ 65 ]
          }
        },
        "_sha256.reset_ALU_I3_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 66 ],
            "COUT": [ 57 ],
            "I0": [ 18 ],
            "I1": [ 67 ],
            "I3": [ 15 ],
            "SUM": [ 68 ]
          }
        },
        "_sha256.reset_ALU_I3_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 69 ],
            "COUT": [ 66 ],
            "I0": [ 18 ],
            "I1": [ 70 ],
            "I3": [ 15 ],
            "SUM": [ 71 ]
          }
        },
        "_sha256.reset_ALU_I3_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 72 ],
            "COUT": [ 69 ],
            "I0": [ 18 ],
            "I1": [ 73 ],
            "I3": [ 15 ],
            "SUM": [ 74 ]
          }
        },
        "_sha256.reset_ALU_I3_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 75 ],
            "COUT": [ 72 ],
            "I0": [ 18 ],
            "I1": [ 76 ],
            "I3": [ 15 ],
            "SUM": [ 77 ]
          }
        },
        "_sha256.reset_ALU_I3_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 78 ],
            "COUT": [ 75 ],
            "I0": [ 18 ],
            "I1": [ 79 ],
            "I3": [ 15 ],
            "SUM": [ 80 ]
          }
        },
        "_sha256.reset_ALU_I3_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 81 ],
            "COUT": [ 78 ],
            "I0": [ 18 ],
            "I1": [ 82 ],
            "I3": [ 15 ],
            "SUM": [ 83 ]
          }
        },
        "_sha256.reset_ALU_I3_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 84 ],
            "COUT": [ 81 ],
            "I0": [ 18 ],
            "I1": [ 85 ],
            "I3": [ 15 ],
            "SUM": [ 86 ]
          }
        },
        "_sha256.reset_ALU_I3_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 87 ],
            "COUT": [ 84 ],
            "I0": [ 18 ],
            "I1": [ 88 ],
            "I3": [ 15 ],
            "SUM": [ 89 ]
          }
        },
        "_sha256.reset_ALU_I3_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 90 ],
            "COUT": [ 87 ],
            "I0": [ 18 ],
            "I1": [ 91 ],
            "I3": [ 15 ],
            "SUM": [ 92 ]
          }
        },
        "_sha256.reset_ALU_I3_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 93 ],
            "COUT": [ 60 ],
            "I0": [ 18 ],
            "I1": [ 94 ],
            "I3": [ 15 ],
            "SUM": [ 95 ]
          }
        },
        "_sha256.reset_ALU_I3_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 23 ],
            "COUT": [ 90 ],
            "I0": [ 18 ],
            "I1": [ 96 ],
            "I3": [ 15 ],
            "SUM": [ 97 ]
          }
        },
        "_sha256.reset_ALU_I3_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 98 ],
            "COUT": [ 93 ],
            "I0": [ 18 ],
            "I1": [ 99 ],
            "I3": [ 15 ],
            "SUM": [ 100 ]
          }
        },
        "_sha256.reset_ALU_I3_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 101 ],
            "COUT": [ 98 ],
            "I0": [ 18 ],
            "I1": [ 102 ],
            "I3": [ 15 ],
            "SUM": [ 103 ]
          }
        },
        "_sha256.reset_ALU_I3_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 104 ],
            "COUT": [ 101 ],
            "I0": [ 18 ],
            "I1": [ 105 ],
            "I3": [ 15 ],
            "SUM": [ 106 ]
          }
        },
        "_sha256.reset_ALU_I3_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 107 ],
            "COUT": [ 108 ],
            "I0": [ 18 ],
            "I1": [ 109 ],
            "I3": [ 15 ],
            "SUM": [ 110 ]
          }
        },
        "_sha256.reset_ALU_I3_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 30 ],
            "COUT": [ 107 ],
            "I0": [ 18 ],
            "I1": [ 111 ],
            "I3": [ 15 ],
            "SUM": [ 112 ]
          }
        },
        "_sha256.reset_ALU_I3_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 63 ],
            "COUT": [ 104 ],
            "I0": [ 18 ],
            "I1": [ 113 ],
            "I3": [ 15 ],
            "SUM": [ 114 ]
          }
        },
        "_sha256.reset_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 15 ]
          }
        },
        "pos_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 116 ],
            "Q": [ 117 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 118 ],
            "Q": [ 119 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 120 ],
            "Q": [ 121 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 122 ],
            "Q": [ 123 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 124 ],
            "Q": [ 125 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 126 ],
            "Q": [ 127 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 115 ],
            "CLK": [ 13 ],
            "D": [ 128 ],
            "Q": [ 129 ],
            "RESET": [ 12 ]
          }
        },
        "pos_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 115 ],
            "I0": [ 130 ],
            "I1": [ 131 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 132 ],
            "COUT": [ 133 ],
            "I0": [ 18 ],
            "I1": [ 117 ],
            "I3": [ 15 ],
            "SUM": [ 116 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 134 ],
            "COUT": [ 132 ],
            "I0": [ 18 ],
            "I1": [ 119 ],
            "I3": [ 15 ],
            "SUM": [ 118 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 135 ],
            "COUT": [ 134 ],
            "I0": [ 18 ],
            "I1": [ 121 ],
            "I3": [ 15 ],
            "SUM": [ 120 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 136 ],
            "COUT": [ 135 ],
            "I0": [ 18 ],
            "I1": [ 123 ],
            "I3": [ 15 ],
            "SUM": [ 122 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 137 ],
            "COUT": [ 136 ],
            "I0": [ 18 ],
            "I1": [ 125 ],
            "I3": [ 15 ],
            "SUM": [ 124 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 138 ],
            "COUT": [ 137 ],
            "I0": [ 18 ],
            "I1": [ 127 ],
            "I3": [ 15 ],
            "SUM": [ 126 ]
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 138 ],
            "I0": [ 15 ],
            "I1": [ 129 ],
            "I3": [ 15 ],
            "SUM": [ 128 ]
          }
        },
        "sec_clk_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 110 ],
            "Q": [ 109 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 112 ],
            "Q": [ 111 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 56 ],
            "Q": [ 55 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 59 ],
            "Q": [ 58 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 68 ],
            "Q": [ 67 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 71 ],
            "Q": [ 70 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 74 ],
            "Q": [ 73 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 77 ],
            "Q": [ 76 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 80 ],
            "Q": [ 79 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 83 ],
            "Q": [ 82 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 86 ],
            "Q": [ 85 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 89 ],
            "Q": [ 88 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 32 ],
            "Q": [ 31 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 92 ],
            "Q": [ 91 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 97 ],
            "Q": [ 96 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 25 ],
            "Q": [ 24 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 28 ],
            "Q": [ 27 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 62 ],
            "Q": [ 61 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 95 ],
            "Q": [ 94 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 100 ],
            "Q": [ 99 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 103 ],
            "Q": [ 102 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 106 ],
            "Q": [ 105 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 114 ],
            "Q": [ 113 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 35 ],
            "Q": [ 34 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 65 ],
            "Q": [ 64 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 21 ],
            "Q": [ 20 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 38 ],
            "Q": [ 37 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 41 ],
            "Q": [ 40 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 44 ],
            "Q": [ 43 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 47 ],
            "Q": [ 46 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 50 ],
            "Q": [ 49 ],
            "RESET": [ 12 ]
          }
        },
        "sec_clk_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 53 ],
            "Q": [ 52 ],
            "RESET": [ 12 ]
          }
        },
        "send_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 139 ],
            "Q": [ 140 ],
            "SET": [ 12 ]
          }
        },
        "send_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 130 ],
            "I1": [ 131 ],
            "I2": [ 141 ]
          }
        },
        "send_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 142 ],
            "I1": [ 140 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 143 ],
            "COUT": [ 142 ],
            "I0": [ 144 ],
            "I1": [ 15 ],
            "I3": [ 18 ],
            "SUM": [ 145 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 146 ],
            "COUT": [ 143 ],
            "I0": [ 147 ],
            "I1": [ 18 ],
            "I3": [ 18 ],
            "SUM": [ 148 ]
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 15 ],
            "COUT": [ 146 ],
            "I0": [ 149 ],
            "I1": [ 15 ],
            "I3": [ 18 ],
            "SUM": [ 150 ]
          }
        },
        "start_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 151 ],
            "Q": [ 152 ],
            "SET": [ 12 ]
          }
        },
        "start_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 130 ],
            "I1": [ 131 ],
            "I2": [ 153 ]
          }
        },
        "start_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 153 ],
            "I0": [ 140 ],
            "I1": [ 142 ],
            "I2": [ 152 ]
          }
        },
        "start_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 131 ],
            "I0": [ 140 ],
            "I1": [ 152 ],
            "I2": [ 142 ],
            "I3": [ 154 ]
          }
        },
        "start_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 131 ],
            "I1": [ 130 ],
            "I2": [ 153 ],
            "I3": [ 156 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 155 ],
            "O": [ 158 ],
            "S0": [ 159 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 161 ],
            "O": [ 162 ],
            "S0": [ 159 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 161 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 163 ],
            "I1": [ 164 ],
            "O": [ 165 ],
            "S0": [ 159 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 164 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 167 ],
            "O": [ 168 ],
            "S0": [ 159 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 167 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 162 ],
            "I1": [ 158 ],
            "O": [ 169 ],
            "S0": [ 170 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 168 ],
            "I1": [ 165 ],
            "O": [ 171 ],
            "S0": [ 170 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ 173 ],
            "O": [ 130 ],
            "S0": [ 119 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 175 ],
            "O": [ 172 ],
            "S0": [ 121 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 176 ],
            "I1": [ 177 ],
            "O": [ 174 ],
            "S0": [ 123 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 177 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 179 ],
            "O": [ 175 ],
            "S0": [ 123 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 178 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 179 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ 181 ],
            "O": [ 173 ],
            "S0": [ 121 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ 183 ],
            "O": [ 180 ],
            "S0": [ 123 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 182 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ 185 ],
            "O": [ 181 ],
            "S0": [ 123 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 184 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 117 ],
            "I1": [ 129 ],
            "I2": [ 127 ],
            "I3": [ 125 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 171 ],
            "I1": [ 169 ],
            "O": [ 12 ],
            "S0": [ 186 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 187 ],
            "I1": [ 188 ],
            "O": [ 186 ],
            "S0": [ 27 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 189 ],
            "I1": [ 190 ],
            "O": [ 170 ],
            "S0": [ 76 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 192 ],
            "O": [ 189 ],
            "S0": [ 70 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 193 ],
            "I1": [ 194 ],
            "O": [ 191 ],
            "S0": [ 58 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 195 ],
            "I1": [ 196 ],
            "O": [ 193 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 195 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 196 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 197 ],
            "I1": [ 198 ],
            "O": [ 194 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 197 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 198 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "O": [ 192 ],
            "S0": [ 58 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 201 ],
            "I1": [ 202 ],
            "O": [ 199 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 201 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 202 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 203 ],
            "I1": [ 204 ],
            "O": [ 200 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 203 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 204 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 206 ],
            "O": [ 190 ],
            "S0": [ 70 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 207 ],
            "I1": [ 208 ],
            "O": [ 205 ],
            "S0": [ 58 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 210 ],
            "O": [ 207 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 209 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "O": [ 208 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 213 ],
            "I1": [ 214 ],
            "O": [ 206 ],
            "S0": [ 58 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 216 ],
            "O": [ 213 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 215 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 218 ],
            "O": [ 214 ],
            "S0": [ 55 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 217 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 218 ],
            "I0": [ 40 ],
            "I1": [ 46 ],
            "I2": [ 49 ],
            "I3": [ 52 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "O": [ 159 ],
            "S0": [ 109 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 222 ],
            "O": [ 219 ],
            "S0": [ 111 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 223 ],
            "I1": [ 224 ],
            "O": [ 221 ],
            "S0": [ 31 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 226 ],
            "O": [ 223 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 225 ],
            "I0": [ 73 ],
            "I1": [ 67 ],
            "I2": [ 43 ],
            "I3": [ 37 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 226 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 227 ],
            "I1": [ 228 ],
            "O": [ 224 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 227 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 229 ],
            "I1": [ 230 ],
            "O": [ 222 ],
            "S0": [ 31 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "O": [ 229 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 231 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 234 ],
            "O": [ 230 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 233 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 234 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 236 ],
            "O": [ 220 ],
            "S0": [ 111 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 238 ],
            "O": [ 235 ],
            "S0": [ 31 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 239 ],
            "I1": [ 240 ],
            "O": [ 237 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 242 ],
            "O": [ 238 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 243 ],
            "I1": [ 244 ],
            "O": [ 236 ],
            "S0": [ 31 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 245 ],
            "I1": [ 246 ],
            "O": [ 243 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 248 ],
            "O": [ 244 ],
            "S0": [ 34 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 249 ],
            "I1": [ 250 ],
            "O": [ 156 ],
            "S0": [ 88 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 252 ],
            "O": [ 249 ],
            "S0": [ 91 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 254 ],
            "O": [ 251 ],
            "S0": [ 96 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "O": [ 253 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 255 ],
            "I0": [ 102 ],
            "I1": [ 99 ],
            "I2": [ 94 ],
            "I3": [ 61 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 257 ],
            "I1": [ 258 ],
            "O": [ 254 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 257 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 260 ],
            "O": [ 252 ],
            "S0": [ 96 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 262 ],
            "O": [ 259 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 264 ],
            "O": [ 260 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 263 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "O": [ 250 ],
            "S0": [ 91 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 267 ],
            "I1": [ 268 ],
            "O": [ 265 ],
            "S0": [ 96 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 269 ],
            "I1": [ 270 ],
            "O": [ 267 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 269 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 270 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 271 ],
            "I1": [ 272 ],
            "O": [ 268 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 271 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 272 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 273 ],
            "I1": [ 274 ],
            "O": [ 266 ],
            "S0": [ 96 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 275 ],
            "I1": [ 276 ],
            "O": [ 273 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 275 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 278 ],
            "O": [ 274 ],
            "S0": [ 24 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 279 ],
            "I1": [ 280 ],
            "O": [ 187 ],
            "S0": [ 85 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 282 ],
            "O": [ 279 ],
            "S0": [ 82 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "O": [ 281 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 283 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 284 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 285 ],
            "I1": [ 286 ],
            "O": [ 282 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 285 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 287 ],
            "I1": [ 288 ],
            "O": [ 280 ],
            "S0": [ 82 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 289 ],
            "I1": [ 290 ],
            "O": [ 287 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 289 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 292 ],
            "O": [ 288 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 291 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 294 ],
            "O": [ 188 ],
            "S0": [ 85 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 295 ],
            "I1": [ 296 ],
            "O": [ 293 ],
            "S0": [ 82 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 297 ],
            "I1": [ 298 ],
            "O": [ 295 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 297 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 300 ],
            "O": [ 296 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 299 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 301 ],
            "I1": [ 302 ],
            "O": [ 294 ],
            "S0": [ 82 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 303 ],
            "I1": [ 304 ],
            "O": [ 301 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 303 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 306 ],
            "O": [ 302 ],
            "S0": [ 79 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 18 ]
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 306 ],
            "I0": [ 20 ],
            "I1": [ 64 ],
            "I2": [ 113 ],
            "I3": [ 105 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 307 ],
            "COUT": [ 154 ],
            "I0": [ 15 ],
            "I1": [ 117 ],
            "I3": [ 18 ],
            "SUM": [ 308 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 309 ],
            "COUT": [ 307 ],
            "I0": [ 18 ],
            "I1": [ 119 ],
            "I3": [ 18 ],
            "SUM": [ 310 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 311 ],
            "COUT": [ 309 ],
            "I0": [ 18 ],
            "I1": [ 121 ],
            "I3": [ 18 ],
            "SUM": [ 312 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 313 ],
            "COUT": [ 311 ],
            "I0": [ 18 ],
            "I1": [ 123 ],
            "I3": [ 18 ],
            "SUM": [ 314 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 315 ],
            "COUT": [ 313 ],
            "I0": [ 18 ],
            "I1": [ 125 ],
            "I3": [ 18 ],
            "SUM": [ 316 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 317 ],
            "COUT": [ 315 ],
            "I0": [ 18 ],
            "I1": [ 127 ],
            "I3": [ 18 ],
            "SUM": [ 318 ]
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 15 ],
            "COUT": [ 317 ],
            "I0": [ 18 ],
            "I1": [ 129 ],
            "I3": [ 18 ],
            "SUM": [ 319 ]
          }
        },
        "tx.buff_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 320 ],
            "Q": [ 321 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 322 ],
            "Q": [ 323 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 324 ],
            "Q": [ 325 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 326 ],
            "Q": [ 327 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_4": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 328 ],
            "Q": [ 329 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_5": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 330 ],
            "Q": [ 331 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_DFFSE_Q_6": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 141 ],
            "CLK": [ 13 ],
            "D": [ 18 ],
            "Q": [ 332 ],
            "SET": [ 18 ]
          }
        },
        "tx.buff_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 325 ],
            "I1": [ 149 ]
          }
        },
        "tx.buff_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 332 ],
            "I1": [ 335 ]
          }
        },
        "tx.buff_LUT2_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 336 ],
            "O": [ 337 ],
            "S0": [ 335 ]
          }
        },
        "tx.buff_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 323 ],
            "I1": [ 321 ],
            "I2": [ 149 ]
          }
        },
        "tx.buff_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 329 ],
            "I1": [ 327 ],
            "I2": [ 335 ],
            "I3": [ 149 ]
          }
        },
        "tx.buff_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 331 ],
            "I1": [ 332 ],
            "I2": [ 149 ],
            "I3": [ 335 ]
          }
        },
        "tx.busy_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 340 ],
            "Q": [ 341 ],
            "RESET": [ 342 ]
          }
        },
        "tx.clk_count_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 343 ],
            "Q": [ 344 ],
            "RESET": [ 345 ]
          }
        },
        "tx.clk_count_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 346 ],
            "Q": [ 347 ],
            "RESET": [ 348 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 350 ],
            "O": [ 348 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 352 ],
            "I1": [ 353 ],
            "O": [ 349 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "O": [ 350 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 361 ],
            "Q": [ 362 ],
            "RESET": [ 363 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 364 ],
            "I1": [ 365 ],
            "O": [ 363 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 367 ],
            "O": [ 364 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 368 ],
            "I1": [ 369 ],
            "O": [ 365 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 370 ],
            "Q": [ 371 ],
            "RESET": [ 372 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "O": [ 372 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "O": [ 373 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 378 ],
            "O": [ 374 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 377 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 379 ],
            "Q": [ 380 ],
            "RESET": [ 381 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 382 ],
            "I1": [ 383 ],
            "O": [ 381 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 385 ],
            "O": [ 382 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 387 ],
            "O": [ 383 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 388 ],
            "Q": [ 389 ],
            "RESET": [ 390 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "O": [ 390 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 394 ],
            "O": [ 391 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "O": [ 392 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 397 ],
            "Q": [ 398 ],
            "RESET": [ 399 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 400 ],
            "I1": [ 401 ],
            "O": [ 399 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 403 ],
            "O": [ 400 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 405 ],
            "O": [ 401 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 406 ],
            "Q": [ 407 ],
            "RESET": [ 408 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 410 ],
            "O": [ 408 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 412 ],
            "O": [ 409 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 414 ],
            "O": [ 410 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 415 ],
            "Q": [ 416 ],
            "RESET": [ 417 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 418 ],
            "I1": [ 419 ],
            "O": [ 417 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 420 ],
            "I1": [ 421 ],
            "O": [ 418 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 422 ],
            "I1": [ 423 ],
            "O": [ 419 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 424 ],
            "Q": [ 425 ],
            "RESET": [ 426 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 428 ],
            "O": [ 426 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 429 ],
            "I1": [ 430 ],
            "O": [ 427 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "O": [ 428 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 433 ],
            "Q": [ 434 ],
            "RESET": [ 435 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 436 ],
            "I1": [ 437 ],
            "O": [ 435 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 438 ],
            "I1": [ 439 ],
            "O": [ 436 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 440 ],
            "I1": [ 441 ],
            "O": [ 437 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 441 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 443 ],
            "O": [ 345 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 444 ],
            "I1": [ 445 ],
            "O": [ 442 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 446 ],
            "I1": [ 447 ],
            "O": [ 443 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 447 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 448 ],
            "Q": [ 449 ],
            "RESET": [ 450 ]
          }
        },
        "tx.clk_count_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 451 ],
            "Q": [ 452 ],
            "RESET": [ 453 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 455 ],
            "O": [ 453 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "O": [ 454 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 456 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 457 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 458 ],
            "I1": [ 459 ],
            "O": [ 455 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 460 ],
            "Q": [ 461 ],
            "RESET": [ 462 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 464 ],
            "O": [ 462 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 466 ],
            "O": [ 463 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 465 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "O": [ 464 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 468 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 469 ],
            "Q": [ 470 ],
            "RESET": [ 471 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 473 ],
            "O": [ 471 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 475 ],
            "O": [ 472 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 474 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 477 ],
            "O": [ 473 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 476 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 477 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 478 ],
            "Q": [ 479 ],
            "RESET": [ 480 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 481 ],
            "I1": [ 482 ],
            "O": [ 480 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 484 ],
            "O": [ 481 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 485 ],
            "I1": [ 486 ],
            "O": [ 482 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 486 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 487 ],
            "Q": [ 488 ],
            "RESET": [ 489 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 490 ],
            "COUT": [ 491 ],
            "I0": [ 18 ],
            "I1": [ 416 ],
            "I3": [ 15 ],
            "SUM": [ 415 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 492 ],
            "COUT": [ 490 ],
            "I0": [ 18 ],
            "I1": [ 425 ],
            "I3": [ 15 ],
            "SUM": [ 424 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 493 ],
            "COUT": [ 492 ],
            "I0": [ 18 ],
            "I1": [ 434 ],
            "I3": [ 15 ],
            "SUM": [ 433 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 494 ],
            "COUT": [ 495 ],
            "I0": [ 18 ],
            "I1": [ 461 ],
            "I3": [ 15 ],
            "SUM": [ 460 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 496 ],
            "COUT": [ 497 ],
            "I0": [ 18 ],
            "I1": [ 479 ],
            "I3": [ 15 ],
            "SUM": [ 478 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 496 ],
            "I0": [ 15 ],
            "I1": [ 488 ],
            "I3": [ 15 ],
            "SUM": [ 487 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 498 ],
            "COUT": [ 499 ],
            "I0": [ 18 ],
            "I1": [ 398 ],
            "I3": [ 15 ],
            "SUM": [ 397 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 491 ],
            "COUT": [ 498 ],
            "I0": [ 18 ],
            "I1": [ 407 ],
            "I3": [ 15 ],
            "SUM": [ 406 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 500 ],
            "COUT": [ 501 ],
            "I0": [ 18 ],
            "I1": [ 502 ],
            "I3": [ 15 ],
            "SUM": [ 503 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 504 ],
            "COUT": [ 500 ],
            "I0": [ 18 ],
            "I1": [ 505 ],
            "I3": [ 15 ],
            "SUM": [ 506 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 507 ],
            "COUT": [ 504 ],
            "I0": [ 18 ],
            "I1": [ 508 ],
            "I3": [ 15 ],
            "SUM": [ 509 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 510 ],
            "COUT": [ 507 ],
            "I0": [ 18 ],
            "I1": [ 511 ],
            "I3": [ 15 ],
            "SUM": [ 512 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 513 ],
            "COUT": [ 510 ],
            "I0": [ 18 ],
            "I1": [ 347 ],
            "I3": [ 15 ],
            "SUM": [ 346 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 514 ],
            "COUT": [ 513 ],
            "I0": [ 18 ],
            "I1": [ 362 ],
            "I3": [ 15 ],
            "SUM": [ 361 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 515 ],
            "COUT": [ 514 ],
            "I0": [ 18 ],
            "I1": [ 371 ],
            "I3": [ 15 ],
            "SUM": [ 370 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 516 ],
            "COUT": [ 515 ],
            "I0": [ 18 ],
            "I1": [ 380 ],
            "I3": [ 15 ],
            "SUM": [ 379 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 499 ],
            "COUT": [ 516 ],
            "I0": [ 18 ],
            "I1": [ 389 ],
            "I3": [ 15 ],
            "SUM": [ 388 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 495 ],
            "COUT": [ 493 ],
            "I0": [ 18 ],
            "I1": [ 452 ],
            "I3": [ 15 ],
            "SUM": [ 451 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 497 ],
            "COUT": [ 494 ],
            "I0": [ 18 ],
            "I1": [ 470 ],
            "I3": [ 15 ],
            "SUM": [ 469 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 517 ],
            "COUT": [ 518 ],
            "I0": [ 18 ],
            "I1": [ 341 ],
            "I3": [ 15 ],
            "SUM": [ 340 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 519 ],
            "COUT": [ 517 ],
            "I0": [ 18 ],
            "I1": [ 344 ],
            "I3": [ 15 ],
            "SUM": [ 343 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 520 ],
            "COUT": [ 519 ],
            "I0": [ 18 ],
            "I1": [ 449 ],
            "I3": [ 15 ],
            "SUM": [ 448 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 521 ],
            "COUT": [ 520 ],
            "I0": [ 18 ],
            "I1": [ 522 ],
            "I3": [ 15 ],
            "SUM": [ 523 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 524 ],
            "COUT": [ 521 ],
            "I0": [ 18 ],
            "I1": [ 525 ],
            "I3": [ 15 ],
            "SUM": [ 526 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 501 ],
            "COUT": [ 524 ],
            "I0": [ 18 ],
            "I1": [ 527 ],
            "I3": [ 15 ],
            "SUM": [ 528 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 518 ],
            "COUT": [ 529 ],
            "I0": [ 18 ],
            "I1": [ 18 ],
            "I3": [ 15 ],
            "SUM": [ 530 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 531 ],
            "I0": [ 487 ],
            "I1": [ 424 ],
            "I2": [ 433 ],
            "I3": [ 460 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 532 ],
            "I1": [ 531 ],
            "O": [ 533 ],
            "S0": [ 478 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 535 ],
            "O": [ 536 ],
            "S0": [ 478 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 534 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 535 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 532 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 533 ],
            "O": [ 360 ],
            "S0": [ 415 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 469 ],
            "I1": [ 451 ],
            "I2": [ 406 ],
            "I3": [ 397 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 388 ],
            "I1": [ 379 ],
            "I2": [ 370 ],
            "I3": [ 361 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 346 ],
            "I1": [ 512 ],
            "I2": [ 509 ],
            "I3": [ 506 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 358 ],
            "I0": [ 503 ],
            "I1": [ 528 ],
            "I2": [ 526 ],
            "I3": [ 523 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 448 ],
            "I1": [ 343 ],
            "I2": [ 340 ],
            "I3": [ 530 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 537 ],
            "I1": [ 538 ],
            "O": [ 489 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 540 ],
            "O": [ 537 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 539 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 541 ],
            "I1": [ 542 ],
            "O": [ 538 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 541 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 542 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "O": [ 450 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 546 ],
            "O": [ 543 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 545 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "O": [ 544 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 547 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 548 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 523 ],
            "Q": [ 522 ],
            "RESET": [ 549 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 550 ],
            "I1": [ 551 ],
            "O": [ 549 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 552 ],
            "I1": [ 553 ],
            "O": [ 550 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 552 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 553 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 554 ],
            "I1": [ 555 ],
            "O": [ 551 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 554 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 555 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 526 ],
            "Q": [ 525 ],
            "RESET": [ 556 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 557 ],
            "I1": [ 558 ],
            "O": [ 556 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 559 ],
            "I1": [ 560 ],
            "O": [ 557 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 559 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 560 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "O": [ 558 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 561 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 562 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 528 ],
            "Q": [ 527 ],
            "RESET": [ 563 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 564 ],
            "I1": [ 565 ],
            "O": [ 563 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 567 ],
            "O": [ 564 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 566 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 567 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 568 ],
            "I1": [ 569 ],
            "O": [ 565 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 568 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 569 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 503 ],
            "Q": [ 502 ],
            "RESET": [ 570 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 572 ],
            "O": [ 570 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 574 ],
            "O": [ 571 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 574 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 575 ],
            "I1": [ 576 ],
            "O": [ 572 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 575 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 576 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 506 ],
            "Q": [ 505 ],
            "RESET": [ 577 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 579 ],
            "O": [ 577 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 580 ],
            "I1": [ 581 ],
            "O": [ 578 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 580 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 581 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 583 ],
            "O": [ 579 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 582 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 583 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 509 ],
            "Q": [ 508 ],
            "RESET": [ 584 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "O": [ 584 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 587 ],
            "I1": [ 588 ],
            "O": [ 585 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 587 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 588 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 589 ],
            "I1": [ 590 ],
            "O": [ 586 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 590 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:20.4-21.49|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 13 ],
            "D": [ 512 ],
            "Q": [ 511 ],
            "RESET": [ 591 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 593 ],
            "O": [ 591 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 594 ],
            "I1": [ 595 ],
            "O": [ 592 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 594 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 595 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 597 ],
            "O": [ 593 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 596 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 597 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 598 ],
            "I1": [ 599 ],
            "O": [ 342 ],
            "S0": [ 351 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 600 ],
            "I1": [ 601 ],
            "O": [ 598 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 602 ],
            "I1": [ 603 ],
            "O": [ 599 ],
            "S0": [ 354 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 18 ]
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 357 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.data_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 320 ]
          }
        },
        "tx.data_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 604 ],
            "I1": [ 605 ],
            "O": [ 320 ],
            "S0": [ 125 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 606 ],
            "I1": [ 607 ],
            "O": [ 324 ],
            "S0": [ 127 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 609 ],
            "O": [ 606 ],
            "S0": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 18 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 609 ],
            "I0": [ 121 ],
            "I1": [ 129 ],
            "I2": [ 125 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 610 ],
            "I1": [ 611 ],
            "O": [ 607 ],
            "S0": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 119 ],
            "I1": [ 121 ],
            "I2": [ 129 ],
            "I3": [ 125 ]
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 119 ],
            "I1": [ 121 ],
            "I2": [ 129 ],
            "I3": [ 125 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 612 ],
            "I1": [ 613 ],
            "O": [ 326 ],
            "S0": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 615 ],
            "O": [ 612 ],
            "S0": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 127 ],
            "I1": [ 125 ],
            "I2": [ 119 ],
            "I3": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101100011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 127 ],
            "I1": [ 125 ],
            "I2": [ 119 ],
            "I3": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 617 ],
            "O": [ 613 ],
            "S0": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010101001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 127 ],
            "I1": [ 125 ],
            "I2": [ 119 ],
            "I3": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 127 ],
            "I1": [ 125 ],
            "I2": [ 119 ],
            "I3": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 619 ],
            "O": [ 328 ],
            "S0": [ 119 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 621 ],
            "O": [ 618 ],
            "S0": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001011100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 125 ],
            "I3": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 125 ],
            "I1": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 622 ],
            "I1": [ 623 ],
            "O": [ 619 ],
            "S0": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001101010011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 125 ],
            "I3": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 125 ],
            "I3": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 624 ],
            "I1": [ 625 ],
            "O": [ 330 ],
            "S0": [ 119 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 627 ],
            "O": [ 624 ],
            "S0": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010100100111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 123 ],
            "I1": [ 121 ],
            "I2": [ 125 ],
            "I3": [ 127 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 123 ],
            "I1": [ 121 ],
            "I2": [ 125 ],
            "I3": [ 127 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 629 ],
            "O": [ 625 ],
            "S0": [ 129 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 628 ],
            "I0": [ 123 ],
            "I1": [ 121 ],
            "I2": [ 125 ],
            "I3": [ 127 ]
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 123 ],
            "I1": [ 121 ],
            "I2": [ 125 ],
            "I3": [ 127 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 630 ],
            "I1": [ 631 ],
            "O": [ 604 ],
            "S0": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 119 ],
            "I3": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 119 ],
            "I3": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 633 ],
            "O": [ 605 ],
            "S0": [ 123 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 119 ],
            "I3": [ 121 ]
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 129 ],
            "I1": [ 127 ],
            "I2": [ 119 ],
            "I3": [ 121 ]
          }
        },
        "tx.len_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 634 ],
            "CLK": [ 13 ],
            "D": [ 635 ],
            "Q": [ 144 ],
            "RESET": [ 141 ]
          }
        },
        "tx.len_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 634 ],
            "CLK": [ 13 ],
            "D": [ 636 ],
            "Q": [ 147 ],
            "RESET": [ 141 ]
          }
        },
        "tx.len_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 634 ],
            "CLK": [ 13 ],
            "D": [ 637 ],
            "Q": [ 149 ],
            "RESET": [ 141 ]
          }
        },
        "tx.len_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 634 ],
            "CLK": [ 13 ],
            "D": [ 638 ],
            "Q": [ 335 ],
            "RESET": [ 141 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 639 ],
            "COUT": [ 640 ],
            "I0": [ 18 ],
            "I1": [ 144 ],
            "I3": [ 15 ],
            "SUM": [ 635 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 641 ],
            "COUT": [ 639 ],
            "I0": [ 18 ],
            "I1": [ 147 ],
            "I3": [ 15 ],
            "SUM": [ 636 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 642 ],
            "COUT": [ 641 ],
            "I0": [ 18 ],
            "I1": [ 149 ],
            "I3": [ 15 ],
            "SUM": [ 637 ]
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 18 ],
            "COUT": [ 642 ],
            "I0": [ 15 ],
            "I1": [ 335 ],
            "I3": [ 15 ],
            "SUM": [ 638 ]
          }
        },
        "tx.tx_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:29.4-44.9|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 634 ],
            "CLK": [ 13 ],
            "D": [ 643 ],
            "Q": [ 17 ],
            "SET": [ 141 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 644 ],
            "I1": [ 645 ],
            "O": [ 634 ],
            "S0": [ 357 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 646 ],
            "I1": [ 647 ],
            "O": [ 644 ],
            "S0": [ 351 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 648 ],
            "I1": [ 649 ],
            "O": [ 646 ],
            "S0": [ 354 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 648 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 650 ],
            "I1": [ 651 ],
            "O": [ 647 ],
            "S0": [ 354 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 652 ],
            "I1": [ 653 ],
            "O": [ 645 ],
            "S0": [ 351 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 654 ],
            "I1": [ 655 ],
            "O": [ 652 ],
            "S0": [ 354 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 654 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 656 ],
            "I1": [ 657 ],
            "O": [ 653 ],
            "S0": [ 354 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 657 ],
            "I0": [ 142 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 360 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 658 ],
            "I1": [ 659 ],
            "O": [ 643 ],
            "S0": [ 144 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 660 ],
            "I1": [ 661 ],
            "O": [ 658 ],
            "S0": [ 662 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 338 ],
            "I1": [ 339 ],
            "I2": [ 147 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 337 ],
            "O": [ 662 ],
            "S0": [ 147 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 664 ],
            "I1": [ 665 ],
            "O": [ 663 ],
            "S0": [ 335 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 18 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 666 ],
            "I1": [ 667 ],
            "O": [ 659 ],
            "S0": [ 662 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 666 ],
            "I0": [ 334 ]
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 334 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.18-3.21"
          }
        },
        "LED0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.40-3.44"
          }
        },
        "LED0_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "LED0_OBUF_O_I_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:57.21-57.26"
          }
        },
        "LED1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.46-3.50"
          }
        },
        "LED2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.52-3.56"
          }
        },
        "LED3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.58-3.62"
          }
        },
        "LED4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.64-3.68"
          }
        },
        "LED5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.70-3.74"
          }
        },
        "RXD": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.23-3.26"
          }
        },
        "RXD_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "TXD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:3.35-3.38"
          }
        },
        "_sha256.M": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 M",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:108.52-108.53"
          }
        },
        "_sha256.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "_sha256 clk",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:108.21-108.24"
          }
        },
        "_sha256.genblk3[10].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.a1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.c0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.d4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.e1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.h0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.h4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[10].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[10].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.d0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.h0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.k3": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.w2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[11].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[11].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.a2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.a3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.b4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.c4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.w2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[12].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[12].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.a3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.b0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.b4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.c0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.k3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[13].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[13].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.b0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[14].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[14].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.a2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.a3": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.b4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.c4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.k3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[15].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[15].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.a1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.b0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.d4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.e1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.h4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[1].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[1].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.d0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.h0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[2].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[2].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.a1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.a2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.c4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.d4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.k3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[3].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[3].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.a3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.b4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.c0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.d0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[4].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[4].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.a3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.b0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.b4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.e4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.k4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[5].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[5].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.a1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.b0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.d4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.e0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.e1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.e2": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.g4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.h4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[6].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[6].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.a2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.a4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.c4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.d0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.e1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.g0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.h0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.h4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.k3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.w2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[7].rI.w4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[7].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.a0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.c0": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.e1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.e3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.f0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.f4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.h0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.h4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.k1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.k2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.w1": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.w2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.w3": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[8].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[8].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.a0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.a2": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.a3": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.a4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.b0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.b4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.c0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.c4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.d0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.e0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.e1": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.e2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.e3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.e4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.f0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.f4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.g0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.g4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.h0": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.h4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.k1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.k2": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.k3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.k4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.tmp2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.tmp4": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.w1": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.w2": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.w3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.genblk3[9].rI.w4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 genblk3[9].rI w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:135.21-142.64"
          }
        },
        "_sha256.h[0]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[0]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[1]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[1]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[2]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[2]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[3]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[3]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[4]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[4]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[5]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[5]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[6]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[6]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.h[7]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 h[7]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:111.16-111.17"
          }
        },
        "_sha256.hash": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 hash",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:108.75-108.79"
          }
        },
        "_sha256.k[0]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[0]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[10]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[10]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[11]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[11]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[12]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[12]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[13]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[13]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[14]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[14]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[15]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[15]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[16]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[16]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[17]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[17]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[18]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[18]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[19]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[19]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[1]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[1]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[20]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[20]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[21]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[21]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[22]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[22]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[23]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[23]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[24]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[24]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[25]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[25]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[26]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[26]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[27]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[27]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[28]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[28]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[29]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[29]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[2]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[2]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[30]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[30]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[31]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[31]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[32]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[32]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[33]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[33]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[34]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[34]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[35]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[35]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[36]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[36]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[37]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[37]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[38]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[38]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[39]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[39]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[3]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[3]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[40]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[40]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[41]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[41]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[42]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[42]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[43]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[43]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[44]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[44]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[45]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[45]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[46]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[46]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[47]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[47]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[48]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[48]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[49]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[49]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[4]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[4]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[50]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[50]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[51]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[51]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[52]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[52]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[53]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[53]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[54]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[54]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[55]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[55]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[56]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[56]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[57]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[57]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[58]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[58]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[59]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[59]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[5]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[5]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[60]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[60]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[61]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[61]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[62]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[62]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[63]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[63]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[6]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[6]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[7]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[7]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[8]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[8]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.k[9]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 k[9]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:112.16-112.17"
          }
        },
        "_sha256.r0.a0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 a0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.23-226.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.a1": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 a1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:231.16-231.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.a2": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 a2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:235.16-235.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.a3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 a3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:239.16-239.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.a4": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 a4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.23-228.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.b0": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 b0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.27-226.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.b4": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 b4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.27-228.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.c0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 c0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.31-226.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.c4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 c4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.31-228.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.d0": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 d0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.35-226.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.d4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 d4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.35-228.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.e0": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 e0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.39-226.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.e1": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 e1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:232.16-232.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.e2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 e2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:236.16-236.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.e3": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 e3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:240.16-240.18|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.e4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 e4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.39-228.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.f0": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 f0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.43-226.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.f4": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 f4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.43-228.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.g0": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 g0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.47-226.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.g4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 g4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.47-228.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.h0": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 h0",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:226.51-226.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.h4": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 h4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:228.51-228.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.k1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 k1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.23-227.25|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.k2": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 k2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.27-227.29|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.k3": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 k3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.31-227.33|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.k4": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 k4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.35-227.37|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.tmp1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 tmp1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:230.16-230.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.tmp2": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 tmp2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:234.16-234.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.tmp3": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 tmp3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:238.16-238.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.tmp4": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 tmp4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:242.16-242.20|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.w1": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 w1",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.39-227.41|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.w2": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 w2",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.43-227.45|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.w3": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 w3",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.47-227.49|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r0.w4": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r0 w4",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:227.51-227.53|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:124.17-131.61"
          }
        },
        "_sha256.r[0]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[0]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[100]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[100]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[101]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[101]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[102]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[102]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[103]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[103]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[104]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[104]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[105]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[105]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[106]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[106]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[107]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[107]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[108]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[108]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[109]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[109]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[10]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[10]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[110]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[110]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[111]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[111]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[112]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[112]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[113]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[113]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[114]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[114]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[115]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[115]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[116]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[116]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[117]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[117]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[118]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[118]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[119]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[119]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[11]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[11]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[120]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[120]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[121]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[121]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[122]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[122]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[123]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[123]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[124]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[124]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[125]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[125]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[126]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[126]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[127]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[127]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[12]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[12]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[13]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[13]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[14]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[14]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[15]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[15]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[16]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[16]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[17]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[17]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[18]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[18]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[19]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[19]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[1]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[1]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[20]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[20]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[21]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[21]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[22]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[22]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[23]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[23]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[24]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[24]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[25]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[25]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[26]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[26]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[27]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[27]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[28]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[28]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[29]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[29]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[2]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[2]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[30]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[30]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[31]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[31]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[32]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[32]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[33]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[33]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[34]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[34]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[35]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[35]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[36]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[36]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[37]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[37]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[38]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[38]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[39]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[39]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[3]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[3]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[40]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[40]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[41]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[41]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[42]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[42]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[43]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[43]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[44]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[44]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[45]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[45]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[46]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[46]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[47]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[47]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[48]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[48]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[49]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[49]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[4]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[4]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[50]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[50]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[51]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[51]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[52]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[52]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[53]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[53]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[54]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[54]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[55]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[55]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[56]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[56]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[57]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[57]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[58]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[58]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[59]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[59]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[5]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[5]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[60]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[60]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[61]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[61]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[62]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[62]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[63]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[63]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[64]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[64]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[65]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[65]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[66]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[66]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[67]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[67]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[68]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[68]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[69]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[69]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[6]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[6]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[70]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[70]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[71]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[71]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[72]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[72]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[73]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[73]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[74]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[74]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[75]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[75]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[76]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[76]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[77]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[77]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[78]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[78]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[79]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[79]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[7]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[7]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[80]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[80]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[81]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[81]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[82]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[82]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[83]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[83]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[84]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[84]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[85]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[85]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[86]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[86]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[87]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[87]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[88]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[88]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[89]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[89]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[8]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[8]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[90]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[90]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[91]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[91]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[92]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[92]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[93]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[93]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[94]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[94]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[95]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[95]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[96]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[96]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[97]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[97]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[98]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[98]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[99]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[99]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.r[9]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 r[9]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:114.16-114.17"
          }
        },
        "_sha256.reset": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "_sha256 reset",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:108.26-108.31"
          }
        },
        "_sha256.reset_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 18, 19, 63, 104, 101, 98, 93, 60, 26, 22, 23, 90, 87, 84, 81, 78, 75, 72, 69, 66, 57, 54, 51, 48, 45, 42, 39, 36, 33, 29, 30, 107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "_sha256.reset_ALU_I3_7_COUT": {
          "hide_name": 0,
          "bits": [ 19, 63, 104, 101, 98, 93, 60, 26, 22, 23, 90, 87, 84, 81, 78, 75, 72, 69, 66, 57, 54, 51, 48, 45, 42, 39, 36, 33, 29, 30, 107, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "31"
          }
        },
        "_sha256.w[0]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[0]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[10]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[10]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[11]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[11]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[12]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[12]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[13]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[13]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[14]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[14]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[15]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[15]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[16]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[16]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[17]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[17]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[18]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[18]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[19]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[19]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[1]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[1]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[20]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[20]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[21]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[21]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[22]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[22]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[23]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 18, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[23]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[24]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[24]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[25]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[25]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[26]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[26]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[27]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[27]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[28]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[28]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[29]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[29]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[2]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[2]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[30]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[30]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[31]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[31]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[32]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[32]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[33]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 15, 15, 18, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[33]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[34]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[34]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[35]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[35]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[36]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[36]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[37]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[37]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[38]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[38]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[39]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[39]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[3]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[3]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[40]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[40]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[41]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[41]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[42]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 18, 18, 18, 15, 15, 15, 15, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[42]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[43]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[43]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[44]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[44]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[45]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[45]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[46]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[46]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[47]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[47]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[48]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 15, 15, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[48]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[49]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[49]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[4]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[4]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[50]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[50]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[51]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 15, 18, 18, 15, 18, 18, 15, 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[51]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[52]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[52]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[53]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[53]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[54]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[54]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[55]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[55]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[56]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 18, 15, 15, 15, 18, 18, 15, 15, 15, 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[56]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[57]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 18, 15, 18, 15, 15, 18, 18, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[57]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[58]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18, 18, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[58]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[59]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[59]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[5]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[5]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[60]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[60]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[61]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[61]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[62]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 15, 18, 18, 15, 15, 18, 15, 18, 18, 18, 15, 18, 15, 15, 15, 18, 15, 18, 15, 18, 15, 18, 15, 15, 15, 18, 15, 15, 15 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[62]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[63]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 18, 15, 18, 15, 18, 18, 15, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[63]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[6]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[6]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[7]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[7]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[8]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[8]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "_sha256.w[9]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18 ],
          "upto": 1,
          "attributes": {
            "hdlname": "_sha256 w[9]",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:13.11-13.65|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:113.16-113.17"
          }
        },
        "ascii[0]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[10]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[11]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[12]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[13]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[14]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[15]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 18, 15, 15, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[1]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[2]": {
          "hide_name": 0,
          "bits": [ 18, 15, 18, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[3]": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[4]": {
          "hide_name": 0,
          "bits": [ 18, 18, 15, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[5]": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[6]": {
          "hide_name": 0,
          "bits": [ 18, 15, 15, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[7]": {
          "hide_name": 0,
          "bits": [ 15, 15, 15, 18, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[8]": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "ascii[9]": {
          "hide_name": 0,
          "bits": [ 15, 18, 18, 15, 15, 15, 18, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:20.15-20.20"
          }
        },
        "busy": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:17.9-17.13"
          }
        },
        "char": {
          "hide_name": 0,
          "bits": [ 330, 328, 326, 324, 322, 15, 320, 18 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:22.15-22.19"
          }
        },
        "data": {
          "hide_name": 0,
          "bits": [ 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:5.17-5.21"
          }
        },
        "hash": {
          "hide_name": 0,
          "bits": [ 15, 18, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 18, 18, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 15, 15, 15, 15, 15, 18, 18, 18, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18, 15, 18, 18, 15, 15, 15, 18, 18, 18, 15, 18, 15, 15, 18, 18, 18, 18, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 18, 15, 15, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 18, 18, 18, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 15, 15, 18, 15, 18, 18, 15, 15, 15, 15, 18, 15, 15, 18, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 15, 18, 18, 18, 18, 18, 15, 18, 18, 15, 18, 15, 18, 15, 15, 15, 15, 15, 15, 15, 18, 18, 15, 15, 15, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 18, 15, 15, 15, 15, 15, 15, 15, 18, 15, 18, 15, 15, 18, 15, 18, 18, 18, 18, 18, 18, 15, 15, 15, 15, 18, 18, 15, 18, 15, 15, 15, 18, 15 ],
          "upto": 1,
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:11.17-11.21"
          }
        },
        "msg": {
          "hide_name": 0,
          "bits": [ 18, 18, 18, 15, 15, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 15, 15, 15, 18, 18, 18, 15, 15, 18, 18, 15, 18, 18, 18, 15, 15, 18, 15, 18, 18, 18, 18, 15, 15, 18 ],
          "upto": 1,
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:7.17-7.20"
          }
        },
        "pos": {
          "hide_name": 0,
          "bits": [ 129, 127, 125, 123, 121, 119, 117 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:19.15-19.18"
          }
        },
        "pos_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
          }
        },
        "pos_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 128, 126, 124, 122, 120, 118, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 18, 138, 137, 136, 135, 134, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "pos_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 138, 137, 136, 135, 134, 132, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:47.24-47.31|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "6"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:15.9-15.14"
          }
        },
        "sec_clk": {
          "hide_name": 0,
          "bits": [ 20, 64, 113, 105, 102, 99, 94, 61, 27, 24, 96, 91, 88, 85, 82, 79, 76, 73, 70, 67, 58, 55, 52, 49, 46, 43, 40, 37, 34, 31, 111, 109 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:26.15-26.22"
          }
        },
        "sec_clk_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 21, 65, 114, 106, 103, 100, 95, 62, 28, 25, 97, 92, 89, 86, 83, 80, 77, 74, 71, 68, 59, 56, 53, 50, 47, 44, 41, 38, 35, 32, 112, 110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:65.21-65.32|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "send": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:16.16-16.20"
          }
        },
        "send_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6"
          }
        },
        "send_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 130, 131, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "send_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 142, 358, 359, 360, 354, 351, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 150, 148, 145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "send_LUT2_I1_I0_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 15, 146, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:27.19-27.27|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "start": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:16.9-16.14"
          }
        },
        "start_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:28.3-69.6"
          }
        },
        "start_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 131, 130, 153, 156, 159, 170, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "start_LUT4_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_1_O": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:54.10-54.47"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_2_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_3_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "start_LUT4_I1_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "start_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 317, 315, 313, 311, 309, 307, 154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 319, 318, 316, 314, 312, 310, 308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "start_LUT4_I1_I3_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 15, 317, 315, 313, 311, 309, 307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:44.16-44.24|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "tx.buff": {
          "hide_name": 0,
          "bits": [ 332, 331, 329, 327, 325, 323, 15, 321, 332, 15 ],
          "attributes": {
            "hdlname": "tx buff",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:25.16-25.20"
          }
        },
        "tx.buff_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.buff_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.busy": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "tx busy",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:12.25-12.29"
          }
        },
        "tx.clk": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "tx clk",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:6.23-6.26"
          }
        },
        "tx.clk_count": {
          "hide_name": 0,
          "bits": [ 488, 479, 470, 461, 452, 434, 425, 416, 407, 398, 389, 380, 371, 362, 347, 511, 508, 505, 502, 527, 525, 522, 449, 344, 341 ],
          "attributes": {
            "hdlname": "tx clk_count",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:17.15-17.24"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_10_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_11_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_12_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_13_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_14_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_15_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_16_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_17_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_18_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_19_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_1_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_20_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_21_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_22_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_23_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 487, 424, 433, 460, 478, 415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 18, 496, 497, 494, 495, 493, 492, 490, 491, 498, 499, 516, 515, 514, 513, 510, 507, 504, 500, 501, 524, 521, 520, 519, 517, 518 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 487, 478, 469, 460, 451, 433, 424, 415, 406, 397, 388, 379, 370, 361, 346, 512, 509, 506, 503, 528, 526, 523, 448, 343, 340, 530 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 496, 497, 494, 495, 493, 492, 490, 491, 498, 499, 516, 515, 514, 513, 510, 507, 504, 500, 501, 524, 521, 520, 519, 517, 518, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:21.35-21.48|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "25"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_D_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 357, 358, 359, 360, 354, 351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_24_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_2_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 553 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_3_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET": {
          "hide_name": 0,
          "bits": [ 556 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_4_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_5_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_6_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 576 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 578 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 580 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 582 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_7_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 583 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET": {
          "hide_name": 0,
          "bits": [ 584 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 587 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 588 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 586 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_8_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 590 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET": {
          "hide_name": 0,
          "bits": [ 591 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 592 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 594 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 595 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 593 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_9_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 597 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 598 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 600 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 601 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 602 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.clk_count_DFFR_Q_RESET_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 603 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data": {
          "hide_name": 0,
          "bits": [ 330, 328, 326, 324, 322, 15, 320, 18 ],
          "attributes": {
            "hdlname": "tx data",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:9.25-9.29"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 606 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 608 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 609 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 607 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 610 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 611 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 612 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 613 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 617 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 620 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 619 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1": {
          "hide_name": 0,
          "bits": [ 625 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_4_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 605 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.data_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.len": {
          "hide_name": 0,
          "bits": [ 335, 149, 147, 144 ],
          "attributes": {
            "hdlname": "tx len",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:26.16-26.19"
          }
        },
        "tx.len_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 638, 637, 636, 635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 18, 642, 641, 639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "tx.len_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 642, 641, 639, 640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:41.11-41.18|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "tx.send": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "hdlname": "tx send",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:8.23-8.27"
          }
        },
        "tx.tx": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "tx tx",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:11.23-11.25"
          }
        },
        "tx.tx_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:38.11-38.27"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 644 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 651 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 645 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\main.v:71.11-71.73|c:\\Users\\Emerson\\Documents\\fpga\\Verilog-SHA256\\uart.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:137.23-137.24"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 658 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 661 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 338, 339, 147, 334, 662, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 659 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "tx.tx_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        }
      }
    }
  }
}
