+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/SSTATE_reg/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                                DDR_CT_TEST_OV_i/DDR_CT_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                              DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[1]/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]/R|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[24]/R|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[21]/R|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]/R|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                                     DDR_CT_TEST_OV_i/DDR_CT_0/U0/SD_reg/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                              DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[0]/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                              DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG0_reg[0]/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                              DDR_CT_TEST_OV_i/DDR_CT_0/U0/DEBUG1_reg[1]/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                                 DDR_CT_TEST_OV_i/DDR_CT_0/U0/ESTATE_reg/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[20]/D|
|               clk_fpga_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                               DDR_CT_TEST_OV_i/DDR_CT_0/U0/drdy_buf_reg/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[31]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[28]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[0]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[15]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                 DDR_CT_TEST_OV_i/META4_0/U0/idat_reg[1]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                 DDR_CT_TEST_OV_i/META4_0/U0/idat_reg[2]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[30]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                 DDR_CT_TEST_OV_i/META4_0/U0/idat_reg[0]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[4]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[8]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[18]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[3]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[12]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[17]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[7]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[6]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[10]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[11]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[14]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[1]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[13]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[9]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[25]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[23]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[22]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[2]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[27]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[26]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[29]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[19]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                                DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[5]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[16]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[21]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |               clk_fpga_0 |                                                               DDR_CT_TEST_OV_i/META32_0/U0/idat_reg[24]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[23]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[22]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |                                                       DDR_CT_TEST_OV_i/DDR_CT_0/U0/time_dat_buf_reg[24]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D|
| clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |clk_out1_DDR_CT_TEST_OV_clk_wiz_0_0 |DDR_CT_TEST_OV_i/DDR_CT_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
