

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_s'
================================================================
* Date:           Thu Nov 20 16:57:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     1582|    47806|  25.199 us|  0.761 ms|  1582|  47806|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+
        |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262   |applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1   |      134|      134|   1.340 us|   1.340 us|   133|   133|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_2_fu_271                 |applyMixer_hls_3_Pipeline_2                 |      513|      513|   5.130 us|   5.130 us|   512|   512|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_3_fu_277                 |applyMixer_hls_3_Pipeline_3                 |      513|      513|   5.130 us|   5.130 us|   512|   512|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283  |applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1  |      514|      514|   5.140 us|   5.140 us|   513|   513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293  |applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7  |      514|      514|   5.140 us|   5.140 us|   513|   513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307  |applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5  |      514|      514|   5.140 us|   5.140 us|   513|   513|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319  |applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6  |     2050|     2050|  32.654 us|  32.654 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_127_2     |       24|    46248|  8 ~ 15416|          -|          -|      3|        no|
        | + VITIS_LOOP_131_3    |        6|    15414|   2 ~ 5138|          -|          -|      3|        no|
        |  ++ VITIS_LOOP_132_4  |        0|     5136|       2568|          -|          -|  0 ~ 2|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    943|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        4|  25|   2510|   3000|    -|
|Memory           |        8|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      0|    777|    -|
|Register         |        -|   -|    709|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       12|  25|   3219|   4720|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       10|  31|      9|     26|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |grp_applyMixer_hls_3_Pipeline_2_fu_271                 |applyMixer_hls_3_Pipeline_2                 |        0|   0|   11|    55|    0|
    |grp_applyMixer_hls_3_Pipeline_3_fu_277                 |applyMixer_hls_3_Pipeline_3                 |        0|   0|   11|    55|    0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283  |applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1  |        0|   0|   23|    63|    0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307  |applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5  |        0|   0|   49|   127|    0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319  |applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6  |        0|   6|  906|   920|    0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293  |applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7  |        0|   0|   23|   127|    0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262   |applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1   |        4|   0|  605|  1123|    0|
    |mul_12ns_65ns_66_5_1_U62                               |mul_12ns_65ns_66_5_1                        |        0|   4|  441|   256|    0|
    |mul_53ns_90ns_141_5_1_U63                              |mul_53ns_90ns_141_5_1                       |        0|  15|  441|   256|    0|
    |sparsemux_7_2_65_1_1_U64                               |sparsemux_7_2_65_1_1                        |        0|   0|    0|     9|    0|
    |sparsemux_7_2_65_1_1_U65                               |sparsemux_7_2_65_1_1                        |        0|   0|    0|     9|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+
    |Total                                                  |                                            |        4|  25| 2510|  3000|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bufA_re_U  |applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |bufA_im_U  |applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |bufB_re_U  |applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |bufB_im_U  |applyMixer_hls_3_s_bufA_re_RAM_2P_BRAM_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +-----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                             |        8|  0|   0|    0|  2048|  128|     4|        65536|
    +-----------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add41_fu_693_p2                   |         +|   0|  0|   13|           4|           4|
    |add_ln137_fu_724_p2               |         +|   0|  0|   39|          32|          32|
    |add_ln42_fu_418_p2                |         +|   0|  0|   73|          66|          66|
    |j_3_fu_675_p2                     |         +|   0|  0|   10|           2|           1|
    |j_fu_744_p2                       |         +|   0|  0|   39|          32|           1|
    |t_2_fu_637_p2                     |         +|   0|  0|   10|           2|           1|
    |base_fu_655_p2                    |         -|   0|  0|   13|           4|           4|
    |sub_ln211_fu_360_p2               |         -|   0|  0|   60|           1|          53|
    |sub_ln228_fu_436_p2               |         -|   0|  0|   73|          65|          66|
    |sub_ln254_fu_565_p2               |         -|   0|  0|   72|           1|          65|
    |sub_ln261_fu_493_p2               |         -|   0|  0|   72|           1|          65|
    |sub_ln266_fu_607_p2               |         -|   0|  0|   49|           1|          42|
    |icmp_ln127_fu_631_p2              |      icmp|   0|  0|   10|           2|           2|
    |icmp_ln132_1_fu_718_p2            |      icmp|   0|  0|   39|          32|           2|
    |icmp_ln132_fu_669_p2              |      icmp|   0|  0|   10|           2|           2|
    |icmp_ln225_1_fu_447_p2            |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln225_fu_442_p2              |      icmp|   0|  0|   10|           2|           2|
    |icmp_ln248_1_fu_504_p2            |      icmp|   0|  0|   10|           2|           1|
    |icmp_ln248_fu_499_p2              |      icmp|   0|  0|   11|           2|           3|
    |sign0_fu_354_p2                   |      icmp|   0|  0|   39|          32|           1|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |mask_fu_739_p2                    |        or|   0|  0|    9|           9|           9|
    |or_ln225_fu_452_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln248_fu_509_p2                |        or|   0|  0|    2|           1|           1|
    |empty_fu_481_p3                   |    select|   0|  0|   65|           1|          65|
    |inabs_fu_366_p3                   |    select|   0|  0|   53|           1|          53|
    |select_ln265_fu_622_p3            |    select|   0|  0|   22|           1|          22|
    |bit_i_fu_702_p2                   |       shl|   0|  0|   19|           1|           9|
    |bit_j_fu_729_p2                   |       shl|   0|  0|  100|           1|          32|
    |shl49_fu_708_p2                   |       shl|   0|  0|    7|           1|           3|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  943|         305|         610|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  113|         24|    1|         24|
    |bufA_im_address0           |   20|          4|    9|         36|
    |bufA_im_address1           |   25|          5|    9|         45|
    |bufA_im_ce0                |   20|          4|    1|          4|
    |bufA_im_ce1                |   25|          5|    1|          5|
    |bufA_im_d1                 |   25|          5|   32|        160|
    |bufA_im_we1                |   25|          5|    1|          5|
    |bufA_re_address0           |   20|          4|    9|         36|
    |bufA_re_address1           |   25|          5|    9|         45|
    |bufA_re_ce0                |   20|          4|    1|          4|
    |bufA_re_ce1                |   25|          5|    1|          5|
    |bufA_re_d1                 |   25|          5|   32|        160|
    |bufA_re_we1                |   25|          5|    1|          5|
    |bufB_im_address0           |   20|          4|    9|         36|
    |bufB_im_address1           |   20|          4|    9|         36|
    |bufB_im_ce0                |   20|          4|    1|          4|
    |bufB_im_ce1                |   20|          4|    1|          4|
    |bufB_im_d1                 |   20|          4|   32|        128|
    |bufB_im_we1                |   20|          4|    1|          4|
    |bufB_re_address0           |   20|          4|    9|         36|
    |bufB_re_address1           |   20|          4|    9|         36|
    |bufB_re_ce0                |   20|          4|    1|          4|
    |bufB_re_ce1                |   20|          4|    1|          4|
    |bufB_re_d1                 |   20|          4|   32|        128|
    |bufB_re_we1                |   20|          4|    1|          4|
    |grp_fu_917_ce              |    9|          2|    1|          2|
    |i_reg_216                  |    9|          2|    2|          4|
    |j_1_reg_253                |    9|          2|   32|         64|
    |state_cur_030126_reg_168   |    9|          2|    1|          2|
    |state_cur_127128_reg_192   |    9|          2|    1|          2|
    |state_cur_223131_reg_227   |    9|          2|    1|          2|
    |state_im_ce0               |    9|          2|    1|          2|
    |state_im_ce1               |    9|          2|    1|          2|
    |state_im_we1               |    9|          2|    1|          2|
    |state_next_029132_reg_180  |    9|          2|    1|          2|
    |state_next_126130_reg_204  |    9|          2|    1|          2|
    |state_next_222129_reg_239  |    9|          2|    1|          2|
    |state_re_ce0               |    9|          2|    1|          2|
    |state_re_ce1               |    9|          2|    1|          2|
    |state_re_we1               |    9|          2|    1|          2|
    |t_fu_134                   |    9|          2|    2|          4|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  777|        160|  262|       1056|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_reg_812                                                    |  66|   0|   66|          0|
    |ap_CS_fsm                                                           |  23|   0|   23|          0|
    |base_reg_866                                                        |   4|   0|    4|          0|
    |bit_i_reg_894                                                       |   9|   0|    9|          0|
    |empty_reg_828                                                       |  65|   0|   65|          0|
    |grp_applyMixer_hls_3_Pipeline_2_fu_271_ap_start_reg                 |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_3_fu_277_ap_start_reg                 |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293_ap_start_reg  |   1|   0|    1|          0|
    |grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262_ap_start_reg   |   1|   0|    1|          0|
    |i_reg_216                                                           |   2|   0|    2|          0|
    |icmp_ln225_1_reg_822                                                |   1|   0|    1|          0|
    |icmp_ln248_reg_833                                                  |   1|   0|    1|          0|
    |inabs_reg_774                                                       |  32|   0|   53|         21|
    |j_1_reg_253                                                         |  32|   0|   32|          0|
    |j_3_reg_884                                                         |   2|   0|    2|          0|
    |j_reg_912                                                           |  32|   0|   32|          0|
    |k_3_reg_794                                                         |   2|   0|    2|          0|
    |lshr_ln_reg_848                                                     |  22|   0|   22|          0|
    |mask_reg_907                                                        |   9|   0|    9|          0|
    |mul_ln42_reg_807                                                    |  66|   0|   66|          0|
    |p_loc160_fu_138                                                     |  65|   0|   65|          0|
    |p_loc_fu_142                                                        |  65|   0|   65|          0|
    |r_reg_817                                                           |  65|   0|   65|          0|
    |select_ln265_reg_853                                                |  22|   0|   22|          0|
    |shl49_reg_899                                                       |   3|   0|    3|          0|
    |sign0_reg_769                                                       |   1|   0|    1|          0|
    |state_cur_030126_reg_168                                            |   1|   0|    1|          0|
    |state_cur_127128_reg_192                                            |   1|   0|    1|          0|
    |state_cur_223131_reg_227                                            |   1|   0|    1|          0|
    |state_next_029132_reg_180                                           |   1|   0|    1|          0|
    |state_next_126130_reg_204                                           |   1|   0|    1|          0|
    |state_next_222129_reg_239                                           |   1|   0|    1|          0|
    |t_2_reg_861                                                         |   2|   0|    2|          0|
    |t_fu_134                                                            |   2|   0|    2|          0|
    |tmp_100_reg_843                                                     |  22|   0|   22|          0|
    |tmp_reg_789                                                         |  12|   0|   12|          0|
    |trunc_ln128_reg_876                                                 |   3|   0|    3|          0|
    |trunc_ln1_reg_838                                                   |  42|   0|   42|          0|
    |trunc_ln42_reg_779                                                  |  20|   0|   41|         21|
    |zext_ln128_reg_871                                                  |   4|   0|   32|         28|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 709|   0|  779|         70|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|grp_fu_102_p_din0   |  out|   32|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|grp_fu_102_p_din1   |  out|   22|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|grp_fu_102_p_dout0  |   in|   52|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|grp_fu_102_p_ce     |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>|  return value|
|state_re_address0   |  out|    9|   ap_memory|           state_re|         array|
|state_re_ce0        |  out|    1|   ap_memory|           state_re|         array|
|state_re_q0         |   in|   32|   ap_memory|           state_re|         array|
|state_re_address1   |  out|    9|   ap_memory|           state_re|         array|
|state_re_ce1        |  out|    1|   ap_memory|           state_re|         array|
|state_re_we1        |  out|    1|   ap_memory|           state_re|         array|
|state_re_d1         |  out|   32|   ap_memory|           state_re|         array|
|state_im_address0   |  out|    9|   ap_memory|           state_im|         array|
|state_im_ce0        |  out|    1|   ap_memory|           state_im|         array|
|state_im_q0         |   in|   32|   ap_memory|           state_im|         array|
|state_im_address1   |  out|    9|   ap_memory|           state_im|         array|
|state_im_ce1        |  out|    1|   ap_memory|           state_im|         array|
|state_im_we1        |  out|    1|   ap_memory|           state_im|         array|
|state_im_d1         |  out|   32|   ap_memory|           state_im|         array|
|beta                |   in|   32|     ap_none|               beta|        scalar|
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 23 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 24 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta"   --->   Operation 25 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc160 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%bufA_re = alloca i64 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:111]   --->   Operation 28 'alloca' 'bufA_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%bufA_im = alloca i64 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:111]   --->   Operation 29 'alloca' 'bufA_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%bufB_re = alloca i64 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:112]   --->   Operation 30 'alloca' 'bufB_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%bufB_im = alloca i64 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:112]   --->   Operation 31 'alloca' 'bufB_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i32.i21, i32 %beta_read, i21 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 32 'bitconcatenate' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.55ns)   --->   "%sign0 = icmp_sgt  i32 %beta_read, i32 0" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:204->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 33 'icmp' 'sign0' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (3.23ns)   --->   "%sub_ln211 = sub i53 0, i53 %x_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:211->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 34 'sub' 'sub_ln211' <Predicate = true> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%inabs = select i1 %sign0, i53 %x_1, i53 %sub_ln211" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 35 'select' 'inabs' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i53 %inabs" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 36 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln127 = store i2 0, i2 %t" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 37 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i53 %inabs" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 38 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [5/5] (6.97ns)   --->   "%mul_ln38 = mul i141 %zext_ln38, i141 394048553007286535560068608" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 39 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 40 [4/5] (6.97ns)   --->   "%mul_ln38 = mul i141 %zext_ln38, i141 394048553007286535560068608" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 40 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 41 [3/5] (6.97ns)   --->   "%mul_ln38 = mul i141 %zext_ln38, i141 394048553007286535560068608" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 41 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 42 [2/5] (6.97ns)   --->   "%mul_ln38 = mul i141 %zext_ln38, i141 394048553007286535560068608" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 42 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 43 [1/5] (6.97ns)   --->   "%mul_ln38 = mul i141 %zext_ln38, i141 394048553007286535560068608" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:38->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 43 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i141.i32.i32, i141 %mul_ln38, i32 129, i32 140" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:39->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%k_3 = partselect i2 @_ssdm_op_PartSelect.i2.i141.i32.i32, i141 %mul_ln38, i32 129, i32 130" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:41->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 45 'partselect' 'k_3' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %tmp" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [5/5] (6.97ns)   --->   "%mul_ln42 = mul i66 %zext_ln42, i66 15834820630221223725" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 47 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 48 [4/5] (6.97ns)   --->   "%mul_ln42 = mul i66 %zext_ln42, i66 15834820630221223725" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 48 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 49 [3/5] (6.97ns)   --->   "%mul_ln42 = mul i66 %zext_ln42, i66 15834820630221223725" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 49 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 50 [2/5] (6.97ns)   --->   "%mul_ln42 = mul i66 %zext_ln42, i66 15834820630221223725" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 50 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 51 [1/5] (6.97ns)   --->   "%mul_ln42 = mul i66 %zext_ln42, i66 15834820630221223725" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 51 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i41.i25, i41 %trunc_ln42, i25 0" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (3.57ns)   --->   "%add_ln42 = add i66 %shl_ln, i66 %mul_ln42" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 53 'add' 'add_ln42' <Predicate = true> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%r = partselect i65 @_ssdm_op_PartSelect.i65.i66.i32.i32, i66 %add_ln42, i32 1, i32 65" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 54 'partselect' 'r' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.61>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i65 %r" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 55 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (3.57ns)   --->   "%sub_ln228 = sub i66 28976077832308491360, i66 %zext_ln42_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:228->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 56 'sub' 'sub_ln228' <Predicate = true> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 57 [1/1] (1.56ns)   --->   "%icmp_ln225 = icmp_eq  i2 %k_3, i2 3" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 57 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (1.56ns)   --->   "%icmp_ln225_1 = icmp_eq  i2 %k_3, i2 1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 58 'icmp' 'icmp_ln225_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%or_ln225 = or i1 %icmp_ln225, i1 %icmp_ln225_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 59 'or' 'or_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_s = partselect i65 @_ssdm_op_PartSelect.i65.i66.i32.i32, i66 %sub_ln228, i32 1, i32 65" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:228->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_71 = partselect i64 @_ssdm_op_PartSelect.i64.i66.i32.i32, i66 %add_ln42, i32 2, i32 65" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 61 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_81_cast = zext i64 %tmp_71" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:42->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:217->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 62 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (1.45ns) (out node of the LUT)   --->   "%empty = select i1 %or_ln225, i65 %tmp_s, i65 %tmp_81_cast" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 63 'select' 'empty' <Predicate = true> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 64 [2/2] (1.58ns)   --->   "%call_ln225 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1, i65 %empty, i65 %p_loc, i65 %p_loc160, i126 %circ_table_arctan_1289" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 64 'call' 'call_ln225' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_2, i32 %bufA_re, i32 %bufA_im"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_3, i32 %bufB_re, i32 %bufB_im"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 4.99>
ST_14 : Operation 67 [1/2] (3.45ns)   --->   "%call_ln225 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1, i65 %empty, i65 %p_loc, i65 %p_loc160, i126 %circ_table_arctan_1289" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:225->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 67 'call' 'call_ln225' <Predicate = true> <Delay = 3.45> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 68 [1/2] (4.99ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_2, i32 %bufA_re, i32 %bufA_im"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 69 [1/2] (4.99ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_3, i32 %bufB_re, i32 %bufB_im"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 5.13>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%p_loc_load = load i65 %p_loc" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 70 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (3.54ns)   --->   "%sub_ln261 = sub i65 0, i65 %p_loc_load" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:261->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 71 'sub' 'sub_ln261' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 72 [1/1] (1.56ns)   --->   "%icmp_ln248 = icmp_eq  i2 %k_3, i2 2" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:248->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 72 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (1.56ns)   --->   "%icmp_ln248_1 = icmp_eq  i2 %k_3, i2 0" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:248->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 73 'icmp' 'icmp_ln248_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (0.97ns)   --->   "%or_ln248 = or i1 %icmp_ln248_1, i1 %icmp_ln225_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:248->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 74 'or' 'or_ln248' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%sel_tmp8_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln248, i1 %or_ln248" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:248->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 75 'bitconcatenate' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 76 [1/1] (1.58ns)   --->   "%outsin_0_in_in_i = sparsemux i65 @_ssdm_op_SparseMux.ap_auto.3i65.i65.i2, i2 2, i65 %sub_ln261, i2 1, i65 %p_loc_load, i2 0, i65 %sub_ln261, i65 0, i2 %sel_tmp8_i" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:261->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 76 'sparsemux' 'outsin_0_in_in_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i65.i32.i32, i65 %outsin_0_in_in_i, i32 23, i32 64" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:249->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = (!sign0)> <Delay = 0.00>
ST_15 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1, i32 %state_re, i32 %state_im, i32 %bufA_re, i32 %bufA_im"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i22 @_ssdm_op_PartSelect.i22.i65.i32.i32, i65 %outsin_0_in_in_i, i32 43, i32 64" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:103]   --->   Operation 79 'partselect' 'tmp_100' <Predicate = (sign0)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.13>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%p_loc160_load = load i65 %p_loc160" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 82 'load' 'p_loc160_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (3.54ns)   --->   "%sub_ln254 = sub i65 0, i65 %p_loc160_load" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:254->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 83 'sub' 'sub_ln254' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%sel_tmp12_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln248, i1 %icmp_ln225_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:248->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 84 'bitconcatenate' 'sel_tmp12_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (1.58ns)   --->   "%outcos_write_assign_in_in_i = sparsemux i65 @_ssdm_op_SparseMux.ap_auto.3i65.i65.i2, i2 2, i65 %sub_ln254, i2 1, i65 %sub_ln254, i2 0, i65 %p_loc160_load, i65 0, i2 %sel_tmp12_i" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:254->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 85 'sparsemux' 'outcos_write_assign_in_in_i' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i22 @_ssdm_op_PartSelect.i22.i65.i32.i32, i65 %outcos_write_assign_in_in_i, i32 43, i32 64" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:250->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 86 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (2.93ns)   --->   "%sub_ln266 = sub i42 0, i42 %trunc_ln1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:266->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 87 'sub' 'sub_ln266' <Predicate = (!sign0)> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/2] (4.90ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1, i32 %state_re, i32 %state_im, i32 %bufA_re, i32 %bufA_im"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i22 @_ssdm_op_PartSelect.i22.i42.i32.i32, i42 %sub_ln266, i32 20, i32 41" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:103]   --->   Operation 89 'partselect' 'tmp_101' <Predicate = (!sign0)> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.70ns)   --->   "%select_ln265 = select i1 %sign0, i22 %tmp_100, i22 %tmp_101" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:265->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 90 'select' 'select_ln265' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln123 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:123]   --->   Operation 91 'specmemcore' 'specmemcore_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln123 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:123]   --->   Operation 92 'specmemcore' 'specmemcore_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_re, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:124]   --->   Operation 93 'specmemcore' 'specmemcore_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln124 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_im, i64 666, i64 22, i64 18446744073709551615" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:124]   --->   Operation 94 'specmemcore' 'specmemcore_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (1.58ns)   --->   "%br_ln127 = br void %VITIS_LOOP_131_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 95 'br' 'br_ln127' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 3.15>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%state_cur_030126 = phi i1 0, void %entry, i1 %state_cur_127128, void %for.inc88"   --->   Operation 96 'phi' 'state_cur_030126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%state_next_029132 = phi i1 1, void %entry, i1 %state_next_126130, void %for.inc88"   --->   Operation 97 'phi' 'state_next_029132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%t_1 = load i2 %t" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 98 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (1.56ns)   --->   "%icmp_ln127 = icmp_eq  i2 %t_1, i2 3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 99 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (1.56ns)   --->   "%t_2 = add i2 %t_1, i2 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 100 'add' 't_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %VITIS_LOOP_131_3.split, void %for.inc100.preheader" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 101 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i2 %t_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 102 'zext' 'zext_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 104 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %t_1, i2 0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 105 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (1.73ns)   --->   "%base = sub i4 %p_shl, i4 %zext_ln127" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 106 'sub' 'base' <Predicate = (!icmp_ln127)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i4 %base" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 107 'zext' 'zext_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i4 %base" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 108 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:131]   --->   Operation 109 'br' 'br_ln131' <Predicate = (!icmp_ln127)> <Delay = 1.58>
ST_17 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_166_7, i32 %state_re, i32 %state_im, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_030126"   --->   Operation 110 'call' 'call_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%state_cur_127128 = phi i1 %state_cur_030126, void %VITIS_LOOP_131_3.split, i1 %state_cur_223131, void %for.inc85.loopexit"   --->   Operation 111 'phi' 'state_cur_127128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%state_next_126130 = phi i1 %state_next_029132, void %VITIS_LOOP_131_3.split, i1 %state_next_222129, void %for.inc85.loopexit"   --->   Operation 112 'phi' 'state_next_126130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %VITIS_LOOP_131_3.split, i2 %j_3, void %for.inc85.loopexit"   --->   Operation 113 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (1.56ns)   --->   "%icmp_ln132 = icmp_eq  i2 %i, i2 3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 114 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (1.56ns)   --->   "%j_3 = add i2 %i, i2 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 115 'add' 'j_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln132, void %VITIS_LOOP_132_4.split, void %for.inc88" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:131]   --->   Operation 116 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i2 %i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 117 'zext' 'zext_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i2 %i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 118 'zext' 'zext_ln132_1' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:131]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:131]   --->   Operation 120 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i2 %j_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 121 'zext' 'zext_ln132_2' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (1.73ns)   --->   "%add41 = add i4 %base, i4 %zext_ln132_1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 122 'add' 'add41' <Predicate = (!icmp_ln132)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%add41_cast = zext i4 %add41" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 123 'zext' 'add41_cast' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (2.39ns)   --->   "%bit_i = shl i9 1, i9 %add41_cast" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 124 'shl' 'bit_i' <Predicate = (!icmp_ln132)> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (1.85ns)   --->   "%shl49 = shl i3 1, i3 %zext_ln132" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 125 'shl' 'shl49' <Predicate = (!icmp_ln132)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln132 = br void %VITIS_LOOP_134_5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 126 'br' 'br_ln132' <Predicate = (!icmp_ln132)> <Delay = 1.58>
ST_18 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln127 = store i2 %t_2, i2 %t" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 127 'store' 'store_ln127' <Predicate = (icmp_ln132)> <Delay = 1.58>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln127 = br void %VITIS_LOOP_131_3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:127]   --->   Operation 128 'br' 'br_ln127' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.96>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%state_cur_223131 = phi i1 %state_cur_127128, void %VITIS_LOOP_132_4.split, i1 %state_next_222129, void %VITIS_LOOP_134_5.split"   --->   Operation 129 'phi' 'state_cur_223131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%state_next_222129 = phi i1 %state_next_126130, void %VITIS_LOOP_132_4.split, i1 %state_cur_223131, void %VITIS_LOOP_134_5.split"   --->   Operation 130 'phi' 'state_next_222129' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%j_1 = phi i32 %zext_ln132_2, void %VITIS_LOOP_132_4.split, i32 %j, void %VITIS_LOOP_134_5.split"   --->   Operation 131 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (2.55ns)   --->   "%icmp_ln132_1 = icmp_slt  i32 %j_1, i32 3" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 132 'icmp' 'icmp_ln132_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132_1, void %for.inc85.loopexit, void %VITIS_LOOP_134_5.split" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 133 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_223131, i1 %state_next_222129"   --->   Operation 134 'call' 'call_ln0' <Predicate = (icmp_ln132_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln137 = add i32 %j_1, i32 %zext_ln128" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:137]   --->   Operation 135 'add' 'add_ln137' <Predicate = (icmp_ln132_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (4.42ns)   --->   "%bit_j = shl i32 1, i32 %add_ln137" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:137]   --->   Operation 136 'shl' 'bit_j' <Predicate = (icmp_ln132_1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i32 %bit_j" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:137]   --->   Operation 137 'trunc' 'trunc_ln137' <Predicate = (icmp_ln132_1)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.99ns)   --->   "%mask = or i9 %trunc_ln137, i9 %bit_i" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:138]   --->   Operation 138 'or' 'mask' <Predicate = (icmp_ln132_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (2.55ns)   --->   "%j = add i32 %j_1, i32 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 139 'add' 'j' <Predicate = (icmp_ln132_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln131 = br void %VITIS_LOOP_132_4" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:131]   --->   Operation 140 'br' 'br_ln131' <Predicate = (!icmp_ln132_1)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.90>
ST_20 : Operation 141 [1/2] (4.90ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_223131, i1 %state_next_222129"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 4.90>
ST_21 : Operation 142 [2/2] (4.90ns)   --->   "%call_ln128 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6, i3 %trunc_ln128, i3 %shl49, i9 %mask, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_223131, i22 %lshr_ln, i22 %select_ln265, i1 %state_next_222129" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 142 'call' 'call_ln128' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 4.90>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 144 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/2] (4.90ns)   --->   "%call_ln128 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6, i3 %trunc_ln128, i3 %shl49, i9 %mask, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_223131, i22 %lshr_ln, i22 %select_ln265, i1 %state_next_222129" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:128]   --->   Operation 145 'call' 'call_ln128' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln132 = br void %VITIS_LOOP_134_5" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:132]   --->   Operation 146 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 23 <SV = 17> <Delay = 4.90>
ST_23 : Operation 147 [1/2] (4.90ns)   --->   "%call_ln0 = call void @applyMixer_hls<3>_Pipeline_VITIS_LOOP_166_7, i32 %state_re, i32 %state_im, i32 %bufB_re, i32 %bufB_im, i32 %bufA_re, i32 %bufA_im, i1 %state_cur_030126"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:167]   --->   Operation 148 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ circ_table_arctan_1289]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                           (alloca           ) [ 011111111111111111111110]
beta_read                   (read             ) [ 000000000000000000000000]
p_loc160                    (alloca           ) [ 001111111111111110000000]
p_loc                       (alloca           ) [ 001111111111111100000000]
bufA_re                     (alloca           ) [ 001111111111111111111111]
bufA_im                     (alloca           ) [ 001111111111111111111111]
bufB_re                     (alloca           ) [ 001111111111111111111111]
bufB_im                     (alloca           ) [ 001111111111111111111111]
x_1                         (bitconcatenate   ) [ 000000000000000000000000]
sign0                       (icmp             ) [ 001111111111111110000000]
sub_ln211                   (sub              ) [ 000000000000000000000000]
inabs                       (select           ) [ 001000000000000000000000]
trunc_ln42                  (trunc            ) [ 001111111111100000000000]
store_ln127                 (store            ) [ 000000000000000000000000]
zext_ln38                   (zext             ) [ 000111100000000000000000]
mul_ln38                    (mul              ) [ 000000000000000000000000]
tmp                         (partselect       ) [ 000000010000000000000000]
k_3                         (partselect       ) [ 000000011111111100000000]
zext_ln42                   (zext             ) [ 000000001111000000000000]
mul_ln42                    (mul              ) [ 000000000000100000000000]
shl_ln                      (bitconcatenate   ) [ 000000000000000000000000]
add_ln42                    (add              ) [ 000000000000010000000000]
r                           (partselect       ) [ 000000000000010000000000]
zext_ln42_1                 (zext             ) [ 000000000000000000000000]
sub_ln228                   (sub              ) [ 000000000000000000000000]
icmp_ln225                  (icmp             ) [ 000000000000000000000000]
icmp_ln225_1                (icmp             ) [ 000000000000001110000000]
or_ln225                    (or               ) [ 000000000000000000000000]
tmp_s                       (partselect       ) [ 000000000000000000000000]
tmp_71                      (partselect       ) [ 000000000000000000000000]
tmp_81_cast                 (zext             ) [ 000000000000000000000000]
empty                       (select           ) [ 000000000000001000000000]
call_ln225                  (call             ) [ 000000000000000000000000]
call_ln0                    (call             ) [ 000000000000000000000000]
call_ln0                    (call             ) [ 000000000000000000000000]
p_loc_load                  (load             ) [ 000000000000000000000000]
sub_ln261                   (sub              ) [ 000000000000000000000000]
icmp_ln248                  (icmp             ) [ 000000000000000010000000]
icmp_ln248_1                (icmp             ) [ 000000000000000000000000]
or_ln248                    (or               ) [ 000000000000000000000000]
sel_tmp8_i                  (bitconcatenate   ) [ 000000000000000000000000]
outsin_0_in_in_i            (sparsemux        ) [ 000000000000000000000000]
trunc_ln1                   (partselect       ) [ 000000000000000010000000]
tmp_100                     (partselect       ) [ 000000000000000010000000]
specmemcore_ln0             (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln0             (specmemcore      ) [ 000000000000000000000000]
p_loc160_load               (load             ) [ 000000000000000000000000]
sub_ln254                   (sub              ) [ 000000000000000000000000]
sel_tmp12_i                 (bitconcatenate   ) [ 000000000000000000000000]
outcos_write_assign_in_in_i (sparsemux        ) [ 000000000000000000000000]
lshr_ln                     (partselect       ) [ 000000000000000001111110]
sub_ln266                   (sub              ) [ 000000000000000000000000]
call_ln0                    (call             ) [ 000000000000000000000000]
tmp_101                     (partselect       ) [ 000000000000000000000000]
select_ln265                (select           ) [ 000000000000000001111110]
specmemcore_ln123           (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln123           (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln124           (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln124           (specmemcore      ) [ 000000000000000000000000]
br_ln127                    (br               ) [ 000000000000000011111110]
state_cur_030126            (phi              ) [ 000000000000000001111111]
state_next_029132           (phi              ) [ 000000000000000001111110]
t_1                         (load             ) [ 000000000000000000000000]
icmp_ln127                  (icmp             ) [ 000000000000000001111110]
t_2                         (add              ) [ 000000000000000000111110]
br_ln127                    (br               ) [ 000000000000000000000000]
zext_ln127                  (zext             ) [ 000000000000000000000000]
speclooptripcount_ln127     (speclooptripcount) [ 000000000000000000000000]
specloopname_ln127          (specloopname     ) [ 000000000000000000000000]
p_shl                       (bitconcatenate   ) [ 000000000000000000000000]
base                        (sub              ) [ 000000000000000000111110]
zext_ln128                  (zext             ) [ 000000000000000000111110]
trunc_ln128                 (trunc            ) [ 000000000000000000111110]
br_ln131                    (br               ) [ 000000000000000001111110]
state_cur_127128            (phi              ) [ 000000000000000011111110]
state_next_126130           (phi              ) [ 000000000000000011111110]
i                           (phi              ) [ 000000000000000000100000]
icmp_ln132                  (icmp             ) [ 000000000000000001111110]
j_3                         (add              ) [ 000000000000000001111110]
br_ln131                    (br               ) [ 000000000000000000000000]
zext_ln132                  (zext             ) [ 000000000000000000000000]
zext_ln132_1                (zext             ) [ 000000000000000000000000]
speclooptripcount_ln131     (speclooptripcount) [ 000000000000000000000000]
specloopname_ln131          (specloopname     ) [ 000000000000000000000000]
zext_ln132_2                (zext             ) [ 000000000000000001111110]
add41                       (add              ) [ 000000000000000000000000]
add41_cast                  (zext             ) [ 000000000000000000000000]
bit_i                       (shl              ) [ 000000000000000000011110]
shl49                       (shl              ) [ 000000000000000000011110]
br_ln132                    (br               ) [ 000000000000000001111110]
store_ln127                 (store            ) [ 000000000000000000000000]
br_ln127                    (br               ) [ 000000000000000011111110]
state_cur_223131            (phi              ) [ 000000000000000001111110]
state_next_222129           (phi              ) [ 000000000000000001111110]
j_1                         (phi              ) [ 000000000000000000010000]
icmp_ln132_1                (icmp             ) [ 000000000000000001111110]
br_ln132                    (br               ) [ 000000000000000000000000]
add_ln137                   (add              ) [ 000000000000000000000000]
bit_j                       (shl              ) [ 000000000000000000000000]
trunc_ln137                 (trunc            ) [ 000000000000000000000000]
mask                        (or               ) [ 000000000000000000001110]
j                           (add              ) [ 000000000000000001111110]
br_ln131                    (br               ) [ 000000000000000001111110]
call_ln0                    (call             ) [ 000000000000000000000000]
speclooptripcount_ln132     (speclooptripcount) [ 000000000000000000000000]
specloopname_ln132          (specloopname     ) [ 000000000000000000000000]
call_ln128                  (call             ) [ 000000000000000000000000]
br_ln132                    (br               ) [ 000000000000000001111110]
call_ln0                    (call             ) [ 000000000000000000000000]
ret_ln167                   (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_re"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_im"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="beta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="circ_table_arctan_1289">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_table_arctan_1289"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i32.i21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i141.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i141.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i66.i41.i25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_VITIS_LOOP_61_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i65.i65.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_VITIS_LOOP_116_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_VITIS_LOOP_166_7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="applyMixer_hls<3>_Pipeline_VITIS_LOOP_140_6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="t_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_loc160_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="65" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc160/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="65" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bufA_re_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bufA_re/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bufA_im_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bufA_im/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bufB_re_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bufB_re/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bufB_im_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bufB_im/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="beta_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="state_cur_030126_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_cur_030126 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="state_cur_030126_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_cur_030126/17 "/>
</bind>
</comp>

<comp id="180" class="1005" name="state_next_029132_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_next_029132 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="state_next_029132_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_next_029132/17 "/>
</bind>
</comp>

<comp id="192" class="1005" name="state_cur_127128_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_cur_127128 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="state_cur_127128_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_cur_127128/18 "/>
</bind>
</comp>

<comp id="204" class="1005" name="state_next_126130_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_next_126130 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_next_126130_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="1" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_next_126130/18 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/18 "/>
</bind>
</comp>

<comp id="227" class="1005" name="state_cur_223131_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="state_cur_223131 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="state_cur_223131_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_cur_223131/19 "/>
</bind>
</comp>

<comp id="239" class="1005" name="state_next_222129_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="state_next_222129 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="state_next_222129_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="state_next_222129/19 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_1_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="65" slack="0"/>
<pin id="265" dir="0" index="2" bw="65" slack="12"/>
<pin id="266" dir="0" index="3" bw="65" slack="12"/>
<pin id="267" dir="0" index="4" bw="126" slack="0"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln225/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_applyMixer_hls_3_Pipeline_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_applyMixer_hls_3_Pipeline_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="7" bw="1" slack="0"/>
<pin id="302" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="0" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="5" bw="1" slack="0"/>
<pin id="314" dir="0" index="6" bw="1" slack="0"/>
<pin id="315" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="4"/>
<pin id="322" dir="0" index="2" bw="3" slack="3"/>
<pin id="323" dir="0" index="3" bw="9" slack="2"/>
<pin id="324" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="8" bw="1" slack="2"/>
<pin id="329" dir="0" index="9" bw="22" slack="5"/>
<pin id="330" dir="0" index="10" bw="22" slack="5"/>
<pin id="331" dir="0" index="11" bw="1" slack="2"/>
<pin id="332" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln128/21 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="65" slack="0"/>
<pin id="339" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="53" slack="0"/>
<pin id="343" dir="0" index="1" bw="90" slack="0"/>
<pin id="344" dir="1" index="2" bw="141" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="x_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="53" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sign0_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sign0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sub_ln211_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="53" slack="0"/>
<pin id="363" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln211/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="inabs_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="53" slack="0"/>
<pin id="369" dir="0" index="2" bw="53" slack="0"/>
<pin id="370" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inabs/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln42_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="53" slack="0"/>
<pin id="376" dir="1" index="1" bw="41" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln127_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln38_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="53" slack="1"/>
<pin id="385" dir="1" index="1" bw="141" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="141" slack="0"/>
<pin id="390" dir="0" index="2" bw="9" slack="0"/>
<pin id="391" dir="0" index="3" bw="9" slack="0"/>
<pin id="392" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="k_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="0" index="1" bw="141" slack="0"/>
<pin id="400" dir="0" index="2" bw="9" slack="0"/>
<pin id="401" dir="0" index="3" bw="9" slack="0"/>
<pin id="402" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_3/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln42_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="1"/>
<pin id="409" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="66" slack="0"/>
<pin id="413" dir="0" index="1" bw="41" slack="11"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln42_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="66" slack="0"/>
<pin id="420" dir="0" index="1" bw="66" slack="1"/>
<pin id="421" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="r_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="65" slack="0"/>
<pin id="425" dir="0" index="1" bw="66" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln42_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="65" slack="1"/>
<pin id="435" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sub_ln228_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="66" slack="0"/>
<pin id="438" dir="0" index="1" bw="65" slack="0"/>
<pin id="439" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln228/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln225_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="7"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln225_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="7"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225_1/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_ln225_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln225/13 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="65" slack="0"/>
<pin id="460" dir="0" index="1" bw="66" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="0" index="3" bw="8" slack="0"/>
<pin id="463" dir="1" index="4" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_71_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="0"/>
<pin id="470" dir="0" index="1" bw="66" slack="1"/>
<pin id="471" dir="0" index="2" bw="3" slack="0"/>
<pin id="472" dir="0" index="3" bw="8" slack="0"/>
<pin id="473" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_81_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81_cast/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="empty_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="65" slack="0"/>
<pin id="484" dir="0" index="2" bw="65" slack="0"/>
<pin id="485" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_loc_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="65" slack="14"/>
<pin id="492" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/15 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln261_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="65" slack="0"/>
<pin id="496" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln261/15 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln248_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="2" slack="9"/>
<pin id="501" dir="0" index="1" bw="2" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln248_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="9"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248_1/15 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln248_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="2"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln248/15 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp8_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp8_i/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="outsin_0_in_in_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="65" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="0"/>
<pin id="525" dir="0" index="2" bw="65" slack="0"/>
<pin id="526" dir="0" index="3" bw="2" slack="0"/>
<pin id="527" dir="0" index="4" bw="65" slack="0"/>
<pin id="528" dir="0" index="5" bw="2" slack="0"/>
<pin id="529" dir="0" index="6" bw="65" slack="0"/>
<pin id="530" dir="0" index="7" bw="65" slack="0"/>
<pin id="531" dir="0" index="8" bw="2" slack="0"/>
<pin id="532" dir="1" index="9" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="outsin_0_in_in_i/15 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="42" slack="0"/>
<pin id="544" dir="0" index="1" bw="65" slack="0"/>
<pin id="545" dir="0" index="2" bw="6" slack="0"/>
<pin id="546" dir="0" index="3" bw="8" slack="0"/>
<pin id="547" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/15 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_100_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="22" slack="0"/>
<pin id="554" dir="0" index="1" bw="65" slack="0"/>
<pin id="555" dir="0" index="2" bw="7" slack="0"/>
<pin id="556" dir="0" index="3" bw="8" slack="0"/>
<pin id="557" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_loc160_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="65" slack="15"/>
<pin id="564" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc160_load/16 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln254_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="65" slack="0"/>
<pin id="568" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln254/16 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sel_tmp12_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="3"/>
<pin id="575" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp12_i/16 "/>
</bind>
</comp>

<comp id="577" class="1004" name="outcos_write_assign_in_in_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="65" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="0" index="2" bw="65" slack="0"/>
<pin id="581" dir="0" index="3" bw="2" slack="0"/>
<pin id="582" dir="0" index="4" bw="65" slack="0"/>
<pin id="583" dir="0" index="5" bw="2" slack="0"/>
<pin id="584" dir="0" index="6" bw="65" slack="0"/>
<pin id="585" dir="0" index="7" bw="65" slack="0"/>
<pin id="586" dir="0" index="8" bw="2" slack="0"/>
<pin id="587" dir="1" index="9" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="outcos_write_assign_in_in_i/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="lshr_ln_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="22" slack="0"/>
<pin id="599" dir="0" index="1" bw="65" slack="0"/>
<pin id="600" dir="0" index="2" bw="7" slack="0"/>
<pin id="601" dir="0" index="3" bw="8" slack="0"/>
<pin id="602" dir="1" index="4" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sub_ln266_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="42" slack="1"/>
<pin id="610" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln266/16 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_101_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="22" slack="0"/>
<pin id="614" dir="0" index="1" bw="42" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="7" slack="0"/>
<pin id="617" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln265_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="15"/>
<pin id="624" dir="0" index="1" bw="22" slack="1"/>
<pin id="625" dir="0" index="2" bw="22" slack="0"/>
<pin id="626" dir="1" index="3" bw="22" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln265/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="t_1_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="16"/>
<pin id="630" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/17 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln127_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/17 "/>
</bind>
</comp>

<comp id="637" class="1004" name="t_2_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/17 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln127_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_shl_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/17 "/>
</bind>
</comp>

<comp id="655" class="1004" name="base_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="base/17 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln128_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/17 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln128_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/17 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln132_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="2" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/18 "/>
</bind>
</comp>

<comp id="675" class="1004" name="j_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/18 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln132_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/18 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln132_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln132_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_2/18 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add41_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add41/18 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add41_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add41_cast/18 "/>
</bind>
</comp>

<comp id="702" class="1004" name="bit_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="bit_i/18 "/>
</bind>
</comp>

<comp id="708" class="1004" name="shl49_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="2" slack="0"/>
<pin id="711" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl49/18 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln127_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="2" slack="1"/>
<pin id="716" dir="0" index="1" bw="2" slack="17"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/18 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln132_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132_1/19 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln137_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="2"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/19 "/>
</bind>
</comp>

<comp id="729" class="1004" name="bit_j_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="bit_j/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln137_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln137/19 "/>
</bind>
</comp>

<comp id="739" class="1004" name="mask_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="0" index="1" bw="9" slack="1"/>
<pin id="742" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="mask/19 "/>
</bind>
</comp>

<comp id="744" class="1004" name="j_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/19 "/>
</bind>
</comp>

<comp id="750" class="1005" name="t_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="0"/>
<pin id="752" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="757" class="1005" name="p_loc160_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="65" slack="12"/>
<pin id="759" dir="1" index="1" bw="65" slack="12"/>
</pin_list>
<bind>
<opset="p_loc160 "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_loc_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="65" slack="12"/>
<pin id="765" dir="1" index="1" bw="65" slack="12"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="769" class="1005" name="sign0_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="14"/>
<pin id="771" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="sign0 "/>
</bind>
</comp>

<comp id="774" class="1005" name="inabs_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="53" slack="1"/>
<pin id="776" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="inabs "/>
</bind>
</comp>

<comp id="779" class="1005" name="trunc_ln42_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="41" slack="11"/>
<pin id="781" dir="1" index="1" bw="41" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln42 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln38_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="141" slack="1"/>
<pin id="786" dir="1" index="1" bw="141" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="12" slack="1"/>
<pin id="791" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="794" class="1005" name="k_3_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="7"/>
<pin id="796" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="802" class="1005" name="zext_ln42_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="66" slack="1"/>
<pin id="804" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln42_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="66" slack="1"/>
<pin id="809" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42 "/>
</bind>
</comp>

<comp id="812" class="1005" name="add_ln42_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="66" slack="1"/>
<pin id="814" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="817" class="1005" name="r_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="65" slack="1"/>
<pin id="819" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="822" class="1005" name="icmp_ln225_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="2"/>
<pin id="824" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln225_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="empty_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="65" slack="1"/>
<pin id="830" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln248_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln248 "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="42" slack="1"/>
<pin id="840" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_100_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="22" slack="1"/>
<pin id="845" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="848" class="1005" name="lshr_ln_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="22" slack="5"/>
<pin id="850" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln265_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="22" slack="5"/>
<pin id="855" dir="1" index="1" bw="22" slack="5"/>
</pin_list>
<bind>
<opset="select_ln265 "/>
</bind>
</comp>

<comp id="861" class="1005" name="t_2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="1"/>
<pin id="863" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="base_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="1"/>
<pin id="868" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="871" class="1005" name="zext_ln128_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="2"/>
<pin id="873" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln128 "/>
</bind>
</comp>

<comp id="876" class="1005" name="trunc_ln128_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="4"/>
<pin id="878" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="884" class="1005" name="j_3_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="2" slack="0"/>
<pin id="886" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="zext_ln132_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="bit_i_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="1"/>
<pin id="896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bit_i "/>
</bind>
</comp>

<comp id="899" class="1005" name="shl49_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="3"/>
<pin id="901" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="shl49 "/>
</bind>
</comp>

<comp id="907" class="1005" name="mask_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="2"/>
<pin id="909" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mask "/>
</bind>
</comp>

<comp id="912" class="1005" name="j_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="917" class="1004" name="grp_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="919" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="920" dir="1" index="2" bw="52" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/2 mul_ln56_4/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="100" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="192" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="202"><net_src comp="168" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="214"><net_src comp="180" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="237"><net_src comp="192" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="250"><net_src comp="204" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="227" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="262" pin=4"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="2" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="303"><net_src comp="114" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="172" pin="4"/><net_sink comp="293" pin=7"/></net>

<net id="316"><net_src comp="124" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="231" pin="4"/><net_sink comp="307" pin=5"/></net>

<net id="318"><net_src comp="244" pin="4"/><net_sink comp="307" pin=6"/></net>

<net id="333"><net_src comp="126" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="227" pin="1"/><net_sink comp="319" pin=8"/></net>

<net id="335"><net_src comp="239" pin="1"/><net_sink comp="319" pin=11"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="162" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="162" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="18" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="346" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="354" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="346" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="360" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="341" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="341" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="34" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="40" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="8" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="44" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="440"><net_src comp="46" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="442" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="42" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="436" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="8" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="52" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="480"><net_src comp="468" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="452" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="458" pin="4"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="499" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="533"><net_src comp="68" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="535"><net_src comp="493" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="537"><net_src comp="490" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="538"><net_src comp="22" pin="0"/><net_sink comp="522" pin=5"/></net>

<net id="539"><net_src comp="493" pin="2"/><net_sink comp="522" pin=6"/></net>

<net id="540"><net_src comp="70" pin="0"/><net_sink comp="522" pin=7"/></net>

<net id="541"><net_src comp="514" pin="3"/><net_sink comp="522" pin=8"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="522" pin="9"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="522" pin="9"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="82" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="569"><net_src comp="62" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="64" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="590"><net_src comp="565" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="591"><net_src comp="50" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="592"><net_src comp="565" pin="2"/><net_sink comp="577" pin=4"/></net>

<net id="593"><net_src comp="22" pin="0"/><net_sink comp="577" pin=5"/></net>

<net id="594"><net_src comp="562" pin="1"/><net_sink comp="577" pin=6"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="577" pin=7"/></net>

<net id="596"><net_src comp="571" pin="3"/><net_sink comp="577" pin=8"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="577" pin="9"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="82" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="76" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="611"><net_src comp="92" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="618"><net_src comp="94" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="96" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="98" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="627"><net_src comp="612" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="48" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="628" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="50" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="628" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="112" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="628" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="22" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="643" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="655" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="220" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="48" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="220" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="50" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="220" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="220" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="675" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="685" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="118" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="698" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="681" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="722"><net_src comp="256" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="122" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="256" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="8" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="735" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="256" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="8" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="134" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="760"><net_src comp="138" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="766"><net_src comp="142" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="772"><net_src comp="354" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="777"><net_src comp="366" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="782"><net_src comp="374" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="787"><net_src comp="383" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="792"><net_src comp="387" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="797"><net_src comp="397" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="805"><net_src comp="407" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="810"><net_src comp="336" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="815"><net_src comp="418" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="820"><net_src comp="423" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="825"><net_src comp="447" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="831"><net_src comp="481" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="836"><net_src comp="499" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="841"><net_src comp="542" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="846"><net_src comp="552" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="851"><net_src comp="597" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="319" pin=9"/></net>

<net id="856"><net_src comp="622" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="319" pin=10"/></net>

<net id="864"><net_src comp="637" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="869"><net_src comp="655" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="874"><net_src comp="661" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="879"><net_src comp="665" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="887"><net_src comp="675" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="892"><net_src comp="689" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="897"><net_src comp="702" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="902"><net_src comp="708" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="910"><net_src comp="739" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="915"><net_src comp="744" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="256" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_re | {17 23 }
	Port: state_im | {17 23 }
	Port: circ_table_arctan_1289 | {}
 - Input state : 
	Port: applyMixer_hls<3> : state_re | {15 16 }
	Port: applyMixer_hls<3> : state_im | {15 16 }
	Port: applyMixer_hls<3> : beta | {1 }
	Port: applyMixer_hls<3> : circ_table_arctan_1289 | {13 14 }
  - Chain level:
	State 1
		sub_ln211 : 1
		inabs : 2
		trunc_ln42 : 3
		store_ln127 : 1
	State 2
		mul_ln38 : 1
	State 3
	State 4
	State 5
	State 6
		tmp : 1
		k_3 : 1
	State 7
		mul_ln42 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln42 : 1
		r : 2
	State 13
		sub_ln228 : 1
		or_ln225 : 1
		tmp_s : 2
		tmp_81_cast : 1
		empty : 3
		call_ln225 : 4
	State 14
	State 15
		sub_ln261 : 1
		or_ln248 : 1
		sel_tmp8_i : 1
		outsin_0_in_in_i : 2
		trunc_ln1 : 3
		tmp_100 : 3
	State 16
		sub_ln254 : 1
		outcos_write_assign_in_in_i : 2
		lshr_ln : 3
		tmp_101 : 1
		select_ln265 : 2
	State 17
		icmp_ln127 : 1
		t_2 : 1
		br_ln127 : 2
		zext_ln127 : 1
		p_shl : 1
		base : 2
		zext_ln128 : 3
		trunc_ln128 : 3
		call_ln0 : 1
	State 18
		icmp_ln132 : 1
		j_3 : 1
		br_ln131 : 2
		zext_ln132 : 1
		zext_ln132_1 : 1
		zext_ln132_2 : 2
		add41 : 2
		add41_cast : 3
		bit_i : 4
		shl49 : 2
	State 19
		icmp_ln132_1 : 1
		br_ln132 : 2
		call_ln0 : 1
		add_ln137 : 1
		bit_j : 2
		trunc_ln137 : 3
		mask : 4
		j : 1
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262 |    0    |  1.588  |   607   |   1053  |
|          |         grp_applyMixer_hls_3_Pipeline_2_fu_271        |    0    |    0    |    9    |    28   |
|          |         grp_applyMixer_hls_3_Pipeline_3_fu_277        |    0    |    0    |    9    |    28   |
|   call   | grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_116_1_fu_283 |    0    |  3.176  |    92   |    44   |
|          | grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_166_7_fu_293 |    0    |  6.352  |   111   |   126   |
|          | grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5_fu_307 |    0    |  6.352  |    48   |   126   |
|          | grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_140_6_fu_319 |    8    | 32.7144 |   1068  |   887   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                       grp_fu_336                      |    4    |    0    |   441   |   256   |
|    mul   |                       grp_fu_341                      |    15   |    0    |   441   |   256   |
|          |                       grp_fu_917                      |    2    |    0    |   165   |    50   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    sub_ln211_fu_360                   |    0    |    0    |    0    |    60   |
|          |                    sub_ln228_fu_436                   |    0    |    0    |    0    |    73   |
|    sub   |                    sub_ln261_fu_493                   |    0    |    0    |    0    |    72   |
|          |                    sub_ln254_fu_565                   |    0    |    0    |    0    |    72   |
|          |                    sub_ln266_fu_607                   |    0    |    0    |    0    |    49   |
|          |                      base_fu_655                      |    0    |    0    |    0    |    13   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln42_fu_418                    |    0    |    0    |    0    |    73   |
|          |                       t_2_fu_637                      |    0    |    0    |    0    |    10   |
|    add   |                       j_3_fu_675                      |    0    |    0    |    0    |    10   |
|          |                      add41_fu_693                     |    0    |    0    |    0    |    13   |
|          |                    add_ln137_fu_724                   |    0    |    0    |    0    |    39   |
|          |                        j_fu_744                       |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                      inabs_fu_366                     |    0    |    0    |    0    |    53   |
|  select  |                      empty_fu_481                     |    0    |    0    |    0    |    65   |
|          |                  select_ln265_fu_622                  |    0    |    0    |    0    |    22   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                      sign0_fu_354                     |    0    |    0    |    0    |    39   |
|          |                   icmp_ln225_fu_442                   |    0    |    0    |    0    |    10   |
|          |                  icmp_ln225_1_fu_447                  |    0    |    0    |    0    |    10   |
|   icmp   |                   icmp_ln248_fu_499                   |    0    |    0    |    0    |    10   |
|          |                  icmp_ln248_1_fu_504                  |    0    |    0    |    0    |    10   |
|          |                   icmp_ln127_fu_631                   |    0    |    0    |    0    |    10   |
|          |                   icmp_ln132_fu_669                   |    0    |    0    |    0    |    10   |
|          |                  icmp_ln132_1_fu_718                  |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                      bit_i_fu_702                     |    0    |    0    |    0    |    9    |
|    shl   |                      shl49_fu_708                     |    0    |    0    |    0    |    6    |
|          |                      bit_j_fu_729                     |    0    |    0    |    0    |   100   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| sparsemux|                outsin_0_in_in_i_fu_522                |    0    |    0    |    0    |    9    |
|          |           outcos_write_assign_in_in_i_fu_577          |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    or_ln225_fu_452                    |    0    |    0    |    0    |    2    |
|    or    |                    or_ln248_fu_509                    |    0    |    0    |    0    |    2    |
|          |                      mask_fu_739                      |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   read   |                 beta_read_read_fu_162                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                       x_1_fu_346                      |    0    |    0    |    0    |    0    |
|          |                     shl_ln_fu_411                     |    0    |    0    |    0    |    0    |
|bitconcatenate|                   sel_tmp8_i_fu_514                   |    0    |    0    |    0    |    0    |
|          |                   sel_tmp12_i_fu_571                  |    0    |    0    |    0    |    0    |
|          |                      p_shl_fu_647                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln42_fu_374                   |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln128_fu_665                  |    0    |    0    |    0    |    0    |
|          |                   trunc_ln137_fu_735                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln38_fu_383                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln42_fu_407                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln42_1_fu_433                  |    0    |    0    |    0    |    0    |
|          |                   tmp_81_cast_fu_477                  |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln127_fu_643                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln128_fu_661                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln132_fu_681                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln132_1_fu_685                  |    0    |    0    |    0    |    0    |
|          |                  zext_ln132_2_fu_689                  |    0    |    0    |    0    |    0    |
|          |                   add41_cast_fu_698                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                       tmp_fu_387                      |    0    |    0    |    0    |    0    |
|          |                       k_3_fu_397                      |    0    |    0    |    0    |    0    |
|          |                        r_fu_423                       |    0    |    0    |    0    |    0    |
|          |                      tmp_s_fu_458                     |    0    |    0    |    0    |    0    |
|partselect|                     tmp_71_fu_468                     |    0    |    0    |    0    |    0    |
|          |                    trunc_ln1_fu_542                   |    0    |    0    |    0    |    0    |
|          |                     tmp_100_fu_552                    |    0    |    0    |    0    |    0    |
|          |                     lshr_ln_fu_597                    |    0    |    0    |    0    |    0    |
|          |                     tmp_101_fu_612                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |    29   | 50.1824 |   2991  |   3801  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|bufA_im|    2   |    0   |    0   |
|bufA_re|    2   |    0   |    0   |
|bufB_im|    2   |    0   |    0   |
|bufB_re|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    8   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln42_reg_812    |   66   |
|       base_reg_866      |    4   |
|      bit_i_reg_894      |    9   |
|      empty_reg_828      |   65   |
|        i_reg_216        |    2   |
|   icmp_ln225_1_reg_822  |    1   |
|    icmp_ln248_reg_833   |    1   |
|      inabs_reg_774      |   53   |
|       j_1_reg_253       |   32   |
|       j_3_reg_884       |    2   |
|        j_reg_912        |   32   |
|       k_3_reg_794       |    2   |
|     lshr_ln_reg_848     |   22   |
|       mask_reg_907      |    9   |
|     mul_ln42_reg_807    |   66   |
|     p_loc160_reg_757    |   65   |
|      p_loc_reg_763      |   65   |
|        r_reg_817        |   65   |
|   select_ln265_reg_853  |   22   |
|      shl49_reg_899      |    3   |
|      sign0_reg_769      |    1   |
| state_cur_030126_reg_168|    1   |
| state_cur_127128_reg_192|    1   |
| state_cur_223131_reg_227|    1   |
|state_next_029132_reg_180|    1   |
|state_next_126130_reg_204|    1   |
|state_next_222129_reg_239|    1   |
|       t_2_reg_861       |    2   |
|        t_reg_750        |    2   |
|     tmp_100_reg_843     |   22   |
|       tmp_reg_789       |   12   |
|   trunc_ln128_reg_876   |    3   |
|    trunc_ln1_reg_838    |   42   |
|    trunc_ln42_reg_779   |   41   |
|    zext_ln128_reg_871   |   32   |
|   zext_ln132_2_reg_889  |   32   |
|    zext_ln38_reg_784    |   141  |
|    zext_ln42_reg_802    |   66   |
+-------------------------+--------+
|          Total          |   988  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|               state_cur_030126_reg_168               |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|               state_next_029132_reg_180              |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1_fu_262 |  p1  |   2  |  65  |   130  ||    0    ||    9    |
|                      grp_fu_336                      |  p0  |   2  |  12  |   24   ||    0    ||    9    |
|                      grp_fu_341                      |  p0  |   2  |  53  |   106  ||    0    ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                        |      |      |      |   264  ||   7.94  ||    0    ||    45   |
|------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   29   |   50   |  2991  |  3801  |
|   Memory  |    8   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    0   |   45   |
|  Register |    -   |    -   |    -   |   988  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   29   |   58   |  3979  |  3846  |
+-----------+--------+--------+--------+--------+--------+
