library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 5
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic_vector (2 downto 0);
begin
  o <= n3874_o;
  -- vhdl_source/peres.vhdl:13:17
  n3865_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3866_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3867_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3868_o <= n3866_o xor n3867_o;
  -- vhdl_source/peres.vhdl:15:17
  n3869_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3870_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3871_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3872_o <= n3870_o and n3871_o;
  -- vhdl_source/peres.vhdl:15:21
  n3873_o <= n3869_o xor n3872_o;
  n3874_o <= n3865_o & n3868_o & n3873_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2929 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2937 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2945 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2953 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2961 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2969 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2977 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2985 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2993 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3001 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3009 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic;
  signal n3016_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3017 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3025 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3033 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3041 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3049 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3057 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3069 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3077 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3085 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3093 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3101 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3109 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3117 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3125 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3133 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3141 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3149 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3157 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3165 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3173 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3181 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3189 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic_vector (1 downto 0);
  signal n3199_o : std_logic;
  signal n3200_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3201 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (1 downto 0);
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3212 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (1 downto 0);
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3223 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal n3232_o : std_logic;
  signal n3233_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3234 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3245 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal n3254_o : std_logic;
  signal n3255_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3256 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3267 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3278 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3289 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal n3298_o : std_logic;
  signal n3299_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3300 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3311 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic_vector (1 downto 0);
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3322 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic_vector (1 downto 0);
  signal n3331_o : std_logic;
  signal n3332_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3333 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic_vector (1 downto 0);
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3344 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic_vector (1 downto 0);
  signal n3353_o : std_logic;
  signal n3354_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3355 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (1 downto 0);
  signal n3364_o : std_logic;
  signal n3365_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3366 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic_vector (1 downto 0);
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3377 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3388 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic_vector (1 downto 0);
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3398 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic_vector (1 downto 0);
  signal n3407_o : std_logic;
  signal n3408_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3409 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic_vector (1 downto 0);
  signal n3418_o : std_logic;
  signal n3419_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3420 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic_vector (1 downto 0);
  signal n3429_o : std_logic;
  signal n3430_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3431 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic;
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic_vector (1 downto 0);
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3442 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (1 downto 0);
  signal n3451_o : std_logic;
  signal n3452_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3453 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic_vector (1 downto 0);
  signal n3462_o : std_logic;
  signal n3463_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3464 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal n3473_o : std_logic;
  signal n3474_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3475 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic_vector (1 downto 0);
  signal n3484_o : std_logic;
  signal n3485_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3486 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic;
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic_vector (1 downto 0);
  signal n3495_o : std_logic;
  signal n3496_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3497 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic_vector (1 downto 0);
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3508 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic_vector (1 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3519 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic_vector (1 downto 0);
  signal n3528_o : std_logic;
  signal n3529_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3530 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic;
  signal n3538_o : std_logic_vector (1 downto 0);
  signal n3539_o : std_logic;
  signal n3540_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3541 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3544_o : std_logic;
  signal n3545_o : std_logic;
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic_vector (1 downto 0);
  signal n3550_o : std_logic;
  signal n3551_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3552 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic_vector (1 downto 0);
  signal n3561_o : std_logic;
  signal n3562_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3563 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic_vector (1 downto 0);
  signal n3572_o : std_logic;
  signal n3573_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3574 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic_vector (1 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3585 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3593 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic;
  signal n3599_o : std_logic;
  signal n3600_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3601 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3609 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3617 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3625 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3633 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3641 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3649 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3652_o : std_logic;
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3657 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3665 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3673 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3681 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3689 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3697 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3705 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3717 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3725 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3733 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3741 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3749 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3757 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3765 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3773 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3781 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3789 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3797 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3805 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3813 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3821 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic;
  signal n3827_o : std_logic;
  signal n3828_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3829 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3837 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3845 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic_vector (17 downto 0);
  signal n3851_o : std_logic_vector (17 downto 0);
  signal n3852_o : std_logic_vector (17 downto 0);
  signal n3853_o : std_logic_vector (17 downto 0);
  signal n3854_o : std_logic_vector (17 downto 0);
  signal n3855_o : std_logic_vector (17 downto 0);
  signal n3856_o : std_logic_vector (17 downto 0);
  signal n3857_o : std_logic_vector (17 downto 0);
  signal n3858_o : std_logic_vector (17 downto 0);
  signal n3859_o : std_logic_vector (17 downto 0);
  signal n3860_o : std_logic_vector (17 downto 0);
  signal n3861_o : std_logic_vector (17 downto 0);
  signal n3862_o : std_logic_vector (17 downto 0);
  signal n3863_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3850_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3851_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3852_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3853_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3854_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3855_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3856_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3857_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3858_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3859_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3860_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3861_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3862_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3863_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2926_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2927_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2929 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2928_o,
    o => gen1_n1_cnot1_j_o);
  n2932_o <= gen1_n1_cnot1_j_n2929 (1);
  n2933_o <= gen1_n1_cnot1_j_n2929 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2934_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2935_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2937 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2936_o,
    o => gen1_n2_cnot1_j_o);
  n2940_o <= gen1_n2_cnot1_j_n2937 (1);
  n2941_o <= gen1_n2_cnot1_j_n2937 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2942_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2943_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2944_o <= n2942_o & n2943_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2945 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2944_o,
    o => gen1_n3_cnot1_j_o);
  n2948_o <= gen1_n3_cnot1_j_n2945 (1);
  n2949_o <= gen1_n3_cnot1_j_n2945 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2950_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2951_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2952_o <= n2950_o & n2951_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2953 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2952_o,
    o => gen1_n4_cnot1_j_o);
  n2956_o <= gen1_n4_cnot1_j_n2953 (1);
  n2957_o <= gen1_n4_cnot1_j_n2953 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2958_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2959_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2960_o <= n2958_o & n2959_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2961 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2960_o,
    o => gen1_n5_cnot1_j_o);
  n2964_o <= gen1_n5_cnot1_j_n2961 (1);
  n2965_o <= gen1_n5_cnot1_j_n2961 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2966_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2967_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2968_o <= n2966_o & n2967_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2969 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2968_o,
    o => gen1_n6_cnot1_j_o);
  n2972_o <= gen1_n6_cnot1_j_n2969 (1);
  n2973_o <= gen1_n6_cnot1_j_n2969 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2974_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2975_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2976_o <= n2974_o & n2975_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2977 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2976_o,
    o => gen1_n7_cnot1_j_o);
  n2980_o <= gen1_n7_cnot1_j_n2977 (1);
  n2981_o <= gen1_n7_cnot1_j_n2977 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2982_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2983_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2984_o <= n2982_o & n2983_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2985 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2984_o,
    o => gen1_n8_cnot1_j_o);
  n2988_o <= gen1_n8_cnot1_j_n2985 (1);
  n2989_o <= gen1_n8_cnot1_j_n2985 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2990_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2991_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2992_o <= n2990_o & n2991_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2993 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2992_o,
    o => gen1_n9_cnot1_j_o);
  n2996_o <= gen1_n9_cnot1_j_n2993 (1);
  n2997_o <= gen1_n9_cnot1_j_n2993 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2998_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2999_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3000_o <= n2998_o & n2999_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3001 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3000_o,
    o => gen1_n10_cnot1_j_o);
  n3004_o <= gen1_n10_cnot1_j_n3001 (1);
  n3005_o <= gen1_n10_cnot1_j_n3001 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3006_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3007_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3008_o <= n3006_o & n3007_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3009 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3008_o,
    o => gen1_n11_cnot1_j_o);
  n3012_o <= gen1_n11_cnot1_j_n3009 (1);
  n3013_o <= gen1_n11_cnot1_j_n3009 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3014_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3015_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3016_o <= n3014_o & n3015_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3017 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3016_o,
    o => gen1_n12_cnot1_j_o);
  n3020_o <= gen1_n12_cnot1_j_n3017 (1);
  n3021_o <= gen1_n12_cnot1_j_n3017 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3022_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3023_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3025 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3024_o,
    o => gen1_n13_cnot1_j_o);
  n3028_o <= gen1_n13_cnot1_j_n3025 (1);
  n3029_o <= gen1_n13_cnot1_j_n3025 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3030_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3031_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3032_o <= n3030_o & n3031_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3033 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3032_o,
    o => gen1_n14_cnot1_j_o);
  n3036_o <= gen1_n14_cnot1_j_n3033 (1);
  n3037_o <= gen1_n14_cnot1_j_n3033 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3038_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3039_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3041 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3040_o,
    o => gen1_n15_cnot1_j_o);
  n3044_o <= gen1_n15_cnot1_j_n3041 (1);
  n3045_o <= gen1_n15_cnot1_j_n3041 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3046_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3047_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3049 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3048_o,
    o => gen1_n16_cnot1_j_o);
  n3052_o <= gen1_n16_cnot1_j_n3049 (1);
  n3053_o <= gen1_n16_cnot1_j_n3049 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3054_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3055_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3057 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3056_o,
    o => gen1_n17_cnot1_j_o);
  n3060_o <= gen1_n17_cnot1_j_n3057 (1);
  n3061_o <= gen1_n17_cnot1_j_n3057 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3062_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3063_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3064_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3065_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3066_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3067_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3069 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3068_o,
    o => gen2_n17_cnot2_j_o);
  n3072_o <= gen2_n17_cnot2_j_n3069 (1);
  n3073_o <= gen2_n17_cnot2_j_n3069 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3074_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3075_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3076_o <= n3074_o & n3075_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3077 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3076_o,
    o => gen2_n16_cnot2_j_o);
  n3080_o <= gen2_n16_cnot2_j_n3077 (1);
  n3081_o <= gen2_n16_cnot2_j_n3077 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3082_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3083_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3084_o <= n3082_o & n3083_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3085 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3084_o,
    o => gen2_n15_cnot2_j_o);
  n3088_o <= gen2_n15_cnot2_j_n3085 (1);
  n3089_o <= gen2_n15_cnot2_j_n3085 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3090_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3091_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3092_o <= n3090_o & n3091_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3093 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3092_o,
    o => gen2_n14_cnot2_j_o);
  n3096_o <= gen2_n14_cnot2_j_n3093 (1);
  n3097_o <= gen2_n14_cnot2_j_n3093 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3098_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3099_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3100_o <= n3098_o & n3099_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3101 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3100_o,
    o => gen2_n13_cnot2_j_o);
  n3104_o <= gen2_n13_cnot2_j_n3101 (1);
  n3105_o <= gen2_n13_cnot2_j_n3101 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3106_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3107_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3108_o <= n3106_o & n3107_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3109 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3108_o,
    o => gen2_n12_cnot2_j_o);
  n3112_o <= gen2_n12_cnot2_j_n3109 (1);
  n3113_o <= gen2_n12_cnot2_j_n3109 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3114_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3115_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3116_o <= n3114_o & n3115_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3117 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3116_o,
    o => gen2_n11_cnot2_j_o);
  n3120_o <= gen2_n11_cnot2_j_n3117 (1);
  n3121_o <= gen2_n11_cnot2_j_n3117 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3122_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3123_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3125 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3124_o,
    o => gen2_n10_cnot2_j_o);
  n3128_o <= gen2_n10_cnot2_j_n3125 (1);
  n3129_o <= gen2_n10_cnot2_j_n3125 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3130_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3131_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3132_o <= n3130_o & n3131_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3133 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3132_o,
    o => gen2_n9_cnot2_j_o);
  n3136_o <= gen2_n9_cnot2_j_n3133 (1);
  n3137_o <= gen2_n9_cnot2_j_n3133 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3138_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3139_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3141 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3140_o,
    o => gen2_n8_cnot2_j_o);
  n3144_o <= gen2_n8_cnot2_j_n3141 (1);
  n3145_o <= gen2_n8_cnot2_j_n3141 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3146_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3147_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3148_o <= n3146_o & n3147_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3149 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3148_o,
    o => gen2_n7_cnot2_j_o);
  n3152_o <= gen2_n7_cnot2_j_n3149 (1);
  n3153_o <= gen2_n7_cnot2_j_n3149 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3154_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3155_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3157 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3156_o,
    o => gen2_n6_cnot2_j_o);
  n3160_o <= gen2_n6_cnot2_j_n3157 (1);
  n3161_o <= gen2_n6_cnot2_j_n3157 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3162_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3163_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3165 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3164_o,
    o => gen2_n5_cnot2_j_o);
  n3168_o <= gen2_n5_cnot2_j_n3165 (1);
  n3169_o <= gen2_n5_cnot2_j_n3165 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3170_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3171_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3172_o <= n3170_o & n3171_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3173 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3172_o,
    o => gen2_n4_cnot2_j_o);
  n3176_o <= gen2_n4_cnot2_j_n3173 (1);
  n3177_o <= gen2_n4_cnot2_j_n3173 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3178_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3179_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3181 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3180_o,
    o => gen2_n3_cnot2_j_o);
  n3184_o <= gen2_n3_cnot2_j_n3181 (1);
  n3185_o <= gen2_n3_cnot2_j_n3181 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3186_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3187_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3189 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3188_o,
    o => gen2_n2_cnot2_j_o);
  n3192_o <= gen2_n2_cnot2_j_n3189 (1);
  n3193_o <= gen2_n2_cnot2_j_n3189 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3194_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3195_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3196_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3197_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3198_o <= n3196_o & n3197_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3199_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3200_o <= n3198_o & n3199_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3201 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3200_o,
    o => gen3_n1_ccnot3_j_o);
  n3204_o <= gen3_n1_ccnot3_j_n3201 (2);
  n3205_o <= gen3_n1_ccnot3_j_n3201 (1);
  n3206_o <= gen3_n1_ccnot3_j_n3201 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3207_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3208_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3210_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3211_o <= n3209_o & n3210_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3212 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3211_o,
    o => gen3_n2_ccnot3_j_o);
  n3215_o <= gen3_n2_ccnot3_j_n3212 (2);
  n3216_o <= gen3_n2_ccnot3_j_n3212 (1);
  n3217_o <= gen3_n2_ccnot3_j_n3212 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3218_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3219_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3221_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3222_o <= n3220_o & n3221_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3223 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3222_o,
    o => gen3_n3_ccnot3_j_o);
  n3226_o <= gen3_n3_ccnot3_j_n3223 (2);
  n3227_o <= gen3_n3_ccnot3_j_n3223 (1);
  n3228_o <= gen3_n3_ccnot3_j_n3223 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3229_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3230_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3232_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3233_o <= n3231_o & n3232_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3234 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3233_o,
    o => gen3_n4_ccnot3_j_o);
  n3237_o <= gen3_n4_ccnot3_j_n3234 (2);
  n3238_o <= gen3_n4_ccnot3_j_n3234 (1);
  n3239_o <= gen3_n4_ccnot3_j_n3234 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3240_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3241_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3242_o <= n3240_o & n3241_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3243_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3244_o <= n3242_o & n3243_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3245 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3244_o,
    o => gen3_n5_ccnot3_j_o);
  n3248_o <= gen3_n5_ccnot3_j_n3245 (2);
  n3249_o <= gen3_n5_ccnot3_j_n3245 (1);
  n3250_o <= gen3_n5_ccnot3_j_n3245 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3251_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3252_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3254_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3255_o <= n3253_o & n3254_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3256 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3255_o,
    o => gen3_n6_ccnot3_j_o);
  n3259_o <= gen3_n6_ccnot3_j_n3256 (2);
  n3260_o <= gen3_n6_ccnot3_j_n3256 (1);
  n3261_o <= gen3_n6_ccnot3_j_n3256 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3262_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3263_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3264_o <= n3262_o & n3263_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3265_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3266_o <= n3264_o & n3265_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3267 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3266_o,
    o => gen3_n7_ccnot3_j_o);
  n3270_o <= gen3_n7_ccnot3_j_n3267 (2);
  n3271_o <= gen3_n7_ccnot3_j_n3267 (1);
  n3272_o <= gen3_n7_ccnot3_j_n3267 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3273_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3274_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3276_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3278 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3277_o,
    o => gen3_n8_ccnot3_j_o);
  n3281_o <= gen3_n8_ccnot3_j_n3278 (2);
  n3282_o <= gen3_n8_ccnot3_j_n3278 (1);
  n3283_o <= gen3_n8_ccnot3_j_n3278 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3284_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3285_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3286_o <= n3284_o & n3285_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3287_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3288_o <= n3286_o & n3287_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3289 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3288_o,
    o => gen3_n9_ccnot3_j_o);
  n3292_o <= gen3_n9_ccnot3_j_n3289 (2);
  n3293_o <= gen3_n9_ccnot3_j_n3289 (1);
  n3294_o <= gen3_n9_ccnot3_j_n3289 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3295_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3296_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3298_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3299_o <= n3297_o & n3298_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3300 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3299_o,
    o => gen3_n10_ccnot3_j_o);
  n3303_o <= gen3_n10_ccnot3_j_n3300 (2);
  n3304_o <= gen3_n10_ccnot3_j_n3300 (1);
  n3305_o <= gen3_n10_ccnot3_j_n3300 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3306_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3307_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3308_o <= n3306_o & n3307_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3309_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3310_o <= n3308_o & n3309_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3311 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3310_o,
    o => gen3_n11_ccnot3_j_o);
  n3314_o <= gen3_n11_ccnot3_j_n3311 (2);
  n3315_o <= gen3_n11_ccnot3_j_n3311 (1);
  n3316_o <= gen3_n11_ccnot3_j_n3311 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3317_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3318_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3319_o <= n3317_o & n3318_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3320_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3322 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3321_o,
    o => gen3_n12_ccnot3_j_o);
  n3325_o <= gen3_n12_ccnot3_j_n3322 (2);
  n3326_o <= gen3_n12_ccnot3_j_n3322 (1);
  n3327_o <= gen3_n12_ccnot3_j_n3322 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3328_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3329_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3330_o <= n3328_o & n3329_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3331_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3332_o <= n3330_o & n3331_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3333 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3332_o,
    o => gen3_n13_ccnot3_j_o);
  n3336_o <= gen3_n13_ccnot3_j_n3333 (2);
  n3337_o <= gen3_n13_ccnot3_j_n3333 (1);
  n3338_o <= gen3_n13_ccnot3_j_n3333 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3339_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3340_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3341_o <= n3339_o & n3340_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3342_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3344 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3343_o,
    o => gen3_n14_ccnot3_j_o);
  n3347_o <= gen3_n14_ccnot3_j_n3344 (2);
  n3348_o <= gen3_n14_ccnot3_j_n3344 (1);
  n3349_o <= gen3_n14_ccnot3_j_n3344 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3350_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3351_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3352_o <= n3350_o & n3351_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3353_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3354_o <= n3352_o & n3353_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3355 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3354_o,
    o => gen3_n15_ccnot3_j_o);
  n3358_o <= gen3_n15_ccnot3_j_n3355 (2);
  n3359_o <= gen3_n15_ccnot3_j_n3355 (1);
  n3360_o <= gen3_n15_ccnot3_j_n3355 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3361_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3362_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3363_o <= n3361_o & n3362_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3364_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3365_o <= n3363_o & n3364_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3366 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3365_o,
    o => gen3_n16_ccnot3_j_o);
  n3369_o <= gen3_n16_ccnot3_j_n3366 (2);
  n3370_o <= gen3_n16_ccnot3_j_n3366 (1);
  n3371_o <= gen3_n16_ccnot3_j_n3366 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3372_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3373_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3374_o <= n3372_o & n3373_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3375_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3377 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3376_o,
    o => gen3_n17_ccnot3_j_o);
  n3380_o <= gen3_n17_ccnot3_j_n3377 (2);
  n3381_o <= gen3_n17_ccnot3_j_n3377 (1);
  n3382_o <= gen3_n17_ccnot3_j_n3377 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3383_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3384_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3385_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3386_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3387_o <= n3385_o & n3386_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3388 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3387_o,
    o => cnot_4_o);
  n3391_o <= cnot_4_n3388 (1);
  n3392_o <= cnot_4_n3388 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3393_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3394_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3395_o <= n3393_o & n3394_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3396_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3398 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3397_o,
    o => gen4_n16_peres4_j_o);
  n3401_o <= gen4_n16_peres4_j_n3398 (2);
  n3402_o <= gen4_n16_peres4_j_n3398 (1);
  n3403_o <= gen4_n16_peres4_j_n3398 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3404_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3405_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3406_o <= n3404_o & n3405_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3407_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3408_o <= n3406_o & n3407_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3409 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3408_o,
    o => gen4_n15_peres4_j_o);
  n3412_o <= gen4_n15_peres4_j_n3409 (2);
  n3413_o <= gen4_n15_peres4_j_n3409 (1);
  n3414_o <= gen4_n15_peres4_j_n3409 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3415_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3416_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3417_o <= n3415_o & n3416_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3418_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3419_o <= n3417_o & n3418_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3420 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3419_o,
    o => gen4_n14_peres4_j_o);
  n3423_o <= gen4_n14_peres4_j_n3420 (2);
  n3424_o <= gen4_n14_peres4_j_n3420 (1);
  n3425_o <= gen4_n14_peres4_j_n3420 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3426_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3427_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3428_o <= n3426_o & n3427_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3429_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3430_o <= n3428_o & n3429_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3431 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3430_o,
    o => gen4_n13_peres4_j_o);
  n3434_o <= gen4_n13_peres4_j_n3431 (2);
  n3435_o <= gen4_n13_peres4_j_n3431 (1);
  n3436_o <= gen4_n13_peres4_j_n3431 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3437_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3438_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3439_o <= n3437_o & n3438_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3440_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3442 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3441_o,
    o => gen4_n12_peres4_j_o);
  n3445_o <= gen4_n12_peres4_j_n3442 (2);
  n3446_o <= gen4_n12_peres4_j_n3442 (1);
  n3447_o <= gen4_n12_peres4_j_n3442 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3448_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3449_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3450_o <= n3448_o & n3449_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3451_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3452_o <= n3450_o & n3451_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3453 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3452_o,
    o => gen4_n11_peres4_j_o);
  n3456_o <= gen4_n11_peres4_j_n3453 (2);
  n3457_o <= gen4_n11_peres4_j_n3453 (1);
  n3458_o <= gen4_n11_peres4_j_n3453 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3459_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3460_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3461_o <= n3459_o & n3460_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3462_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3463_o <= n3461_o & n3462_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3464 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3463_o,
    o => gen4_n10_peres4_j_o);
  n3467_o <= gen4_n10_peres4_j_n3464 (2);
  n3468_o <= gen4_n10_peres4_j_n3464 (1);
  n3469_o <= gen4_n10_peres4_j_n3464 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3470_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3471_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3473_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3474_o <= n3472_o & n3473_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3475 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3474_o,
    o => gen4_n9_peres4_j_o);
  n3478_o <= gen4_n9_peres4_j_n3475 (2);
  n3479_o <= gen4_n9_peres4_j_n3475 (1);
  n3480_o <= gen4_n9_peres4_j_n3475 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3481_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3482_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3483_o <= n3481_o & n3482_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3484_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3485_o <= n3483_o & n3484_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3486 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3485_o,
    o => gen4_n8_peres4_j_o);
  n3489_o <= gen4_n8_peres4_j_n3486 (2);
  n3490_o <= gen4_n8_peres4_j_n3486 (1);
  n3491_o <= gen4_n8_peres4_j_n3486 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3492_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3493_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3494_o <= n3492_o & n3493_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3495_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3496_o <= n3494_o & n3495_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3497 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3496_o,
    o => gen4_n7_peres4_j_o);
  n3500_o <= gen4_n7_peres4_j_n3497 (2);
  n3501_o <= gen4_n7_peres4_j_n3497 (1);
  n3502_o <= gen4_n7_peres4_j_n3497 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3503_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3504_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3505_o <= n3503_o & n3504_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3506_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3507_o <= n3505_o & n3506_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3508 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3507_o,
    o => gen4_n6_peres4_j_o);
  n3511_o <= gen4_n6_peres4_j_n3508 (2);
  n3512_o <= gen4_n6_peres4_j_n3508 (1);
  n3513_o <= gen4_n6_peres4_j_n3508 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3514_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3515_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3516_o <= n3514_o & n3515_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3517_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3518_o <= n3516_o & n3517_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3519 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3518_o,
    o => gen4_n5_peres4_j_o);
  n3522_o <= gen4_n5_peres4_j_n3519 (2);
  n3523_o <= gen4_n5_peres4_j_n3519 (1);
  n3524_o <= gen4_n5_peres4_j_n3519 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3525_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3526_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3527_o <= n3525_o & n3526_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3528_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3529_o <= n3527_o & n3528_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3530 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3529_o,
    o => gen4_n4_peres4_j_o);
  n3533_o <= gen4_n4_peres4_j_n3530 (2);
  n3534_o <= gen4_n4_peres4_j_n3530 (1);
  n3535_o <= gen4_n4_peres4_j_n3530 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3536_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3537_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3538_o <= n3536_o & n3537_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3539_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3540_o <= n3538_o & n3539_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3541 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3540_o,
    o => gen4_n3_peres4_j_o);
  n3544_o <= gen4_n3_peres4_j_n3541 (2);
  n3545_o <= gen4_n3_peres4_j_n3541 (1);
  n3546_o <= gen4_n3_peres4_j_n3541 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3547_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3548_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3549_o <= n3547_o & n3548_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3550_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3551_o <= n3549_o & n3550_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3552 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3551_o,
    o => gen4_n2_peres4_j_o);
  n3555_o <= gen4_n2_peres4_j_n3552 (2);
  n3556_o <= gen4_n2_peres4_j_n3552 (1);
  n3557_o <= gen4_n2_peres4_j_n3552 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3558_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3559_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3560_o <= n3558_o & n3559_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3561_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3562_o <= n3560_o & n3561_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3563 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3562_o,
    o => gen4_n1_peres4_j_o);
  n3566_o <= gen4_n1_peres4_j_n3563 (2);
  n3567_o <= gen4_n1_peres4_j_n3563 (1);
  n3568_o <= gen4_n1_peres4_j_n3563 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3569_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3570_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3571_o <= n3569_o & n3570_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3572_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3573_o <= n3571_o & n3572_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3574 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3573_o,
    o => gen4_n0_peres4_j_o);
  n3577_o <= gen4_n0_peres4_j_n3574 (2);
  n3578_o <= gen4_n0_peres4_j_n3574 (1);
  n3579_o <= gen4_n0_peres4_j_n3574 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3580_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3581_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3582_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3583_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3584_o <= n3582_o & n3583_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3585 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3584_o,
    o => gen5_n1_cnot5_j_o);
  n3588_o <= gen5_n1_cnot5_j_n3585 (1);
  n3589_o <= gen5_n1_cnot5_j_n3585 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3590_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3591_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3592_o <= n3590_o & n3591_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3593 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3592_o,
    o => gen5_n2_cnot5_j_o);
  n3596_o <= gen5_n2_cnot5_j_n3593 (1);
  n3597_o <= gen5_n2_cnot5_j_n3593 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3598_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3599_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3600_o <= n3598_o & n3599_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3601 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3600_o,
    o => gen5_n3_cnot5_j_o);
  n3604_o <= gen5_n3_cnot5_j_n3601 (1);
  n3605_o <= gen5_n3_cnot5_j_n3601 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3606_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3607_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3608_o <= n3606_o & n3607_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3609 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3608_o,
    o => gen5_n4_cnot5_j_o);
  n3612_o <= gen5_n4_cnot5_j_n3609 (1);
  n3613_o <= gen5_n4_cnot5_j_n3609 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3614_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3615_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3616_o <= n3614_o & n3615_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3617 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3616_o,
    o => gen5_n5_cnot5_j_o);
  n3620_o <= gen5_n5_cnot5_j_n3617 (1);
  n3621_o <= gen5_n5_cnot5_j_n3617 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3622_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3623_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3624_o <= n3622_o & n3623_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3625 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3624_o,
    o => gen5_n6_cnot5_j_o);
  n3628_o <= gen5_n6_cnot5_j_n3625 (1);
  n3629_o <= gen5_n6_cnot5_j_n3625 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3630_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3631_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3632_o <= n3630_o & n3631_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3633 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3632_o,
    o => gen5_n7_cnot5_j_o);
  n3636_o <= gen5_n7_cnot5_j_n3633 (1);
  n3637_o <= gen5_n7_cnot5_j_n3633 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3638_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3639_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3640_o <= n3638_o & n3639_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3641 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3640_o,
    o => gen5_n8_cnot5_j_o);
  n3644_o <= gen5_n8_cnot5_j_n3641 (1);
  n3645_o <= gen5_n8_cnot5_j_n3641 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3646_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3647_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3648_o <= n3646_o & n3647_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3649 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3648_o,
    o => gen5_n9_cnot5_j_o);
  n3652_o <= gen5_n9_cnot5_j_n3649 (1);
  n3653_o <= gen5_n9_cnot5_j_n3649 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3654_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3655_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3656_o <= n3654_o & n3655_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3657 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3656_o,
    o => gen5_n10_cnot5_j_o);
  n3660_o <= gen5_n10_cnot5_j_n3657 (1);
  n3661_o <= gen5_n10_cnot5_j_n3657 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3662_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3663_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3664_o <= n3662_o & n3663_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3665 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3664_o,
    o => gen5_n11_cnot5_j_o);
  n3668_o <= gen5_n11_cnot5_j_n3665 (1);
  n3669_o <= gen5_n11_cnot5_j_n3665 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3670_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3671_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3672_o <= n3670_o & n3671_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3673 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3672_o,
    o => gen5_n12_cnot5_j_o);
  n3676_o <= gen5_n12_cnot5_j_n3673 (1);
  n3677_o <= gen5_n12_cnot5_j_n3673 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3678_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3679_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3680_o <= n3678_o & n3679_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3681 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3680_o,
    o => gen5_n13_cnot5_j_o);
  n3684_o <= gen5_n13_cnot5_j_n3681 (1);
  n3685_o <= gen5_n13_cnot5_j_n3681 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3686_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3687_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3688_o <= n3686_o & n3687_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3689 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3688_o,
    o => gen5_n14_cnot5_j_o);
  n3692_o <= gen5_n14_cnot5_j_n3689 (1);
  n3693_o <= gen5_n14_cnot5_j_n3689 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3694_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3695_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3696_o <= n3694_o & n3695_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3697 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3696_o,
    o => gen5_n15_cnot5_j_o);
  n3700_o <= gen5_n15_cnot5_j_n3697 (1);
  n3701_o <= gen5_n15_cnot5_j_n3697 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3702_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3703_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3704_o <= n3702_o & n3703_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3705 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3704_o,
    o => gen5_n16_cnot5_j_o);
  n3708_o <= gen5_n16_cnot5_j_n3705 (1);
  n3709_o <= gen5_n16_cnot5_j_n3705 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3710_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3711_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3712_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3713_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3714_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3715_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3716_o <= n3714_o & n3715_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3717 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3716_o,
    o => gen6_n1_cnot1_j_o);
  n3720_o <= gen6_n1_cnot1_j_n3717 (1);
  n3721_o <= gen6_n1_cnot1_j_n3717 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3722_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3723_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3724_o <= n3722_o & n3723_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3725 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3724_o,
    o => gen6_n2_cnot1_j_o);
  n3728_o <= gen6_n2_cnot1_j_n3725 (1);
  n3729_o <= gen6_n2_cnot1_j_n3725 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3730_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3731_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3732_o <= n3730_o & n3731_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3733 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3732_o,
    o => gen6_n3_cnot1_j_o);
  n3736_o <= gen6_n3_cnot1_j_n3733 (1);
  n3737_o <= gen6_n3_cnot1_j_n3733 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3738_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3739_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3741 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3740_o,
    o => gen6_n4_cnot1_j_o);
  n3744_o <= gen6_n4_cnot1_j_n3741 (1);
  n3745_o <= gen6_n4_cnot1_j_n3741 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3746_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3747_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3748_o <= n3746_o & n3747_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3749 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3748_o,
    o => gen6_n5_cnot1_j_o);
  n3752_o <= gen6_n5_cnot1_j_n3749 (1);
  n3753_o <= gen6_n5_cnot1_j_n3749 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3754_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3755_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3756_o <= n3754_o & n3755_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3757 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3756_o,
    o => gen6_n6_cnot1_j_o);
  n3760_o <= gen6_n6_cnot1_j_n3757 (1);
  n3761_o <= gen6_n6_cnot1_j_n3757 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3762_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3763_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3765 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3764_o,
    o => gen6_n7_cnot1_j_o);
  n3768_o <= gen6_n7_cnot1_j_n3765 (1);
  n3769_o <= gen6_n7_cnot1_j_n3765 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3770_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3771_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3772_o <= n3770_o & n3771_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3773 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3772_o,
    o => gen6_n8_cnot1_j_o);
  n3776_o <= gen6_n8_cnot1_j_n3773 (1);
  n3777_o <= gen6_n8_cnot1_j_n3773 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3778_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3779_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3780_o <= n3778_o & n3779_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3781 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3780_o,
    o => gen6_n9_cnot1_j_o);
  n3784_o <= gen6_n9_cnot1_j_n3781 (1);
  n3785_o <= gen6_n9_cnot1_j_n3781 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3786_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3787_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3788_o <= n3786_o & n3787_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3789 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3788_o,
    o => gen6_n10_cnot1_j_o);
  n3792_o <= gen6_n10_cnot1_j_n3789 (1);
  n3793_o <= gen6_n10_cnot1_j_n3789 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3794_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3795_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3796_o <= n3794_o & n3795_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3797 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3796_o,
    o => gen6_n11_cnot1_j_o);
  n3800_o <= gen6_n11_cnot1_j_n3797 (1);
  n3801_o <= gen6_n11_cnot1_j_n3797 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3802_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3803_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3804_o <= n3802_o & n3803_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3805 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3804_o,
    o => gen6_n12_cnot1_j_o);
  n3808_o <= gen6_n12_cnot1_j_n3805 (1);
  n3809_o <= gen6_n12_cnot1_j_n3805 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3810_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3811_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3812_o <= n3810_o & n3811_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3813 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3812_o,
    o => gen6_n13_cnot1_j_o);
  n3816_o <= gen6_n13_cnot1_j_n3813 (1);
  n3817_o <= gen6_n13_cnot1_j_n3813 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3818_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3819_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3820_o <= n3818_o & n3819_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3821 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3820_o,
    o => gen6_n14_cnot1_j_o);
  n3824_o <= gen6_n14_cnot1_j_n3821 (1);
  n3825_o <= gen6_n14_cnot1_j_n3821 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3826_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3827_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3828_o <= n3826_o & n3827_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3829 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3828_o,
    o => gen6_n15_cnot1_j_o);
  n3832_o <= gen6_n15_cnot1_j_n3829 (1);
  n3833_o <= gen6_n15_cnot1_j_n3829 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3834_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3835_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3836_o <= n3834_o & n3835_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3837 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3836_o,
    o => gen6_n16_cnot1_j_o);
  n3840_o <= gen6_n16_cnot1_j_n3837 (1);
  n3841_o <= gen6_n16_cnot1_j_n3837 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3842_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3843_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3844_o <= n3842_o & n3843_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3845 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3844_o,
    o => gen6_n17_cnot1_j_o);
  n3848_o <= gen6_n17_cnot1_j_n3845 (1);
  n3849_o <= gen6_n17_cnot1_j_n3845 (0);
  n3850_o <= n3060_o & n3052_o & n3044_o & n3036_o & n3028_o & n3020_o & n3012_o & n3004_o & n2996_o & n2988_o & n2980_o & n2972_o & n2964_o & n2956_o & n2948_o & n2940_o & n2932_o & n3062_o;
  n3851_o <= n3061_o & n3053_o & n3045_o & n3037_o & n3029_o & n3021_o & n3013_o & n3005_o & n2997_o & n2989_o & n2981_o & n2973_o & n2965_o & n2957_o & n2949_o & n2941_o & n2933_o & n3063_o;
  n3852_o <= n3065_o & n3072_o & n3080_o & n3088_o & n3096_o & n3104_o & n3112_o & n3120_o & n3128_o & n3136_o & n3144_o & n3152_o & n3160_o & n3168_o & n3176_o & n3184_o & n3192_o & n3064_o;
  n3853_o <= n3073_o & n3081_o & n3089_o & n3097_o & n3105_o & n3113_o & n3121_o & n3129_o & n3137_o & n3145_o & n3153_o & n3161_o & n3169_o & n3177_o & n3185_o & n3193_o & n3194_o;
  n3854_o <= n3382_o & n3371_o & n3360_o & n3349_o & n3338_o & n3327_o & n3316_o & n3305_o & n3294_o & n3283_o & n3272_o & n3261_o & n3250_o & n3239_o & n3228_o & n3217_o & n3206_o & n3195_o;
  n3855_o <= n3383_o & n3381_o & n3370_o & n3359_o & n3348_o & n3337_o & n3326_o & n3315_o & n3304_o & n3293_o & n3282_o & n3271_o & n3260_o & n3249_o & n3238_o & n3227_o & n3216_o & n3205_o;
  n3856_o <= n3384_o & n3380_o & n3369_o & n3358_o & n3347_o & n3336_o & n3325_o & n3314_o & n3303_o & n3292_o & n3281_o & n3270_o & n3259_o & n3248_o & n3237_o & n3226_o & n3215_o & n3204_o;
  n3857_o <= n3391_o & n3401_o & n3412_o & n3423_o & n3434_o & n3445_o & n3456_o & n3467_o & n3478_o & n3489_o & n3500_o & n3511_o & n3522_o & n3533_o & n3544_o & n3555_o & n3566_o & n3577_o;
  n3858_o <= n3403_o & n3414_o & n3425_o & n3436_o & n3447_o & n3458_o & n3469_o & n3480_o & n3491_o & n3502_o & n3513_o & n3524_o & n3535_o & n3546_o & n3557_o & n3568_o & n3579_o & n3580_o;
  n3859_o <= n3392_o & n3402_o & n3413_o & n3424_o & n3435_o & n3446_o & n3457_o & n3468_o & n3479_o & n3490_o & n3501_o & n3512_o & n3523_o & n3534_o & n3545_o & n3556_o & n3567_o & n3578_o;
  n3860_o <= n3709_o & n3701_o & n3693_o & n3685_o & n3677_o & n3669_o & n3661_o & n3653_o & n3645_o & n3637_o & n3629_o & n3621_o & n3613_o & n3605_o & n3597_o & n3589_o & n3581_o;
  n3861_o <= n3711_o & n3708_o & n3700_o & n3692_o & n3684_o & n3676_o & n3668_o & n3660_o & n3652_o & n3644_o & n3636_o & n3628_o & n3620_o & n3612_o & n3604_o & n3596_o & n3588_o & n3710_o;
  n3862_o <= n3848_o & n3840_o & n3832_o & n3824_o & n3816_o & n3808_o & n3800_o & n3792_o & n3784_o & n3776_o & n3768_o & n3760_o & n3752_o & n3744_o & n3736_o & n3728_o & n3720_o & n3712_o;
  n3863_o <= n3849_o & n3841_o & n3833_o & n3825_o & n3817_o & n3809_o & n3801_o & n3793_o & n3785_o & n3777_o & n3769_o & n3761_o & n3753_o & n3745_o & n3737_o & n3729_o & n3721_o & n3713_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2917_o : std_logic_vector (1 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (2 downto 0);
begin
  o <= n2923_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2917_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2918_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2919_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2920_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2921_o <= n2919_o and n2920_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2922_o <= n2918_o xor n2921_o;
  n2923_o <= n2917_o & n2922_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (1 downto 0);
begin
  o <= n2915_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2911_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2912_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2913_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2914_o <= n2912_o xor n2913_o;
  n2915_o <= n2911_o & n2914_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (16 downto 0);
begin
  o <= n2909_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2889_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2890_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2891_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2892_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2893_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2894_o <= not n2893_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2895_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2896_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2897_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2898_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2899_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2900_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2901_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2902_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2903_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2904_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2905_o <= not n2904_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2906_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2907_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2908_o <= not n2907_o;
  n2909_o <= n2889_o & n2890_o & n2891_o & n2892_o & n2894_o & n2895_o & n2896_o & n2897_o & n2898_o & n2899_o & n2900_o & n2901_o & n2902_o & n2903_o & n2905_o & n2906_o & n2908_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2856 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2864 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2872 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2880 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (3 downto 0);
  signal n2887_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2885_o;
  o <= n2886_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2887_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2853_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2854_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2855_o <= n2853_o & n2854_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2856 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2855_o,
    o => gen1_n0_cnot0_o);
  n2859_o <= gen1_n0_cnot0_n2856 (1);
  n2860_o <= gen1_n0_cnot0_n2856 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2861_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2862_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2864 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2863_o,
    o => gen1_n1_cnot0_o);
  n2867_o <= gen1_n1_cnot0_n2864 (1);
  n2868_o <= gen1_n1_cnot0_n2864 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2869_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2870_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2871_o <= n2869_o & n2870_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2872 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2871_o,
    o => gen1_n2_cnot0_o);
  n2875_o <= gen1_n2_cnot0_n2872 (1);
  n2876_o <= gen1_n2_cnot0_n2872 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2877_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2878_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2879_o <= n2877_o & n2878_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2880 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2879_o,
    o => gen1_n3_cnot0_o);
  n2883_o <= gen1_n3_cnot0_n2880 (1);
  n2884_o <= gen1_n3_cnot0_n2880 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2885_o <= ctrl_prop (4);
  n2886_o <= n2884_o & n2876_o & n2868_o & n2860_o;
  n2887_o <= n2883_o & n2875_o & n2867_o & n2859_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (16 downto 0);
begin
  o <= n2850_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2828_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2829_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2830_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2831_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2832_o <= not n2831_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2833_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2834_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2835_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2836_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2837_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2838_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2839_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2840_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2841_o <= not n2840_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2842_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2843_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2844_o <= not n2843_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2845_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2846_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2847_o <= not n2846_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2848_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2849_o <= not n2848_o;
  n2850_o <= n2828_o & n2829_o & n2830_o & n2832_o & n2833_o & n2834_o & n2835_o & n2836_o & n2837_o & n2838_o & n2839_o & n2841_o & n2842_o & n2844_o & n2845_o & n2847_o & n2849_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2803 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2811 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2819 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (2 downto 0);
  signal n2826_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2824_o;
  o <= n2825_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2826_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2800_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2801_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2802_o <= n2800_o & n2801_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2803 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2802_o,
    o => gen1_n0_cnot0_o);
  n2806_o <= gen1_n0_cnot0_n2803 (1);
  n2807_o <= gen1_n0_cnot0_n2803 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2808_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2809_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2811 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2810_o,
    o => gen1_n1_cnot0_o);
  n2814_o <= gen1_n1_cnot0_n2811 (1);
  n2815_o <= gen1_n1_cnot0_n2811 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2816_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2817_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2819 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2818_o,
    o => gen1_n2_cnot0_o);
  n2822_o <= gen1_n2_cnot0_n2819 (1);
  n2823_o <= gen1_n2_cnot0_n2819 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2824_o <= ctrl_prop (3);
  n2825_o <= n2823_o & n2815_o & n2807_o;
  n2826_o <= n2822_o & n2814_o & n2806_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic_vector (16 downto 0);
begin
  o <= n2797_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2775_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2776_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2777_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2778_o <= not n2777_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2779_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2780_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2781_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2782_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2783_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2784_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2785_o <= not n2784_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2786_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2787_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2788_o <= not n2787_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2789_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2790_o <= not n2789_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2791_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2792_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2793_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2794_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2795_o <= not n2794_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2796_o <= i (0);
  n2797_o <= n2775_o & n2776_o & n2778_o & n2779_o & n2780_o & n2781_o & n2782_o & n2783_o & n2785_o & n2786_o & n2788_o & n2790_o & n2791_o & n2792_o & n2793_o & n2795_o & n2796_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2758 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic;
  signal n2765_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2766 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2771_o;
  o <= n2772_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2773_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2755_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2756_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2757_o <= n2755_o & n2756_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2758 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2757_o,
    o => gen1_n0_cnot0_o);
  n2761_o <= gen1_n0_cnot0_n2758 (1);
  n2762_o <= gen1_n0_cnot0_n2758 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2763_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2764_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2765_o <= n2763_o & n2764_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2766 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2765_o,
    o => gen1_n1_cnot0_o);
  n2769_o <= gen1_n1_cnot0_n2766 (1);
  n2770_o <= gen1_n1_cnot0_n2766 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2771_o <= ctrl_prop (2);
  n2772_o <= n2770_o & n2762_o;
  n2773_o <= n2769_o & n2761_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic_vector (16 downto 0);
begin
  o <= n2752_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2726_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2727_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2728_o <= not n2727_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2729_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2730_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2731_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2732_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2733_o <= not n2732_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2734_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2735_o <= not n2734_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2736_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2737_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2738_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2739_o <= not n2738_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2740_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2741_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2742_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2743_o <= not n2742_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2744_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2745_o <= not n2744_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2746_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2747_o <= not n2746_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2748_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2749_o <= not n2748_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2750_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2751_o <= not n2750_o;
  n2752_o <= n2726_o & n2728_o & n2729_o & n2730_o & n2731_o & n2733_o & n2735_o & n2736_o & n2737_o & n2739_o & n2740_o & n2741_o & n2743_o & n2745_o & n2747_o & n2749_o & n2751_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2597 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2605 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2613 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2621 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2629 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2637 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2645 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2653 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2661 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2664_o : std_logic;
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2669 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2677 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2685 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2693 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2701 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2709 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2717 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (15 downto 0);
  signal n2724_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2722_o;
  o <= n2723_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2724_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2594_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2595_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2596_o <= n2594_o & n2595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2597 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2596_o,
    o => gen1_n0_cnot0_o);
  n2600_o <= gen1_n0_cnot0_n2597 (1);
  n2601_o <= gen1_n0_cnot0_n2597 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2602_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2603_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2604_o <= n2602_o & n2603_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2605 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2604_o,
    o => gen1_n1_cnot0_o);
  n2608_o <= gen1_n1_cnot0_n2605 (1);
  n2609_o <= gen1_n1_cnot0_n2605 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2610_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2611_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2612_o <= n2610_o & n2611_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2613 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2612_o,
    o => gen1_n2_cnot0_o);
  n2616_o <= gen1_n2_cnot0_n2613 (1);
  n2617_o <= gen1_n2_cnot0_n2613 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2618_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2619_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2620_o <= n2618_o & n2619_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2621 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2620_o,
    o => gen1_n3_cnot0_o);
  n2624_o <= gen1_n3_cnot0_n2621 (1);
  n2625_o <= gen1_n3_cnot0_n2621 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2626_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2627_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2629 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2628_o,
    o => gen1_n4_cnot0_o);
  n2632_o <= gen1_n4_cnot0_n2629 (1);
  n2633_o <= gen1_n4_cnot0_n2629 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2634_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2635_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2636_o <= n2634_o & n2635_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2637 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2636_o,
    o => gen1_n5_cnot0_o);
  n2640_o <= gen1_n5_cnot0_n2637 (1);
  n2641_o <= gen1_n5_cnot0_n2637 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2642_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2643_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2644_o <= n2642_o & n2643_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2645 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2644_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2648_o <= gen1_n6_cnot0_n2645 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2649_o <= gen1_n6_cnot0_n2645 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2650_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2651_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2652_o <= n2650_o & n2651_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2653 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2652_o,
    o => gen1_n7_cnot0_o);
  n2656_o <= gen1_n7_cnot0_n2653 (1);
  n2657_o <= gen1_n7_cnot0_n2653 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2658_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2659_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2660_o <= n2658_o & n2659_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2661 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2660_o,
    o => gen1_n8_cnot0_o);
  n2664_o <= gen1_n8_cnot0_n2661 (1);
  n2665_o <= gen1_n8_cnot0_n2661 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2666_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2667_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2668_o <= n2666_o & n2667_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2669 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2668_o,
    o => gen1_n9_cnot0_o);
  n2672_o <= gen1_n9_cnot0_n2669 (1);
  n2673_o <= gen1_n9_cnot0_n2669 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2674_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2675_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2676_o <= n2674_o & n2675_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2677 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2676_o,
    o => gen1_n10_cnot0_o);
  n2680_o <= gen1_n10_cnot0_n2677 (1);
  n2681_o <= gen1_n10_cnot0_n2677 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2682_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2683_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2684_o <= n2682_o & n2683_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2685 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2684_o,
    o => gen1_n11_cnot0_o);
  n2688_o <= gen1_n11_cnot0_n2685 (1);
  n2689_o <= gen1_n11_cnot0_n2685 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2690_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2691_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2692_o <= n2690_o & n2691_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2693 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2692_o,
    o => gen1_n12_cnot0_o);
  n2696_o <= gen1_n12_cnot0_n2693 (1);
  n2697_o <= gen1_n12_cnot0_n2693 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2698_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2699_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2700_o <= n2698_o & n2699_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2701 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2700_o,
    o => gen1_n13_cnot0_o);
  n2704_o <= gen1_n13_cnot0_n2701 (1);
  n2705_o <= gen1_n13_cnot0_n2701 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2706_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2707_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2709 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2708_o,
    o => gen1_n14_cnot0_o);
  n2712_o <= gen1_n14_cnot0_n2709 (1);
  n2713_o <= gen1_n14_cnot0_n2709 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2714_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2715_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2716_o <= n2714_o & n2715_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2717 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2716_o,
    o => gen1_n15_cnot0_o);
  n2720_o <= gen1_n15_cnot0_n2717 (1);
  n2721_o <= gen1_n15_cnot0_n2717 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2722_o <= ctrl_prop (16);
  n2723_o <= n2721_o & n2713_o & n2705_o & n2697_o & n2689_o & n2681_o & n2673_o & n2665_o & n2657_o & n2649_o & n2641_o & n2633_o & n2625_o & n2617_o & n2609_o & n2601_o;
  n2724_o <= n2720_o & n2712_o & n2704_o & n2696_o & n2688_o & n2680_o & n2672_o & n2664_o & n2656_o & n2648_o & n2640_o & n2632_o & n2624_o & n2616_o & n2608_o & n2600_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2456 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2472 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2480 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2488 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2496 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2504 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2512 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2520 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2528 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2536 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2544 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2552 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2560 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2568 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2576 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2584 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (16 downto 0);
  signal n2591_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2589_o;
  o <= n2590_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2591_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2453_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2454_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2456 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2455_o,
    o => gen1_n0_cnot0_o);
  n2459_o <= gen1_n0_cnot0_n2456 (1);
  n2460_o <= gen1_n0_cnot0_n2456 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2461_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2462_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2464 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n1_cnot0_o);
  n2467_o <= gen1_n1_cnot0_n2464 (1);
  n2468_o <= gen1_n1_cnot0_n2464 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2469_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2470_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2472 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2471_o,
    o => gen1_n2_cnot0_o);
  n2475_o <= gen1_n2_cnot0_n2472 (1);
  n2476_o <= gen1_n2_cnot0_n2472 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2477_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2478_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2479_o <= n2477_o & n2478_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2480 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2479_o,
    o => gen1_n3_cnot0_o);
  n2483_o <= gen1_n3_cnot0_n2480 (1);
  n2484_o <= gen1_n3_cnot0_n2480 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2485_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2486_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2488 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2487_o,
    o => gen1_n4_cnot0_o);
  n2491_o <= gen1_n4_cnot0_n2488 (1);
  n2492_o <= gen1_n4_cnot0_n2488 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2493_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2494_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2496 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2495_o,
    o => gen1_n5_cnot0_o);
  n2499_o <= gen1_n5_cnot0_n2496 (1);
  n2500_o <= gen1_n5_cnot0_n2496 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2501_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2502_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2504 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2503_o,
    o => gen1_n6_cnot0_o);
  n2507_o <= gen1_n6_cnot0_n2504 (1);
  n2508_o <= gen1_n6_cnot0_n2504 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2509_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2510_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2511_o <= n2509_o & n2510_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2512 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2511_o,
    o => gen1_n7_cnot0_o);
  n2515_o <= gen1_n7_cnot0_n2512 (1);
  n2516_o <= gen1_n7_cnot0_n2512 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2517_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2518_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2520 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2519_o,
    o => gen1_n8_cnot0_o);
  n2523_o <= gen1_n8_cnot0_n2520 (1);
  n2524_o <= gen1_n8_cnot0_n2520 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2525_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2526_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2527_o <= n2525_o & n2526_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2528 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2527_o,
    o => gen1_n9_cnot0_o);
  n2531_o <= gen1_n9_cnot0_n2528 (1);
  n2532_o <= gen1_n9_cnot0_n2528 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2533_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2534_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2536 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2535_o,
    o => gen1_n10_cnot0_o);
  n2539_o <= gen1_n10_cnot0_n2536 (1);
  n2540_o <= gen1_n10_cnot0_n2536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2541_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2542_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2544 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2543_o,
    o => gen1_n11_cnot0_o);
  n2547_o <= gen1_n11_cnot0_n2544 (1);
  n2548_o <= gen1_n11_cnot0_n2544 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2549_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2550_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2552 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2551_o,
    o => gen1_n12_cnot0_o);
  n2555_o <= gen1_n12_cnot0_n2552 (1);
  n2556_o <= gen1_n12_cnot0_n2552 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2557_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2558_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2560 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2559_o,
    o => gen1_n13_cnot0_o);
  n2563_o <= gen1_n13_cnot0_n2560 (1);
  n2564_o <= gen1_n13_cnot0_n2560 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2565_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2566_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2567_o <= n2565_o & n2566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2568 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2567_o,
    o => gen1_n14_cnot0_o);
  n2571_o <= gen1_n14_cnot0_n2568 (1);
  n2572_o <= gen1_n14_cnot0_n2568 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2573_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2574_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2575_o <= n2573_o & n2574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2576 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2575_o,
    o => gen1_n15_cnot0_o);
  n2579_o <= gen1_n15_cnot0_n2576 (1);
  n2580_o <= gen1_n15_cnot0_n2576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2581_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2582_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2584 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2583_o,
    o => gen1_n16_cnot0_o);
  n2587_o <= gen1_n16_cnot0_n2584 (1);
  n2588_o <= gen1_n16_cnot0_n2584 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2589_o <= ctrl_prop (17);
  n2590_o <= n2588_o & n2580_o & n2572_o & n2564_o & n2556_o & n2548_o & n2540_o & n2532_o & n2524_o & n2516_o & n2508_o & n2500_o & n2492_o & n2484_o & n2476_o & n2468_o & n2460_o;
  n2591_o <= n2587_o & n2579_o & n2571_o & n2563_o & n2555_o & n2547_o & n2539_o & n2531_o & n2523_o & n2515_o & n2507_o & n2499_o & n2491_o & n2483_o & n2475_o & n2467_o & n2459_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1570 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1578 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1586 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1594 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1602 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1610 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1618 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1626 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1634 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic;
  signal n1641_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1642 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1650 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1658 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1666 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1674 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1682 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1690 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1702 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1710 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1718 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1726 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1734 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1742 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1750 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1758 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1766 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1774 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1782 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1790 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1798 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1806 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1814 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1826 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (1 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1837 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (1 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1848 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1859 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1870 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1881 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1892 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1903 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1914 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1925 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1936 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1947 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1958 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1969 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic_vector (1 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1980 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic_vector (1 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1991 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2002 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2012 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2023 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2034 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2045 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2056 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2067 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2070_o : std_logic;
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic_vector (1 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2078 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic_vector (1 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2089 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (1 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2100 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic_vector (1 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2111 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2122 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2133 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2144 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2155 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (1 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2166 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic_vector (1 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2177 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2188 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2196 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2204 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2212 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2220 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2228 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2236 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2244 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2252 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2260 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2268 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2276 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2284 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2292 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2300 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2312 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2320 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2328 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2336 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2344 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2352 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2360 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2368 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2376 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2384 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2392 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2400 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2408 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2416 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2424 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2432 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (16 downto 0);
  signal n2438_o : std_logic_vector (16 downto 0);
  signal n2439_o : std_logic_vector (16 downto 0);
  signal n2440_o : std_logic_vector (16 downto 0);
  signal n2441_o : std_logic_vector (16 downto 0);
  signal n2442_o : std_logic_vector (16 downto 0);
  signal n2443_o : std_logic_vector (16 downto 0);
  signal n2444_o : std_logic_vector (16 downto 0);
  signal n2445_o : std_logic_vector (16 downto 0);
  signal n2446_o : std_logic_vector (16 downto 0);
  signal n2447_o : std_logic_vector (16 downto 0);
  signal n2448_o : std_logic_vector (16 downto 0);
  signal n2449_o : std_logic_vector (16 downto 0);
  signal n2450_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2437_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2438_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2439_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2440_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2441_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2442_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2443_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2444_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2445_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2446_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2447_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2448_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2449_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2450_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1567_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1568_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1569_o <= n1567_o & n1568_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1570 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1569_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1573_o <= gen1_n1_cnot1_j_n1570 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1574_o <= gen1_n1_cnot1_j_n1570 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1575_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1576_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1577_o <= n1575_o & n1576_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1578 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1577_o,
    o => gen1_n2_cnot1_j_o);
  n1581_o <= gen1_n2_cnot1_j_n1578 (1);
  n1582_o <= gen1_n2_cnot1_j_n1578 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1583_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1584_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1585_o <= n1583_o & n1584_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1586 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1585_o,
    o => gen1_n3_cnot1_j_o);
  n1589_o <= gen1_n3_cnot1_j_n1586 (1);
  n1590_o <= gen1_n3_cnot1_j_n1586 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1591_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1592_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1593_o <= n1591_o & n1592_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1594 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1593_o,
    o => gen1_n4_cnot1_j_o);
  n1597_o <= gen1_n4_cnot1_j_n1594 (1);
  n1598_o <= gen1_n4_cnot1_j_n1594 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1599_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1600_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1602 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1601_o,
    o => gen1_n5_cnot1_j_o);
  n1605_o <= gen1_n5_cnot1_j_n1602 (1);
  n1606_o <= gen1_n5_cnot1_j_n1602 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1607_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1608_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1609_o <= n1607_o & n1608_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1610 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1609_o,
    o => gen1_n6_cnot1_j_o);
  n1613_o <= gen1_n6_cnot1_j_n1610 (1);
  n1614_o <= gen1_n6_cnot1_j_n1610 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1615_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1616_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1617_o <= n1615_o & n1616_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1618 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1617_o,
    o => gen1_n7_cnot1_j_o);
  n1621_o <= gen1_n7_cnot1_j_n1618 (1);
  n1622_o <= gen1_n7_cnot1_j_n1618 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1623_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1624_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1626 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1625_o,
    o => gen1_n8_cnot1_j_o);
  n1629_o <= gen1_n8_cnot1_j_n1626 (1);
  n1630_o <= gen1_n8_cnot1_j_n1626 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1631_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1632_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1633_o <= n1631_o & n1632_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1634 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1633_o,
    o => gen1_n9_cnot1_j_o);
  n1637_o <= gen1_n9_cnot1_j_n1634 (1);
  n1638_o <= gen1_n9_cnot1_j_n1634 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1639_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1640_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1641_o <= n1639_o & n1640_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1642 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1641_o,
    o => gen1_n10_cnot1_j_o);
  n1645_o <= gen1_n10_cnot1_j_n1642 (1);
  n1646_o <= gen1_n10_cnot1_j_n1642 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1647_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1648_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1649_o <= n1647_o & n1648_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1650 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1649_o,
    o => gen1_n11_cnot1_j_o);
  n1653_o <= gen1_n11_cnot1_j_n1650 (1);
  n1654_o <= gen1_n11_cnot1_j_n1650 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1655_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1656_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1657_o <= n1655_o & n1656_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1658 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1657_o,
    o => gen1_n12_cnot1_j_o);
  n1661_o <= gen1_n12_cnot1_j_n1658 (1);
  n1662_o <= gen1_n12_cnot1_j_n1658 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1663_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1664_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1665_o <= n1663_o & n1664_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1666 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1665_o,
    o => gen1_n13_cnot1_j_o);
  n1669_o <= gen1_n13_cnot1_j_n1666 (1);
  n1670_o <= gen1_n13_cnot1_j_n1666 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1671_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1672_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1673_o <= n1671_o & n1672_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1674 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1673_o,
    o => gen1_n14_cnot1_j_o);
  n1677_o <= gen1_n14_cnot1_j_n1674 (1);
  n1678_o <= gen1_n14_cnot1_j_n1674 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1679_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1680_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1681_o <= n1679_o & n1680_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1682 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1681_o,
    o => gen1_n15_cnot1_j_o);
  n1685_o <= gen1_n15_cnot1_j_n1682 (1);
  n1686_o <= gen1_n15_cnot1_j_n1682 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1687_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1688_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1690 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1689_o,
    o => gen1_n16_cnot1_j_o);
  n1693_o <= gen1_n16_cnot1_j_n1690 (1);
  n1694_o <= gen1_n16_cnot1_j_n1690 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1695_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1696_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1697_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1698_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1699_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1700_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1701_o <= n1699_o & n1700_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1702 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1701_o,
    o => gen2_n16_cnot2_j_o);
  n1705_o <= gen2_n16_cnot2_j_n1702 (1);
  n1706_o <= gen2_n16_cnot2_j_n1702 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1707_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1708_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1709_o <= n1707_o & n1708_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1710 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1709_o,
    o => gen2_n15_cnot2_j_o);
  n1713_o <= gen2_n15_cnot2_j_n1710 (1);
  n1714_o <= gen2_n15_cnot2_j_n1710 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1715_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1716_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1717_o <= n1715_o & n1716_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1718 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1717_o,
    o => gen2_n14_cnot2_j_o);
  n1721_o <= gen2_n14_cnot2_j_n1718 (1);
  n1722_o <= gen2_n14_cnot2_j_n1718 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1723_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1724_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1725_o <= n1723_o & n1724_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1726 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1725_o,
    o => gen2_n13_cnot2_j_o);
  n1729_o <= gen2_n13_cnot2_j_n1726 (1);
  n1730_o <= gen2_n13_cnot2_j_n1726 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1731_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1732_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1733_o <= n1731_o & n1732_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1734 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1733_o,
    o => gen2_n12_cnot2_j_o);
  n1737_o <= gen2_n12_cnot2_j_n1734 (1);
  n1738_o <= gen2_n12_cnot2_j_n1734 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1739_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1740_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1741_o <= n1739_o & n1740_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1742 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1741_o,
    o => gen2_n11_cnot2_j_o);
  n1745_o <= gen2_n11_cnot2_j_n1742 (1);
  n1746_o <= gen2_n11_cnot2_j_n1742 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1747_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1748_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1750 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1749_o,
    o => gen2_n10_cnot2_j_o);
  n1753_o <= gen2_n10_cnot2_j_n1750 (1);
  n1754_o <= gen2_n10_cnot2_j_n1750 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1755_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1756_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1758 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1757_o,
    o => gen2_n9_cnot2_j_o);
  n1761_o <= gen2_n9_cnot2_j_n1758 (1);
  n1762_o <= gen2_n9_cnot2_j_n1758 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1763_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1764_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1766 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1765_o,
    o => gen2_n8_cnot2_j_o);
  n1769_o <= gen2_n8_cnot2_j_n1766 (1);
  n1770_o <= gen2_n8_cnot2_j_n1766 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1771_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1772_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1774 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1773_o,
    o => gen2_n7_cnot2_j_o);
  n1777_o <= gen2_n7_cnot2_j_n1774 (1);
  n1778_o <= gen2_n7_cnot2_j_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1779_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1780_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1781_o <= n1779_o & n1780_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1782 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1781_o,
    o => gen2_n6_cnot2_j_o);
  n1785_o <= gen2_n6_cnot2_j_n1782 (1);
  n1786_o <= gen2_n6_cnot2_j_n1782 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1787_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1788_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1790 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1789_o,
    o => gen2_n5_cnot2_j_o);
  n1793_o <= gen2_n5_cnot2_j_n1790 (1);
  n1794_o <= gen2_n5_cnot2_j_n1790 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1795_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1796_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1797_o <= n1795_o & n1796_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1798 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1797_o,
    o => gen2_n4_cnot2_j_o);
  n1801_o <= gen2_n4_cnot2_j_n1798 (1);
  n1802_o <= gen2_n4_cnot2_j_n1798 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1803_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1804_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1805_o <= n1803_o & n1804_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1806 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1805_o,
    o => gen2_n3_cnot2_j_o);
  n1809_o <= gen2_n3_cnot2_j_n1806 (1);
  n1810_o <= gen2_n3_cnot2_j_n1806 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1811_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1812_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1813_o <= n1811_o & n1812_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1814 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1813_o,
    o => gen2_n2_cnot2_j_o);
  n1817_o <= gen2_n2_cnot2_j_n1814 (1);
  n1818_o <= gen2_n2_cnot2_j_n1814 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1819_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1820_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1821_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1822_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1823_o <= n1821_o & n1822_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1824_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1826 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1825_o,
    o => gen3_n1_ccnot3_j_o);
  n1829_o <= gen3_n1_ccnot3_j_n1826 (2);
  n1830_o <= gen3_n1_ccnot3_j_n1826 (1);
  n1831_o <= gen3_n1_ccnot3_j_n1826 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1832_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1833_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1835_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1837 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1836_o,
    o => gen3_n2_ccnot3_j_o);
  n1840_o <= gen3_n2_ccnot3_j_n1837 (2);
  n1841_o <= gen3_n2_ccnot3_j_n1837 (1);
  n1842_o <= gen3_n2_ccnot3_j_n1837 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1843_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1844_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1846_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1847_o <= n1845_o & n1846_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1848 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1847_o,
    o => gen3_n3_ccnot3_j_o);
  n1851_o <= gen3_n3_ccnot3_j_n1848 (2);
  n1852_o <= gen3_n3_ccnot3_j_n1848 (1);
  n1853_o <= gen3_n3_ccnot3_j_n1848 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1854_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1855_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1857_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1859 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1858_o,
    o => gen3_n4_ccnot3_j_o);
  n1862_o <= gen3_n4_ccnot3_j_n1859 (2);
  n1863_o <= gen3_n4_ccnot3_j_n1859 (1);
  n1864_o <= gen3_n4_ccnot3_j_n1859 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1865_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1866_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1868_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1869_o <= n1867_o & n1868_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1870 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1869_o,
    o => gen3_n5_ccnot3_j_o);
  n1873_o <= gen3_n5_ccnot3_j_n1870 (2);
  n1874_o <= gen3_n5_ccnot3_j_n1870 (1);
  n1875_o <= gen3_n5_ccnot3_j_n1870 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1876_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1877_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1879_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1881 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1880_o,
    o => gen3_n6_ccnot3_j_o);
  n1884_o <= gen3_n6_ccnot3_j_n1881 (2);
  n1885_o <= gen3_n6_ccnot3_j_n1881 (1);
  n1886_o <= gen3_n6_ccnot3_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1887_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1888_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1890_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1892 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1891_o,
    o => gen3_n7_ccnot3_j_o);
  n1895_o <= gen3_n7_ccnot3_j_n1892 (2);
  n1896_o <= gen3_n7_ccnot3_j_n1892 (1);
  n1897_o <= gen3_n7_ccnot3_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1898_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1899_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1901_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1903 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1902_o,
    o => gen3_n8_ccnot3_j_o);
  n1906_o <= gen3_n8_ccnot3_j_n1903 (2);
  n1907_o <= gen3_n8_ccnot3_j_n1903 (1);
  n1908_o <= gen3_n8_ccnot3_j_n1903 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1909_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1910_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1912_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1914 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1913_o,
    o => gen3_n9_ccnot3_j_o);
  n1917_o <= gen3_n9_ccnot3_j_n1914 (2);
  n1918_o <= gen3_n9_ccnot3_j_n1914 (1);
  n1919_o <= gen3_n9_ccnot3_j_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1920_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1921_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1922_o <= n1920_o & n1921_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1923_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1925 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1924_o,
    o => gen3_n10_ccnot3_j_o);
  n1928_o <= gen3_n10_ccnot3_j_n1925 (2);
  n1929_o <= gen3_n10_ccnot3_j_n1925 (1);
  n1930_o <= gen3_n10_ccnot3_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1931_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1932_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1934_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1936 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1935_o,
    o => gen3_n11_ccnot3_j_o);
  n1939_o <= gen3_n11_ccnot3_j_n1936 (2);
  n1940_o <= gen3_n11_ccnot3_j_n1936 (1);
  n1941_o <= gen3_n11_ccnot3_j_n1936 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1942_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1943_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1945_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1947 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1946_o,
    o => gen3_n12_ccnot3_j_o);
  n1950_o <= gen3_n12_ccnot3_j_n1947 (2);
  n1951_o <= gen3_n12_ccnot3_j_n1947 (1);
  n1952_o <= gen3_n12_ccnot3_j_n1947 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1953_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1954_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1955_o <= n1953_o & n1954_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1956_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1958 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1957_o,
    o => gen3_n13_ccnot3_j_o);
  n1961_o <= gen3_n13_ccnot3_j_n1958 (2);
  n1962_o <= gen3_n13_ccnot3_j_n1958 (1);
  n1963_o <= gen3_n13_ccnot3_j_n1958 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1964_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1965_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1967_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1969 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1968_o,
    o => gen3_n14_ccnot3_j_o);
  n1972_o <= gen3_n14_ccnot3_j_n1969 (2);
  n1973_o <= gen3_n14_ccnot3_j_n1969 (1);
  n1974_o <= gen3_n14_ccnot3_j_n1969 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1975_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1976_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1977_o <= n1975_o & n1976_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1978_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1979_o <= n1977_o & n1978_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1980 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1979_o,
    o => gen3_n15_ccnot3_j_o);
  n1983_o <= gen3_n15_ccnot3_j_n1980 (2);
  n1984_o <= gen3_n15_ccnot3_j_n1980 (1);
  n1985_o <= gen3_n15_ccnot3_j_n1980 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1986_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1987_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1988_o <= n1986_o & n1987_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1989_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1991 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1990_o,
    o => gen3_n16_ccnot3_j_o);
  n1994_o <= gen3_n16_ccnot3_j_n1991 (2);
  n1995_o <= gen3_n16_ccnot3_j_n1991 (1);
  n1996_o <= gen3_n16_ccnot3_j_n1991 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1997_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1998_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1999_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2000_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2001_o <= n1999_o & n2000_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2002 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2001_o,
    o => cnot_4_o);
  n2005_o <= cnot_4_n2002 (1);
  n2006_o <= cnot_4_n2002 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2007_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2008_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2010_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2011_o <= n2009_o & n2010_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2012 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2011_o,
    o => gen4_n15_peres4_j_o);
  n2015_o <= gen4_n15_peres4_j_n2012 (2);
  n2016_o <= gen4_n15_peres4_j_n2012 (1);
  n2017_o <= gen4_n15_peres4_j_n2012 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2018_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2019_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2021_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2023 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2022_o,
    o => gen4_n14_peres4_j_o);
  n2026_o <= gen4_n14_peres4_j_n2023 (2);
  n2027_o <= gen4_n14_peres4_j_n2023 (1);
  n2028_o <= gen4_n14_peres4_j_n2023 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2029_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2030_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2032_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2033_o <= n2031_o & n2032_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2034 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2033_o,
    o => gen4_n13_peres4_j_o);
  n2037_o <= gen4_n13_peres4_j_n2034 (2);
  n2038_o <= gen4_n13_peres4_j_n2034 (1);
  n2039_o <= gen4_n13_peres4_j_n2034 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2040_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2041_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2042_o <= n2040_o & n2041_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2043_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2045 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2044_o,
    o => gen4_n12_peres4_j_o);
  n2048_o <= gen4_n12_peres4_j_n2045 (2);
  n2049_o <= gen4_n12_peres4_j_n2045 (1);
  n2050_o <= gen4_n12_peres4_j_n2045 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2051_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2052_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2054_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2056 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2055_o,
    o => gen4_n11_peres4_j_o);
  n2059_o <= gen4_n11_peres4_j_n2056 (2);
  n2060_o <= gen4_n11_peres4_j_n2056 (1);
  n2061_o <= gen4_n11_peres4_j_n2056 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2062_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2063_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2064_o <= n2062_o & n2063_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2065_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2067 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2066_o,
    o => gen4_n10_peres4_j_o);
  n2070_o <= gen4_n10_peres4_j_n2067 (2);
  n2071_o <= gen4_n10_peres4_j_n2067 (1);
  n2072_o <= gen4_n10_peres4_j_n2067 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2073_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2074_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2075_o <= n2073_o & n2074_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2076_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2078 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2077_o,
    o => gen4_n9_peres4_j_o);
  n2081_o <= gen4_n9_peres4_j_n2078 (2);
  n2082_o <= gen4_n9_peres4_j_n2078 (1);
  n2083_o <= gen4_n9_peres4_j_n2078 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2084_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2085_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2086_o <= n2084_o & n2085_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2087_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2089 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2088_o,
    o => gen4_n8_peres4_j_o);
  n2092_o <= gen4_n8_peres4_j_n2089 (2);
  n2093_o <= gen4_n8_peres4_j_n2089 (1);
  n2094_o <= gen4_n8_peres4_j_n2089 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2095_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2096_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2098_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2099_o <= n2097_o & n2098_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2100 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2099_o,
    o => gen4_n7_peres4_j_o);
  n2103_o <= gen4_n7_peres4_j_n2100 (2);
  n2104_o <= gen4_n7_peres4_j_n2100 (1);
  n2105_o <= gen4_n7_peres4_j_n2100 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2106_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2107_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2108_o <= n2106_o & n2107_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2109_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2110_o <= n2108_o & n2109_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2111 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2110_o,
    o => gen4_n6_peres4_j_o);
  n2114_o <= gen4_n6_peres4_j_n2111 (2);
  n2115_o <= gen4_n6_peres4_j_n2111 (1);
  n2116_o <= gen4_n6_peres4_j_n2111 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2117_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2118_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2120_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2122 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2121_o,
    o => gen4_n5_peres4_j_o);
  n2125_o <= gen4_n5_peres4_j_n2122 (2);
  n2126_o <= gen4_n5_peres4_j_n2122 (1);
  n2127_o <= gen4_n5_peres4_j_n2122 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2128_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2129_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2131_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2133 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2132_o,
    o => gen4_n4_peres4_j_o);
  n2136_o <= gen4_n4_peres4_j_n2133 (2);
  n2137_o <= gen4_n4_peres4_j_n2133 (1);
  n2138_o <= gen4_n4_peres4_j_n2133 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2139_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2140_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2142_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2144 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2143_o,
    o => gen4_n3_peres4_j_o);
  n2147_o <= gen4_n3_peres4_j_n2144 (2);
  n2148_o <= gen4_n3_peres4_j_n2144 (1);
  n2149_o <= gen4_n3_peres4_j_n2144 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2150_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2151_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2152_o <= n2150_o & n2151_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2153_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2155 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2154_o,
    o => gen4_n2_peres4_j_o);
  n2158_o <= gen4_n2_peres4_j_n2155 (2);
  n2159_o <= gen4_n2_peres4_j_n2155 (1);
  n2160_o <= gen4_n2_peres4_j_n2155 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2161_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2162_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2164_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2166 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2165_o,
    o => gen4_n1_peres4_j_o);
  n2169_o <= gen4_n1_peres4_j_n2166 (2);
  n2170_o <= gen4_n1_peres4_j_n2166 (1);
  n2171_o <= gen4_n1_peres4_j_n2166 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2172_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2173_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2174_o <= n2172_o & n2173_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2175_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2176_o <= n2174_o & n2175_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2177 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2176_o,
    o => gen4_n0_peres4_j_o);
  n2180_o <= gen4_n0_peres4_j_n2177 (2);
  n2181_o <= gen4_n0_peres4_j_n2177 (1);
  n2182_o <= gen4_n0_peres4_j_n2177 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2183_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2184_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2185_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2186_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2188 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2187_o,
    o => gen5_n1_cnot5_j_o);
  n2191_o <= gen5_n1_cnot5_j_n2188 (1);
  n2192_o <= gen5_n1_cnot5_j_n2188 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2193_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2194_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2196 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2195_o,
    o => gen5_n2_cnot5_j_o);
  n2199_o <= gen5_n2_cnot5_j_n2196 (1);
  n2200_o <= gen5_n2_cnot5_j_n2196 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2201_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2202_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2204 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2203_o,
    o => gen5_n3_cnot5_j_o);
  n2207_o <= gen5_n3_cnot5_j_n2204 (1);
  n2208_o <= gen5_n3_cnot5_j_n2204 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2209_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2210_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2212 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2211_o,
    o => gen5_n4_cnot5_j_o);
  n2215_o <= gen5_n4_cnot5_j_n2212 (1);
  n2216_o <= gen5_n4_cnot5_j_n2212 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2217_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2218_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2219_o <= n2217_o & n2218_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2220 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2219_o,
    o => gen5_n5_cnot5_j_o);
  n2223_o <= gen5_n5_cnot5_j_n2220 (1);
  n2224_o <= gen5_n5_cnot5_j_n2220 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2225_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2226_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2228 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2227_o,
    o => gen5_n6_cnot5_j_o);
  n2231_o <= gen5_n6_cnot5_j_n2228 (1);
  n2232_o <= gen5_n6_cnot5_j_n2228 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2233_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2234_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2236 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2235_o,
    o => gen5_n7_cnot5_j_o);
  n2239_o <= gen5_n7_cnot5_j_n2236 (1);
  n2240_o <= gen5_n7_cnot5_j_n2236 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2241_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2242_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2243_o <= n2241_o & n2242_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2244 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2243_o,
    o => gen5_n8_cnot5_j_o);
  n2247_o <= gen5_n8_cnot5_j_n2244 (1);
  n2248_o <= gen5_n8_cnot5_j_n2244 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2249_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2250_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2252 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2251_o,
    o => gen5_n9_cnot5_j_o);
  n2255_o <= gen5_n9_cnot5_j_n2252 (1);
  n2256_o <= gen5_n9_cnot5_j_n2252 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2257_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2258_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2260 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2259_o,
    o => gen5_n10_cnot5_j_o);
  n2263_o <= gen5_n10_cnot5_j_n2260 (1);
  n2264_o <= gen5_n10_cnot5_j_n2260 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2265_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2266_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2268 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2267_o,
    o => gen5_n11_cnot5_j_o);
  n2271_o <= gen5_n11_cnot5_j_n2268 (1);
  n2272_o <= gen5_n11_cnot5_j_n2268 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2273_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2274_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2276 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2275_o,
    o => gen5_n12_cnot5_j_o);
  n2279_o <= gen5_n12_cnot5_j_n2276 (1);
  n2280_o <= gen5_n12_cnot5_j_n2276 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2281_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2282_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2284 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2283_o,
    o => gen5_n13_cnot5_j_o);
  n2287_o <= gen5_n13_cnot5_j_n2284 (1);
  n2288_o <= gen5_n13_cnot5_j_n2284 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2289_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2290_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2292 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2291_o,
    o => gen5_n14_cnot5_j_o);
  n2295_o <= gen5_n14_cnot5_j_n2292 (1);
  n2296_o <= gen5_n14_cnot5_j_n2292 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2297_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2298_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2300 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2299_o,
    o => gen5_n15_cnot5_j_o);
  n2303_o <= gen5_n15_cnot5_j_n2300 (1);
  n2304_o <= gen5_n15_cnot5_j_n2300 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2305_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2306_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2307_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2308_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2309_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2310_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2311_o <= n2309_o & n2310_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2312 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2311_o,
    o => gen6_n1_cnot1_j_o);
  n2315_o <= gen6_n1_cnot1_j_n2312 (1);
  n2316_o <= gen6_n1_cnot1_j_n2312 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2317_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2318_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2320 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2319_o,
    o => gen6_n2_cnot1_j_o);
  n2323_o <= gen6_n2_cnot1_j_n2320 (1);
  n2324_o <= gen6_n2_cnot1_j_n2320 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2325_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2326_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2327_o <= n2325_o & n2326_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2328 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2327_o,
    o => gen6_n3_cnot1_j_o);
  n2331_o <= gen6_n3_cnot1_j_n2328 (1);
  n2332_o <= gen6_n3_cnot1_j_n2328 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2333_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2334_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2335_o <= n2333_o & n2334_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2336 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2335_o,
    o => gen6_n4_cnot1_j_o);
  n2339_o <= gen6_n4_cnot1_j_n2336 (1);
  n2340_o <= gen6_n4_cnot1_j_n2336 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2341_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2342_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2344 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2343_o,
    o => gen6_n5_cnot1_j_o);
  n2347_o <= gen6_n5_cnot1_j_n2344 (1);
  n2348_o <= gen6_n5_cnot1_j_n2344 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2349_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2350_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2351_o <= n2349_o & n2350_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2352 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2351_o,
    o => gen6_n6_cnot1_j_o);
  n2355_o <= gen6_n6_cnot1_j_n2352 (1);
  n2356_o <= gen6_n6_cnot1_j_n2352 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2357_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2358_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2359_o <= n2357_o & n2358_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2360 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2359_o,
    o => gen6_n7_cnot1_j_o);
  n2363_o <= gen6_n7_cnot1_j_n2360 (1);
  n2364_o <= gen6_n7_cnot1_j_n2360 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2365_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2366_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2367_o <= n2365_o & n2366_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2368 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2367_o,
    o => gen6_n8_cnot1_j_o);
  n2371_o <= gen6_n8_cnot1_j_n2368 (1);
  n2372_o <= gen6_n8_cnot1_j_n2368 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2373_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2374_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2375_o <= n2373_o & n2374_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2376 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2375_o,
    o => gen6_n9_cnot1_j_o);
  n2379_o <= gen6_n9_cnot1_j_n2376 (1);
  n2380_o <= gen6_n9_cnot1_j_n2376 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2381_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2382_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2384 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2383_o,
    o => gen6_n10_cnot1_j_o);
  n2387_o <= gen6_n10_cnot1_j_n2384 (1);
  n2388_o <= gen6_n10_cnot1_j_n2384 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2389_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2390_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2391_o <= n2389_o & n2390_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2392 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2391_o,
    o => gen6_n11_cnot1_j_o);
  n2395_o <= gen6_n11_cnot1_j_n2392 (1);
  n2396_o <= gen6_n11_cnot1_j_n2392 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2397_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2398_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2400 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2399_o,
    o => gen6_n12_cnot1_j_o);
  n2403_o <= gen6_n12_cnot1_j_n2400 (1);
  n2404_o <= gen6_n12_cnot1_j_n2400 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2405_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2406_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2408 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2407_o,
    o => gen6_n13_cnot1_j_o);
  n2411_o <= gen6_n13_cnot1_j_n2408 (1);
  n2412_o <= gen6_n13_cnot1_j_n2408 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2413_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2414_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2415_o <= n2413_o & n2414_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2416 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2415_o,
    o => gen6_n14_cnot1_j_o);
  n2419_o <= gen6_n14_cnot1_j_n2416 (1);
  n2420_o <= gen6_n14_cnot1_j_n2416 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2421_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2422_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2423_o <= n2421_o & n2422_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2424 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2423_o,
    o => gen6_n15_cnot1_j_o);
  n2427_o <= gen6_n15_cnot1_j_n2424 (1);
  n2428_o <= gen6_n15_cnot1_j_n2424 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2429_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2430_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2432 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2431_o,
    o => gen6_n16_cnot1_j_o);
  n2435_o <= gen6_n16_cnot1_j_n2432 (1);
  n2436_o <= gen6_n16_cnot1_j_n2432 (0);
  n2437_o <= n1693_o & n1685_o & n1677_o & n1669_o & n1661_o & n1653_o & n1645_o & n1637_o & n1629_o & n1621_o & n1613_o & n1605_o & n1597_o & n1589_o & n1581_o & n1573_o & n1695_o;
  n2438_o <= n1694_o & n1686_o & n1678_o & n1670_o & n1662_o & n1654_o & n1646_o & n1638_o & n1630_o & n1622_o & n1614_o & n1606_o & n1598_o & n1590_o & n1582_o & n1574_o & n1696_o;
  n2439_o <= n1698_o & n1705_o & n1713_o & n1721_o & n1729_o & n1737_o & n1745_o & n1753_o & n1761_o & n1769_o & n1777_o & n1785_o & n1793_o & n1801_o & n1809_o & n1817_o & n1697_o;
  n2440_o <= n1706_o & n1714_o & n1722_o & n1730_o & n1738_o & n1746_o & n1754_o & n1762_o & n1770_o & n1778_o & n1786_o & n1794_o & n1802_o & n1810_o & n1818_o & n1819_o;
  n2441_o <= n1996_o & n1985_o & n1974_o & n1963_o & n1952_o & n1941_o & n1930_o & n1919_o & n1908_o & n1897_o & n1886_o & n1875_o & n1864_o & n1853_o & n1842_o & n1831_o & n1820_o;
  n2442_o <= n1997_o & n1995_o & n1984_o & n1973_o & n1962_o & n1951_o & n1940_o & n1929_o & n1918_o & n1907_o & n1896_o & n1885_o & n1874_o & n1863_o & n1852_o & n1841_o & n1830_o;
  n2443_o <= n1998_o & n1994_o & n1983_o & n1972_o & n1961_o & n1950_o & n1939_o & n1928_o & n1917_o & n1906_o & n1895_o & n1884_o & n1873_o & n1862_o & n1851_o & n1840_o & n1829_o;
  n2444_o <= n2005_o & n2015_o & n2026_o & n2037_o & n2048_o & n2059_o & n2070_o & n2081_o & n2092_o & n2103_o & n2114_o & n2125_o & n2136_o & n2147_o & n2158_o & n2169_o & n2180_o;
  n2445_o <= n2017_o & n2028_o & n2039_o & n2050_o & n2061_o & n2072_o & n2083_o & n2094_o & n2105_o & n2116_o & n2127_o & n2138_o & n2149_o & n2160_o & n2171_o & n2182_o & n2183_o;
  n2446_o <= n2006_o & n2016_o & n2027_o & n2038_o & n2049_o & n2060_o & n2071_o & n2082_o & n2093_o & n2104_o & n2115_o & n2126_o & n2137_o & n2148_o & n2159_o & n2170_o & n2181_o;
  n2447_o <= n2304_o & n2296_o & n2288_o & n2280_o & n2272_o & n2264_o & n2256_o & n2248_o & n2240_o & n2232_o & n2224_o & n2216_o & n2208_o & n2200_o & n2192_o & n2184_o;
  n2448_o <= n2306_o & n2303_o & n2295_o & n2287_o & n2279_o & n2271_o & n2263_o & n2255_o & n2247_o & n2239_o & n2231_o & n2223_o & n2215_o & n2207_o & n2199_o & n2191_o & n2305_o;
  n2449_o <= n2435_o & n2427_o & n2419_o & n2411_o & n2403_o & n2395_o & n2387_o & n2379_o & n2371_o & n2363_o & n2355_o & n2347_o & n2339_o & n2331_o & n2323_o & n2315_o & n2307_o;
  n2450_o <= n2436_o & n2428_o & n2420_o & n2412_o & n2404_o & n2396_o & n2388_o & n2380_o & n2372_o & n2364_o & n2356_o & n2348_o & n2340_o & n2332_o & n2324_o & n2316_o & n2308_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1558 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1563_o;
  o <= n1562_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1564_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1556_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1557_o <= n1556_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1558 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1557_o,
    o => gen1_n0_cnot0_o);
  n1561_o <= gen1_n0_cnot0_n1558 (1);
  n1562_o <= gen1_n0_cnot0_n1558 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1563_o <= ctrl_prop (1);
  n1564_o <= n1561_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1410 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1418 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1426 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1434 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1442 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1450 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1458 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1461_o : std_logic;
  signal n1462_o : std_logic;
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1466 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1474 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1482 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1490 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1498 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1506 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1514 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1522 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1530 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1538 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1546 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (17 downto 0);
  signal n1553_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1551_o;
  o <= n1552_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1553_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1407_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1408_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1409_o <= n1407_o & n1408_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1410 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1409_o,
    o => gen1_n0_cnot0_o);
  n1413_o <= gen1_n0_cnot0_n1410 (1);
  n1414_o <= gen1_n0_cnot0_n1410 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1415_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1416_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1417_o <= n1415_o & n1416_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1418 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1417_o,
    o => gen1_n1_cnot0_o);
  n1421_o <= gen1_n1_cnot0_n1418 (1);
  n1422_o <= gen1_n1_cnot0_n1418 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1423_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1424_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1425_o <= n1423_o & n1424_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1426 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1425_o,
    o => gen1_n2_cnot0_o);
  n1429_o <= gen1_n2_cnot0_n1426 (1);
  n1430_o <= gen1_n2_cnot0_n1426 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1431_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1432_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1433_o <= n1431_o & n1432_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1434 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1433_o,
    o => gen1_n3_cnot0_o);
  n1437_o <= gen1_n3_cnot0_n1434 (1);
  n1438_o <= gen1_n3_cnot0_n1434 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1439_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1440_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1441_o <= n1439_o & n1440_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1442 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1441_o,
    o => gen1_n4_cnot0_o);
  n1445_o <= gen1_n4_cnot0_n1442 (1);
  n1446_o <= gen1_n4_cnot0_n1442 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1447_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1448_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1449_o <= n1447_o & n1448_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1450 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1449_o,
    o => gen1_n5_cnot0_o);
  n1453_o <= gen1_n5_cnot0_n1450 (1);
  n1454_o <= gen1_n5_cnot0_n1450 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1455_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1456_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1458 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1457_o,
    o => gen1_n6_cnot0_o);
  n1461_o <= gen1_n6_cnot0_n1458 (1);
  n1462_o <= gen1_n6_cnot0_n1458 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1463_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1464_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1465_o <= n1463_o & n1464_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1466 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1465_o,
    o => gen1_n7_cnot0_o);
  n1469_o <= gen1_n7_cnot0_n1466 (1);
  n1470_o <= gen1_n7_cnot0_n1466 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1471_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1472_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1473_o <= n1471_o & n1472_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1474 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1473_o,
    o => gen1_n8_cnot0_o);
  n1477_o <= gen1_n8_cnot0_n1474 (1);
  n1478_o <= gen1_n8_cnot0_n1474 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1479_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1480_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1482 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1481_o,
    o => gen1_n9_cnot0_o);
  n1485_o <= gen1_n9_cnot0_n1482 (1);
  n1486_o <= gen1_n9_cnot0_n1482 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1487_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1488_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1489_o <= n1487_o & n1488_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1490 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1489_o,
    o => gen1_n10_cnot0_o);
  n1493_o <= gen1_n10_cnot0_n1490 (1);
  n1494_o <= gen1_n10_cnot0_n1490 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1495_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1496_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1497_o <= n1495_o & n1496_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1498 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1497_o,
    o => gen1_n11_cnot0_o);
  n1501_o <= gen1_n11_cnot0_n1498 (1);
  n1502_o <= gen1_n11_cnot0_n1498 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1503_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1504_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1506 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1505_o,
    o => gen1_n12_cnot0_o);
  n1509_o <= gen1_n12_cnot0_n1506 (1);
  n1510_o <= gen1_n12_cnot0_n1506 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1511_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1512_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1514 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1513_o,
    o => gen1_n13_cnot0_o);
  n1517_o <= gen1_n13_cnot0_n1514 (1);
  n1518_o <= gen1_n13_cnot0_n1514 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1519_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1520_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1521_o <= n1519_o & n1520_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1522 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1521_o,
    o => gen1_n14_cnot0_o);
  n1525_o <= gen1_n14_cnot0_n1522 (1);
  n1526_o <= gen1_n14_cnot0_n1522 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1527_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1528_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1529_o <= n1527_o & n1528_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1530 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1529_o,
    o => gen1_n15_cnot0_o);
  n1533_o <= gen1_n15_cnot0_n1530 (1);
  n1534_o <= gen1_n15_cnot0_n1530 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1535_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1536_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1537_o <= n1535_o & n1536_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1538 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1537_o,
    o => gen1_n16_cnot0_o);
  n1541_o <= gen1_n16_cnot0_n1538 (1);
  n1542_o <= gen1_n16_cnot0_n1538 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1543_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1544_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1545_o <= n1543_o & n1544_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1546 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1545_o,
    o => gen1_n17_cnot0_o);
  n1549_o <= gen1_n17_cnot0_n1546 (1);
  n1550_o <= gen1_n17_cnot0_n1546 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1551_o <= ctrl_prop (18);
  n1552_o <= n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1502_o & n1494_o & n1486_o & n1478_o & n1470_o & n1462_o & n1454_o & n1446_o & n1438_o & n1430_o & n1422_o & n1414_o;
  n1553_o <= n1549_o & n1541_o & n1533_o & n1525_o & n1517_o & n1509_o & n1501_o & n1493_o & n1485_o & n1477_o & n1469_o & n1461_o & n1453_o & n1445_o & n1437_o & n1429_o & n1421_o & n1413_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1393 : std_logic;
  signal cnotr_n1394 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1399 : std_logic_vector (17 downto 0);
  signal add_n1400 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1393;
  a_out <= add_n1399;
  s <= add_n1400;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1394; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1393 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1394 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1399 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1400 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n592_o : std_logic;
  signal n593_o : std_logic;
  signal n594_o : std_logic_vector (1 downto 0);
  signal cnota_n595 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic;
  signal n601_o : std_logic_vector (1 downto 0);
  signal cnotb_n602 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (1 downto 0);
  signal n608_o : std_logic;
  signal n609_o : std_logic_vector (2 downto 0);
  signal ccnotc_n610 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic_vector (1 downto 0);
  signal n619_o : std_logic;
  signal n620_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n621 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic;
  signal n630_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n631 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic;
  signal n640_o : std_logic_vector (1 downto 0);
  signal n641_o : std_logic;
  signal n642_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n643 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic;
  signal n652_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n653 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic_vector (1 downto 0);
  signal n663_o : std_logic;
  signal n664_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n665 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal n674_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n675 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic_vector (1 downto 0);
  signal n685_o : std_logic;
  signal n686_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n687 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal n696_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n697 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic_vector (1 downto 0);
  signal n707_o : std_logic;
  signal n708_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n709 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal n718_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n719 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic_vector (1 downto 0);
  signal n729_o : std_logic;
  signal n730_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n731 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic;
  signal n740_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n741 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic_vector (1 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n753 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal n762_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n763 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic_vector (1 downto 0);
  signal n773_o : std_logic;
  signal n774_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n775 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n778_o : std_logic;
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n785 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic;
  signal n791_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic_vector (1 downto 0);
  signal n795_o : std_logic;
  signal n796_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n797 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n800_o : std_logic;
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n807 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal n816_o : std_logic_vector (1 downto 0);
  signal n817_o : std_logic;
  signal n818_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n819 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic;
  signal n824_o : std_logic;
  signal n825_o : std_logic;
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal n828_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n829 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic_vector (1 downto 0);
  signal n839_o : std_logic;
  signal n840_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n841 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic;
  signal n848_o : std_logic;
  signal n849_o : std_logic;
  signal n850_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n851 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic_vector (1 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n863 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n866_o : std_logic;
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic;
  signal n872_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n873 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic_vector (1 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n885 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n895 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic_vector (1 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n907 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n910_o : std_logic;
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n917 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic_vector (1 downto 0);
  signal n927_o : std_logic;
  signal n928_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n929 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n939 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic;
  signal n948_o : std_logic_vector (1 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n951 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n961 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n968_o : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic_vector (1 downto 0);
  signal n971_o : std_logic;
  signal n972_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n973 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n983 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic_vector (1 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n995 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1005 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic_vector (1 downto 0);
  signal n1015_o : std_logic;
  signal n1016_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1017 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1027 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (1 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1039 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1049 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic_vector (1 downto 0);
  signal n1059_o : std_logic;
  signal n1060_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1061 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1071 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1083 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1086_o : std_logic;
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1093 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic_vector (1 downto 0);
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1105 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1115 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1127 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1130_o : std_logic;
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1137 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic_vector (1 downto 0);
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1149 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic;
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1159 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic_vector (1 downto 0);
  signal n1169_o : std_logic;
  signal n1170_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1171 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1174_o : std_logic;
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1181 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic;
  signal n1187_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic_vector (1 downto 0);
  signal n1191_o : std_logic;
  signal n1192_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1193 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1203 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic_vector (1 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1215 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1218_o : std_logic;
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1225 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1237 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1247 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic_vector (1 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1259 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1269 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1272_o : std_logic;
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1281 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1291 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic_vector (1 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1303 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1313 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1323 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic_vector (1 downto 0);
  signal cnotea_n1330 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic_vector (17 downto 0);
  signal n1336_o : std_logic_vector (17 downto 0);
  signal n1337_o : std_logic_vector (17 downto 0);
  signal n1338_o : std_logic_vector (16 downto 0);
  signal n1339_o : std_logic_vector (16 downto 0);
  signal n1340_o : std_logic_vector (16 downto 0);
  signal n1341_o : std_logic_vector (16 downto 0);
  signal n1342_o : std_logic_vector (3 downto 0);
  signal n1343_o : std_logic_vector (3 downto 0);
  signal n1344_o : std_logic_vector (3 downto 0);
  signal n1345_o : std_logic_vector (3 downto 0);
  signal n1346_o : std_logic_vector (3 downto 0);
  signal n1347_o : std_logic_vector (3 downto 0);
  signal n1348_o : std_logic_vector (3 downto 0);
  signal n1349_o : std_logic_vector (3 downto 0);
  signal n1350_o : std_logic_vector (3 downto 0);
  signal n1351_o : std_logic_vector (3 downto 0);
  signal n1352_o : std_logic_vector (3 downto 0);
  signal n1353_o : std_logic_vector (3 downto 0);
  signal n1354_o : std_logic_vector (3 downto 0);
  signal n1355_o : std_logic_vector (3 downto 0);
  signal n1356_o : std_logic_vector (3 downto 0);
  signal n1357_o : std_logic_vector (3 downto 0);
  signal n1358_o : std_logic_vector (3 downto 0);
  signal n1359_o : std_logic_vector (3 downto 0);
  signal n1360_o : std_logic_vector (3 downto 0);
  signal n1361_o : std_logic_vector (3 downto 0);
  signal n1362_o : std_logic_vector (3 downto 0);
  signal n1363_o : std_logic_vector (3 downto 0);
  signal n1364_o : std_logic_vector (3 downto 0);
  signal n1365_o : std_logic_vector (3 downto 0);
  signal n1366_o : std_logic_vector (3 downto 0);
  signal n1367_o : std_logic_vector (3 downto 0);
  signal n1368_o : std_logic_vector (3 downto 0);
  signal n1369_o : std_logic_vector (3 downto 0);
  signal n1370_o : std_logic_vector (3 downto 0);
  signal n1371_o : std_logic_vector (3 downto 0);
  signal n1372_o : std_logic_vector (3 downto 0);
  signal n1373_o : std_logic_vector (3 downto 0);
  signal n1374_o : std_logic_vector (3 downto 0);
  signal n1375_o : std_logic_vector (3 downto 0);
  signal n1376_o : std_logic_vector (3 downto 0);
  signal n1377_o : std_logic_vector (3 downto 0);
  signal n1378_o : std_logic_vector (3 downto 0);
  signal n1379_o : std_logic_vector (3 downto 0);
  signal n1380_o : std_logic_vector (3 downto 0);
  signal n1381_o : std_logic_vector (3 downto 0);
  signal n1382_o : std_logic_vector (3 downto 0);
  signal n1383_o : std_logic_vector (3 downto 0);
  signal n1384_o : std_logic_vector (3 downto 0);
  signal n1385_o : std_logic_vector (3 downto 0);
  signal n1386_o : std_logic_vector (3 downto 0);
  signal n1387_o : std_logic_vector (3 downto 0);
  signal n1388_o : std_logic_vector (3 downto 0);
  signal n1389_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1335_o;
  b_out <= n1336_o;
  s <= n1337_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1338_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1339_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1340_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1341_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n598_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n605_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n599_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1327_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n592_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n593_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n594_o <= n592_o & n593_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n595 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n594_o,
    o => cnota_o);
  n598_o <= cnota_n595 (1);
  n599_o <= cnota_n595 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n600_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n601_o <= n600_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n602 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n601_o,
    o => cnotb_o);
  n605_o <= cnotb_n602 (1);
  n606_o <= cnotb_n602 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n607_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n608_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n609_o <= n607_o & n608_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n610 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n609_o,
    o => ccnotc_o);
  n613_o <= ccnotc_n610 (2);
  n614_o <= ccnotc_n610 (1);
  n615_o <= ccnotc_n610 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1342_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1343_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1344_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n616_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n617_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n618_o <= n616_o & n617_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n619_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n620_o <= n618_o & n619_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n621 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n620_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n624_o <= gen1_n1_ccnot1_n621 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n625_o <= gen1_n1_ccnot1_n621 (1);
  n626_o <= gen1_n1_ccnot1_n621 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n627_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n628_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n629_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n630_o <= n628_o & n629_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n631 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n630_o,
    o => gen1_n1_cnot1_o);
  n634_o <= gen1_n1_cnot1_n631 (1);
  n635_o <= gen1_n1_cnot1_n631 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n636_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n637_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n638_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n639_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n640_o <= n638_o & n639_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n641_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n642_o <= n640_o & n641_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n643 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n642_o,
    o => gen1_n1_ccnot2_o);
  n646_o <= gen1_n1_ccnot2_n643 (2);
  n647_o <= gen1_n1_ccnot2_n643 (1);
  n648_o <= gen1_n1_ccnot2_n643 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n649_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n650_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n651_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n652_o <= n650_o & n651_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n653 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n652_o,
    o => gen1_n1_cnot2_o);
  n656_o <= gen1_n1_cnot2_n653 (1);
  n657_o <= gen1_n1_cnot2_n653 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n658_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n659_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1345_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1346_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1347_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n660_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n661_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n662_o <= n660_o & n661_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n663_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n664_o <= n662_o & n663_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n665 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n664_o,
    o => gen1_n2_ccnot1_o);
  n668_o <= gen1_n2_ccnot1_n665 (2);
  n669_o <= gen1_n2_ccnot1_n665 (1);
  n670_o <= gen1_n2_ccnot1_n665 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n671_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n672_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n673_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n674_o <= n672_o & n673_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n675 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n674_o,
    o => gen1_n2_cnot1_o);
  n678_o <= gen1_n2_cnot1_n675 (1);
  n679_o <= gen1_n2_cnot1_n675 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n680_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n681_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n682_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n683_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n684_o <= n682_o & n683_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n685_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n686_o <= n684_o & n685_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n687 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n686_o,
    o => gen1_n2_ccnot2_o);
  n690_o <= gen1_n2_ccnot2_n687 (2);
  n691_o <= gen1_n2_ccnot2_n687 (1);
  n692_o <= gen1_n2_ccnot2_n687 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n693_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n694_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n695_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n696_o <= n694_o & n695_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n697 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n696_o,
    o => gen1_n2_cnot2_o);
  n700_o <= gen1_n2_cnot2_n697 (1);
  n701_o <= gen1_n2_cnot2_n697 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n702_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n703_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1348_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1349_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1350_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n704_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n705_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n706_o <= n704_o & n705_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n707_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n708_o <= n706_o & n707_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n709 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n708_o,
    o => gen1_n3_ccnot1_o);
  n712_o <= gen1_n3_ccnot1_n709 (2);
  n713_o <= gen1_n3_ccnot1_n709 (1);
  n714_o <= gen1_n3_ccnot1_n709 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n715_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n716_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n717_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n718_o <= n716_o & n717_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n719 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n718_o,
    o => gen1_n3_cnot1_o);
  n722_o <= gen1_n3_cnot1_n719 (1);
  n723_o <= gen1_n3_cnot1_n719 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n724_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n725_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n726_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n727_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n728_o <= n726_o & n727_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n729_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n730_o <= n728_o & n729_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n731 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n730_o,
    o => gen1_n3_ccnot2_o);
  n734_o <= gen1_n3_ccnot2_n731 (2);
  n735_o <= gen1_n3_ccnot2_n731 (1);
  n736_o <= gen1_n3_ccnot2_n731 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n737_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n738_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n739_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n740_o <= n738_o & n739_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n741 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n740_o,
    o => gen1_n3_cnot2_o);
  n744_o <= gen1_n3_cnot2_n741 (1);
  n745_o <= gen1_n3_cnot2_n741 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n746_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n747_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1351_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1352_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1353_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n748_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n749_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n750_o <= n748_o & n749_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n751_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n752_o <= n750_o & n751_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n753 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n752_o,
    o => gen1_n4_ccnot1_o);
  n756_o <= gen1_n4_ccnot1_n753 (2);
  n757_o <= gen1_n4_ccnot1_n753 (1);
  n758_o <= gen1_n4_ccnot1_n753 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n759_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n760_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n761_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n762_o <= n760_o & n761_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n763 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n762_o,
    o => gen1_n4_cnot1_o);
  n766_o <= gen1_n4_cnot1_n763 (1);
  n767_o <= gen1_n4_cnot1_n763 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n768_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n769_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n770_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n771_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n772_o <= n770_o & n771_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n773_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n774_o <= n772_o & n773_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n775 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n774_o,
    o => gen1_n4_ccnot2_o);
  n778_o <= gen1_n4_ccnot2_n775 (2);
  n779_o <= gen1_n4_ccnot2_n775 (1);
  n780_o <= gen1_n4_ccnot2_n775 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n781_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n782_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n783_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n784_o <= n782_o & n783_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n785 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n784_o,
    o => gen1_n4_cnot2_o);
  n788_o <= gen1_n4_cnot2_n785 (1);
  n789_o <= gen1_n4_cnot2_n785 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n790_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n791_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1354_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1355_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1356_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n792_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n793_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n794_o <= n792_o & n793_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n795_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n796_o <= n794_o & n795_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n797 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n796_o,
    o => gen1_n5_ccnot1_o);
  n800_o <= gen1_n5_ccnot1_n797 (2);
  n801_o <= gen1_n5_ccnot1_n797 (1);
  n802_o <= gen1_n5_ccnot1_n797 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n803_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n804_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n805_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n806_o <= n804_o & n805_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n807 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n806_o,
    o => gen1_n5_cnot1_o);
  n810_o <= gen1_n5_cnot1_n807 (1);
  n811_o <= gen1_n5_cnot1_n807 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n812_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n813_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n814_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n815_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n816_o <= n814_o & n815_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n817_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n818_o <= n816_o & n817_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n819 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n818_o,
    o => gen1_n5_ccnot2_o);
  n822_o <= gen1_n5_ccnot2_n819 (2);
  n823_o <= gen1_n5_ccnot2_n819 (1);
  n824_o <= gen1_n5_ccnot2_n819 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n825_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n826_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n827_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n828_o <= n826_o & n827_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n829 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n828_o,
    o => gen1_n5_cnot2_o);
  n832_o <= gen1_n5_cnot2_n829 (1);
  n833_o <= gen1_n5_cnot2_n829 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n834_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n835_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1357_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1358_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1359_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n836_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n837_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n838_o <= n836_o & n837_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n839_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n840_o <= n838_o & n839_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n841 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n840_o,
    o => gen1_n6_ccnot1_o);
  n844_o <= gen1_n6_ccnot1_n841 (2);
  n845_o <= gen1_n6_ccnot1_n841 (1);
  n846_o <= gen1_n6_ccnot1_n841 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n847_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n848_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n849_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n850_o <= n848_o & n849_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n851 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n850_o,
    o => gen1_n6_cnot1_o);
  n854_o <= gen1_n6_cnot1_n851 (1);
  n855_o <= gen1_n6_cnot1_n851 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n856_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n857_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n858_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n859_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n860_o <= n858_o & n859_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n861_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n862_o <= n860_o & n861_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n863 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n862_o,
    o => gen1_n6_ccnot2_o);
  n866_o <= gen1_n6_ccnot2_n863 (2);
  n867_o <= gen1_n6_ccnot2_n863 (1);
  n868_o <= gen1_n6_ccnot2_n863 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n869_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n870_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n871_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n872_o <= n870_o & n871_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n873 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n872_o,
    o => gen1_n6_cnot2_o);
  n876_o <= gen1_n6_cnot2_n873 (1);
  n877_o <= gen1_n6_cnot2_n873 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n878_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n879_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1360_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1361_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1362_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n880_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n881_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n882_o <= n880_o & n881_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n883_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n884_o <= n882_o & n883_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n885 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n884_o,
    o => gen1_n7_ccnot1_o);
  n888_o <= gen1_n7_ccnot1_n885 (2);
  n889_o <= gen1_n7_ccnot1_n885 (1);
  n890_o <= gen1_n7_ccnot1_n885 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n891_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n892_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n893_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n894_o <= n892_o & n893_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n895 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n894_o,
    o => gen1_n7_cnot1_o);
  n898_o <= gen1_n7_cnot1_n895 (1);
  n899_o <= gen1_n7_cnot1_n895 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n900_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n901_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n902_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n903_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n904_o <= n902_o & n903_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n905_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n906_o <= n904_o & n905_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n907 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n906_o,
    o => gen1_n7_ccnot2_o);
  n910_o <= gen1_n7_ccnot2_n907 (2);
  n911_o <= gen1_n7_ccnot2_n907 (1);
  n912_o <= gen1_n7_ccnot2_n907 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n913_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n914_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n915_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n916_o <= n914_o & n915_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n917 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n916_o,
    o => gen1_n7_cnot2_o);
  n920_o <= gen1_n7_cnot2_n917 (1);
  n921_o <= gen1_n7_cnot2_n917 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n922_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n923_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1363_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1364_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1365_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n924_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n925_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n926_o <= n924_o & n925_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n927_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n928_o <= n926_o & n927_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n929 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n928_o,
    o => gen1_n8_ccnot1_o);
  n932_o <= gen1_n8_ccnot1_n929 (2);
  n933_o <= gen1_n8_ccnot1_n929 (1);
  n934_o <= gen1_n8_ccnot1_n929 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n935_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n936_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n937_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n938_o <= n936_o & n937_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n939 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n938_o,
    o => gen1_n8_cnot1_o);
  n942_o <= gen1_n8_cnot1_n939 (1);
  n943_o <= gen1_n8_cnot1_n939 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n944_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n945_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n946_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n947_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n948_o <= n946_o & n947_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n949_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n950_o <= n948_o & n949_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n951 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n950_o,
    o => gen1_n8_ccnot2_o);
  n954_o <= gen1_n8_ccnot2_n951 (2);
  n955_o <= gen1_n8_ccnot2_n951 (1);
  n956_o <= gen1_n8_ccnot2_n951 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n957_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n958_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n959_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n960_o <= n958_o & n959_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n961 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n960_o,
    o => gen1_n8_cnot2_o);
  n964_o <= gen1_n8_cnot2_n961 (1);
  n965_o <= gen1_n8_cnot2_n961 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n966_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n967_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1366_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1367_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1368_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n968_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n969_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n970_o <= n968_o & n969_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n971_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n972_o <= n970_o & n971_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n973 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n972_o,
    o => gen1_n9_ccnot1_o);
  n976_o <= gen1_n9_ccnot1_n973 (2);
  n977_o <= gen1_n9_ccnot1_n973 (1);
  n978_o <= gen1_n9_ccnot1_n973 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n979_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n980_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n981_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n982_o <= n980_o & n981_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n983 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n982_o,
    o => gen1_n9_cnot1_o);
  n986_o <= gen1_n9_cnot1_n983 (1);
  n987_o <= gen1_n9_cnot1_n983 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n988_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n989_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n990_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n991_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n992_o <= n990_o & n991_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n993_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n994_o <= n992_o & n993_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n995 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n994_o,
    o => gen1_n9_ccnot2_o);
  n998_o <= gen1_n9_ccnot2_n995 (2);
  n999_o <= gen1_n9_ccnot2_n995 (1);
  n1000_o <= gen1_n9_ccnot2_n995 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1001_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1002_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1003_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1004_o <= n1002_o & n1003_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1005 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1004_o,
    o => gen1_n9_cnot2_o);
  n1008_o <= gen1_n9_cnot2_n1005 (1);
  n1009_o <= gen1_n9_cnot2_n1005 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1010_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1011_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1369_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1370_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1371_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1012_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1013_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1014_o <= n1012_o & n1013_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1015_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1016_o <= n1014_o & n1015_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1017 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1016_o,
    o => gen1_n10_ccnot1_o);
  n1020_o <= gen1_n10_ccnot1_n1017 (2);
  n1021_o <= gen1_n10_ccnot1_n1017 (1);
  n1022_o <= gen1_n10_ccnot1_n1017 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1023_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1024_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1025_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1026_o <= n1024_o & n1025_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1027 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1026_o,
    o => gen1_n10_cnot1_o);
  n1030_o <= gen1_n10_cnot1_n1027 (1);
  n1031_o <= gen1_n10_cnot1_n1027 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1032_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1033_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1034_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1035_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1036_o <= n1034_o & n1035_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1037_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1038_o <= n1036_o & n1037_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1039 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1038_o,
    o => gen1_n10_ccnot2_o);
  n1042_o <= gen1_n10_ccnot2_n1039 (2);
  n1043_o <= gen1_n10_ccnot2_n1039 (1);
  n1044_o <= gen1_n10_ccnot2_n1039 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1045_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1046_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1047_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1048_o <= n1046_o & n1047_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1049 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1048_o,
    o => gen1_n10_cnot2_o);
  n1052_o <= gen1_n10_cnot2_n1049 (1);
  n1053_o <= gen1_n10_cnot2_n1049 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1054_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1055_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1372_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1373_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1374_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1056_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1057_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1058_o <= n1056_o & n1057_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1059_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1060_o <= n1058_o & n1059_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1061 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1060_o,
    o => gen1_n11_ccnot1_o);
  n1064_o <= gen1_n11_ccnot1_n1061 (2);
  n1065_o <= gen1_n11_ccnot1_n1061 (1);
  n1066_o <= gen1_n11_ccnot1_n1061 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1067_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1068_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1069_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1070_o <= n1068_o & n1069_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1071 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1070_o,
    o => gen1_n11_cnot1_o);
  n1074_o <= gen1_n11_cnot1_n1071 (1);
  n1075_o <= gen1_n11_cnot1_n1071 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1076_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1077_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1078_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1079_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1080_o <= n1078_o & n1079_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1081_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1082_o <= n1080_o & n1081_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1083 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1082_o,
    o => gen1_n11_ccnot2_o);
  n1086_o <= gen1_n11_ccnot2_n1083 (2);
  n1087_o <= gen1_n11_ccnot2_n1083 (1);
  n1088_o <= gen1_n11_ccnot2_n1083 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1089_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1090_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1091_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1092_o <= n1090_o & n1091_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1093 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1092_o,
    o => gen1_n11_cnot2_o);
  n1096_o <= gen1_n11_cnot2_n1093 (1);
  n1097_o <= gen1_n11_cnot2_n1093 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1098_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1099_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1375_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1376_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1377_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1100_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1101_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1102_o <= n1100_o & n1101_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1103_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1105 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1104_o,
    o => gen1_n12_ccnot1_o);
  n1108_o <= gen1_n12_ccnot1_n1105 (2);
  n1109_o <= gen1_n12_ccnot1_n1105 (1);
  n1110_o <= gen1_n12_ccnot1_n1105 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1111_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1112_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1113_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1114_o <= n1112_o & n1113_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1115 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1114_o,
    o => gen1_n12_cnot1_o);
  n1118_o <= gen1_n12_cnot1_n1115 (1);
  n1119_o <= gen1_n12_cnot1_n1115 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1120_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1121_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1122_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1123_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1124_o <= n1122_o & n1123_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1125_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1126_o <= n1124_o & n1125_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1127 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1126_o,
    o => gen1_n12_ccnot2_o);
  n1130_o <= gen1_n12_ccnot2_n1127 (2);
  n1131_o <= gen1_n12_ccnot2_n1127 (1);
  n1132_o <= gen1_n12_ccnot2_n1127 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1133_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1134_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1135_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1136_o <= n1134_o & n1135_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1137 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1136_o,
    o => gen1_n12_cnot2_o);
  n1140_o <= gen1_n12_cnot2_n1137 (1);
  n1141_o <= gen1_n12_cnot2_n1137 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1142_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1143_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1378_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1379_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1380_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1144_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1145_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1146_o <= n1144_o & n1145_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1147_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1149 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1148_o,
    o => gen1_n13_ccnot1_o);
  n1152_o <= gen1_n13_ccnot1_n1149 (2);
  n1153_o <= gen1_n13_ccnot1_n1149 (1);
  n1154_o <= gen1_n13_ccnot1_n1149 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1155_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1156_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1157_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1158_o <= n1156_o & n1157_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1159 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1158_o,
    o => gen1_n13_cnot1_o);
  n1162_o <= gen1_n13_cnot1_n1159 (1);
  n1163_o <= gen1_n13_cnot1_n1159 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1164_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1165_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1166_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1167_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1168_o <= n1166_o & n1167_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1169_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1170_o <= n1168_o & n1169_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1171 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1170_o,
    o => gen1_n13_ccnot2_o);
  n1174_o <= gen1_n13_ccnot2_n1171 (2);
  n1175_o <= gen1_n13_ccnot2_n1171 (1);
  n1176_o <= gen1_n13_ccnot2_n1171 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1177_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1178_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1179_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1180_o <= n1178_o & n1179_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1181 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1180_o,
    o => gen1_n13_cnot2_o);
  n1184_o <= gen1_n13_cnot2_n1181 (1);
  n1185_o <= gen1_n13_cnot2_n1181 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1186_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1187_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1381_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1382_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1383_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1188_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1189_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1190_o <= n1188_o & n1189_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1191_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1192_o <= n1190_o & n1191_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1193 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1192_o,
    o => gen1_n14_ccnot1_o);
  n1196_o <= gen1_n14_ccnot1_n1193 (2);
  n1197_o <= gen1_n14_ccnot1_n1193 (1);
  n1198_o <= gen1_n14_ccnot1_n1193 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1199_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1200_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1201_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1203 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1202_o,
    o => gen1_n14_cnot1_o);
  n1206_o <= gen1_n14_cnot1_n1203 (1);
  n1207_o <= gen1_n14_cnot1_n1203 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1208_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1209_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1210_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1211_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1213_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1214_o <= n1212_o & n1213_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1215 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1214_o,
    o => gen1_n14_ccnot2_o);
  n1218_o <= gen1_n14_ccnot2_n1215 (2);
  n1219_o <= gen1_n14_ccnot2_n1215 (1);
  n1220_o <= gen1_n14_ccnot2_n1215 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1221_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1222_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1223_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1225 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1224_o,
    o => gen1_n14_cnot2_o);
  n1228_o <= gen1_n14_cnot2_n1225 (1);
  n1229_o <= gen1_n14_cnot2_n1225 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1230_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1231_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1384_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1385_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1386_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1232_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1233_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1234_o <= n1232_o & n1233_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1235_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1236_o <= n1234_o & n1235_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1237 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1236_o,
    o => gen1_n15_ccnot1_o);
  n1240_o <= gen1_n15_ccnot1_n1237 (2);
  n1241_o <= gen1_n15_ccnot1_n1237 (1);
  n1242_o <= gen1_n15_ccnot1_n1237 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1243_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1244_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1245_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1247 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1246_o,
    o => gen1_n15_cnot1_o);
  n1250_o <= gen1_n15_cnot1_n1247 (1);
  n1251_o <= gen1_n15_cnot1_n1247 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1252_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1253_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1254_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1255_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1256_o <= n1254_o & n1255_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1257_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1258_o <= n1256_o & n1257_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1259 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1258_o,
    o => gen1_n15_ccnot2_o);
  n1262_o <= gen1_n15_ccnot2_n1259 (2);
  n1263_o <= gen1_n15_ccnot2_n1259 (1);
  n1264_o <= gen1_n15_ccnot2_n1259 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1265_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1266_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1267_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1269 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1268_o,
    o => gen1_n15_cnot2_o);
  n1272_o <= gen1_n15_cnot2_n1269 (1);
  n1273_o <= gen1_n15_cnot2_n1269 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1274_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1275_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1387_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1388_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1389_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1276_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1277_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1279_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1280_o <= n1278_o & n1279_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1281 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1280_o,
    o => gen1_n16_ccnot1_o);
  n1284_o <= gen1_n16_ccnot1_n1281 (2);
  n1285_o <= gen1_n16_ccnot1_n1281 (1);
  n1286_o <= gen1_n16_ccnot1_n1281 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1287_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1288_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1289_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1290_o <= n1288_o & n1289_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1291 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1290_o,
    o => gen1_n16_cnot1_o);
  n1294_o <= gen1_n16_cnot1_n1291 (1);
  n1295_o <= gen1_n16_cnot1_n1291 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1296_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1297_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1298_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1299_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1300_o <= n1298_o & n1299_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1301_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1302_o <= n1300_o & n1301_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1303 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1302_o,
    o => gen1_n16_ccnot2_o);
  n1306_o <= gen1_n16_ccnot2_n1303 (2);
  n1307_o <= gen1_n16_ccnot2_n1303 (1);
  n1308_o <= gen1_n16_ccnot2_n1303 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1309_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1310_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1311_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1312_o <= n1310_o & n1311_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1313 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1312_o,
    o => gen1_n16_cnot2_o);
  n1316_o <= gen1_n16_cnot2_n1313 (1);
  n1317_o <= gen1_n16_cnot2_n1313 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1318_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1319_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1320_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1321_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1323 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1322_o,
    o => cnoteb_o);
  n1326_o <= cnoteb_n1323 (1);
  n1327_o <= cnoteb_n1323 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1328_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1329_o <= n1328_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1330 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1329_o,
    o => cnotea_o);
  n1333_o <= cnotea_n1330 (1);
  n1334_o <= cnotea_n1330 (0);
  n1335_o <= n1333_o & a_s;
  n1336_o <= n1326_o & b_s;
  n1337_o <= n1334_o & s_s;
  n1338_o <= n1316_o & n1272_o & n1228_o & n1184_o & n1140_o & n1096_o & n1052_o & n1008_o & n964_o & n920_o & n876_o & n832_o & n788_o & n744_o & n700_o & n656_o & n613_o;
  n1339_o <= n1318_o & n1274_o & n1230_o & n1186_o & n1142_o & n1098_o & n1054_o & n1010_o & n966_o & n922_o & n878_o & n834_o & n790_o & n746_o & n702_o & n658_o & n614_o;
  n1340_o <= n1317_o & n1273_o & n1229_o & n1185_o & n1141_o & n1097_o & n1053_o & n1009_o & n965_o & n921_o & n877_o & n833_o & n789_o & n745_o & n701_o & n657_o & n606_o;
  n1341_o <= n1319_o & n1275_o & n1231_o & n1187_o & n1143_o & n1099_o & n1055_o & n1011_o & n967_o & n923_o & n879_o & n835_o & n791_o & n747_o & n703_o & n659_o & n615_o;
  n1342_o <= n626_o & n625_o & n624_o & n627_o;
  n1343_o <= n637_o & n635_o & n634_o & n636_o;
  n1344_o <= n648_o & n647_o & n649_o & n646_o;
  n1345_o <= n670_o & n669_o & n668_o & n671_o;
  n1346_o <= n681_o & n679_o & n678_o & n680_o;
  n1347_o <= n692_o & n691_o & n693_o & n690_o;
  n1348_o <= n714_o & n713_o & n712_o & n715_o;
  n1349_o <= n725_o & n723_o & n722_o & n724_o;
  n1350_o <= n736_o & n735_o & n737_o & n734_o;
  n1351_o <= n758_o & n757_o & n756_o & n759_o;
  n1352_o <= n769_o & n767_o & n766_o & n768_o;
  n1353_o <= n780_o & n779_o & n781_o & n778_o;
  n1354_o <= n802_o & n801_o & n800_o & n803_o;
  n1355_o <= n813_o & n811_o & n810_o & n812_o;
  n1356_o <= n824_o & n823_o & n825_o & n822_o;
  n1357_o <= n846_o & n845_o & n844_o & n847_o;
  n1358_o <= n857_o & n855_o & n854_o & n856_o;
  n1359_o <= n868_o & n867_o & n869_o & n866_o;
  n1360_o <= n890_o & n889_o & n888_o & n891_o;
  n1361_o <= n901_o & n899_o & n898_o & n900_o;
  n1362_o <= n912_o & n911_o & n913_o & n910_o;
  n1363_o <= n934_o & n933_o & n932_o & n935_o;
  n1364_o <= n945_o & n943_o & n942_o & n944_o;
  n1365_o <= n956_o & n955_o & n957_o & n954_o;
  n1366_o <= n978_o & n977_o & n976_o & n979_o;
  n1367_o <= n989_o & n987_o & n986_o & n988_o;
  n1368_o <= n1000_o & n999_o & n1001_o & n998_o;
  n1369_o <= n1022_o & n1021_o & n1020_o & n1023_o;
  n1370_o <= n1033_o & n1031_o & n1030_o & n1032_o;
  n1371_o <= n1044_o & n1043_o & n1045_o & n1042_o;
  n1372_o <= n1066_o & n1065_o & n1064_o & n1067_o;
  n1373_o <= n1077_o & n1075_o & n1074_o & n1076_o;
  n1374_o <= n1088_o & n1087_o & n1089_o & n1086_o;
  n1375_o <= n1110_o & n1109_o & n1108_o & n1111_o;
  n1376_o <= n1121_o & n1119_o & n1118_o & n1120_o;
  n1377_o <= n1132_o & n1131_o & n1133_o & n1130_o;
  n1378_o <= n1154_o & n1153_o & n1152_o & n1155_o;
  n1379_o <= n1165_o & n1163_o & n1162_o & n1164_o;
  n1380_o <= n1176_o & n1175_o & n1177_o & n1174_o;
  n1381_o <= n1198_o & n1197_o & n1196_o & n1199_o;
  n1382_o <= n1209_o & n1207_o & n1206_o & n1208_o;
  n1383_o <= n1220_o & n1219_o & n1221_o & n1218_o;
  n1384_o <= n1242_o & n1241_o & n1240_o & n1243_o;
  n1385_o <= n1253_o & n1251_o & n1250_o & n1252_o;
  n1386_o <= n1264_o & n1263_o & n1265_o & n1262_o;
  n1387_o <= n1286_o & n1285_o & n1284_o & n1287_o;
  n1388_o <= n1297_o & n1295_o & n1294_o & n1296_o;
  n1389_o <= n1308_o & n1307_o & n1309_o & n1306_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n484_o : std_logic_vector (17 downto 0);
  signal add1_n485 : std_logic_vector (17 downto 0);
  signal add1_n486 : std_logic_vector (17 downto 0);
  signal add1_n487 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n494_o : std_logic;
  signal addsub_n495 : std_logic;
  signal addsub_n496 : std_logic_vector (17 downto 0);
  signal addsub_n497 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n504_o : std_logic;
  signal cnotr1_n505 : std_logic;
  signal cnotr1_n506 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n511_o : std_logic;
  signal cnotr2_n512 : std_logic;
  signal cnotr2_n513 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n520 : std_logic;
  signal gen0_cnotr3_n521 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n526_o : std_logic_vector (12 downto 0);
  signal n527_o : std_logic;
  signal n528_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n529 : std_logic;
  signal gen0_cnotr4_n530 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n535_o : std_logic_vector (12 downto 0);
  signal n536_o : std_logic_vector (3 downto 0);
  signal n537_o : std_logic_vector (16 downto 0);
  signal n538_o : std_logic;
  signal gen0_cnotr5_n539 : std_logic;
  signal gen0_cnotr5_n540 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n545_o : std_logic_vector (12 downto 0);
  signal n546_o : std_logic_vector (3 downto 0);
  signal n547_o : std_logic;
  signal n548_o : std_logic_vector (15 downto 0);
  signal n549_o : std_logic_vector (16 downto 0);
  signal add2_n550 : std_logic_vector (16 downto 0);
  signal add2_n551 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal cnotr6_n561 : std_logic;
  signal cnotr6_n562 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n567_o : std_logic;
  signal n568_o : std_logic_vector (15 downto 0);
  signal cnotr7_n569 : std_logic;
  signal cnotr7_n570 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n575_o : std_logic;
  signal alut1_n576 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n579 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n582_o : std_logic_vector (22 downto 0);
  signal n583_o : std_logic_vector (16 downto 0);
  signal n584_o : std_logic_vector (17 downto 0);
  signal n585_o : std_logic_vector (17 downto 0);
  signal n586_o : std_logic_vector (17 downto 0);
  signal n587_o : std_logic_vector (5 downto 0);
begin
  g <= n582_o;
  a_out <= add2_n551;
  c_out <= n583_o;
  x_out <= add1_n487;
  y_out <= addsub_n497;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n485; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n584_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n585_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n506; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n486; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n513; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n586_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n587_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n576; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n562; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n550; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n579; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n530; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n549_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n484_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n485 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n486 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n487 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n484_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n494_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n495 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n496 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n497 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n494_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n504_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n505 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n506 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n504_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n511_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n512 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n513 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n511_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n518_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n519_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n520 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n521 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n518_o,
    i => n519_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n526_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n527_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n528_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n529 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n530 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n527_o,
    i => n528_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n535_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n536_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n537_o <= n535_o & n536_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n538_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n539 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n540 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n538_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n545_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n546_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n547_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n548_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n549_o <= n547_o & n548_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n550 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n551 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n556_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n557_o <= not n556_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n558_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n559_o <= not n558_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n560_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n561 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n562 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n560_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n567_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n568_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n569 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n570 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n567_o,
    i => n568_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n575_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n576 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n579 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n582_o <= n546_o & addsub_n496 & cnotr7_n569;
  n583_o <= cnotr7_n570 & n575_o;
  n584_o <= gen0_cnotr5_n540 & gen0_cnotr5_n539 & n545_o;
  n585_o <= gen0_cnotr3_n521 & gen0_cnotr3_n520 & n526_o;
  n586_o <= gen0_cnotr4_n529 & n537_o;
  n587_o <= n559_o & addsub_n495 & cnotr6_n561 & cnotr2_n512 & cnotr1_n505 & n557_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n374_o : std_logic_vector (17 downto 0);
  signal add1_n375 : std_logic_vector (17 downto 0);
  signal add1_n376 : std_logic_vector (17 downto 0);
  signal add1_n377 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n384_o : std_logic;
  signal addsub_n385 : std_logic;
  signal addsub_n386 : std_logic_vector (17 downto 0);
  signal addsub_n387 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n394_o : std_logic;
  signal cnotr1_n395 : std_logic;
  signal cnotr1_n396 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n401_o : std_logic;
  signal cnotr2_n402 : std_logic;
  signal cnotr2_n403 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n408_o : std_logic;
  signal n409_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n410 : std_logic;
  signal gen0_cnotr3_n411 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n416_o : std_logic_vector (13 downto 0);
  signal n417_o : std_logic;
  signal n418_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n419 : std_logic;
  signal gen0_cnotr4_n420 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n425_o : std_logic_vector (13 downto 0);
  signal n426_o : std_logic_vector (2 downto 0);
  signal n427_o : std_logic_vector (16 downto 0);
  signal n428_o : std_logic;
  signal gen0_cnotr5_n429 : std_logic;
  signal gen0_cnotr5_n430 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n435_o : std_logic_vector (13 downto 0);
  signal n436_o : std_logic_vector (2 downto 0);
  signal n437_o : std_logic;
  signal n438_o : std_logic_vector (15 downto 0);
  signal n439_o : std_logic_vector (16 downto 0);
  signal add2_n440 : std_logic_vector (16 downto 0);
  signal add2_n441 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal cnotr6_n451 : std_logic;
  signal cnotr6_n452 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (15 downto 0);
  signal cnotr7_n459 : std_logic;
  signal cnotr7_n460 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n465_o : std_logic;
  signal alut1_n466 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n469 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n472_o : std_logic_vector (21 downto 0);
  signal n473_o : std_logic_vector (16 downto 0);
  signal n474_o : std_logic_vector (17 downto 0);
  signal n475_o : std_logic_vector (17 downto 0);
  signal n476_o : std_logic_vector (17 downto 0);
  signal n477_o : std_logic_vector (5 downto 0);
begin
  g <= n472_o;
  a_out <= add2_n441;
  c_out <= n473_o;
  x_out <= add1_n377;
  y_out <= addsub_n387;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n375; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n474_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n475_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n396; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n376; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n403; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n476_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n477_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n466; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n452; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n440; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n469; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n420; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n439_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n374_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n375 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n376 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n377 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n374_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n384_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n385 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n386 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n387 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n384_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n394_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n395 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n396 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n394_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n401_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n402 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n403 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n401_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n408_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n409_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n410 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n411 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n408_o,
    i => n409_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n416_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n417_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n418_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n419 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n420 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n417_o,
    i => n418_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n425_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n426_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n427_o <= n425_o & n426_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n428_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n429 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n430 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n428_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n435_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n436_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n437_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n438_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n439_o <= n437_o & n438_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n440 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n441 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n446_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n447_o <= not n446_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n448_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n449_o <= not n448_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n450_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n451 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n452 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n450_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n457_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n458_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n459 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n460 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n457_o,
    i => n458_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n465_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n466 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n469 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n472_o <= n436_o & addsub_n386 & cnotr7_n459;
  n473_o <= cnotr7_n460 & n465_o;
  n474_o <= gen0_cnotr5_n430 & gen0_cnotr5_n429 & n435_o;
  n475_o <= gen0_cnotr3_n411 & gen0_cnotr3_n410 & n416_o;
  n476_o <= gen0_cnotr4_n419 & n427_o;
  n477_o <= n449_o & addsub_n385 & cnotr6_n451 & cnotr2_n402 & cnotr1_n395 & n447_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n264_o : std_logic_vector (17 downto 0);
  signal add1_n265 : std_logic_vector (17 downto 0);
  signal add1_n266 : std_logic_vector (17 downto 0);
  signal add1_n267 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n274_o : std_logic;
  signal addsub_n275 : std_logic;
  signal addsub_n276 : std_logic_vector (17 downto 0);
  signal addsub_n277 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n284_o : std_logic;
  signal cnotr1_n285 : std_logic;
  signal cnotr1_n286 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n291_o : std_logic;
  signal cnotr2_n292 : std_logic;
  signal cnotr2_n293 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n298_o : std_logic;
  signal n299_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n300 : std_logic;
  signal gen0_cnotr3_n301 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n306_o : std_logic_vector (14 downto 0);
  signal n307_o : std_logic;
  signal n308_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n309 : std_logic;
  signal gen0_cnotr4_n310 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n315_o : std_logic_vector (14 downto 0);
  signal n316_o : std_logic_vector (1 downto 0);
  signal n317_o : std_logic_vector (16 downto 0);
  signal n318_o : std_logic;
  signal gen0_cnotr5_n319 : std_logic;
  signal gen0_cnotr5_n320 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n325_o : std_logic_vector (14 downto 0);
  signal n326_o : std_logic_vector (1 downto 0);
  signal n327_o : std_logic;
  signal n328_o : std_logic_vector (15 downto 0);
  signal n329_o : std_logic_vector (16 downto 0);
  signal add2_n330 : std_logic_vector (16 downto 0);
  signal add2_n331 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal cnotr6_n341 : std_logic;
  signal cnotr6_n342 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n347_o : std_logic;
  signal n348_o : std_logic_vector (15 downto 0);
  signal cnotr7_n349 : std_logic;
  signal cnotr7_n350 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n355_o : std_logic;
  signal alut1_n356 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n359 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n362_o : std_logic_vector (20 downto 0);
  signal n363_o : std_logic_vector (16 downto 0);
  signal n364_o : std_logic_vector (17 downto 0);
  signal n365_o : std_logic_vector (17 downto 0);
  signal n366_o : std_logic_vector (17 downto 0);
  signal n367_o : std_logic_vector (5 downto 0);
begin
  g <= n362_o;
  a_out <= add2_n331;
  c_out <= n363_o;
  x_out <= add1_n267;
  y_out <= addsub_n277;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n265; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n364_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n365_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n286; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n266; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n293; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n366_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n367_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n356; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n342; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n330; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n359; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n310; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n329_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n264_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n265 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n266 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n267 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n264_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n274_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n275 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n276 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n277 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n274_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n284_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n285 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n286 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n284_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n291_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n292 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n293 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n291_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n298_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n299_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n300 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n301 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n298_o,
    i => n299_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n306_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n307_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n308_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n309 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n310 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n307_o,
    i => n308_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n315_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n316_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n317_o <= n315_o & n316_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n318_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n319 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n320 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n318_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n325_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n326_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n327_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n328_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n329_o <= n327_o & n328_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n330 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n331 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n336_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n337_o <= not n336_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n338_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n339_o <= not n338_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n340_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n341 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n342 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n340_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n347_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n348_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n349 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n350 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n347_o,
    i => n348_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n355_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n356 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n359 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n362_o <= n326_o & addsub_n276 & cnotr7_n349;
  n363_o <= cnotr7_n350 & n355_o;
  n364_o <= gen0_cnotr5_n320 & gen0_cnotr5_n319 & n325_o;
  n365_o <= gen0_cnotr3_n301 & gen0_cnotr3_n300 & n306_o;
  n366_o <= gen0_cnotr4_n309 & n317_o;
  n367_o <= n339_o & addsub_n275 & cnotr6_n341 & cnotr2_n292 & cnotr1_n285 & n337_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n154_o : std_logic_vector (17 downto 0);
  signal add1_n155 : std_logic_vector (17 downto 0);
  signal add1_n156 : std_logic_vector (17 downto 0);
  signal add1_n157 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n164_o : std_logic;
  signal addsub_n165 : std_logic;
  signal addsub_n166 : std_logic_vector (17 downto 0);
  signal addsub_n167 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n174_o : std_logic;
  signal cnotr1_n175 : std_logic;
  signal cnotr1_n176 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n181_o : std_logic;
  signal cnotr2_n182 : std_logic;
  signal cnotr2_n183 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal gen0_cnotr3_n190 : std_logic;
  signal gen0_cnotr3_n191 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n196_o : std_logic_vector (15 downto 0);
  signal n197_o : std_logic;
  signal n198_o : std_logic;
  signal gen0_cnotr4_n199 : std_logic;
  signal gen0_cnotr4_n200 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n205_o : std_logic_vector (15 downto 0);
  signal n206_o : std_logic;
  signal n207_o : std_logic_vector (16 downto 0);
  signal n208_o : std_logic;
  signal gen0_cnotr5_n209 : std_logic;
  signal gen0_cnotr5_n210 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n215_o : std_logic_vector (15 downto 0);
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic_vector (15 downto 0);
  signal n219_o : std_logic_vector (16 downto 0);
  signal add2_n220 : std_logic_vector (16 downto 0);
  signal add2_n221 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic;
  signal cnotr6_n231 : std_logic;
  signal cnotr6_n232 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n237_o : std_logic;
  signal n238_o : std_logic_vector (15 downto 0);
  signal cnotr7_n239 : std_logic;
  signal cnotr7_n240 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n245_o : std_logic;
  signal alut1_n246 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n249 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n252_o : std_logic_vector (19 downto 0);
  signal n253_o : std_logic_vector (16 downto 0);
  signal n254_o : std_logic_vector (17 downto 0);
  signal n255_o : std_logic_vector (17 downto 0);
  signal n256_o : std_logic_vector (17 downto 0);
  signal n257_o : std_logic_vector (5 downto 0);
begin
  g <= n252_o;
  a_out <= add2_n221;
  c_out <= n253_o;
  x_out <= add1_n157;
  y_out <= addsub_n167;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n155; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n254_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n255_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n176; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n156; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n183; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n256_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n257_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n246; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n232; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n220; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n249; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n200; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n219_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n154_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n155 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n156 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n157 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n154_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n164_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n165 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n166 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n167 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n164_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n174_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n175 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n176 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n174_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n181_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n182 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n183 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n181_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n188_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n189_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n190 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n191 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n188_o,
    i => n189_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n196_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n197_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n198_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n199 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n200 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n197_o,
    i => n198_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n205_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n206_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n207_o <= n205_o & n206_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n208_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n209 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n210 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n208_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n215_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n216_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n217_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n218_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n219_o <= n217_o & n218_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n220 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n221 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n226_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n227_o <= not n226_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n228_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n229_o <= not n228_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n230_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n231 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n232 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n230_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n237_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n238_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n239 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n240 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n237_o,
    i => n238_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n245_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n246 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n249 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n252_o <= n216_o & addsub_n166 & cnotr7_n239;
  n253_o <= cnotr7_n240 & n245_o;
  n254_o <= gen0_cnotr5_n210 & gen0_cnotr5_n209 & n215_o;
  n255_o <= gen0_cnotr3_n191 & gen0_cnotr3_n190 & n196_o;
  n256_o <= gen0_cnotr4_n199 & n207_o;
  n257_o <= n229_o & addsub_n165 & cnotr6_n231 & cnotr2_n182 & cnotr1_n175 & n227_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_5;

architecture rtl of inith_lookup_17_5 is
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic;
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic;
  signal n130_o : std_logic;
  signal n131_o : std_logic;
  signal n132_o : std_logic;
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic_vector (16 downto 0);
begin
  o <= n148_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n122_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n123_o <= not n122_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n124_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n125_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n126_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n127_o <= not n126_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n128_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n129_o <= not n128_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n130_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n131_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n132_o <= not n131_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n133_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n134_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n135_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n136_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n137_o <= not n136_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n138_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n139_o <= not n138_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n140_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n141_o <= not n140_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n142_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n143_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n144_o <= not n143_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n145_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n146_o <= not n145_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n147_o <= i (0);
  n148_o <= n123_o & n124_o & n125_o & n127_o & n129_o & n130_o & n132_o & n133_o & n134_o & n135_o & n137_o & n139_o & n141_o & n142_o & n144_o & n146_o & n147_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (129 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (129 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (101 downto 0);
  signal as : std_logic_vector (101 downto 0);
  signal xs : std_logic_vector (107 downto 0);
  signal ys : std_logic_vector (107 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n116_o : std_logic_vector (129 downto 0);
  signal n117_o : std_logic_vector (101 downto 0);
  signal n118_o : std_logic_vector (101 downto 0);
  signal n119_o : std_logic_vector (107 downto 0);
  signal n120_o : std_logic_vector (107 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n116_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n117_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n118_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n119_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n120_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_5 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  n116_o <= (20 downto 0 => 'Z') & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n117_o <= gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n118_o <= gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n119_o <= gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n120_o <= gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
