--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

D:\Xilinx10.1\ISE\bin\nt\unwrapped\trce.exe -u -v 100 routed.ncd mapped.pcf

Design file:              routed.ncd
Physical constraint file: mapped.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.62 2008-08-19, STEPPING level 0)
Report level:             verbose report, limited to 100 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "sys_clk_c" PERIOD = 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  divided by 2.50  to 4 nS   

 953 paths analyzed, 701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.975ns.
--------------------------------------------------------------------------------
Slack:                  0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA53 Tpcicko_RXRAM         0.667   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU10   net (fanout=1)        2.676   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<53>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.685ns (1.009ns logic, 2.676ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA49 Tpcicko_DLRETRY       0.676   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU8      net (fanout=1)        2.829   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<49>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.847ns (1.018ns logic, 2.829ns route)
                                                           (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA43 Tpcicko_RXRAM         0.695   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU5    net (fanout=1)        2.619   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<43>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.656ns (1.037ns logic, 2.619ns route)
                                                          (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD3 Tpcicko_DLRETRY       0.554   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU9    net (fanout=2)        2.927   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<3>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.828ns (0.901ns logic, 2.927ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA61 Tpcicko_RXRAM         0.654   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU14   net (fanout=1)        2.659   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<61>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.655ns (0.996ns logic, 2.659ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns (1.392 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD0   Tpcicko_TXRAM         0.690   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBU5    net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<0>
    RAMB36_X3Y13.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.604ns (1.037ns logic, 2.567ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA36 Tpcicko_DLRETRY       0.684   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL2      net (fanout=1)        2.807   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<36>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.833ns (1.026ns logic, 2.807ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD3 Tpcicko_DLRETRY       0.554   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBL9    net (fanout=2)        2.927   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<3>
    RAMB36_X3Y9.CLKBWRCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.828ns (0.901ns logic, 2.927ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA32 Tpcicko_RXRAM         0.687   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIL0    net (fanout=1)        2.619   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<32>
    RAMB36_X3Y12.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.648ns (1.029ns logic, 2.619ns route)
                                                          (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (1.401 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD0   Tpcicko_TXRAM         0.690   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBL5    net (fanout=4)        2.567   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<0>
    RAMB36_X3Y13.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.604ns (1.037ns logic, 2.567ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD5   Tpcicko_RXRAM         0.684   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.ADDRAU10   net (fanout=4)        2.609   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<5>
    RAMB36_X3Y12.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.640ns (1.031ns logic, 2.609ns route)
                                                          (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD5   Tpcicko_RXRAM         0.684   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.ADDRAL10   net (fanout=4)        2.609   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<5>
    RAMB36_X3Y12.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.640ns (1.031ns logic, 2.609ns route)
                                                          (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBREN   Tpcicko_DLRETRY       0.553   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ENAU       net (fanout=2)        2.836   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bren
    RAMB36_X3Y9.CLKARDCLKU Trcck_RDEN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.803ns (0.967ns logic, 2.836ns route)
                                                         (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns (1.392 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5   Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBU10   net (fanout=4)        2.569   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X3Y13.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.581ns (1.012ns logic, 2.569ns route)
                                                          (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (1.401 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD5   Tpcicko_TXRAM         0.665   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBL10   net (fanout=4)        2.569   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<5>
    RAMB36_X3Y13.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.581ns (1.012ns logic, 2.569ns route)
                                                          (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBREN   Tpcicko_DLRETRY       0.553   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ENARDENL   net (fanout=2)        2.836   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bren
    RAMB36_X3Y9.CLKARDCLKL Trcck_RDEN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.803ns (0.967ns logic, 2.836ns route)
                                                         (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA62 Tpcicko_DLRETRY       0.604   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL15     net (fanout=1)        2.857   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<62>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.803ns (0.946ns logic, 2.857ns route)
                                                           (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOL1     Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA2 net (fanout=1)        3.113   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<2>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_DLRETRY      -0.195   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.840ns (0.727ns logic, 3.113ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD2 Tpcicko_DLRETRY       0.511   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU8    net (fanout=2)        2.931   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<2>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.789ns (0.858ns logic, 2.931ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOU15     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA31 net (fanout=1)        3.119   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<31>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.079   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.858ns (0.739ns logic, 3.119ns route)
                                                           (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL4      Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA40 net (fanout=1)        2.836   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<40>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.072   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.830ns (0.994ns logic, 2.836ns route)
                                                           (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 2)
  Clock Path Skew:      -0.295ns (1.362 - 1.657)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE0 Tpcicko_LTSMM         1.817   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X107Y74.B4        net (fanout=2)        1.046   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<0>
    SLICE_X107Y74.B         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711_SW1
    SLICE_X107Y74.C5        net (fanout=1)        0.541   ep/BU2/N7
    SLICE_X107Y74.CLK       Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    ----------------------------------------------------  ---------------------------
    Total                                         3.527ns (1.940ns logic, 1.587ns route)
                                                          (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD2 Tpcicko_DLRETRY       0.511   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBL8    net (fanout=2)        2.931   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<2>
    RAMB36_X3Y9.CLKBWRCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.789ns (0.858ns logic, 2.931ns route)
                                                         (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA4 Tpcicko_DLRETRY       0.550   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIL2     net (fanout=1)        2.890   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<4>
    RAMB36_X3Y9.CLKBWRCLKL  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.782ns (0.892ns logic, 2.890ns route)
                                                          (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOU6      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA13 net (fanout=1)        3.112   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<13>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.095   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.835ns (0.723ns logic, 3.112ns route)
                                                           (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL13   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA58 net (fanout=1)        3.007   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<58>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.028   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.853ns (0.846ns logic, 3.007ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL15     Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA62 net (fanout=1)        3.045   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<62>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.158   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.809ns (0.764ns logic, 3.045ns route)
                                                           (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD8 Tpcicko_DLRETRY       0.550   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAU14   net (fanout=2)        2.859   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<8>
    RAMB36_X3Y9.CLKARDCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.756ns (0.897ns logic, 2.859ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ENBU       net (fanout=18)       2.738   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X3Y9.CLKBWRCLKU Trcck_WREN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.755ns (1.017ns logic, 2.738ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA55 Tpcicko_DLRETRY       0.703   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU11     net (fanout=1)        2.708   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<55>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.753ns (1.045ns logic, 2.708ns route)
                                                           (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 2)
  Clock Path Skew:      -0.295ns (1.362 - 1.657)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE3 Tpcicko_LTSMM         1.852   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X107Y74.B3        net (fanout=2)        0.984   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<3>
    SLICE_X107Y74.B         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711_SW1
    SLICE_X107Y74.C5        net (fanout=1)        0.541   ep/BU2/N7
    SLICE_X107Y74.CLK       Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    ----------------------------------------------------  ---------------------------
    Total                                         3.500ns (1.975ns logic, 1.525ns route)
                                                          (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA15 Tpcicko_DLRETRY       0.594   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU7      net (fanout=1)        2.816   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<15>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.752ns (0.936ns logic, 2.816ns route)
                                                           (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA59 Tpcicko_RXRAM         0.650   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU13   net (fanout=1)        2.583   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<59>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.575ns (0.992ns logic, 2.583ns route)
                                                          (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD8 Tpcicko_DLRETRY       0.550   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAL14   net (fanout=2)        2.859   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<8>
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.756ns (0.897ns logic, 2.859ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWEN   Tpcicko_DLRETRY       0.603   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ENBWRENL   net (fanout=18)       2.738   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwen
    RAMB36_X3Y9.CLKBWRCLKL Trcck_WREN            0.414   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.755ns (1.017ns logic, 2.738ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA45 Tpcicko_DLRETRY       0.673   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU6      net (fanout=1)        2.729   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<45>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.744ns (1.015ns logic, 2.729ns route)
                                                           (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.541 - 1.472)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOU11   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA55 net (fanout=1)        3.010   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<55>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.027   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.855ns (0.845ns logic, 3.010ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOL6      Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA12 net (fanout=1)        2.974   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<12>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.106   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.790ns (0.816ns logic, 2.974ns route)
                                                           (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL11     Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA54 net (fanout=1)        2.866   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<54>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.000   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.788ns (0.922ns logic, 2.866ns route)
                                                           (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Skew:      -0.295ns (1.362 - 1.657)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.L0LTSSMSTATE1 Tpcicko_LTSMM         1.891   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X107Y74.B6        net (fanout=2)        0.928   ep/BU2/U0/pcie_ep0/fe_l0_ltssm_state<1>
    SLICE_X107Y74.B         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711_SW1
    SLICE_X107Y74.C5        net (fanout=1)        0.541   ep/BU2/N7
    SLICE_X107Y74.CLK       Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2-In1711
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    ----------------------------------------------------  ---------------------------
    Total                                         3.483ns (2.014ns logic, 1.469ns route)
                                                          (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA3 Tpcicko_DLRETRY       0.517   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU1     net (fanout=1)        2.874   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<3>
    RAMB36_X3Y9.CLKBWRCLKU  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.733ns (0.859ns logic, 2.874ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD2 Tpcicko_DLRETRY       0.475   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAU8    net (fanout=2)        2.906   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<2>
    RAMB36_X3Y9.CLKARDCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.728ns (0.822ns logic, 2.906ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOL5      Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA10 net (fanout=1)        2.986   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<10>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.140   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.768ns (0.782ns logic, 2.986ns route)
                                                           (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD2 Tpcicko_DLRETRY       0.475   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAL8    net (fanout=2)        2.906   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<2>
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.728ns (0.822ns logic, 2.906ns route)
                                                         (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA39 Tpcicko_RXRAM         0.651   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU3    net (fanout=1)        2.552   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<39>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.545ns (0.993ns logic, 2.552ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.729 - 0.819)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD3   Tpcicko_TXRAM         0.671   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y11.ADDRBL8    net (fanout=4)        2.651   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<3>
    RAMB36_X3Y11.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.669ns (1.018ns logic, 2.651ns route)
                                                          (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.541 - 1.472)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOU9    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA51 net (fanout=1)        3.009   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<51>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.001   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.828ns (0.819ns logic, 3.009ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA9 Tpcicko_DLRETRY       0.558   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU4     net (fanout=1)        2.816   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<9>
    RAMB36_X3Y9.CLKBWRCLKU  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.716ns (0.900ns logic, 2.816ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns (1.392 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2   Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBU7    net (fanout=4)        2.488   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X3Y13.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.493ns (1.005ns logic, 2.488ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.733 - 0.819)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD3   Tpcicko_TXRAM         0.671   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y11.ADDRBU8    net (fanout=4)        2.651   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<3>
    RAMB36_X3Y11.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.669ns (1.018ns logic, 2.651ns route)
                                                          (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.361ns (1.296 - 1.657)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                              ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X93Y65.AX             net (fanout=2)        1.633   ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X93Y65.CLK            Tdick                -0.008   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
                                                              ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             3.388ns (1.755ns logic, 1.633ns route)
                                                              (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.493ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (1.401 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2   Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBL7    net (fanout=4)        2.488   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X3Y13.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.493ns (1.005ns logic, 2.488ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOU4     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA9 net (fanout=1)        3.099   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<9>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_DLRETRY      -0.143   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.774ns (0.675ns logic, 3.099ns route)
                                                          (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA43 Tpcicko_DLRETRY       0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU5      net (fanout=1)        2.685   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<43>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.697ns (1.012ns logic, 2.685ns route)
                                                           (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA63 Tpcicko_RXRAM         0.626   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU15   net (fanout=1)        2.554   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<63>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.522ns (0.968ns logic, 2.554ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.729 - 0.819)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2   Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y11.ADDRBL7    net (fanout=4)        2.632   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X3Y11.CLKBWRCLKL Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.637ns (1.005ns logic, 2.632ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (0.733 - 0.819)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD2   Tpcicko_TXRAM         0.658   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y11.ADDRBU7    net (fanout=4)        2.632   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<2>
    RAMB36_X3Y11.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.637ns (1.005ns logic, 2.632ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA1 Tpcicko_DLRETRY       0.586   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU0     net (fanout=1)        2.751   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<1>
    RAMB36_X3Y9.CLKBWRCLKU  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.679ns (0.928ns logic, 2.751ns route)
                                                          (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOU13     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA27 net (fanout=1)        3.029   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<27>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.106   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.741ns (0.712ns logic, 3.029ns route)
                                                           (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL13     Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA58 net (fanout=1)        2.872   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<58>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.076   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.718ns (0.846ns logic, 2.872ns route)
                                                           (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL14   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA60 net (fanout=1)        2.859   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<60>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.082   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.759ns (0.900ns logic, 2.859ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOU7      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA47 net (fanout=1)        2.909   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<47>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.004   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.731ns (0.822ns logic, 2.909ns route)
                                                           (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD1 Tpcicko_DLRETRY       0.511   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU7    net (fanout=2)        2.804   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<1>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.662ns (0.858ns logic, 2.804ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.763 - 0.772)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDOU3   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA7 net (fanout=1)        2.819   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<7>
    PCIE_X0Y0.CRMCORECLK   Tpcidck_TXRAM         0.058   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ---------------------------------------------------  ---------------------------
    Total                                        3.695ns (0.876ns logic, 2.819ns route)
                                                         (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.763 - 0.772)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDOU13   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA27 net (fanout=1)        2.658   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<27>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.217   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.693ns (1.035ns logic, 2.658ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.749ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL6    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA44 net (fanout=1)        2.752   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<44>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.179   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.749ns (0.997ns logic, 2.752ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA61 Tpcicko_DLRETRY       0.590   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU14     net (fanout=1)        2.726   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<61>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.658ns (0.932ns logic, 2.726ns route)
                                                           (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA54 Tpcicko_DLRETRY       0.618   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL11     net (fanout=1)        2.708   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<54>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.668ns (0.960ns logic, 2.708ns route)
                                                           (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD1 Tpcicko_DLRETRY       0.511   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBL7    net (fanout=2)        2.804   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<1>
    RAMB36_X3Y9.CLKBWRCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.662ns (0.858ns logic, 2.804ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA58 Tpcicko_DLRETRY       0.635   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL13     net (fanout=1)        2.685   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<58>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.662ns (0.977ns logic, 2.685ns route)
                                                           (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL15   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA62 net (fanout=1)        2.939   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<62>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM        -0.017   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.740ns (0.801ns logic, 2.939ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA10 Tpcicko_DLRETRY       0.562   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIL5      net (fanout=1)        2.751   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<10>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.655ns (0.904ns logic, 2.751ns route)
                                                           (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA2 Tpcicko_DLRETRY       0.558   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIL1     net (fanout=1)        2.753   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<2>
    RAMB36_X3Y9.CLKBWRCLKL  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.653ns (0.900ns logic, 2.753ns route)
                                                          (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA0 Tpcicko_DLRETRY       0.542   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIL0     net (fanout=1)        2.768   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<0>
    RAMB36_X3Y9.CLKBWRCLKL  Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.652ns (0.884ns logic, 2.768ns route)
                                                          (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADOU7      Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA15 net (fanout=1)        3.052   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<15>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.166   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.704ns (0.652ns logic, 3.052ns route)
                                                           (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDOL3   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA6 net (fanout=1)        2.811   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<6>
    PCIE_X0Y0.CRMCORECLK   Tpcidck_TXRAM         0.041   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ---------------------------------------------------  ---------------------------
    Total                                        3.670ns (0.859ns logic, 2.811ns route)
                                                         (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL5      Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA42 net (fanout=1)        2.686   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<42>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.061   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.669ns (0.983ns logic, 2.686ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA42 Tpcicko_RXRAM         0.757   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIL5    net (fanout=1)        2.350   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<42>
    RAMB36_X3Y12.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.449ns (1.099ns logic, 2.350ns route)
                                                          (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.707ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL7    Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA46 net (fanout=1)        2.750   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<46>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.139   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.707ns (0.957ns logic, 2.750ns route)
                                                          (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA54 Tpcicko_RXRAM         0.697   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIL11   net (fanout=1)        2.408   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<54>
    RAMB36_X3Y12.CLKARDCLKL Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.447ns (1.039ns logic, 2.408ns route)
                                                          (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA47 Tpcicko_DLRETRY       0.677   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU7      net (fanout=1)        2.596   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<47>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.615ns (1.019ns logic, 2.596ns route)
                                                           (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.763 - 0.758)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOL0      Trcko_DO              0.922   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA32 net (fanout=1)        2.586   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<32>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.152   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.660ns (1.074ns logic, 2.586ns route)
                                                           (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA17 Tpcicko_DLRETRY       0.586   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU8      net (fanout=1)        2.679   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<17>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.607ns (0.928ns logic, 2.679ns route)
                                                           (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.763 - 0.736)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y9.DOBDOU10     Trcko_DO              0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA53 net (fanout=1)        2.809   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_brdata<53>
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.048   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    -----------------------------------------------------  ---------------------------
    Total                                          3.675ns (0.866ns logic, 2.809ns route)
                                                           (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA13 Tpcicko_DLRETRY       0.562   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIADIU6      net (fanout=1)        2.700   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<13>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.604ns (0.904ns logic, 2.700ns route)
                                                           (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA33 Tpcicko_RXRAM         0.621   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIU0    net (fanout=1)        2.460   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwdata<33>
    RAMB36_X3Y12.CLKARDCLKU Trdck_DIA             0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.423ns (0.963ns logic, 2.460ns route)
                                                          (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN     Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.WEAU3      net (fanout=20)       2.164   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X3Y12.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.417ns (1.253ns logic, 2.164ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.411 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN     Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.WEAU2      net (fanout=20)       2.164   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X3Y12.CLKARDCLKU Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.417ns (1.253ns logic, 2.164ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN     Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.WEAL3      net (fanout=20)       2.164   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X3Y12.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.417ns (1.253ns logic, 2.164ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWEN     Tpcicko_RXRAM         0.629   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.WEAL2      net (fanout=20)       2.164   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwen
    RAMB36_X3Y12.CLKARDCLKL Trcck_WEA             0.624   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.417ns (1.253ns logic, 2.164ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.541 - 1.493)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOL11   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA54 net (fanout=1)        2.844   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<54>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM         0.012   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.674ns (0.830ns logic, 2.844ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD5 Tpcicko_DLRETRY       0.493   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU11   net (fanout=2)        2.731   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<5>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.571ns (0.840ns logic, 2.731ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.708 - 0.789)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0   Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y10.ADDRAL5    net (fanout=4)        2.515   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.532ns (1.017ns logic, 2.515ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD1 Tpcicko_DLRETRY       0.516   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAU7    net (fanout=2)        2.707   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bradd<1>
    RAMB36_X3Y9.CLKARDCLKU Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.570ns (0.863ns logic, 2.707ns route)
                                                         (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA41 Tpcicko_DLRETRY       0.680   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU4      net (fanout=1)        2.547   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwdata<41>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.569ns (1.022ns logic, 2.547ns route)
                                                           (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.541 - 1.472)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOU15   Trcko_DOB             0.818   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    PCIE_X0Y0.MIMTXBRDATA63 net (fanout=1)        2.961   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_brdata<63>
    PCIE_X0Y0.CRMCORECLK    Tpcidck_TXRAM        -0.100   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ----------------------------------------------------  ---------------------------
    Total                                         3.679ns (0.718ns logic, 2.961ns route)
                                                          (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns (1.392 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD8   Tpcicko_TXRAM         0.664   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBU13   net (fanout=4)        2.334   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<8>
    RAMB36_X3Y13.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.345ns (1.011ns logic, 2.334ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.264ns (1.392 - 1.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXBRADD3   Tpcicko_TXRAM         0.671   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y13.ADDRBU8    net (fanout=4)        2.325   ep/BU2/U0/pcie_ep0/pcie_blk/mim_tx_bradd<3>
    RAMB36_X3Y13.CLKBWRCLKU Trcck_ADDRB           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.343ns (1.018ns logic, 2.325ns route)
                                                          (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (0.718 - 0.789)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWADD0   Tpcicko_RXRAM         0.670   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y10.ADDRAU5    net (fanout=4)        2.515   ep/BU2/U0/pcie_ep0/pcie_blk/mim_rx_bwadd<0>
    RAMB36_X3Y10.CLKARDCLKU Trcck_ADDRA           0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.532ns (1.017ns logic, 2.515ns route)
                                                          (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD5 Tpcicko_DLRETRY       0.493   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBL11   net (fanout=2)        2.731   ep/BU2/U0/pcie_ep0/pcie_blk/mim_dll_bwadd<5>
    RAMB36_X3Y9.CLKBWRCLKL Trcck_ADDR            0.347   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.571ns (0.840ns logic, 2.731ns route)
                                                         (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET "sys_clk_c" 
PERIOD = 10 ns HIGH 50%;  multiplied by 1.60  to 16 nS   

 41027 paths analyzed, 12821 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  15.676ns.
--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.195ns (Levels of Logic = 1)
  Clock Path Skew:      -0.511ns (3.408 - 3.919)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                              ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X93Y66.A6             net (fanout=2)        1.406   ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X93Y66.CLK            Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             3.195ns (1.789ns logic, 1.406ns route)
                                                              (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      -0.511ns (3.408 - 3.919)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR2 Tpcicko_CFG           1.628   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                              ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X93Y66.C6             net (fanout=2)        1.456   ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<2>
    SLICE_X93Y66.CLK            Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                              ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    --------------------------------------------------------  ---------------------------
    Total                                             3.113ns (1.657ns logic, 1.456ns route)
                                                              (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  0.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.511ns (3.408 - 3.919)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR3 Tpcicko_CFG           1.641   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                              ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X93Y66.D6             net (fanout=2)        1.404   ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<3>
    SLICE_X93Y66.CLK            Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001
                                                              ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    --------------------------------------------------------  ---------------------------
    Total                                             3.073ns (1.669ns logic, 1.404ns route)
                                                              (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.511ns (3.408 - 3.919)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR1 Tpcicko_CFG           1.436   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                              ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X93Y66.B6             net (fanout=2)        1.426   ep/BU2/U0/pcie_ep0/fe_l0_dll_error_vector<1>
    SLICE_X93Y66.CLK            Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_1_or00001
                                                              ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    --------------------------------------------------------  ---------------------------
    Total                                             2.889ns (1.463ns logic, 1.426ns route)
                                                              (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  1.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_d_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.316ns (3.387 - 3.703)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_d_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y69.BQ     Tcko                  0.450   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_d<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_d_1
    SLICE_X93Y69.D3      net (fanout=2)        1.948   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_d<1>
    SLICE_X93Y69.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.478ns logic, 1.948ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y65.BQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_1
    SLICE_X93Y66.B3      net (fanout=2)        1.060   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<1>
    SLICE_X93Y66.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.477ns logic, 1.060ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y65.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_3
    SLICE_X93Y66.D3      net (fanout=2)        0.821   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
    SLICE_X93Y66.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.478ns logic, 0.821ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  2.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.239ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y65.CQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_2
    SLICE_X93Y66.C3      net (fanout=2)        0.760   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<2>
    SLICE_X93Y66.CLK     Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.479ns logic, 0.760ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  2.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_ddd_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.387 - 3.636)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_ddd_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y69.AQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_ddd_1
    SLICE_X93Y69.D2      net (fanout=1)        0.605   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_ddd<1>
    SLICE_X93Y69.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.499ns logic, 0.605ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y65.AQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d_0
    SLICE_X93Y66.A3      net (fanout=2)        0.589   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_d<0>
    SLICE_X93Y66.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.476ns logic, 0.589ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  2.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.AQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_0
    SLICE_X93Y66.A5      net (fanout=2)        0.537   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<0>
    SLICE_X93Y66.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.497ns logic, 0.537ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  2.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.408 - 3.652)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y66.BQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_1
    SLICE_X93Y66.B4      net (fanout=1)        0.503   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<1>
    SLICE_X93Y66.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.498ns logic, 0.503ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  2.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_0 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.408 - 3.652)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_0 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y66.AQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_0
    SLICE_X93Y66.A4      net (fanout=1)        0.504   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<0>
    SLICE_X93Y66.CLK     Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.497ns logic, 0.504ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  2.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.408 - 3.652)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y66.DQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_3
    SLICE_X93Y66.D4      net (fanout=1)        0.502   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<3>
    SLICE_X93Y66.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.499ns logic, 0.502ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  2.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 1)
  Clock Path Skew:      -0.244ns (3.408 - 3.652)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y66.CQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd_2
    SLICE_X93Y66.C4      net (fanout=1)        0.499   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_ddd<2>
    SLICE_X93Y66.CLK     Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.500ns logic, 0.499ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_3 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_3 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.DQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_3
    SLICE_X93Y66.D5      net (fanout=2)        0.433   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<3>
    SLICE_X93Y66.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_3_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_3
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.499ns logic, 0.433ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  2.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_2 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_2 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.CQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_2
    SLICE_X93Y66.C5      net (fanout=2)        0.376   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<2>
    SLICE_X93Y66.CLK     Tas                   0.029   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.500ns logic, 0.376ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  2.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.248ns (3.408 - 3.656)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y65.BQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd_1
    SLICE_X93Y66.B5      net (fanout=2)        0.371   ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_dd<1>
    SLICE_X93Y66.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_dll_error_vector_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.498ns logic, 0.371ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  2.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1 (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (3.387 - 3.636)
  Source Clock:         ep/BU2/U0/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1 to ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y69.BQ      Tcko                  0.471   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd_1
    SLICE_X93Y69.D6      net (fanout=2)        0.304   ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_dd<1>
    SLICE_X93Y69.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d<1>
                                                       ep/BU2/U0/pcie_ep0/extend_clk/l0_rx_mac_link_error_retime_1_or00001
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_rx_mac_link_error_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.499ns logic, 0.304ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack:                  6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.411ns (1.246 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X88Y68.CE        net (fanout=8)        1.168   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X88Y68.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0
    ---------------------------------------------------  ---------------------------
    Total                                        9.410ns (2.347ns logic, 7.063ns route)
                                                         (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.367ns (1.290 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X99Y70.B4        net (fanout=3)        1.557   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X99Y70.CLK       Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt_or0000214
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
    ---------------------------------------------------  ---------------------------
    Total                                        9.434ns (2.148ns logic, 7.286ns route)
                                                         (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.365 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE       net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29
    ---------------------------------------------------  ---------------------------
    Total                                        9.420ns (2.256ns logic, 7.164ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.365 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE       net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31
    ---------------------------------------------------  ---------------------------
    Total                                        9.420ns (2.256ns logic, 7.164ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.365 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE       net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30
    ---------------------------------------------------  ---------------------------
    Total                                        9.420ns (2.256ns logic, 7.164ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.365 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE       net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28
    ---------------------------------------------------  ---------------------------
    Total                                        9.420ns (2.256ns logic, 7.164ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.413ns (1.244 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X85Y68.CE        net (fanout=8)        1.025   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X85Y68.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<3>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3
    ---------------------------------------------------  ---------------------------
    Total                                        9.270ns (2.350ns logic, 6.920ns route)
                                                         (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (1.267 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X86Y68.CE        net (fanout=8)        1.047   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X86Y68.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_2
    ---------------------------------------------------  ---------------------------
    Total                                        9.292ns (2.350ns logic, 6.942ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.390ns (1.267 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X86Y68.CE        net (fanout=8)        1.047   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X86Y68.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_1
    ---------------------------------------------------  ---------------------------
    Total                                        9.292ns (2.350ns logic, 6.942ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 2)
  Clock Path Skew:      -0.399ns (1.258 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X83Y64.CE        net (fanout=8)        0.819   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X83Y64.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<5>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_4
    ---------------------------------------------------  ---------------------------
    Total                                        9.064ns (2.350ns logic, 6.714ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.064ns (Levels of Logic = 2)
  Clock Path Skew:      -0.399ns (1.258 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X83Y64.CE        net (fanout=8)        0.819   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X83Y64.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<5>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_5
    ---------------------------------------------------  ---------------------------
    Total                                        9.064ns (2.350ns logic, 6.714ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_52 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.667 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_52
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y44.CE       net (fanout=125)      4.315   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y44.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<55>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_52
    ---------------------------------------------------  ---------------------------
    Total                                        9.193ns (2.253ns logic, 6.940ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_55 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.667 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_55
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y44.CE       net (fanout=125)      4.315   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y44.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<55>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_55
    ---------------------------------------------------  ---------------------------
    Total                                        9.193ns (2.253ns logic, 6.940ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_54 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.667 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_54
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y44.CE       net (fanout=125)      4.315   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y44.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<55>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_54
    ---------------------------------------------------  ---------------------------
    Total                                        9.193ns (2.253ns logic, 6.940ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_53 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.667 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_53
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y44.CE       net (fanout=125)      4.315   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y44.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<55>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_53
    ---------------------------------------------------  ---------------------------
    Total                                        9.193ns (2.253ns logic, 6.940ns route)
                                                         (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  6.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X89Y51.CE        net (fanout=8)        0.845   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X89Y51.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_2
    ---------------------------------------------------  ---------------------------
    Total                                        9.090ns (2.350ns logic, 6.740ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X89Y51.CE        net (fanout=8)        0.845   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X89Y51.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_1
    ---------------------------------------------------  ---------------------------
    Total                                        9.090ns (2.350ns logic, 6.740ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X89Y51.CE        net (fanout=8)        0.845   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X89Y51.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q2_0
    ---------------------------------------------------  ---------------------------
    Total                                        9.090ns (2.350ns logic, 6.740ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.637 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X96Y59.CE        net (fanout=125)      4.131   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X96Y59.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<3>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_1
    ---------------------------------------------------  ---------------------------
    Total                                        9.009ns (2.253ns logic, 6.756ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.637 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X96Y59.CE        net (fanout=125)      4.131   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X96Y59.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<3>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0
    ---------------------------------------------------  ---------------------------
    Total                                        9.009ns (2.253ns logic, 6.756ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.637 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X96Y59.CE        net (fanout=125)      4.131   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X96Y59.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<3>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_2
    ---------------------------------------------------  ---------------------------
    Total                                        9.009ns (2.253ns logic, 6.756ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 1)
  Clock Path Skew:      -0.183ns (0.637 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X96Y59.CE        net (fanout=125)      4.131   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X96Y59.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<3>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_3
    ---------------------------------------------------  ---------------------------
    Total                                        9.009ns (2.253ns logic, 6.756ns route)
                                                         (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  6.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.888ns (Levels of Logic = 2)
  Clock Path Skew:      -0.225ns (0.595 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X88Y56.CE        net (fanout=8)        0.646   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X88Y56.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<0>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.888ns (2.347ns logic, 6.541ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.887ns (Levels of Logic = 2)
  Clock Path Skew:      -0.223ns (0.597 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X88Y57.CE        net (fanout=8)        0.645   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X88Y57.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_1
    ---------------------------------------------------  ---------------------------
    Total                                        8.887ns (2.347ns logic, 6.540ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_38 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.644 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_38
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y50.CE       net (fanout=125)      4.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y50.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_38
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.253ns logic, 6.680ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_36 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.644 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y50.CE       net (fanout=125)      4.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y50.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_36
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.253ns logic, 6.680ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_39 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.644 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_39
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y50.CE       net (fanout=125)      4.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y50.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_39
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.253ns logic, 6.680ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_37 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (0.644 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_37
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y50.CE       net (fanout=125)      4.055   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y50.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/llk_tx_data<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_37
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.253ns logic, 6.680ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_32 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_32
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y51.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_32
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.256ns logic, 6.677ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_35 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_35
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y51.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_35
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.256ns logic, 6.677ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_34 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_34
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y51.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_34
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.256ns logic, 6.677ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_33 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_33
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y51.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<35>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_33
    ---------------------------------------------------  ---------------------------
    Total                                        8.933ns (2.256ns logic, 6.677ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_32 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_32
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y51.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<32>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_32
    ---------------------------------------------------  ---------------------------
    Total                                        8.930ns (2.253ns logic, 6.677ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_33 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_33
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y51.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<32>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_33
    ---------------------------------------------------  ---------------------------
    Total                                        8.930ns (2.253ns logic, 6.677ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_34 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.930ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_34
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X100Y51.CE       net (fanout=125)      4.052   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X100Y51.CLK      Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<32>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_34
    ---------------------------------------------------  ---------------------------
    Total                                        8.930ns (2.253ns logic, 6.677ns route)
                                                         (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_60 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.655 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_60
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X103Y52.CE       net (fanout=125)      4.045   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X103Y52.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<63>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_60
    ---------------------------------------------------  ---------------------------
    Total                                        8.926ns (2.256ns logic, 6.670ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_63 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.655 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_63
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X103Y52.CE       net (fanout=125)      4.045   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X103Y52.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<63>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_63
    ---------------------------------------------------  ---------------------------
    Total                                        8.926ns (2.256ns logic, 6.670ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_62 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.655 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_62
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X103Y52.CE       net (fanout=125)      4.045   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X103Y52.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<63>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_62
    ---------------------------------------------------  ---------------------------
    Total                                        8.926ns (2.256ns logic, 6.670ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_61 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.165ns (0.655 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_61
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X103Y52.CE       net (fanout=125)      4.045   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X103Y52.CLK      Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<63>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_61
    ---------------------------------------------------  ---------------------------
    Total                                        8.926ns (2.256ns logic, 6.670ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/len_eq1_q2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.211ns (0.609 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/len_eq1_q2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6        net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X82Y57.CE        net (fanout=8)        0.600   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X82Y57.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/len_eq1_q2
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/len_eq1_q2
    ---------------------------------------------------  ---------------------------
    Total                                        8.845ns (2.350ns logic, 6.495ns route)
                                                         (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.628 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X95Y57.CE        net (fanout=125)      3.974   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X95Y57.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<7>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_6
    ---------------------------------------------------  ---------------------------
    Total                                        8.855ns (2.256ns logic, 6.599ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.628 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X95Y57.CE        net (fanout=125)      3.974   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X95Y57.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<7>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_5
    ---------------------------------------------------  ---------------------------
    Total                                        8.855ns (2.256ns logic, 6.599ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.628 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_7
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X95Y57.CE        net (fanout=125)      3.974   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X95Y57.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<7>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_7
    ---------------------------------------------------  ---------------------------
    Total                                        8.855ns (2.256ns logic, 6.599ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (0.628 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X95Y57.CE        net (fanout=125)      3.974   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X95Y57.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<7>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_4
    ---------------------------------------------------  ---------------------------
    Total                                        8.855ns (2.256ns logic, 6.599ns route)
                                                         (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_23 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.370ns (1.287 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_23
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X82Y63.CE        net (fanout=125)      3.788   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X82Y63.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<23>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_23
    ---------------------------------------------------  ---------------------------
    Total                                        8.669ns (2.256ns logic, 6.413ns route)
                                                         (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_22 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.370ns (1.287 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_22
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X82Y63.CE        net (fanout=125)      3.788   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X82Y63.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<23>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_22
    ---------------------------------------------------  ---------------------------
    Total                                        8.669ns (2.256ns logic, 6.413ns route)
                                                         (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_21 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.370ns (1.287 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_21
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X82Y63.CE        net (fanout=125)      3.788   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X82Y63.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<23>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_21
    ---------------------------------------------------  ---------------------------
    Total                                        8.669ns (2.256ns logic, 6.413ns route)
                                                         (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_20 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 1)
  Clock Path Skew:      -0.370ns (1.287 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_20
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X82Y63.CE        net (fanout=125)      3.788   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X82Y63.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<23>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_20
    ---------------------------------------------------  ---------------------------
    Total                                        8.669ns (2.256ns logic, 6.413ns route)
                                                         (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_49 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (0.653 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_49
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X98Y45.CE        net (fanout=125)      3.920   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X98Y45.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<51>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_49
    ---------------------------------------------------  ---------------------------
    Total                                        8.801ns (2.256ns logic, 6.545ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_51 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (0.653 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_51
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X98Y45.CE        net (fanout=125)      3.920   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X98Y45.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<51>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_51
    ---------------------------------------------------  ---------------------------
    Total                                        8.801ns (2.256ns logic, 6.545ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_48 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (0.653 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_48
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X98Y45.CE        net (fanout=125)      3.920   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X98Y45.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<51>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_48
    ---------------------------------------------------  ---------------------------
    Total                                        8.801ns (2.256ns logic, 6.545ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_50 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.167ns (0.653 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_50
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X98Y45.CE        net (fanout=125)      3.920   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X98Y45.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<51>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_50
    ---------------------------------------------------  ---------------------------
    Total                                        8.801ns (2.256ns logic, 6.545ns route)
                                                         (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_44 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.624 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_44
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X99Y46.CE        net (fanout=125)      3.889   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X99Y46.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_44
    ---------------------------------------------------  ---------------------------
    Total                                        8.770ns (2.256ns logic, 6.514ns route)
                                                         (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_47 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.624 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_47
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X99Y46.CE        net (fanout=125)      3.889   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X99Y46.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_47
    ---------------------------------------------------  ---------------------------
    Total                                        8.770ns (2.256ns logic, 6.514ns route)
                                                         (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_45 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.624 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_45
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X99Y46.CE        net (fanout=125)      3.889   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X99Y46.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_45
    ---------------------------------------------------  ---------------------------
    Total                                        8.770ns (2.256ns logic, 6.514ns route)
                                                         (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_46 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 1)
  Clock Path Skew:      -0.196ns (0.624 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_46
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X99Y46.CE        net (fanout=125)      3.889   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X99Y46.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<47>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_46
    ---------------------------------------------------  ---------------------------
    Total                                        8.770ns (2.256ns logic, 6.514ns route)
                                                         (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  6.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/cpl_q1_reg (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.537ns (Levels of Logic = 1)
  Clock Path Skew:      -0.412ns (1.245 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/cpl_q1_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X81Y66.CE        net (fanout=125)      3.656   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X81Y66.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/cpl_q1_reg
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/cpl_q1_reg
    ---------------------------------------------------  ---------------------------
    Total                                        8.537ns (2.256ns logic, 6.281ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/pd_q1_reg (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.534ns (Levels of Logic = 1)
  Clock Path Skew:      -0.412ns (1.245 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/pd_q1_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X80Y66.CE        net (fanout=125)      3.656   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X80Y66.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/pd_q1_reg
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/pd_q1_reg
    ---------------------------------------------------  ---------------------------
    Total                                        8.534ns (2.253ns logic, 6.281ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X88Y51.CE        net (fanout=3)        0.594   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X88Y51.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.670ns (2.347ns logic, 6.323ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  6.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X88Y51.CE        net (fanout=3)        0.594   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X88Y51.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_2
    ---------------------------------------------------  ---------------------------
    Total                                        8.670ns (2.347ns logic, 6.323ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  6.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.248ns (0.572 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X88Y51.CE        net (fanout=3)        0.594   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X88Y51.CLK       Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3<2>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/tc_q3_1
    ---------------------------------------------------  ---------------------------
    Total                                        8.670ns (2.347ns logic, 6.323ns route)
                                                         (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.133ns (1.246 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6      net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X88Y68.CE      net (fanout=8)        1.168   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X88Y68.CLK     Tceck                 0.226   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<0>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_0
    -------------------------------------------------  ---------------------------
    Total                                      8.746ns (0.958ns logic, 7.788ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  7.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (1.290 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4      net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X99Y70.B4      net (fanout=3)        1.557   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X99Y70.CLK     Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt_or0000214
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tlp_halt
    -------------------------------------------------  ---------------------------
    Total                                      8.770ns (0.759ns logic, 8.011ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  7.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.416ns (Levels of Logic = 2)
  Clock Path Skew:      -0.434ns (1.223 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X75Y64.A1        net (fanout=125)      3.738   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X75Y64.CLK       Tas                   0.026   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<36>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_36
    ---------------------------------------------------  ---------------------------
    Total                                        8.416ns (2.053ns logic, 6.363ns route)
                                                         (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  7.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 2)
  Clock Path Skew:      -0.434ns (1.223 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X75Y64.B1        net (fanout=125)      3.736   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X75Y64.CLK       Tas                   0.027   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1<39>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_mux0000<37>1
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q1_37
    ---------------------------------------------------  ---------------------------
    Total                                        8.415ns (2.054ns logic, 6.361ns route)
                                                         (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_18 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.391ns (1.266 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_18
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X87Y60.CE        net (fanout=125)      3.556   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X87Y60.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<19>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_18
    ---------------------------------------------------  ---------------------------
    Total                                        8.437ns (2.256ns logic, 6.181ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_17 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.391ns (1.266 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_17
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X87Y60.CE        net (fanout=125)      3.556   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X87Y60.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<19>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_17
    ---------------------------------------------------  ---------------------------
    Total                                        8.437ns (2.256ns logic, 6.181ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_19 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.391ns (1.266 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_19
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X87Y60.CE        net (fanout=125)      3.556   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X87Y60.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<19>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_19
    ---------------------------------------------------  ---------------------------
    Total                                        8.437ns (2.256ns logic, 6.181ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  7.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.391ns (1.266 - 1.657)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X87Y60.CE        net (fanout=125)      3.556   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X87Y60.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2<19>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_16
    ---------------------------------------------------  ---------------------------
    Total                                        8.437ns (2.256ns logic, 6.181ns route)
                                                         (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  7.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          16.000ns
  Data Path Delay:      8.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (1.541 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y52.DQ        Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X90Y48.A1        net (fanout=213)      3.962   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X90Y48.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_cpl_second_cycle
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n
    PCIE_X0Y0.LLKTXSRCRDYN net (fanout=2)        3.599   ep/BU2/U0/pcie_ep0/llk_tx_src_rdy_n
    PCIE_X0Y0.CRMUSERCLK   Tpcicck_LLK           0.854   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    ---------------------------------------------------  ---------------------------
    Total                                        8.959ns (1.398ns logic, 7.561ns route)
                                                         (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.365 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE     net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK    Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_30
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (0.867ns logic, 7.889ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.365 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE     net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK    Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_28
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (0.867ns logic, 7.889ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.365 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE     net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK    Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_29
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (0.867ns logic, 7.889ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  7.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (1.365 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X101Y61.CE     net (fanout=125)      4.539   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X101Y61.CLK    Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<31>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_31
    -------------------------------------------------  ---------------------------
    Total                                      8.756ns (0.867ns logic, 7.889ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  7.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.241ns (0.579 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X91Y51.CE        net (fanout=3)        0.444   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X91Y51.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_0
    ---------------------------------------------------  ---------------------------
    Total                                        8.523ns (2.350ns logic, 6.173ns route)
                                                         (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  7.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.241ns (0.579 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X90Y52.A4        net (fanout=125)      3.104   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X90Y52.A         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/sof_gap_q3_and_block_mux000041
    SLICE_X91Y51.CE        net (fanout=3)        0.444   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_last_and0000
    SLICE_X91Y51.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3<1>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q3_1
    ---------------------------------------------------  ---------------------------
    Total                                        8.523ns (2.350ns logic, 6.173ns route)
                                                         (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_12 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_12
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X94Y56.CE        net (fanout=125)      3.700   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X94Y56.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<15>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_12
    ---------------------------------------------------  ---------------------------
    Total                                        8.581ns (2.256ns logic, 6.325ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_14 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_14
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X94Y56.CE        net (fanout=125)      3.700   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X94Y56.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<15>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_14
    ---------------------------------------------------  ---------------------------
    Total                                        8.581ns (2.256ns logic, 6.325ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_15 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_15
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X94Y56.CE        net (fanout=125)      3.700   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X94Y56.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<15>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_15
    ---------------------------------------------------  ---------------------------
    Total                                        8.581ns (2.256ns logic, 6.325ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_13 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.651 - 0.820)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_13
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.LLKTXDSTRDYN Tpcicko_LLK           1.933   ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
                                                         ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X59Y36.D6        net (fanout=6)        2.625   ep/BU2/U0/pcie_ep0/llk_tx_dst_rdy_n
    SLICE_X59Y36.D         Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X94Y56.CE        net (fanout=125)      3.700   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X94Y56.CLK       Tceck                 0.229   ep/BU2/U0/pcie_ep0/llk_tx_data<15>
                                                         ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_13
    ---------------------------------------------------  ---------------------------
    Total                                        8.581ns (2.256ns logic, 6.325ns route)
                                                         (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n (FF)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.135ns (1.244 - 1.379)
  Source Clock:         trn_clk_c rising at 0.000ns
  Destination Clock:    trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C5      net (fanout=213)      2.338   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_arb/tx_src_rdy_n
    SLICE_X59Y36.C       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int1
    SLICE_X59Y36.D1      net (fanout=3)        1.012   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/llk_tx_src_rdy_n_int
    SLICE_X59Y36.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe1
    SLICE_X86Y56.D6      net (fanout=125)      3.270   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/shift_pipe
    SLICE_X86Y56.D       Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and00001
    SLICE_X85Y68.CE      net (fanout=8)        1.025   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/fifo_q2_and0000
    SLICE_X85Y68.CLK     Tceck                 0.229   ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits<3>
                                                       ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q2_credits_3
    -------------------------------------------------  ---------------------------
    Total                                      8.606ns (0.961ns logic, 7.645ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 
2.5 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD 
TIMEGRP         "ep_BU2_U0_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 
0.625         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"trn_clk_c" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.727ns.
--------------------------------------------------------------------------------
Offset:                 0.727ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/app_reset_n (FF)
  Destination Clock:    trn_clk_c rising at 0.000ns
  Data Path Delay:      5.831ns (Levels of Logic = 2)
  Clock Path Delay:     5.317ns (Levels of Logic = 6)
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/app_reset_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC24.I               Tiopi                 0.828   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X82Y59.D6      net (fanout=12)       4.975   ep/BU2/U0/pcie_ep0/GTPRESET
    SLICE_X82Y59.CLK     Tas                   0.028   ep/BU2/U0/pcie_ep0/app_reset_n
                                                       ep/BU2/U0/pcie_ep0/mgt_reset_n1
                                                       ep/BU2/U0/pcie_ep0/app_reset_n
    -------------------------------------------------  ---------------------------
    Total                                      5.831ns (0.856ns logic, 4.975ns route)
                                                       (14.7% logic, 85.3% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/app_reset_n
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF4.O                   Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        2.813   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y0.CLKIN1     net (fanout=2)        0.099   refclkout_OBUF
    PLL_ADV_X0Y0.CLKOUT1    Tpllcko_CLK           0.013   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y1.I0        net (fanout=1)        1.523   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y1.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X82Y59.CLK        net (fanout=1210)     0.111   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         5.317ns (0.752ns logic, 4.565ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"ep/BU2/U0/pcie_ep0/core_clk" 

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.048ns.
--------------------------------------------------------------------------------
Offset:                 4.048ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2 (FF)
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Data Path Delay:      9.169ns (Levels of Logic = 2)
  Clock Path Delay:     5.315ns (Levels of Logic = 6)
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC24.I               Tiopi                 0.828   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X101Y63.A1     net (fanout=12)       6.807   ep/BU2/U0/pcie_ep0/GTPRESET
    SLICE_X101Y63.A      Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/rb_crm_mgmt_rst_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or00001
    SLICE_X107Y74.SR     net (fanout=3)        0.893   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or0000
    SLICE_X107Y74.CLK    Tsrck                 0.547   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.169ns (1.469ns logic, 7.700ns route)
                                                       (16.0% logic, 84.0% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF4.O                   Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        2.813   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y0.CLKIN1     net (fanout=2)        0.099   refclkout_OBUF
    PLL_ADV_X0Y0.CLKOUT0    Tpllcko_CLK           0.013   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y11.I0       net (fanout=1)        1.523   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0
    BUFGCTRL_X0Y11.O        Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
    SLICE_X107Y74.CLK       net (fanout=86)       0.109   ep/BU2/U0/pcie_ep0/core_clk
    ----------------------------------------------------  ---------------------------
    Total                                         5.315ns (0.752ns logic, 4.563ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Offset:                 3.647ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd1 (FF)
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Data Path Delay:      8.769ns (Levels of Logic = 2)
  Clock Path Delay:     5.316ns (Levels of Logic = 6)
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC24.I               Tiopi                 0.828   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X101Y63.A1     net (fanout=12)       6.807   ep/BU2/U0/pcie_ep0/GTPRESET
    SLICE_X101Y63.A      Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/rb_crm_mgmt_rst_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or00001
    SLICE_X102Y65.SR     net (fanout=3)        0.495   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or0000
    SLICE_X102Y65.CLK    Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd1
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.769ns (1.467ns logic, 7.302ns route)
                                                       (16.7% logic, 83.3% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF4.O                   Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        2.813   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y0.CLKIN1     net (fanout=2)        0.099   refclkout_OBUF
    PLL_ADV_X0Y0.CLKOUT0    Tpllcko_CLK           0.013   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y11.I0       net (fanout=1)        1.523   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0
    BUFGCTRL_X0Y11.O        Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
    SLICE_X102Y65.CLK       net (fanout=86)       0.110   ep/BU2/U0/pcie_ep0/core_clk
    ----------------------------------------------------  ---------------------------
    Total                                         5.316ns (0.752ns logic, 4.564ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Offset:                 3.624ns (data path - clock path + uncertainty)
  Source:               sys_reset_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd3 (FF)
  Destination Clock:    ep/BU2/U0/pcie_ep0/core_clk rising at 0.000ns
  Data Path Delay:      8.746ns (Levels of Logic = 2)
  Clock Path Delay:     5.316ns (Levels of Logic = 6)
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.123ns

  Maximum Data Path: sys_reset_n to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC24.I               Tiopi                 0.828   sys_reset_n
                                                       sys_reset_n
                                                       sys_reset_n_ibuf
                                                       sys_reset_n_ibuf_inverter
    SLICE_X101Y63.A1     net (fanout=12)       6.807   ep/BU2/U0/pcie_ep0/GTPRESET
    SLICE_X101Y63.A      Tilo                  0.094   ep/BU2/U0/pcie_ep0/pcie_blk/rb_crm_mgmt_rst_n
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or00001
    SLICE_X105Y65.SR     net (fanout=3)        0.472   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_or0000
    SLICE_X105Y65.CLK    Tsrck                 0.545   ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd3
                                                       ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.746ns (1.467ns logic, 7.279ns route)
                                                       (16.8% logic, 83.2% route)

  Minimum Clock Path: sys_clk_p to ep/BU2/U0/pcie_ep0/pcie_blk/prod_fixes_I/curr_state_FSM_FFd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF4.O                   Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.013   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.276   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        2.813   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y0.CLKIN1     net (fanout=2)        0.099   refclkout_OBUF
    PLL_ADV_X0Y0.CLKOUT0    Tpllcko_CLK           0.013   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y11.I0       net (fanout=1)        1.523   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout0
    BUFGCTRL_X0Y11.O        Tbgcko_O              0.230   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.coreclk_pll_bufg
    SLICE_X105Y65.CLK       net (fanout=86)       0.110   ep/BU2/U0/pcie_ep0/core_clk
    ----------------------------------------------------  ---------------------------
    Total                                         5.316ns (0.752ns logic, 4.564ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 6345 paths analyzed, 3173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   1.493ns.
 Maximum delay is   9.317ns.
--------------------------------------------------------------------------------
Delay:                  9.317ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          refclkout (PAD)
  Data Path Delay:      9.317ns (Levels of Logic = 5)

  Maximum Data Path: sys_clk_n to refclkout
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF3.O                   Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        3.057   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    V32.O                   net (fanout=2)        3.002   refclkout_OBUF
    V32.PAD                 Tioop                 2.685   refclkout
                                                          refclkout_OBUF
                                                          refclkout
    ----------------------------------------------------  ---------------------------
    Total                                         9.317ns (3.238ns logic, 6.079ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay:                  9.317ns (data path)
  Source:               sys_clk_p (PAD)
  Destination:          refclkout (PAD)
  Data Path Delay:      9.317ns (Levels of Logic = 5)

  Maximum Data Path: sys_clk_p to refclkout
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF4.O                   Tipad                 0.000   sys_clk_p
                                                          sys_clk_p
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_1
    BUFDS_X0Y2.IP           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_1_ML_NEW_IP
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        3.057   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    V32.O                   net (fanout=2)        3.002   refclkout_OBUF
    V32.PAD                 Tioop                 2.685   refclkout
                                                          refclkout_OBUF
                                                          refclkout
    ----------------------------------------------------  ---------------------------
    Total                                         9.317ns (3.238ns logic, 6.079ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay:                  9.243ns (data path)
  Source:               sys_clk_n (PAD)
  Destination:          ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/posted_avail (FF)
  Data Path Delay:      9.243ns (Levels of Logic = 6)

  Maximum Data Path: sys_clk_n to ep/BU2/U0/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/posted_avail
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    AF3.O                   Tipad                 0.000   sys_clk_n
                                                          sys_clk_n
                                                          V5_IBUFDS_GT_RETARGET_ML_IBUF_2
    BUFDS_X0Y2.IN           net (fanout=1)        0.014   V5_IBUFDS_GT_RETARGET_ML_IBUF_2_ML_NEW_IN
    BUFDS_X0Y2.O            Tbdscko_O             0.003   refclk_ibuf
                                                          refclk_ibuf
    GTP_DUAL_X0Y2.CLKIN     net (fanout=1)        0.006   sys_clk_c
    GTP_DUAL_X0Y2.REFCLKOUT Tgtpcko_REFCLKOUT     0.300   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    BUFGCTRL_X0Y6.I0        net (fanout=1)        3.057   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
    BUFGCTRL_X0Y6.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2
    PLL_ADV_X0Y0.CLKIN1     net (fanout=2)        1.653   refclkout_OBUF
    PLL_ADV_X0Y0.CLKOUT1    Tpllcko_CLK           0.014   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i
    BUFGCTRL_X0Y1.I0        net (fanout=1)        1.655   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/clkout1
    BUFGCTRL_X0Y1.O         Tbgcko_O              0.250   ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
                                                          ep/BU2/U0/pcie_ep0/pcie_blk/clocking_i/notsame.usrclk_pll_bufg
    SLICE_X106Y38.CLK       net (fanout=1210)     2.041   trn_clk_c
    ----------------------------------------------------  ---------------------------
    Total                                         9.243ns (0.817ns logic, 8.426ns route)
                                                          (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.645ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.644ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.343ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.616ns ep/BU2/U0/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for sys_clk_c
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|sys_clk_c                      |     10.000ns|          N/A|      9.938ns|            0|            0|            0|        41980|
| ep/BU2/U0/pcie_ep0/pcie_blk/cl|      4.000ns|      3.975ns|          N/A|            0|            0|          953|            0|
| ocking_i/clkout0              |             |             |             |             |             |             |             |
| ep/BU2/U0/pcie_ep0/pcie_blk/cl|     16.000ns|     15.676ns|          N/A|            0|            0|        41027|            0|
| ocking_i/clkout1              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ep_BU2_U0_pcie_ep0_pcie_blk|      4.000ns|          N/A|          N/A|            0|            0|            0|            0|
| _clocking_i_clkout0           |             |             |             |             |             |             |             |
| TS_ep_BU2_U0_pcie_ep0_pcie_blk|     16.000ns|          N/A|          N/A|            0|            0|            0|            0|
| _clocking_i_clkout1           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk_n
------------+------------+------------+---------------------------+--------+
            |  Setup to  |  Hold to   |                           | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)          | Phase  |
------------+------------+------------+---------------------------+--------+
sys_reset_n |    4.048(R)|    2.851(R)|ep/BU2/U0/pcie_ep0/core_clk|   0.000|
            |    0.727(R)|    4.084(R)|trn_clk_c                  |   0.000|
------------+------------+------------+---------------------------+--------+

Setup/Hold to clock sys_clk_p
------------+------------+------------+---------------------------+--------+
            |  Setup to  |  Hold to   |                           | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)          | Phase  |
------------+------------+------------+---------------------------+--------+
sys_reset_n |    4.048(R)|    2.851(R)|ep/BU2/U0/pcie_ep0/core_clk|   0.000|
            |    0.727(R)|    4.084(R)|trn_clk_c                  |   0.000|
------------+------------+------------+---------------------------+--------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    9.914|         |         |         |
sys_clk_p      |    9.914|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    9.914|         |         |         |
sys_clk_p      |    9.914|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sys_clk_n      |refclkout      |    9.317|
sys_clk_p      |refclkout      |    9.317|
---------------+---------------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 48344 paths, 0 nets, and 15955 connections

Design statistics:
   Minimum period:  15.676ns{1}   (Maximum frequency:  63.792MHz)
   Maximum combinational path delay:   9.317ns
   Minimum input required time before clock:   4.048ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 24 13:53:10 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



