Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr  6 01:13:11 2019
| Host         : THYOLOAB39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |            9 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           12 |
| No           | No                    | Yes                    |               8 |            6 |
| No           | Yes                   | No                     |              21 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------+------------------+------------------+----------------+
|    Clock Signal   |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------+------------------+------------------+----------------+
|  A5/f50hz         |                    | an[0]_i_1_n_0    |                1 |              1 |
|  A5/f50hz         |                    | dp0              |                1 |              1 |
|  A5/f50hz         |                    | j_reg_n_0_[0]    |                1 |              1 |
|  A3/inst/clk_out1 |                    |                  |                2 |              2 |
|  A5/f50hz         |                    | j_reg_n_0_[2]    |                1 |              2 |
|  A5/f50hz         |                    | j_reg_n_0_[1]    |                2 |              4 |
|  clk_IBUF_BUFG    | regf[5][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[0][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[4][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[1][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[2][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[6][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    | regf[3][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG    | regf[7][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG    |                    |                  |                5 |              6 |
|  clk_IBUF_BUFG    |                    | rst_IBUF         |                6 |              8 |
|  A5/f50hz         |                    |                  |                5 |             10 |
|  A3/inst/clk_out1 |                    | A5/f50hz_0       |                3 |             12 |
+-------------------+--------------------+------------------+------------------+----------------+


