
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/david/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `alpha_board.ys' --

1. Executing Verilog-2005 frontend: /home/david/Documents/dig2/complex/module/i2s.v
Parsing Verilog input from `/home/david/Documents/dig2/complex/module/i2s.v' to AST representation.
Storing AST representation for module `$abstract\i2s'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v
Parsing Verilog input from `/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v' to AST representation.
Storing AST representation for module `$abstract\alpha_board'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\alpha_board'.
Generating RTLIL representation for module `\alpha_board'.

5.4.1. Analyzing design hierarchy..
Top module:  \alpha_board

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s'.
Generating RTLIL representation for module `\i2s'.

5.4.4. Analyzing design hierarchy..
Top module:  \alpha_board
Used module:     \VexRiscv
Used module:     \i2s

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.7. Analyzing design hierarchy..
Top module:  \alpha_board
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \i2s

5.4.8. Analyzing design hierarchy..
Top module:  \alpha_board
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Used module:     \i2s
Removing unused module `$abstract\alpha_board'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\i2s'.
Removed 5 unused modules.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:0$7631'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:0$7630'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:0$7629'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10304$6447'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10246$6417'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10228$6407'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9991$6369'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9973$6359'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9955$6349'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9937$6339'.
Found and cleaned up 15 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7944$5952'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7936$5951'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7920$5936'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7912$5935'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7896$5920'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7888$5919'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7872$5904'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7864$5903'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5585$3096'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4722$865'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Found and cleaned up 6 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Cleaned up 42 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$8793 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$8782 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$8781 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$8780 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$8779 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$8728 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$8725 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$8719 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$8698 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$8694 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$8690 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$8687 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$8675 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$8672 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$8659 in module DataCache.
Marked 8 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$8652 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$8648 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$8634 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$8612 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$8609 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$8606 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$8605 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$8604 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$8603 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$8602 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$8601 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$8598 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$8595 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$8594 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$8593 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$8592 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$8591 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$8590 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$8589 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$8588 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$8581 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$8580 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502 in module i2s.
Marked 5 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$8433 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$8432 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$8425 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$8396 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$8395 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$8394 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$8393 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$8392 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$8391 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$8390 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$8389 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$8388 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$8222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$8219 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$8218 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$8213 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$8212 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$8204 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$8196 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$8193 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$8187 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$8186 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$8185 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$8184 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$8170 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$8169 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$8168 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$8167 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$8163 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$8141 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$8140 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$8139 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$8138 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$8132 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$8122 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$8120 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$8117 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$8113 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$8109 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$8082 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$8081 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$8073 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$8072 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$8069 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$8068 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$8064 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$8063 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$8062 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$8060 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$8039 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$8028 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$8027 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$8026 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$8023 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$8020 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$8010 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$8005 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$7981 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$7980 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$7977 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$7976 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$7957 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$7950 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$7948 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$7937 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$7923 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$7919 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$7915 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$7914 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$7908 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$7906 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$7902 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$7899 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$7892 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$7891 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$7890 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$7889 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$7888 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$7887 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$7886 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$7885 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$7884 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$7883 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$7882 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$7881 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$7880 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$7879 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$7878 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$7877 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$7876 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$7875 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$7874 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$7873 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$7872 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$7871 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$7870 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$7869 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$7868 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$7867 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$7866 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$7855 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$7853 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$7852 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$7851 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$7850 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$7849 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$7829 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$7828 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$7827 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506 in module alpha_board.
Marked 4 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479 in module alpha_board.
Marked 4 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311 in module alpha_board.
Marked 4 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283 in module alpha_board.
Marked 63 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015 in module alpha_board.
Marked 4 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313 in module alpha_board.
Removed 4 dead cases from process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312 in module alpha_board.
Marked 5 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287 in module alpha_board.
Removed 3 dead cases from process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286 in module alpha_board.
Marked 2 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072 in module alpha_board.
Marked 3 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059 in module alpha_board.
Marked 3 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916 in module alpha_board.
Marked 3 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867 in module alpha_board.
Marked 3 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698 in module alpha_board.
Marked 5 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489 in module alpha_board.
Marked 5 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459 in module alpha_board.
Marked 5 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429 in module alpha_board.
Marked 5 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395 in module alpha_board.
Marked 3 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382 in module alpha_board.
Marked 2 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330 in module alpha_board.
Marked 1 switch rules as full_case in process $proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327 in module alpha_board.
Removed a total of 7 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 124 redundant assignments.
Promoted 2122 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:0$8530'.
  Set init value: \sck = 1'0
  Set init value: \ws = 1'0
  Set init value: \counter = 9'001000111
  Set init value: \c = 9'000000000
  Set init value: \c2 = 9'000000000
  Set init value: \derecho = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2901$7621'.
  Set init value: \status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2900$7620'.
  Set init value: \slave_sel_r = 5'00000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2899$7619'.
  Set init value: \slave_sel = 5'00000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2893$7618'.
  Set init value: \shared_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2888$7617'.
  Set init value: \shared_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2851$7616'.
  Set init value: \rhs_array_muxed9 = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2850$7615'.
  Set init value: \rhs_array_muxed8 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2849$7614'.
  Set init value: \rhs_array_muxed7 = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2848$7613'.
  Set init value: \rhs_array_muxed6 = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2847$7612'.
  Set init value: \rhs_array_muxed5 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2846$7611'.
  Set init value: \rhs_array_muxed4 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2845$7610'.
  Set init value: \rhs_array_muxed31 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2844$7609'.
  Set init value: \rhs_array_muxed30 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2843$7608'.
  Set init value: \rhs_array_muxed3 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2842$7607'.
  Set init value: \rhs_array_muxed29 = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2841$7606'.
  Set init value: \rhs_array_muxed28 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2840$7605'.
  Set init value: \rhs_array_muxed27 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2839$7604'.
  Set init value: \rhs_array_muxed26 = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2838$7603'.
  Set init value: \rhs_array_muxed25 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2837$7602'.
  Set init value: \rhs_array_muxed24 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2836$7601'.
  Set init value: \rhs_array_muxed23 = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2835$7600'.
  Set init value: \rhs_array_muxed22 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2834$7599'.
  Set init value: \rhs_array_muxed21 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2833$7598'.
  Set init value: \rhs_array_muxed20 = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2832$7597'.
  Set init value: \rhs_array_muxed2 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2831$7596'.
  Set init value: \rhs_array_muxed19 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2830$7595'.
  Set init value: \rhs_array_muxed18 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2829$7594'.
  Set init value: \rhs_array_muxed17 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2828$7593'.
  Set init value: \rhs_array_muxed16 = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2827$7592'.
  Set init value: \rhs_array_muxed15 = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2826$7591'.
  Set init value: \rhs_array_muxed14 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2825$7590'.
  Set init value: \rhs_array_muxed13 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2824$7589'.
  Set init value: \rhs_array_muxed12 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2823$7588'.
  Set init value: \rhs_array_muxed11 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2822$7587'.
  Set init value: \rhs_array_muxed10 = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2821$7586'.
  Set init value: \rhs_array_muxed1 = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2820$7585'.
  Set init value: \rhs_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2818$7584'.
  Set init value: \rddata_en = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2816$7583'.
  Set init value: \pending_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2815$7582'.
  Set init value: \pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2814$7581'.
  Set init value: \pending_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2813$7580'.
  Set init value: \ok_trigger_d = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2810$7578'.
  Set init value: \ok_pending = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2809$7577'.
  Set init value: \ok_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2805$7576'.
  Set init value: \multiregimpl7_regs1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2804$7575'.
  Set init value: \multiregimpl7_regs0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2803$7574'.
  Set init value: \multiregimpl6_regs1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2802$7573'.
  Set init value: \multiregimpl6_regs0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2801$7572'.
  Set init value: \multiregimpl5_regs1 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2800$7571'.
  Set init value: \multiregimpl5_regs0 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2799$7570'.
  Set init value: \multiregimpl4_regs1 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2798$7569'.
  Set init value: \multiregimpl4_regs0 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2797$7568'.
  Set init value: \multiregimpl3_regs1 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2796$7567'.
  Set init value: \multiregimpl3_regs0 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2795$7566'.
  Set init value: \multiregimpl2_regs1 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2794$7565'.
  Set init value: \multiregimpl2_regs0 = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2793$7564'.
  Set init value: \multiregimpl1_regs1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2792$7563'.
  Set init value: \multiregimpl1_regs0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2791$7562'.
  Set init value: \multiregimpl0_regs1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2790$7561'.
  Set init value: \multiregimpl0_regs0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2788$7560'.
  Set init value: \init_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2787$7559'.
  Set init value: \init_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2786$7558'.
  Set init value: \inferedsdrtristate9_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2783$7557'.
  Set init value: \inferedsdrtristate8_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2780$7556'.
  Set init value: \inferedsdrtristate7_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2777$7555'.
  Set init value: \inferedsdrtristate6_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2774$7554'.
  Set init value: \inferedsdrtristate5_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2771$7553'.
  Set init value: \inferedsdrtristate4_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2768$7552'.
  Set init value: \inferedsdrtristate3_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2765$7551'.
  Set init value: \inferedsdrtristate31_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2762$7550'.
  Set init value: \inferedsdrtristate30_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2759$7549'.
  Set init value: \inferedsdrtristate2_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2756$7548'.
  Set init value: \inferedsdrtristate29_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2753$7547'.
  Set init value: \inferedsdrtristate28_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2750$7546'.
  Set init value: \inferedsdrtristate27_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2747$7545'.
  Set init value: \inferedsdrtristate26_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2744$7544'.
  Set init value: \inferedsdrtristate25_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2741$7543'.
  Set init value: \inferedsdrtristate24_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2738$7542'.
  Set init value: \inferedsdrtristate23_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2735$7541'.
  Set init value: \inferedsdrtristate22_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2732$7540'.
  Set init value: \inferedsdrtristate21_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2729$7539'.
  Set init value: \inferedsdrtristate20_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2726$7538'.
  Set init value: \inferedsdrtristate1_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2723$7537'.
  Set init value: \inferedsdrtristate19_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2720$7536'.
  Set init value: \inferedsdrtristate18_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2717$7535'.
  Set init value: \inferedsdrtristate17_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2714$7534'.
  Set init value: \inferedsdrtristate16_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2711$7533'.
  Set init value: \inferedsdrtristate15_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2708$7532'.
  Set init value: \inferedsdrtristate14_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2705$7531'.
  Set init value: \inferedsdrtristate13_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2702$7530'.
  Set init value: \inferedsdrtristate12_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2699$7529'.
  Set init value: \inferedsdrtristate11_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2696$7528'.
  Set init value: \inferedsdrtristate10_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2693$7527'.
  Set init value: \inferedsdrtristate0_oe = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2690$7526'.
  Set init value: \grant = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2685$7525'.
  Set init value: \ethphy_status = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2684$7524'.
  Set init value: \ethphy_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2680$7521'.
  Set init value: \ethphy_source_payload_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2670$7519'.
  Set init value: \ethphy_rx_data_reg = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2667$7518'.
  Set init value: \ethphy_rx_ctl_reg_d = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2666$7517'.
  Set init value: \ethphy_rx_ctl_reg = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2663$7516'.
  Set init value: \ethphy_reset_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2662$7515'.
  Set init value: \ethphy_reset_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2659$7514'.
  Set init value: \ethphy_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2655$7512'.
  Set init value: \ethphy_link_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2652$7511'.
  Set init value: \ethphy_duplex_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2646$7510'.
  Set init value: \ethphy_counter = 9'000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2645$7509'.
  Set init value: \ethphy_clock_speed = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2644$7508'.
  Set init value: \ethphy__w_storage = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2643$7507'.
  Set init value: \ethphy__w_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2641$7506'.
  Set init value: \ethphy__r_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2640$7505'.
  Set init value: \ethphy__r_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2633$7504'.
  Set init value: \error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2632$7503'.
  Set init value: \enable_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2631$7502'.
  Set init value: \enable_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2630$7501'.
  Set init value: \dta_storage = 16'0000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2629$7500'.
  Set init value: \dta_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2622$7499'.
  Set init value: \dfi_p0_rddata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2605$7498'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2603$7497'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2599$7496'.
  Set init value: \csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2595$7495'.
  Set init value: \csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2591$7494'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2587$7493'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2583$7492'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2579$7491'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2575$7490'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2572$7489'.
  Set init value: \csr_bankarray_csrbank6_txfull_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2570$7488'.
  Set init value: \csr_bankarray_csrbank6_txfull_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2568$7487'.
  Set init value: \csr_bankarray_csrbank6_txempty_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2566$7486'.
  Set init value: \csr_bankarray_csrbank6_txempty_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2563$7485'.
  Set init value: \csr_bankarray_csrbank6_rxfull_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2561$7484'.
  Set init value: \csr_bankarray_csrbank6_rxfull_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2559$7483'.
  Set init value: \csr_bankarray_csrbank6_rxempty_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2557$7482'.
  Set init value: \csr_bankarray_csrbank6_rxempty_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2555$7481'.
  Set init value: \csr_bankarray_csrbank6_ev_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2553$7480'.
  Set init value: \csr_bankarray_csrbank6_ev_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2551$7479'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2549$7478'.
  Set init value: \csr_bankarray_csrbank6_ev_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2547$7477'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2545$7476'.
  Set init value: \csr_bankarray_csrbank6_ev_enable0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2543$7475'.
  Set init value: \csr_bankarray_csrbank5_value_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2541$7474'.
  Set init value: \csr_bankarray_csrbank5_value_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2539$7473'.
  Set init value: \csr_bankarray_csrbank5_update_value0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2537$7472'.
  Set init value: \csr_bankarray_csrbank5_update_value0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2534$7471'.
  Set init value: \csr_bankarray_csrbank5_reload0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2532$7470'.
  Set init value: \csr_bankarray_csrbank5_reload0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2530$7469'.
  Set init value: \csr_bankarray_csrbank5_load0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2528$7468'.
  Set init value: \csr_bankarray_csrbank5_load0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2526$7467'.
  Set init value: \csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2524$7466'.
  Set init value: \csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2522$7465'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2520$7464'.
  Set init value: \csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2518$7463'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2516$7462'.
  Set init value: \csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2514$7461'.
  Set init value: \csr_bankarray_csrbank5_en0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2512$7460'.
  Set init value: \csr_bankarray_csrbank5_en0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2509$7459'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2507$7458'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2505$7457'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_rddata_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2503$7456'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_rddata_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2501$7455'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_command0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2499$7454'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_command0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2497$7453'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_baddress0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2495$7452'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_baddress0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2493$7451'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_address0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2491$7450'.
  Set init value: \csr_bankarray_csrbank4_dfii_pi0_address0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2489$7449'.
  Set init value: \csr_bankarray_csrbank4_dfii_control0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2487$7448'.
  Set init value: \csr_bankarray_csrbank4_dfii_control0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2484$7447'.
  Set init value: \csr_bankarray_csrbank3_init0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2482$7446'.
  Set init value: \csr_bankarray_csrbank3_init0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2480$7445'.
  Set init value: \csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2478$7444'.
  Set init value: \csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2476$7443'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2474$7442'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2472$7441'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2470$7440'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2468$7439'.
  Set init value: \csr_bankarray_csrbank3_dta0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2466$7438'.
  Set init value: \csr_bankarray_csrbank3_dta0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2464$7437'.
  Set init value: \csr_bankarray_csrbank3_busy_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2462$7436'.
  Set init value: \csr_bankarray_csrbank3_busy_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2459$7435'.
  Set init value: \csr_bankarray_csrbank2_rx_inband_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2457$7434'.
  Set init value: \csr_bankarray_csrbank2_rx_inband_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2455$7433'.
  Set init value: \csr_bankarray_csrbank2_mdio_w0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2453$7432'.
  Set init value: \csr_bankarray_csrbank2_mdio_w0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2451$7431'.
  Set init value: \csr_bankarray_csrbank2_mdio_r_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2449$7430'.
  Set init value: \csr_bankarray_csrbank2_mdio_r_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2447$7429'.
  Set init value: \csr_bankarray_csrbank2_crg_reset0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2445$7428'.
  Set init value: \csr_bankarray_csrbank2_crg_reset0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2443$7427'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_slot_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2441$7426'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_slot_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2439$7425'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_length_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2437$7424'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_length_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2435$7423'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2433$7422'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2431$7421'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_pending_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2429$7420'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2427$7419'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_enable0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2425$7418'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_ev_enable0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2423$7417'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_errors_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2421$7416'.
  Set init value: \csr_bankarray_csrbank1_sram_writer_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2419$7415'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_slot0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2417$7414'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_slot0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2415$7413'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ready_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2413$7412'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ready_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2411$7411'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_level_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2409$7410'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_level_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2407$7409'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_length0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2405$7408'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_length0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2403$7407'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_status_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2401$7406'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2399$7405'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_pending_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2397$7404'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2395$7403'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_enable0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2393$7402'.
  Set init value: \csr_bankarray_csrbank1_sram_reader_ev_enable0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2390$7401'.
  Set init value: \csr_bankarray_csrbank1_rx_datapath_preamble_errors_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2388$7400'.
  Set init value: \csr_bankarray_csrbank1_rx_datapath_preamble_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2386$7399'.
  Set init value: \csr_bankarray_csrbank1_rx_datapath_crc_errors_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2384$7398'.
  Set init value: \csr_bankarray_csrbank1_rx_datapath_crc_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2382$7397'.
  Set init value: \csr_bankarray_csrbank1_preamble_crc_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2380$7396'.
  Set init value: \csr_bankarray_csrbank1_preamble_crc_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2377$7395'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2375$7394'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2373$7393'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2371$7392'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2369$7391'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2367$7390'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2363$7388'.
  Set init value: \crg_rst = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2356$7387'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2349$7386'.
  Set init value: \busy_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2348$7385'.
  Set init value: \basesoc_write_from_slave = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2347$7384'.
  Set init value: \basesoc_word_inc = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2346$7383'.
  Set init value: \basesoc_word_clr = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2340$7381'.
  Set init value: \basesoc_wishbone_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2336$7380'.
  Set init value: \basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2310$7377'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2305$7376'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2302$7375'.
  Set init value: \basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2287$7374'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2279$7373'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2276$7372'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2275$7371'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2274$7370'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2273$7369'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2266$7368'.
  Set init value: \basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2265$7367'.
  Set init value: \basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2263$7366'.
  Set init value: \basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2262$7365'.
  Set init value: \basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2261$7364'.
  Set init value: \basesoc_wishbone_bridge_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2260$7363'.
  Set init value: \basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2259$7362'.
  Set init value: \basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2255$7361'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2254$7360'.
  Set init value: \basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2253$7359'.
  Set init value: \basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2251$7358'.
  Set init value: \basesoc_wishbone_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2250$7357'.
  Set init value: \basesoc_wishbone2csr_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2249$7356'.
  Set init value: \basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2248$7355'.
  Set init value: \basesoc_we_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2247$7354'.
  Set init value: \basesoc_we_wishbone2csr_next_value2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2246$7353'.
  Set init value: \basesoc_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2240$7351'.
  Set init value: \basesoc_wb_sdram_dat_r = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2235$7350'.
  Set init value: \basesoc_wb_sdram_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2221$7348'.
  Set init value: \basesoc_uart_txfull_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2218$7347'.
  Set init value: \basesoc_uart_txempty_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2217$7346'.
  Set init value: \basesoc_uart_tx_trigger_d = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2214$7345'.
  Set init value: \basesoc_uart_tx_pending = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2210$7344'.
  Set init value: \basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2192$7340'.
  Set init value: \basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2187$7339'.
  Set init value: \basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2185$7338'.
  Set init value: \basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2177$7337'.
  Set init value: \basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2176$7336'.
  Set init value: \basesoc_uart_tx_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2171$7335'.
  Set init value: \basesoc_uart_status_status = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2170$7334'.
  Set init value: \basesoc_uart_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2169$7333'.
  Set init value: \basesoc_uart_rxtx_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2167$7332'.
  Set init value: \basesoc_uart_rxtx_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2163$7331'.
  Set init value: \basesoc_uart_rxfull_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2160$7330'.
  Set init value: \basesoc_uart_rxempty_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2159$7329'.
  Set init value: \basesoc_uart_rx_trigger_d = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2156$7328'.
  Set init value: \basesoc_uart_rx_pending = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2152$7327'.
  Set init value: \basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2134$7325'.
  Set init value: \basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2129$7324'.
  Set init value: \basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2127$7323'.
  Set init value: \basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2119$7322'.
  Set init value: \basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2118$7321'.
  Set init value: \basesoc_uart_rx_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2113$7320'.
  Set init value: \basesoc_uart_pending_status = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2112$7319'.
  Set init value: \basesoc_uart_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2111$7318'.
  Set init value: \basesoc_uart_pending_r = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2109$7317'.
  Set init value: \basesoc_uart_enable_storage = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2108$7316'.
  Set init value: \basesoc_uart_enable_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2107$7315'.
  Set init value: \basesoc_txdatapath_liteethmactxlastbe_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2106$7314'.
  Set init value: \basesoc_txdatapath_liteethmactxlastbe_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2105$7313'.
  Set init value: \basesoc_txdatapath_liteethmacpreambleinserter_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2104$7312'.
  Set init value: \basesoc_txdatapath_liteethmacpreambleinserter_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2103$7311'.
  Set init value: \basesoc_txdatapath_liteethmacpaddinginserter_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2102$7310'.
  Set init value: \basesoc_txdatapath_liteethmacpaddinginserter_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2101$7309'.
  Set init value: \basesoc_txdatapath_liteethmacgap_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2100$7308'.
  Set init value: \basesoc_txdatapath_liteethmacgap_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2099$7307'.
  Set init value: \basesoc_txdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2098$7306'.
  Set init value: \basesoc_txdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2097$7305'.
  Set init value: \basesoc_tx_tick = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2095$7304'.
  Set init value: \basesoc_tx_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2091$7303'.
  Set init value: \basesoc_tx_phase = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2090$7302'.
  Set init value: \basesoc_tx_enable = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2089$7301'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2088$7300'.
  Set init value: \basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2087$7299'.
  Set init value: \basesoc_tx_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2086$7298'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2085$7297'.
  Set init value: \basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2084$7296'.
  Set init value: \basesoc_tx_count = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2083$7295'.
  Set init value: \basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2080$7294'.
  Set init value: \basesoc_timer_zero_pending = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2079$7293'.
  Set init value: \basesoc_timer_zero_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2074$7292'.
  Set init value: \basesoc_timer_value_status = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2073$7291'.
  Set init value: \basesoc_timer_value_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2072$7290'.
  Set init value: \basesoc_timer_value = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2071$7289'.
  Set init value: \basesoc_timer_update_value_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2070$7288'.
  Set init value: \basesoc_timer_update_value_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2068$7287'.
  Set init value: \basesoc_timer_status_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2067$7286'.
  Set init value: \basesoc_timer_status_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2066$7285'.
  Set init value: \basesoc_timer_reload_storage = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2065$7284'.
  Set init value: \basesoc_timer_reload_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2063$7283'.
  Set init value: \basesoc_timer_pending_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2062$7282'.
  Set init value: \basesoc_timer_pending_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2061$7281'.
  Set init value: \basesoc_timer_pending_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2060$7280'.
  Set init value: \basesoc_timer_load_storage = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2059$7279'.
  Set init value: \basesoc_timer_load_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2057$7278'.
  Set init value: \basesoc_timer_enable_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2056$7277'.
  Set init value: \basesoc_timer_enable_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2055$7276'.
  Set init value: \basesoc_timer_en_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2054$7275'.
  Set init value: \basesoc_timer_en_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2053$7274'.
  Set init value: \basesoc_tag_port_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2046$7273'.
  Set init value: \basesoc_tag_di_dirty = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2045$7272'.
  Set init value: \basesoc_soc_rst = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2044$7271'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2043$7270'.
  Set init value: \basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2041$7269'.
  Set init value: \basesoc_sdram_wrdata_storage = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2040$7268'.
  Set init value: \basesoc_sdram_wrdata_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2037$7267'.
  Set init value: \basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2036$7266'.
  Set init value: \basesoc_sdram_twtrcon_count = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2034$7265'.
  Set init value: \basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2033$7264'.
  Set init value: \basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2029$7263'.
  Set init value: \basesoc_sdram_timer_count1 = 10'1110101001
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2027$7262'.
  Set init value: \basesoc_sdram_time1 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2026$7261'.
  Set init value: \basesoc_sdram_time0 = 5'00000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2022$7259'.
  Set init value: \basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2021$7258'.
  Set init value: \basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2020$7257'.
  Set init value: \basesoc_sdram_storage = 4'0001
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2019$7256'.
  Set init value: \basesoc_sdram_steerer_sel = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2011$7253'.
  Set init value: \basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2009$7252'.
  Set init value: \basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1999$7251'.
  Set init value: \basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1998$7250'.
  Set init value: \basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1996$7249'.
  Set init value: \basesoc_sdram_sequencer_counter = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1995$7248'.
  Set init value: \basesoc_sdram_sequencer_count = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1991$7247'.
  Set init value: \basesoc_sdram_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1989$7246'.
  Set init value: \basesoc_sdram_rddata_status = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1988$7245'.
  Set init value: \basesoc_sdram_rddata_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1986$7244'.
  Set init value: \basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1984$7243'.
  Set init value: \basesoc_sdram_postponer_count = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1978$7240'.
  Set init value: \basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1977$7239'.
  Set init value: \basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1976$7238'.
  Set init value: \basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1975$7237'.
  Set init value: \basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1974$7236'.
  Set init value: \basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1972$7235'.
  Set init value: \basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1970$7234'.
  Set init value: \basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1969$7233'.
  Set init value: \basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1968$7232'.
  Set init value: \basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1967$7231'.
  Set init value: \basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1966$7230'.
  Set init value: \basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1965$7229'.
  Set init value: \basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1964$7228'.
  Set init value: \basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1963$7227'.
  Set init value: \basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1962$7226'.
  Set init value: \basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1961$7225'.
  Set init value: \basesoc_sdram_interface_wdata = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1924$7218'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1922$7216'.
  Set init value: \basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1913$7207'.
  Set init value: \basesoc_sdram_en1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1912$7206'.
  Set init value: \basesoc_sdram_en0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1910$7205'.
  Set init value: \basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1908$7204'.
  Set init value: \basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1905$7203'.
  Set init value: \basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1903$7202'.
  Set init value: \basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1901$7201'.
  Set init value: \basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1899$7200'.
  Set init value: \basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1898$7199'.
  Set init value: \basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1897$7198'.
  Set init value: \basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1884$7196'.
  Set init value: \basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1882$7195'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1880$7194'.
  Set init value: \basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1879$7193'.
  Set init value: \basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1878$7192'.
  Set init value: \basesoc_sdram_csr_dfi_p0_odt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1877$7191'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1876$7190'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cke = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1875$7189'.
  Set init value: \basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1871$7187'.
  Set init value: \basesoc_sdram_command_storage = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1870$7186'.
  Set init value: \basesoc_sdram_command_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1869$7185'.
  Set init value: \basesoc_sdram_command_issue_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1867$7183'.
  Set init value: \basesoc_sdram_command_issue_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1865$7182'.
  Set init value: \basesoc_sdram_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1864$7181'.
  Set init value: \basesoc_sdram_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1863$7180'.
  Set init value: \basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1862$7179'.
  Set init value: \basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1859$7176'.
  Set init value: \basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1858$7175'.
  Set init value: \basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1857$7174'.
  Set init value: \basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1856$7173'.
  Set init value: \basesoc_sdram_cmd_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1854$7172'.
  Set init value: \basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1853$7171'.
  Set init value: \basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1851$7170'.
  Set init value: \basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1850$7169'.
  Set init value: \basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1848$7168'.
  Set init value: \basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1846$7167'.
  Set init value: \basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1845$7166'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1844$7165'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1840$7164'.
  Set init value: \basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1832$7159'.
  Set init value: \basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1830$7158'.
  Set init value: \basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1827$7156'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1826$7155'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1822$7154'.
  Set init value: \basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1814$7153'.
  Set init value: \basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1812$7152'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1811$7151'.
  Set init value: \basesoc_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1809$7150'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1808$7149'.
  Set init value: \basesoc_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1806$7148'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1805$7147'.
  Set init value: \basesoc_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1774$7144'.
  Set init value: \basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1773$7143'.
  Set init value: \basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1771$7142'.
  Set init value: \basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1770$7141'.
  Set init value: \basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1769$7140'.
  Set init value: \basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1767$7139'.
  Set init value: \basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1764$7138'.
  Set init value: \basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1759$7136'.
  Set init value: \basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1756$7135'.
  Set init value: \basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1755$7134'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1753$7133'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1752$7132'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1751$7131'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1750$7130'.
  Set init value: \basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1743$7129'.
  Set init value: \basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1733$7128'.
  Set init value: \basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1732$7127'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1731$7126'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1730$7125'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1729$7124'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1728$7123'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1727$7122'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1726$7121'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1725$7120'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1723$7119'.
  Set init value: \basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1722$7118'.
  Set init value: \basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1718$7117'.
  Set init value: \basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1716$7116'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1715$7115'.
  Set init value: \basesoc_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1713$7114'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1712$7113'.
  Set init value: \basesoc_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1710$7112'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1709$7111'.
  Set init value: \basesoc_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1678$7108'.
  Set init value: \basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1677$7107'.
  Set init value: \basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1675$7106'.
  Set init value: \basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1674$7105'.
  Set init value: \basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1673$7104'.
  Set init value: \basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1671$7103'.
  Set init value: \basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1668$7102'.
  Set init value: \basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1663$7100'.
  Set init value: \basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1660$7099'.
  Set init value: \basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1659$7098'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1657$7097'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1656$7096'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1655$7095'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1654$7094'.
  Set init value: \basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1647$7093'.
  Set init value: \basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1637$7092'.
  Set init value: \basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1636$7091'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1635$7090'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1634$7089'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1633$7088'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1632$7087'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1631$7086'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1630$7085'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1629$7084'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1627$7083'.
  Set init value: \basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1626$7082'.
  Set init value: \basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1622$7081'.
  Set init value: \basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1620$7080'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1619$7079'.
  Set init value: \basesoc_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1617$7078'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1616$7077'.
  Set init value: \basesoc_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1614$7076'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1613$7075'.
  Set init value: \basesoc_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1582$7072'.
  Set init value: \basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1581$7071'.
  Set init value: \basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1579$7070'.
  Set init value: \basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1578$7069'.
  Set init value: \basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1577$7068'.
  Set init value: \basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1575$7067'.
  Set init value: \basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1572$7066'.
  Set init value: \basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1567$7064'.
  Set init value: \basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1564$7063'.
  Set init value: \basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1563$7062'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1561$7061'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1560$7060'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1559$7059'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1558$7058'.
  Set init value: \basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1551$7057'.
  Set init value: \basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1541$7056'.
  Set init value: \basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1540$7055'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1539$7054'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1538$7053'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1537$7052'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1536$7051'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1535$7050'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1534$7049'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1533$7048'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1531$7047'.
  Set init value: \basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1530$7046'.
  Set init value: \basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1526$7045'.
  Set init value: \basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1524$7044'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1523$7043'.
  Set init value: \basesoc_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1521$7042'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1520$7041'.
  Set init value: \basesoc_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1518$7040'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1517$7039'.
  Set init value: \basesoc_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1486$7036'.
  Set init value: \basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1485$7035'.
  Set init value: \basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1483$7034'.
  Set init value: \basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1482$7033'.
  Set init value: \basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1481$7032'.
  Set init value: \basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1479$7031'.
  Set init value: \basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1476$7030'.
  Set init value: \basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1471$7028'.
  Set init value: \basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1468$7027'.
  Set init value: \basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1467$7026'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1465$7025'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1464$7024'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1463$7023'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1462$7022'.
  Set init value: \basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1455$7021'.
  Set init value: \basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1445$7020'.
  Set init value: \basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1444$7019'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1443$7018'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1442$7017'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1441$7016'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1440$7015'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1439$7014'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1438$7013'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1437$7012'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1435$7011'.
  Set init value: \basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1434$7010'.
  Set init value: \basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1433$7009'.
  Set init value: \basesoc_sdram_baddress_storage = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1432$7008'.
  Set init value: \basesoc_sdram_baddress_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1431$7007'.
  Set init value: \basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1430$7006'.
  Set init value: \basesoc_sdram_address_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1429$7005'.
  Set init value: \basesoc_scratch_storage = 305419896
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1428$7004'.
  Set init value: \basesoc_scratch_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1427$7003'.
  Set init value: \basesoc_rxdatapath_liteethmacpreamblechecker_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1426$7002'.
  Set init value: \basesoc_rxdatapath_liteethmacpreamblechecker_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1425$7001'.
  Set init value: \basesoc_rxdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1424$7000'.
  Set init value: \basesoc_rxdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1423$6999'.
  Set init value: \basesoc_rx_tick = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1422$6998'.
  Set init value: \basesoc_rx_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1420$6997'.
  Set init value: \basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1417$6994'.
  Set init value: \basesoc_rx_rx_d = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1415$6993'.
  Set init value: \basesoc_rx_phase = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1414$6992'.
  Set init value: \basesoc_rx_enable = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1413$6991'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1412$6990'.
  Set init value: \basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1411$6989'.
  Set init value: \basesoc_rx_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1410$6988'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1409$6987'.
  Set init value: \basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1408$6986'.
  Set init value: \basesoc_rx_count = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1407$6985'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1406$6984'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1405$6983'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1404$6982'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1403$6981'.
  Set init value: \basesoc_reset_storage = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1402$6980'.
  Set init value: \basesoc_reset_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1400$6979'.
  Set init value: \basesoc_ram_we = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1387$6977'.
  Set init value: \basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1373$6973'.
  Set init value: \basesoc_port_cmd_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1371$6972'.
  Set init value: \basesoc_port_cmd_payload_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1370$6971'.
  Set init value: \basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1369$6970'.
  Set init value: \basesoc_liteethmacsramwriter_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1368$6969'.
  Set init value: \basesoc_liteethmacsramwriter_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1367$6968'.
  Set init value: \basesoc_liteethmacsramreader_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1366$6967'.
  Set init value: \basesoc_liteethmacsramreader_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1365$6966'.
  Set init value: \basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1364$6965'.
  Set init value: \basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1351$6964'.
  Set init value: \basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1350$6963'.
  Set init value: \basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1349$6962'.
  Set init value: \basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1348$6961'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1347$6960'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1346$6959'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1345$6958'.
  Set init value: \basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1344$6957'.
  Set init value: \basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1343$6956'.
  Set init value: \basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1338$6951'.
  Set init value: \basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1337$6950'.
  Set init value: \basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1336$6949'.
  Set init value: \basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1335$6948'.
  Set init value: \basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1334$6947'.
  Set init value: \basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1333$6946'.
  Set init value: \basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1332$6945'.
  Set init value: \basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1331$6944'.
  Set init value: \basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1330$6943'.
  Set init value: \basesoc_interrupt = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1329$6942'.
  Set init value: \basesoc_interface_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1328$6941'.
  Set init value: \basesoc_interface_stb = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1325$6940'.
  Set init value: \basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1324$6939'.
  Set init value: \basesoc_interface_cyc = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1322$6938'.
  Set init value: \basesoc_interface_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1310$6937'.
  Set init value: \basesoc_fullmemorywe_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1309$6936'.
  Set init value: \basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1308$6935'.
  Set init value: \basesoc_fsm_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1307$6934'.
  Set init value: \basesoc_fsm_next_state = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1306$6933'.
  Set init value: \basesoc_ethmac_write = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1303$6932'.
  Set init value: \basesoc_ethmac_tx_preamble_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1300$6931'.
  Set init value: \basesoc_ethmac_tx_preamble_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1299$6930'.
  Set init value: \basesoc_ethmac_tx_preamble_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1298$6929'.
  Set init value: \basesoc_ethmac_tx_preamble_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1297$6928'.
  Set init value: \basesoc_ethmac_tx_preamble_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1295$6927'.
  Set init value: \basesoc_ethmac_tx_preamble_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1288$6925'.
  Set init value: \basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1287$6924'.
  Set init value: \basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1286$6923'.
  Set init value: \basesoc_ethmac_tx_preamble_count = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1285$6922'.
  Set init value: \basesoc_ethmac_tx_padding_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1283$6921'.
  Set init value: \basesoc_ethmac_tx_padding_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1282$6920'.
  Set init value: \basesoc_ethmac_tx_padding_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1281$6919'.
  Set init value: \basesoc_ethmac_tx_padding_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1280$6918'.
  Set init value: \basesoc_ethmac_tx_padding_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1279$6917'.
  Set init value: \basesoc_ethmac_tx_padding_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1277$6916'.
  Set init value: \basesoc_ethmac_tx_padding_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1271$6915'.
  Set init value: \basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1270$6914'.
  Set init value: \basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value = 16'0000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1268$6913'.
  Set init value: \basesoc_ethmac_tx_padding_counter = 16'0000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1267$6912'.
  Set init value: \basesoc_ethmac_tx_last_be_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1265$6911'.
  Set init value: \basesoc_ethmac_tx_last_be_source_payload_last_be = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1264$6910'.
  Set init value: \basesoc_ethmac_tx_last_be_source_payload_error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1263$6909'.
  Set init value: \basesoc_ethmac_tx_last_be_source_payload_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1262$6908'.
  Set init value: \basesoc_ethmac_tx_last_be_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1261$6907'.
  Set init value: \basesoc_ethmac_tx_last_be_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1259$6906'.
  Set init value: \basesoc_ethmac_tx_last_be_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1253$6905'.
  Set init value: \basesoc_ethmac_tx_gap_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1251$6904'.
  Set init value: \basesoc_ethmac_tx_gap_source_payload_last_be = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1250$6903'.
  Set init value: \basesoc_ethmac_tx_gap_source_payload_error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1249$6902'.
  Set init value: \basesoc_ethmac_tx_gap_source_payload_data = 8'00000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1248$6901'.
  Set init value: \basesoc_ethmac_tx_gap_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1247$6900'.
  Set init value: \basesoc_ethmac_tx_gap_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1245$6899'.
  Set init value: \basesoc_ethmac_tx_gap_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1239$6898'.
  Set init value: \basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1238$6897'.
  Set init value: \basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1237$6896'.
  Set init value: \basesoc_ethmac_tx_gap_counter = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1236$6895'.
  Set init value: \basesoc_ethmac_tx_crc_value = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1235$6894'.
  Set init value: \basesoc_ethmac_tx_crc_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1226$6893'.
  Set init value: \basesoc_ethmac_tx_crc_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1225$6892'.
  Set init value: \basesoc_ethmac_tx_crc_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1224$6891'.
  Set init value: \basesoc_ethmac_tx_crc_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1223$6890'.
  Set init value: \basesoc_ethmac_tx_crc_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1222$6889'.
  Set init value: \basesoc_ethmac_tx_crc_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1213$6888'.
  Set init value: \basesoc_ethmac_tx_crc_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1207$6887'.
  Set init value: \basesoc_ethmac_tx_crc_reset = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1206$6886'.
  Set init value: \basesoc_ethmac_tx_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1205$6885'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1203$6884'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1202$6883'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1201$6882'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1200$6881'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1199$6880'.
  Set init value: \basesoc_ethmac_tx_crc_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1191$6879'.
  Set init value: \basesoc_ethmac_tx_crc_liteethmaccrcengine3_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1188$6878'.
  Set init value: \basesoc_ethmac_tx_crc_liteethmaccrcengine2_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1185$6877'.
  Set init value: \basesoc_ethmac_tx_crc_liteethmaccrcengine1_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1182$6876'.
  Set init value: \basesoc_ethmac_tx_crc_liteethmaccrcengine0_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1179$6875'.
  Set init value: \basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1178$6874'.
  Set init value: \basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1177$6873'.
  Set init value: \basesoc_ethmac_tx_crc_last_be2 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1176$6872'.
  Set init value: \basesoc_ethmac_tx_crc_last_be1 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1175$6871'.
  Set init value: \basesoc_ethmac_tx_crc_last_be0 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1174$6870'.
  Set init value: \basesoc_ethmac_tx_crc_error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1173$6869'.
  Set init value: \basesoc_ethmac_tx_crc_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1172$6868'.
  Set init value: \basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1171$6867'.
  Set init value: \basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1170$6866'.
  Set init value: \basesoc_ethmac_tx_crc_crc_packet = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1169$6865'.
  Set init value: \basesoc_ethmac_tx_crc_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1146$6864'.
  Set init value: \basesoc_ethmac_tx_converter_converter_source_payload_data = 10'0000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1141$6863'.
  Set init value: \basesoc_ethmac_tx_converter_converter_sink_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1138$6862'.
  Set init value: \basesoc_ethmac_tx_converter_converter_mux = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1100$6861'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1098$6860'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1097$6859'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1095$6858'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1093$6857'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1092$6856'.
  Set init value: \basesoc_ethmac_tx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1072$6854'.
  Set init value: \basesoc_ethmac_start_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1070$6852'.
  Set init value: \basesoc_ethmac_start_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1068$6851'.
  Set init value: \basesoc_ethmac_sram9_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1067$6850'.
  Set init value: \basesoc_ethmac_sram99_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1064$6849'.
  Set init value: \basesoc_ethmac_sram96_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1059$6847'.
  Set init value: \basesoc_ethmac_sram88_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1057$6846'.
  Set init value: \basesoc_ethmac_sram86_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1054$6844'.
  Set init value: \basesoc_ethmac_sram83_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1053$6843'.
  Set init value: \basesoc_ethmac_sram82_dat_w = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1052$6842'.
  Set init value: \basesoc_ethmac_sram81_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1049$6841'.
  Set init value: \basesoc_ethmac_sram79_adr = 9'000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1048$6840'.
  Set init value: \basesoc_ethmac_sram78_dat_w = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1047$6839'.
  Set init value: \basesoc_ethmac_sram77_we = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1045$6838'.
  Set init value: \basesoc_ethmac_sram75_adr = 9'000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1029$6837'.
  Set init value: \basesoc_ethmac_sram5_we = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1023$6835'.
  Set init value: \basesoc_ethmac_sram59_adr = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1022$6834'.
  Set init value: \basesoc_ethmac_sram58_consume = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1021$6833'.
  Set init value: \basesoc_ethmac_sram57_produce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1019$6831'.
  Set init value: \basesoc_ethmac_sram55_level = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1013$6830'.
  Set init value: \basesoc_ethmac_sram4_we = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1000$6828'.
  Set init value: \basesoc_ethmac_sram42_sink_payload_length = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:999$6827'.
  Set init value: \basesoc_ethmac_sram41_sink_payload_slot = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:991$6823'.
  Set init value: \basesoc_ethmac_sram37_sink_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:990$6822'.
  Set init value: \basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:989$6821'.
  Set init value: \basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:988$6820'.
  Set init value: \basesoc_ethmac_sram35_length = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:987$6819'.
  Set init value: \basesoc_ethmac_sram32_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:986$6818'.
  Set init value: \basesoc_ethmac_sram31_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:980$6816'.
  Set init value: \basesoc_ethmac_sram29_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:979$6815'.
  Set init value: \basesoc_ethmac_sram28_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:977$6814'.
  Set init value: \basesoc_ethmac_sram26_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:975$6813'.
  Set init value: \basesoc_ethmac_sram24_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:973$6812'.
  Set init value: \basesoc_ethmac_sram22_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:971$6811'.
  Set init value: \basesoc_ethmac_sram20_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:958$6809'.
  Set init value: \basesoc_ethmac_sram15_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:942$6808'.
  Set init value: \basesoc_ethmac_sram145_adr = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:941$6807'.
  Set init value: \basesoc_ethmac_sram144_consume = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:940$6806'.
  Set init value: \basesoc_ethmac_sram143_produce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:938$6804'.
  Set init value: \basesoc_ethmac_sram141_level = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:936$6803'.
  Set init value: \basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:935$6802'.
  Set init value: \basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:934$6801'.
  Set init value: \basesoc_ethmac_sram13_status = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:924$6800'.
  Set init value: \basesoc_ethmac_sram130_source_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:923$6799'.
  Set init value: \basesoc_ethmac_sram12_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:915$6796'.
  Set init value: \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:914$6795'.
  Set init value: \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:913$6794'.
  Set init value: \basesoc_ethmac_sram122_length = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:912$6793'.
  Set init value: \basesoc_ethmac_sram120_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:910$6792'.
  Set init value: \basesoc_ethmac_sram119_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:908$6791'.
  Set init value: \basesoc_ethmac_sram117_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:907$6790'.
  Set init value: \basesoc_ethmac_sram116_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:905$6789'.
  Set init value: \basesoc_ethmac_sram114_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:903$6788'.
  Set init value: \basesoc_ethmac_sram112_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:901$6787'.
  Set init value: \basesoc_ethmac_sram110_status = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:898$6786'.
  Set init value: \basesoc_ethmac_sram108_clear = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:897$6785'.
  Set init value: \basesoc_ethmac_sram107_trigger = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:896$6784'.
  Set init value: \basesoc_ethmac_sram106_pending = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:893$6783'.
  Set init value: \basesoc_ethmac_sram103_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:892$6782'.
  Set init value: \basesoc_ethmac_sram102_storage = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:891$6781'.
  Set init value: \basesoc_ethmac_sram101_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:890$6780'.
  Set init value: \basesoc_ethmac_sram100_storage = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:874$6779'.
  Set init value: \basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:873$6778'.
  Set init value: \basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:872$6777'.
  Set init value: \basesoc_ethmac_slot = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:871$6776'.
  Set init value: \basesoc_ethmac_slave_sel_r = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:870$6775'.
  Set init value: \basesoc_ethmac_slave_sel = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:855$6774'.
  Set init value: \basesoc_ethmac_rx_preamble_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:852$6773'.
  Set init value: \basesoc_ethmac_rx_preamble_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:850$6772'.
  Set init value: \basesoc_ethmac_rx_preamble_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:849$6771'.
  Set init value: \basesoc_ethmac_rx_preamble_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:847$6770'.
  Set init value: \basesoc_ethmac_rx_preamble_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:840$6768'.
  Set init value: \basesoc_ethmac_rx_preamble_error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:823$6767'.
  Set init value: \basesoc_ethmac_rx_last_be_source_payload_last_be = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:804$6766'.
  Set init value: \basesoc_ethmac_rx_converter_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:803$6765'.
  Set init value: \basesoc_ethmac_rx_converter_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:802$6764'.
  Set init value: \basesoc_ethmac_rx_converter_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:792$6763'.
  Set init value: \basesoc_ethmac_rx_converter_converter_strobe_all = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:789$6762'.
  Set init value: \basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:788$6761'.
  Set init value: \basesoc_ethmac_rx_converter_converter_source_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:787$6760'.
  Set init value: \basesoc_ethmac_rx_converter_converter_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:786$6759'.
  Set init value: \basesoc_ethmac_rx_converter_converter_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:779$6758'.
  Set init value: \basesoc_ethmac_rx_converter_converter_demux = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:743$6757'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:741$6756'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:740$6755'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:738$6754'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:736$6753'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:735$6752'.
  Set init value: \basesoc_ethmac_rx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:716$6751'.
  Set init value: \basesoc_ethmac_read = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:715$6750'.
  Set init value: \basesoc_ethmac_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:714$6749'.
  Set init value: \basesoc_ethmac_rd_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:713$6748'.
  Set init value: \basesoc_ethmac_pulsesynchronizer1_toggle_o_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:711$6747'.
  Set init value: \basesoc_ethmac_pulsesynchronizer1_toggle_i = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:708$6746'.
  Set init value: \basesoc_ethmac_pulsesynchronizer0_toggle_o_r = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:706$6745'.
  Set init value: \basesoc_ethmac_pulsesynchronizer0_toggle_i = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:702$6744'.
  Set init value: \basesoc_ethmac_preamble_errors_status = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:701$6743'.
  Set init value: \basesoc_ethmac_preamble_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:697$6742'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:689$6741'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:683$6740'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:673$6738'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:672$6737'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_level = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:660$6736'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:659$6735'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:657$6734'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:656$6733'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:655$6732'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:654$6731'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:653$6730'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_source_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:651$6729'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:645$6728'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:644$6727'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:643$6726'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:642$6725'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_fifo_reset = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:638$6724'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_error = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:637$6723'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_value = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:636$6722'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_reset = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:635$6721'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:634$6720'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:631$6719'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:628$6718'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:625$6717'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:622$6716'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:620$6715'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:619$6714'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:618$6713'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_error1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:617$6712'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_error0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:615$6711'.
  Set init value: \basesoc_ethmac_liteethmaccrc32checker_crc_ce = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:614$6710'.
  Set init value: \basesoc_ethmac_length_inc = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:603$6708'.
  Set init value: \basesoc_ethmac_interface3_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:592$6706'.
  Set init value: \basesoc_ethmac_interface2_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:581$6704'.
  Set init value: \basesoc_ethmac_interface1_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:570$6702'.
  Set init value: \basesoc_ethmac_interface0_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:568$6701'.
  Set init value: \basesoc_ethmac_crc_errors_status = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:567$6700'.
  Set init value: \basesoc_ethmac_crc_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:541$6699'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:539$6698'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:538$6697'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error = 4'0000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:537$6696'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:536$6695'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:535$6694'.
  Set init value: \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:516$6693'.
  Set init value: \basesoc_data_port_we = 16'0000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:515$6692'.
  Set init value: \basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:512$6691'.
  Set init value: \basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:511$6690'.
  Set init value: \basesoc_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:510$6689'.
  Set init value: \basesoc_dat_w = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:503$6688'.
  Set init value: \basesoc_bus_errors_re = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:502$6687'.
  Set init value: \basesoc_bus_errors = 0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:490$6685'.
  Set init value: \basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:486$6683'.
  Set init value: \basesoc_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:485$6682'.
  Set init value: \basesoc_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:484$6681'.
  Set init value: \basesoc_adr_offset_r = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:483$6680'.
  Set init value: \basesoc_adr = 14'00000000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:482$6679'.
  Set init value: \array_muxed6 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:481$6678'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:480$6677'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:479$6676'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:478$6675'.
  Set init value: \array_muxed2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:477$6674'.
  Set init value: \array_muxed1 = 11'00000000000
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:476$6673'.
  Set init value: \array_muxed0 = 2'00
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2914$7628'.
  Set init value: \t_array_muxed5 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2913$7627'.
  Set init value: \t_array_muxed4 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2912$7626'.
  Set init value: \t_array_muxed3 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2911$7625'.
  Set init value: \t_array_muxed2 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2910$7624'.
  Set init value: \t_array_muxed1 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2909$7623'.
  Set init value: \t_array_muxed0 = 1'0
Found init rule in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2902$7622'.
  Set init value: \status_status = 1'0

5.5.5. Executing PROC_ARST pass (detect async resets in processes).

5.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$8793'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$8782'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$8781'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$8780'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$8779'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$8777'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
     1/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8776
     2/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_DATA[21:0]$8775
     3/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_ADDR[6:0]$8774
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$8768'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
     1/3: $1$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8767
     2/3: $1$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_DATA[31:0]$8766
     3/3: $1$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_ADDR[9:0]$8765
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$8728'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$8725'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$8719'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$8698'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$8694'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$8690'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$8687'.
     1/8: $8\io_mem_cmd_valid[0:0]
     2/8: $7\io_mem_cmd_valid[0:0]
     3/8: $6\io_mem_cmd_valid[0:0]
     4/8: $5\io_mem_cmd_valid[0:0]
     5/8: $4\io_mem_cmd_valid[0:0]
     6/8: $3\io_mem_cmd_valid[0:0]
     7/8: $2\io_mem_cmd_valid[0:0]
     8/8: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$8675'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$8672'.
     1/8: $8\io_cpu_redo[0:0]
     2/8: $7\io_cpu_redo[0:0]
     3/8: $6\io_cpu_redo[0:0]
     4/8: $5\io_cpu_redo[0:0]
     5/8: $4\io_cpu_redo[0:0]
     6/8: $3\io_cpu_redo[0:0]
     7/8: $2\io_cpu_redo[0:0]
     8/8: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$8659'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$8652'.
     1/8: $8\io_cpu_writeBack_haltIt[0:0]
     2/8: $7\io_cpu_writeBack_haltIt[0:0]
     3/8: $6\io_cpu_writeBack_haltIt[0:0]
     4/8: $5\io_cpu_writeBack_haltIt[0:0]
     5/8: $4\io_cpu_writeBack_haltIt[0:0]
     6/8: $3\io_cpu_writeBack_haltIt[0:0]
     7/8: $2\io_cpu_writeBack_haltIt[0:0]
     8/8: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$8648'.
     1/7: $7\stageB_loaderValid[0:0]
     2/7: $6\stageB_loaderValid[0:0]
     3/7: $5\stageB_loaderValid[0:0]
     4/7: $4\stageB_loaderValid[0:0]
     5/7: $3\stageB_loaderValid[0:0]
     6/7: $2\stageB_loaderValid[0:0]
     7/7: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$8634'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$8612'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$8609'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$8606'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$8605'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$8604'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$8603'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$8602'.
     1/5: $5\dataWriteCmd_valid[0:0]
     2/5: $4\dataWriteCmd_valid[0:0]
     3/5: $3\dataWriteCmd_valid[0:0]
     4/5: $2\dataWriteCmd_valid[0:0]
     5/5: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$8601'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$8598'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$8595'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$8594'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$8593'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$8592'.
     1/4: $4\tagsWriteCmd_valid[0:0]
     2/4: $3\tagsWriteCmd_valid[0:0]
     3/4: $2\tagsWriteCmd_valid[0:0]
     4/4: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$8591'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$8590'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$8589'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$8588'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$8581'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$8580'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8579
     2/12: $1$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_DATA[7:0]$8578
     3/12: $1$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_ADDR[9:0]$8577
     4/12: $1$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8575
     5/12: $1$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_DATA[7:0]$8574
     6/12: $1$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_ADDR[9:0]$8573
     7/12: $1$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8571
     8/12: $1$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_DATA[7:0]$8570
     9/12: $1$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_ADDR[9:0]$8569
    10/12: $1$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8567
    11/12: $1$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_DATA[7:0]$8566
    12/12: $1$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_ADDR[9:0]$8565
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$8545'.
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
     1/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8544
     2/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_DATA[21:0]$8543
     3/3: $1$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_ADDR[6:0]$8542
Creating decoders for process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$8536'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:0$8530'.
Creating decoders for process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
     1/17: $2$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8518
     2/17: $2$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_DATA[15:0]$8517
     3/17: $2$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_ADDR[8:0]$8516
     4/17: $1\ws[0:0]
     5/17: $0\state[0:0]
     6/17: $0\counter[8:0]
     7/17: $1$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8508
     8/17: $1$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_DATA[15:0]$8507
     9/17: $1$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_ADDR[8:0]$8506
    10/17: $0\derecho[0:0]
    11/17: $0\c2[8:0]
    12/17: $0\c[8:0]
    13/17: $0\count16[4:0]
    14/17: $0\sd[0:0]
    15/17: $0\sck[0:0]
    16/17: $0\busy[0:0]
    17/17: $0\A[15:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
     1/107: $0\memory_DivPlugin_rs1[32:0] [32]
     2/107: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/107: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/107: $0\execute_CsrPlugin_csr_4032[0:0]
     5/107: $0\execute_CsrPlugin_csr_3008[0:0]
     6/107: $0\execute_CsrPlugin_csr_835[0:0]
     7/107: $0\execute_CsrPlugin_csr_834[0:0]
     8/107: $0\execute_CsrPlugin_csr_833[0:0]
     9/107: $0\execute_CsrPlugin_csr_773[0:0]
    10/107: $0\execute_CsrPlugin_csr_772[0:0]
    11/107: $0\execute_CsrPlugin_csr_836[0:0]
    12/107: $0\execute_CsrPlugin_csr_768[0:0]
    13/107: $0\execute_CsrPlugin_csr_3264[0:0]
    14/107: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/107: $0\memory_to_writeBack_MUL_HH[33:0]
    16/107: $0\execute_to_memory_MUL_HH[33:0]
    17/107: $0\execute_to_memory_MUL_HL[33:0]
    18/107: $0\execute_to_memory_MUL_LH[33:0]
    19/107: $0\execute_to_memory_MUL_LL[31:0]
    20/107: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/107: $0\execute_to_memory_BRANCH_DO[0:0]
    22/107: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/107: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/107: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/107: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/107: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/107: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/107: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/107: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/107: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/107: $0\decode_to_execute_RS2[31:0]
    32/107: $0\decode_to_execute_RS1[31:0]
    33/107: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/107: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/107: $0\execute_to_memory_IS_DIV[0:0]
    36/107: $0\decode_to_execute_IS_DIV[0:0]
    37/107: $0\memory_to_writeBack_IS_MUL[0:0]
    38/107: $0\execute_to_memory_IS_MUL[0:0]
    39/107: $0\decode_to_execute_IS_MUL[0:0]
    40/107: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/107: $0\execute_to_memory_ENV_CTRL[1:0]
    42/107: $0\decode_to_execute_ENV_CTRL[1:0]
    43/107: $0\decode_to_execute_IS_CSR[0:0]
    44/107: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/107: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/107: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/107: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/107: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/107: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/107: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/107: $0\execute_to_memory_MEMORY_WR[0:0]
    52/107: $0\decode_to_execute_MEMORY_WR[0:0]
    53/107: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/107: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/107: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/107: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/107: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/107: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/107: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/107: $0\decode_to_execute_ALU_CTRL[1:0]
    61/107: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/107: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/107: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/107: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/107: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/107: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/107: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/107: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/107: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/107: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/107: $0\execute_to_memory_INSTRUCTION[31:0]
    72/107: $0\decode_to_execute_INSTRUCTION[31:0]
    73/107: $0\memory_to_writeBack_PC[31:0]
    74/107: $0\execute_to_memory_PC[31:0]
    75/107: $0\decode_to_execute_PC[31:0]
    76/107: $0\memory_DivPlugin_div_result[31:0]
    77/107: $0\memory_DivPlugin_div_done[0:0]
    78/107: $0\memory_DivPlugin_div_needRevert[0:0]
    79/107: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/107: $0\memory_DivPlugin_rs2[31:0]
    81/107: $0\CsrPlugin_mip_MSIP[0:0]
    82/107: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/107: $0\CsrPlugin_interrupt_code[3:0]
    84/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/107: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/107: $0\CsrPlugin_mtval[31:0]
    87/107: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/107: $0\CsrPlugin_mcause_interrupt[0:0]
    89/107: $0\CsrPlugin_mepc[31:0]
    90/107: $0\CsrPlugin_mtvec_base[29:0]
    91/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    92/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    93/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    94/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    95/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    96/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    97/107: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    98/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_last[0:0]
    99/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_size[2:0]
   100/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_mask[3:0]
   101/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_data[31:0]
   102/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]
   103/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_uncached[0:0]
   104/107: $0\toplevel_dataCache_1_io_mem_cmd_rData_wr[0:0]
   105/107: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   106/107: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   107/107: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_10[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBusWishbone_ADR[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\toplevel_dataCache_1_io_mem_cmd_rValidN[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$8433'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$8432'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$8425'.
     1/1: $1\when_CsrPlugin_l1719[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$8396'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$8395'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$8394'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$8393'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$8392'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$8391'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$8390'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$8389'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$8388'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$8242'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$8222'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$8219'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$8218'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$8213'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$8212'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$8204'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$8196'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$8193'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$8187'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$8186'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$8185'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$8184'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$8170'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$8169'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$8168'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$8167'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$8163'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$8141'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$8140'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$8139'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$8138'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$8132'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$8126'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$8125'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$8122'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$8121'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$8120'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$8117'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$8116'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$8115'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$8114'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$8113'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$8109'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$8082'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$8081'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$8080'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$8077'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$8073'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$8072'.
     1/1: $1\_zz_execute_SRC2_4[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$8071'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$8070'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$8069'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$8068'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$8064'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$8063'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$8062'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$8060'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$8039'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$8038'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$8035'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$8032'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$8028'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$8027'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$8026'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$8023'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$8020'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$8010'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$8005'.
     1/1: $1\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$7981'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$7980'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$7977'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$7976'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$7964'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$7960'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$7959'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$7957'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$7956'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$7955'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$7950'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$7949'.
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$7948'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$7937'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$7923'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$7919'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$7915'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$7914'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$7908'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$7906'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$7902'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$7899'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$7892'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$7891'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$7890'.
     1/2: $2\CsrPlugin_csrMapping_allowCsrSignal[0:0]
     2/2: $1\CsrPlugin_csrMapping_allowCsrSignal[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$7889'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$7888'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$7887'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$7886'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$7885'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$7884'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$7883'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$7882'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$7881'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$7880'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$7879'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$7878'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$7877'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$7876'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$7875'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$7874'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$7873'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$7872'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$7871'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$7870'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$7869'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$7868'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$7867'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$7866'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$7855'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$7853'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$7852'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$7851'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$7850'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$7849'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$7829'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$7828'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$7827'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7826
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_DATA[31:0]$7825
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_ADDR[4:0]$7824
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$7818'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$7816'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2901$7621'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2900$7620'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2899$7619'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2893$7618'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2888$7617'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2851$7616'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2850$7615'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2849$7614'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2848$7613'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2847$7612'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2846$7611'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2845$7610'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2844$7609'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2843$7608'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2842$7607'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2841$7606'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2840$7605'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2839$7604'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2838$7603'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2837$7602'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2836$7601'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2835$7600'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2834$7599'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2833$7598'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2832$7597'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2831$7596'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2830$7595'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2829$7594'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2828$7593'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2827$7592'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2826$7591'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2825$7590'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2824$7589'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2823$7588'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2822$7587'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2821$7586'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2820$7585'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2818$7584'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2816$7583'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2815$7582'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2814$7581'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2813$7580'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2812$7579'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2810$7578'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2809$7577'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2805$7576'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2804$7575'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2803$7574'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2802$7573'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2801$7572'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2800$7571'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2799$7570'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2798$7569'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2797$7568'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2796$7567'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2795$7566'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2794$7565'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2793$7564'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2792$7563'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2791$7562'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2790$7561'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2788$7560'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2787$7559'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2786$7558'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2783$7557'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2780$7556'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2777$7555'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2774$7554'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2771$7553'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2768$7552'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2765$7551'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2762$7550'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2759$7549'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2756$7548'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2753$7547'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2750$7546'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2747$7545'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2744$7544'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2741$7543'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2738$7542'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2735$7541'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2732$7540'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2729$7539'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2726$7538'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2723$7537'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2720$7536'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2717$7535'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2714$7534'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2711$7533'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2708$7532'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2705$7531'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2702$7530'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2699$7529'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2696$7528'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2693$7527'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2690$7526'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2685$7525'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2684$7524'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2682$7523'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2681$7522'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2680$7521'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2678$7520'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2670$7519'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2667$7518'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2666$7517'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2663$7516'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2662$7515'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2659$7514'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2658$7513'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2655$7512'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2652$7511'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2646$7510'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2645$7509'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2644$7508'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2643$7507'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2641$7506'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2640$7505'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2633$7504'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2632$7503'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2631$7502'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2630$7501'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2629$7500'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2622$7499'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2605$7498'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2603$7497'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2599$7496'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2595$7495'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2591$7494'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2587$7493'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2583$7492'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2579$7491'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2575$7490'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2572$7489'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2570$7488'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2568$7487'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2566$7486'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2563$7485'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2561$7484'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2559$7483'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2557$7482'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2555$7481'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2553$7480'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2551$7479'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2549$7478'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2547$7477'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2545$7476'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2543$7475'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2541$7474'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2539$7473'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2537$7472'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2534$7471'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2532$7470'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2530$7469'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2528$7468'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2526$7467'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2524$7466'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2522$7465'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2520$7464'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2518$7463'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2516$7462'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2514$7461'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2512$7460'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2509$7459'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2507$7458'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2505$7457'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2503$7456'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2501$7455'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2499$7454'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2497$7453'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2495$7452'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2493$7451'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2491$7450'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2489$7449'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2487$7448'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2484$7447'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2482$7446'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2480$7445'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2478$7444'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2476$7443'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2474$7442'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2472$7441'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2470$7440'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2468$7439'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2466$7438'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2464$7437'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2462$7436'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2459$7435'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2457$7434'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2455$7433'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2453$7432'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2451$7431'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2449$7430'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2447$7429'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2445$7428'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2443$7427'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2441$7426'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2439$7425'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2437$7424'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2435$7423'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2433$7422'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2431$7421'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2429$7420'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2427$7419'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2425$7418'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2423$7417'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2421$7416'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2419$7415'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2417$7414'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2415$7413'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2413$7412'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2411$7411'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2409$7410'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2407$7409'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2405$7408'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2403$7407'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2401$7406'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2399$7405'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2397$7404'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2395$7403'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2393$7402'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2390$7401'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2388$7400'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2386$7399'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2384$7398'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2382$7397'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2380$7396'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2377$7395'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2375$7394'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2373$7393'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2371$7392'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2369$7391'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2367$7390'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2364$7389'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2363$7388'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2356$7387'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2349$7386'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2348$7385'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2347$7384'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2346$7383'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2342$7382'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2340$7381'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2336$7380'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2332$7379'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2331$7378'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2310$7377'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2305$7376'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2302$7375'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2287$7374'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2279$7373'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2276$7372'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2275$7371'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2274$7370'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2273$7369'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2266$7368'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2265$7367'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2263$7366'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2262$7365'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2261$7364'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2260$7363'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2259$7362'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2255$7361'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2254$7360'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2253$7359'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2251$7358'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2250$7357'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2249$7356'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2248$7355'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2247$7354'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2246$7353'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2242$7352'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2240$7351'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2235$7350'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2234$7349'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2221$7348'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2218$7347'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2217$7346'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2214$7345'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2210$7344'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2195$7343'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2194$7342'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2193$7341'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2192$7340'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2187$7339'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2185$7338'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2177$7337'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2176$7336'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2171$7335'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2170$7334'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2169$7333'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2167$7332'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2163$7331'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2160$7330'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2159$7329'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2156$7328'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2152$7327'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2135$7326'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2134$7325'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2129$7324'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2127$7323'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2119$7322'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2118$7321'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2113$7320'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2112$7319'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2111$7318'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2109$7317'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2108$7316'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2107$7315'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2106$7314'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2105$7313'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2104$7312'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2103$7311'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2102$7310'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2101$7309'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2100$7308'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2099$7307'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2098$7306'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2097$7305'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2095$7304'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2091$7303'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2090$7302'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2089$7301'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2088$7300'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2087$7299'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2086$7298'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2085$7297'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2084$7296'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2083$7295'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2080$7294'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2079$7293'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2074$7292'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2073$7291'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2072$7290'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2071$7289'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2070$7288'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2068$7287'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2067$7286'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2066$7285'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2065$7284'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2063$7283'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2062$7282'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2061$7281'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2060$7280'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2059$7279'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2057$7278'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2056$7277'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2055$7276'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2054$7275'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2053$7274'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2046$7273'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2045$7272'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2044$7271'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2043$7270'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2041$7269'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2040$7268'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2037$7267'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2036$7266'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2034$7265'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2033$7264'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2029$7263'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2027$7262'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2026$7261'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2024$7260'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2022$7259'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2021$7258'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2020$7257'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2019$7256'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2018$7255'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2017$7254'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2011$7253'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2009$7252'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1999$7251'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1998$7250'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1996$7249'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1995$7248'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1991$7247'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1989$7246'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1988$7245'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1986$7244'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1984$7243'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1982$7242'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1981$7241'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1978$7240'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1977$7239'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1976$7238'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1975$7237'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1974$7236'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1972$7235'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1970$7234'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1969$7233'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1968$7232'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1967$7231'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1966$7230'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1965$7229'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1964$7228'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1963$7227'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1962$7226'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1961$7225'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1930$7224'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1929$7223'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1928$7222'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1927$7221'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1926$7220'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1925$7219'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1924$7218'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1923$7217'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1922$7216'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1921$7215'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1920$7214'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1919$7213'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1918$7212'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1917$7211'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1916$7210'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1915$7209'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1914$7208'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1913$7207'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1912$7206'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1910$7205'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1908$7204'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1905$7203'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1903$7202'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1901$7201'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1899$7200'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1898$7199'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1897$7198'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1896$7197'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1884$7196'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1882$7195'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1880$7194'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1879$7193'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1878$7192'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1877$7191'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1876$7190'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1875$7189'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1872$7188'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1871$7187'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1870$7186'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1869$7185'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1868$7184'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1867$7183'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1865$7182'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1864$7181'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1863$7180'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1862$7179'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1861$7178'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1860$7177'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1859$7176'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1858$7175'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1857$7174'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1856$7173'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1854$7172'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1853$7171'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1851$7170'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1850$7169'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1848$7168'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1846$7167'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1845$7166'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1844$7165'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1840$7164'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1836$7163'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1835$7162'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1834$7161'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1833$7160'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1832$7159'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1830$7158'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1828$7157'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1827$7156'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1826$7155'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1822$7154'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1814$7153'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1812$7152'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1811$7151'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1809$7150'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1808$7149'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1806$7148'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1805$7147'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1776$7146'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1775$7145'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1774$7144'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1773$7143'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1771$7142'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1770$7141'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1769$7140'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1767$7139'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1764$7138'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1761$7137'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1759$7136'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1756$7135'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1755$7134'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1753$7133'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1752$7132'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1751$7131'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1750$7130'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1743$7129'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1733$7128'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1732$7127'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1731$7126'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1730$7125'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1729$7124'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1728$7123'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1727$7122'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1726$7121'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1725$7120'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1723$7119'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1722$7118'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1718$7117'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1716$7116'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1715$7115'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1713$7114'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1712$7113'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1710$7112'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1709$7111'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1680$7110'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1679$7109'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1678$7108'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1677$7107'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1675$7106'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1674$7105'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1673$7104'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1671$7103'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1668$7102'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1665$7101'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1663$7100'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1660$7099'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1659$7098'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1657$7097'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1656$7096'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1655$7095'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1654$7094'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1647$7093'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1637$7092'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1636$7091'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1635$7090'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1634$7089'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1633$7088'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1632$7087'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1631$7086'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1630$7085'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1629$7084'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1627$7083'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1626$7082'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1622$7081'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1620$7080'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1619$7079'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1617$7078'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1616$7077'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1614$7076'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1613$7075'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1584$7074'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1583$7073'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1582$7072'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1581$7071'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1579$7070'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1578$7069'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1577$7068'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1575$7067'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1572$7066'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1569$7065'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1567$7064'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1564$7063'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1563$7062'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1561$7061'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1560$7060'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1559$7059'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1558$7058'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1551$7057'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1541$7056'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1540$7055'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1539$7054'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1538$7053'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1537$7052'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1536$7051'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1535$7050'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1534$7049'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1533$7048'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1531$7047'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1530$7046'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1526$7045'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1524$7044'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1523$7043'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1521$7042'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1520$7041'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1518$7040'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1517$7039'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1488$7038'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1487$7037'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1486$7036'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1485$7035'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1483$7034'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1482$7033'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1481$7032'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1479$7031'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1476$7030'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1473$7029'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1471$7028'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1468$7027'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1467$7026'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1465$7025'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1464$7024'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1463$7023'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1462$7022'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1455$7021'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1445$7020'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1444$7019'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1443$7018'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1442$7017'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1441$7016'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1440$7015'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1439$7014'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1438$7013'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1437$7012'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1435$7011'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1434$7010'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1433$7009'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1432$7008'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1431$7007'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1430$7006'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1429$7005'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1428$7004'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1427$7003'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1426$7002'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1425$7001'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1424$7000'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1423$6999'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1422$6998'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1420$6997'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1419$6996'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1418$6995'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1417$6994'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1415$6993'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1414$6992'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1413$6991'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1412$6990'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1411$6989'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1410$6988'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1409$6987'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1408$6986'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1407$6985'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1406$6984'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1405$6983'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1404$6982'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1403$6981'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1402$6980'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1400$6979'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1394$6978'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1387$6977'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1386$6976'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1375$6975'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1374$6974'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1373$6973'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1371$6972'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1370$6971'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1369$6970'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1368$6969'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1367$6968'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1366$6967'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1365$6966'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1364$6965'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1351$6964'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1350$6963'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1349$6962'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1348$6961'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1347$6960'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1346$6959'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1345$6958'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1344$6957'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1343$6956'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1342$6955'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1341$6954'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1340$6953'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1339$6952'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1338$6951'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1337$6950'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1336$6949'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1335$6948'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1334$6947'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1333$6946'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1332$6945'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1331$6944'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1330$6943'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1329$6942'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1328$6941'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1325$6940'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1324$6939'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1322$6938'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1310$6937'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1309$6936'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1308$6935'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1307$6934'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1306$6933'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1303$6932'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1300$6931'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1299$6930'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1298$6929'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1297$6928'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1295$6927'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1289$6926'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1288$6925'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1287$6924'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1286$6923'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1285$6922'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1283$6921'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1282$6920'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1281$6919'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1280$6918'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1279$6917'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1277$6916'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1271$6915'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1270$6914'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1268$6913'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1267$6912'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1265$6911'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1264$6910'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1263$6909'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1262$6908'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1261$6907'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1259$6906'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1253$6905'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1251$6904'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1250$6903'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1249$6902'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1248$6901'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1247$6900'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1245$6899'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1239$6898'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1238$6897'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1237$6896'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1236$6895'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1235$6894'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1226$6893'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1225$6892'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1224$6891'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1223$6890'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1222$6889'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1213$6888'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1207$6887'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1206$6886'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1205$6885'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1203$6884'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1202$6883'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1201$6882'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1200$6881'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1199$6880'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1191$6879'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1188$6878'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1185$6877'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1182$6876'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1179$6875'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1178$6874'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1177$6873'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1176$6872'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1175$6871'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1174$6870'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1173$6869'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1172$6868'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1171$6867'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1170$6866'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1169$6865'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1146$6864'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1141$6863'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1138$6862'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1100$6861'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1098$6860'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1097$6859'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1095$6858'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1093$6857'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1092$6856'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1073$6855'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1072$6854'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1071$6853'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1070$6852'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1068$6851'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1067$6850'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1064$6849'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1060$6848'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1059$6847'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1057$6846'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1056$6845'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1054$6844'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1053$6843'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1052$6842'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1049$6841'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1048$6840'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1047$6839'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1045$6838'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1029$6837'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1025$6836'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1023$6835'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1022$6834'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1021$6833'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1020$6832'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1019$6831'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1013$6830'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1009$6829'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1000$6828'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:999$6827'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:998$6826'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:995$6825'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:993$6824'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:991$6823'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:990$6822'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:989$6821'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:988$6820'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:987$6819'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:986$6818'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:982$6817'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:980$6816'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:979$6815'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:977$6814'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:975$6813'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:973$6812'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:971$6811'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:970$6810'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:958$6809'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:942$6808'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:941$6807'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:940$6806'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:939$6805'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:938$6804'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:936$6803'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:935$6802'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:934$6801'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:924$6800'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:923$6799'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:919$6798'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:918$6797'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:915$6796'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:914$6795'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:913$6794'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:912$6793'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:910$6792'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:908$6791'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:907$6790'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:905$6789'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:903$6788'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:901$6787'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:898$6786'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:897$6785'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:896$6784'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:893$6783'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:892$6782'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:891$6781'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:890$6780'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:874$6779'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:873$6778'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:872$6777'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:871$6776'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:870$6775'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:855$6774'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:852$6773'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:850$6772'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:849$6771'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:847$6770'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:841$6769'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:840$6768'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:823$6767'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:804$6766'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:803$6765'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:802$6764'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:792$6763'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:789$6762'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:788$6761'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:787$6760'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:786$6759'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:779$6758'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:743$6757'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:741$6756'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:740$6755'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:738$6754'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:736$6753'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:735$6752'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:716$6751'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:715$6750'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:714$6749'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:713$6748'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:711$6747'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:708$6746'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:706$6745'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:702$6744'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:701$6743'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:697$6742'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:689$6741'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:683$6740'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:676$6739'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:673$6738'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:672$6737'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:660$6736'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:659$6735'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:657$6734'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:656$6733'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:655$6732'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:654$6731'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:653$6730'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:651$6729'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:645$6728'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:644$6727'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:643$6726'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:642$6725'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:638$6724'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:637$6723'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:636$6722'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:635$6721'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:634$6720'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:631$6719'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:628$6718'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:625$6717'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:622$6716'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:620$6715'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:619$6714'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:618$6713'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:617$6712'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:615$6711'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:614$6710'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:610$6709'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:603$6708'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:599$6707'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:592$6706'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:588$6705'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:581$6704'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:577$6703'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:570$6702'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:568$6701'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:567$6700'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:541$6699'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:539$6698'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:538$6697'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:537$6696'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:536$6695'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:535$6694'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:516$6693'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:515$6692'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:512$6691'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:511$6690'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:510$6689'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:503$6688'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:502$6687'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:497$6686'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:490$6685'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:488$6684'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:486$6683'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:485$6682'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:484$6681'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:483$6680'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:482$6679'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:481$6678'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:480$6677'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:479$6676'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:478$6675'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:477$6674'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:476$6673'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
     1/3: $1$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6632
     2/3: $1$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_DATA[7:0]$6631
     3/3: $1$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_ADDR[6:0]$6630
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
     1/3: $1$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6624
     2/3: $1$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_DATA[7:0]$6623
     3/3: $1$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_ADDR[6:0]$6622
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
     1/3: $1$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6616
     2/3: $1$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_DATA[7:0]$6615
     3/3: $1$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_ADDR[6:0]$6614
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
     1/3: $1$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6608
     2/3: $1$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_DATA[7:0]$6607
     3/3: $1$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_ADDR[6:0]$6606
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
     1/3: $1$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6600
     2/3: $1$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_DATA[7:0]$6599
     3/3: $1$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_ADDR[6:0]$6598
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
     1/3: $1$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6592
     2/3: $1$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_DATA[7:0]$6591
     3/3: $1$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_ADDR[6:0]$6590
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
     1/3: $1$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6584
     2/3: $1$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_DATA[7:0]$6583
     3/3: $1$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_ADDR[6:0]$6582
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
     1/3: $1$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6576
     2/3: $1$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_DATA[7:0]$6575
     3/3: $1$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_ADDR[6:0]$6574
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
     1/3: $1$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6568
     2/3: $1$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_DATA[7:0]$6567
     3/3: $1$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_ADDR[6:0]$6566
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
     1/3: $1$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6560
     2/3: $1$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_DATA[7:0]$6559
     3/3: $1$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_ADDR[6:0]$6558
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
     1/3: $1$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6552
     2/3: $1$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_DATA[7:0]$6551
     3/3: $1$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_ADDR[6:0]$6550
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
     1/3: $1$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6544
     2/3: $1$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_DATA[7:0]$6543
     3/3: $1$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_ADDR[6:0]$6542
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
     1/3: $1$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6536
     2/3: $1$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_DATA[7:0]$6535
     3/3: $1$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_ADDR[6:0]$6534
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
     1/3: $1$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6528
     2/3: $1$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_DATA[7:0]$6527
     3/3: $1$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_ADDR[6:0]$6526
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
     1/3: $1$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6520
     2/3: $1$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_DATA[7:0]$6519
     3/3: $1$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_ADDR[6:0]$6518
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
     1/3: $1$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6512
     2/3: $1$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_DATA[7:0]$6511
     3/3: $1$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_ADDR[6:0]$6510
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
     1/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6503
     2/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_DATA[31:0]$6502
     3/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_ADDR[8:0]$6501
     4/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6500
     5/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_DATA[31:0]$6499
     6/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_ADDR[8:0]$6498
     7/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6497
     8/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_DATA[31:0]$6496
     9/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_ADDR[8:0]$6495
    10/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6494
    11/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_DATA[31:0]$6493
    12/12: $1$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_ADDR[8:0]$6492
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10345$6477'.
     1/1: $0\mem_4_dat0[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
     1/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6475
     2/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_DATA[31:0]$6474
     3/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_ADDR[8:0]$6473
     4/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6472
     5/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_DATA[31:0]$6471
     6/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_ADDR[8:0]$6470
     7/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6469
     8/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_DATA[31:0]$6468
     9/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_ADDR[8:0]$6467
    10/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6466
    11/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_DATA[31:0]$6465
    12/12: $1$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_ADDR[8:0]$6464
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10318$6449'.
     1/1: $0\mem_3_dat0[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2914$7628'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
     1/3: $1$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6445
     2/3: $1$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_DATA[13:0]$6444
     3/3: $1$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_ADDR[0:0]$6443
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10285$6436'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
     1/3: $1$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6435
     2/3: $1$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_DATA[31:0]$6434
     3/3: $1$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_ADDR[8:0]$6433
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10265$6426'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
     1/3: $1$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6425
     2/3: $1$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_DATA[31:0]$6424
     3/3: $1$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_ADDR[8:0]$6423
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2913$7627'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
     1/3: $1$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6415
     2/3: $1$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_DATA[13:0]$6414
     3/3: $1$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_ADDR[0:0]$6413
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2912$7626'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
     1/3: $1$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6405
     2/3: $1$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_DATA[41:0]$6404
     3/3: $1$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_ADDR[0:0]$6403
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10209$6397'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
     1/3: $1$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6395
     2/3: $1$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_DATA[41:0]$6394
     3/3: $1$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_ADDR[4:0]$6393
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10189$6387'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
     1/3: $1$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6385
     2/3: $1$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_DATA[41:0]$6384
     3/3: $1$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_ADDR[4:0]$6383
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
     1/3: $1$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6377
     2/3: $1$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_DATA[23:0]$6376
     3/3: $1$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_ADDR[6:0]$6375
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2911$7625'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
     1/3: $1$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6367
     2/3: $1$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_DATA[21:0]$6366
     3/3: $1$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_ADDR[2:0]$6365
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2910$7624'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
     1/3: $1$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6357
     2/3: $1$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_DATA[21:0]$6356
     3/3: $1$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_ADDR[2:0]$6355
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2909$7623'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
     1/3: $1$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6347
     2/3: $1$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_DATA[21:0]$6346
     3/3: $1$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_ADDR[2:0]$6345
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2902$7622'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
     1/3: $1$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6337
     2/3: $1$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_DATA[21:0]$6336
     3/3: $1$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_ADDR[2:0]$6335
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9900$6329'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
     1/3: $1$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6327
     2/3: $1$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_DATA[9:0]$6326
     3/3: $1$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_ADDR[3:0]$6325
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9879$6319'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
     1/3: $1$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6317
     2/3: $1$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_DATA[9:0]$6316
     3/3: $1$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_ADDR[3:0]$6315
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9860$6309'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
     1/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6307
     2/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_DATA[31:0]$6306
     3/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_ADDR[10:0]$6305
     4/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6304
     5/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_DATA[31:0]$6303
     6/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_ADDR[10:0]$6302
     7/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6301
     8/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_DATA[31:0]$6300
     9/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_ADDR[10:0]$6299
    10/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6298
    11/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_DATA[31:0]$6297
    12/12: $1$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_ADDR[10:0]$6296
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9822$6281'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
     1/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/302: $0\basesoc_rx_phase[31:0]
     3/302: $0\basesoc_tx_phase[31:0]
     4/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/302: $0\basesoc_rx_tick[0:0]
     7/302: $0\basesoc_timer_value[31:0]
     8/302: $0\basesoc_uart_rxfull_re[0:0]
     9/302: $0\basesoc_uart_txempty_re[0:0]
    10/302: $0\basesoc_uart_enable_re[0:0]
    11/302: $0\basesoc_uart_pending_re[0:0]
    12/302: $0\basesoc_uart_status_re[0:0]
    13/302: $0\basesoc_uart_rxempty_re[0:0]
    14/302: $0\basesoc_uart_txfull_re[0:0]
    15/302: $0\csr_bankarray_interface6_bank_bus_dat_r[31:0]
    16/302: $0\basesoc_timer_enable_re[0:0]
    17/302: $0\basesoc_timer_pending_re[0:0]
    18/302: $0\basesoc_timer_status_re[0:0]
    19/302: $0\basesoc_timer_value_re[0:0]
    20/302: $0\basesoc_timer_update_value_re[0:0]
    21/302: $0\basesoc_timer_en_re[0:0]
    22/302: $0\basesoc_timer_reload_re[0:0]
    23/302: $0\basesoc_timer_load_re[0:0]
    24/302: $0\csr_bankarray_interface5_bank_bus_dat_r[31:0]
    25/302: $0\basesoc_sdram_rddata_re[0:0]
    26/302: $0\basesoc_sdram_wrdata_re[0:0]
    27/302: $0\basesoc_sdram_baddress_re[0:0]
    28/302: $0\basesoc_sdram_address_re[0:0]
    29/302: $0\basesoc_sdram_command_re[0:0]
    30/302: $0\basesoc_sdram_re[0:0]
    31/302: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    32/302: $0\csr_bankarray_sel_r[0:0]
    33/302: $0\enable_re[0:0]
    34/302: $0\pending_re[0:0]
    35/302: $0\status_re[0:0]
    36/302: $0\init_re[0:0]
    37/302: $0\dta_re[0:0]
    38/302: $0\busy_re[0:0]
    39/302: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    40/302: $0\ethphy__r_re[0:0]
    41/302: $0\ethphy__w_re[0:0]
    42/302: $0\ethphy_re[0:0]
    43/302: $0\ethphy_reset_re[0:0]
    44/302: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    45/302: $0\basesoc_ethmac_crc_errors_re[0:0]
    46/302: $0\basesoc_ethmac_preamble_errors_re[0:0]
    47/302: $0\basesoc_ethmac_re[0:0]
    48/302: $0\basesoc_ethmac_sram120_re[0:0]
    49/302: $0\basesoc_ethmac_sram116_re[0:0]
    50/302: $0\basesoc_ethmac_sram112_re[0:0]
    51/302: $0\basesoc_ethmac_sram103_re[0:0]
    52/302: $0\basesoc_ethmac_sram101_re[0:0]
    53/302: $0\basesoc_ethmac_sram99_re[0:0]
    54/302: $0\basesoc_ethmac_sram96_re[0:0]
    55/302: $0\basesoc_ethmac_sram32_re[0:0]
    56/302: $0\basesoc_ethmac_sram28_re[0:0]
    57/302: $0\basesoc_ethmac_sram24_re[0:0]
    58/302: $0\basesoc_ethmac_sram15_re[0:0]
    59/302: $0\basesoc_ethmac_sram12_re[0:0]
    60/302: $0\basesoc_ethmac_sram9_re[0:0]
    61/302: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    62/302: $0\basesoc_bus_errors_re[0:0]
    63/302: $0\basesoc_scratch_re[0:0]
    64/302: $0\basesoc_reset_re[0:0]
    65/302: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    66/302: $0\basesoc_wishbone2csr_state[1:0]
    67/302: $0\basesoc_ethmac_slave_sel_r[3:0]
    68/302: $0\basesoc_ethmac_interface3_ack[0:0]
    69/302: $0\basesoc_ethmac_interface2_ack[0:0]
    70/302: $0\basesoc_ethmac_interface1_ack[0:0]
    71/302: $0\basesoc_ethmac_interface0_ack[0:0]
    72/302: $0\basesoc_liteethmacsramreader_state[1:0]
    73/302: $0\basesoc_liteethmacsramwriter_state[2:0]
    74/302: $0\basesoc_rxdatapath_bufferizeendpoints_state[1:0]
    75/302: $0\basesoc_rxdatapath_liteethmacpreamblechecker_state[0:0]
    76/302: $0\basesoc_ethmac_rx_cdc_cdc_graycounter1_q[5:0]
    77/302: $0\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary[5:0]
    78/302: $0\basesoc_ethmac_tx_cdc_cdc_graycounter0_q[5:0]
    79/302: $0\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary[5:0]
    80/302: $0\basesoc_txdatapath_liteethmacpreambleinserter_state[1:0]
    81/302: $0\basesoc_txdatapath_bufferizeendpoints_state[1:0]
    82/302: $0\basesoc_txdatapath_liteethmacpaddinginserter_state[0:0]
    83/302: $0\basesoc_fsm_state[1:0]
    84/302: $0\basesoc_litedramnativeportconverter_state[0:0]
    85/302: $0\basesoc_fullmemorywe_state[1:0]
    86/302: $0\basesoc_litedramcore_new_master_rdata_valid3[0:0]
    87/302: $0\basesoc_litedramcore_new_master_rdata_valid2[0:0]
    88/302: $0\basesoc_litedramcore_new_master_rdata_valid1[0:0]
    89/302: $0\basesoc_litedramcore_new_master_rdata_valid0[0:0]
    90/302: $0\basesoc_litedramcore_new_master_wdata_ready[0:0]
    91/302: $0\basesoc_litedramcore_multiplexer_state[2:0]
    92/302: $0\basesoc_sdram_dfi_p0_wrdata_en[0:0]
    93/302: $0\basesoc_sdram_dfi_p0_rddata_en[0:0]
    94/302: $0\basesoc_sdram_dfi_p0_we_n[0:0]
    95/302: $0\basesoc_sdram_dfi_p0_ras_n[0:0]
    96/302: $0\basesoc_sdram_dfi_p0_cas_n[0:0]
    97/302: $0\basesoc_sdram_dfi_p0_address[10:0]
    98/302: $0\basesoc_sdram_dfi_p0_bank[1:0]
    99/302: $0\basesoc_sdram_dfi_p0_cs_n[0:0]
   100/302: $0\basesoc_litedramcore_bankmachine3_state[2:0]
   101/302: $0\basesoc_litedramcore_bankmachine2_state[2:0]
   102/302: $0\basesoc_litedramcore_bankmachine1_state[2:0]
   103/302: $0\basesoc_litedramcore_bankmachine0_state[2:0]
   104/302: $0\basesoc_litedramcore_refresher_state[1:0]
   105/302: $0\basesoc_sdram_sequencer_done1[0:0]
   106/302: $0\basesoc_sdram_cmd_payload_we[0:0]
   107/302: $0\basesoc_sdram_cmd_payload_ras[0:0]
   108/302: $0\basesoc_sdram_cmd_payload_cas[0:0]
   109/302: $0\basesoc_sdram_cmd_payload_ba[1:0]
   110/302: $0\basesoc_sdram_cmd_payload_a[10:0]
   111/302: $0\basesoc_sdram_postponer_req_o[0:0]
   112/302: $0\dfi_p0_rddata_valid[0:0]
   113/302: $0\rddata_en[2:0]
   114/302: $0\ok_trigger_d[0:0]
   115/302: $0\basesoc_timer_zero_trigger_d[0:0]
   116/302: $0\basesoc_uart_rx_trigger_d[0:0]
   117/302: $0\basesoc_uart_tx_trigger_d[0:0]
   118/302: $0\basesoc_rs232phyrx_state[0:0]
   119/302: $0\basesoc_tx_tick[0:0]
   120/302: $0\basesoc_rx_rx_d[0:0]
   121/302: $0\basesoc_rs232phytx_state[0:0]
   122/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   123/302: $0\basesoc_ram_bus_ram_bus_ack[0:0]
   124/302: $0\basesoc_basesoc_ram_bus_ack[0:0]
   125/302: $0\slave_sel_r[4:0]
   126/302: $0\pending_r[0:0]
   127/302: $0\ok_pending[0:0]
   128/302: $0\init_storage[0:0]
   129/302: $0\grant[0:0]
   130/302: $0\ethphy_reset_storage[0:0]
   131/302: $0\ethphy_counter[8:0]
   132/302: $0\ethphy__w_storage[2:0]
   133/302: $0\enable_storage[0:0]
   134/302: $0\dta_storage[15:0]
   135/302: $0\count[19:0]
   136/302: $0\basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   137/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   138/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   139/302: $0\basesoc_sdram_timer_count1[9:0]
   140/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   141/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   142/302: $0\basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   143/302: $0\basesoc_wishbone_bridge_count[1:0]
   144/302: $0\basesoc_wishbone_bridge_aborted[0:0]
   145/302: $0\basesoc_we[0:0]
   146/302: $0\basesoc_uart_tx_pending[0:0]
   147/302: $0\basesoc_uart_tx_fifo_readable[0:0]
   148/302: $0\basesoc_uart_tx_fifo_produce[3:0]
   149/302: $0\basesoc_uart_tx_fifo_level0[4:0]
   150/302: $0\basesoc_uart_tx_fifo_consume[3:0]
   151/302: $0\basesoc_uart_rx_pending[0:0]
   152/302: $0\basesoc_uart_rx_fifo_readable[0:0]
   153/302: $0\basesoc_uart_rx_fifo_produce[3:0]
   154/302: $0\basesoc_uart_rx_fifo_level0[4:0]
   155/302: $0\basesoc_uart_rx_fifo_consume[3:0]
   156/302: $0\basesoc_uart_pending_r[1:0]
   157/302: $0\basesoc_uart_enable_storage[1:0]
   158/302: $0\basesoc_tx_data[7:0]
   159/302: $0\basesoc_tx_count[3:0]
   160/302: $0\basesoc_timer_zero_pending[0:0]
   161/302: $0\basesoc_timer_value_status[31:0]
   162/302: $0\basesoc_timer_update_value_storage[0:0]
   163/302: $0\basesoc_timer_reload_storage[31:0]
   164/302: $0\basesoc_timer_pending_r[0:0]
   165/302: $0\basesoc_timer_load_storage[31:0]
   166/302: $0\basesoc_timer_enable_storage[0:0]
   167/302: $0\basesoc_timer_en_storage[0:0]
   168/302: $0\basesoc_sdram_wrdata_storage[31:0]
   169/302: $0\basesoc_sdram_twtrcon_ready[0:0]
   170/302: $0\basesoc_sdram_twtrcon_count[2:0]
   171/302: $0\basesoc_sdram_trrdcon_ready[0:0]
   172/302: $0\basesoc_sdram_trrdcon_count[0:0]
   173/302: $0\basesoc_sdram_time1[3:0]
   174/302: $0\basesoc_sdram_time0[4:0]
   175/302: $0\basesoc_sdram_tccdcon_ready[0:0]
   176/302: $0\basesoc_sdram_tccdcon_count[0:0]
   177/302: $0\basesoc_sdram_storage[3:0]
   178/302: $0\basesoc_sdram_sequencer_counter[2:0]
   179/302: $0\basesoc_sdram_sequencer_count[0:0]
   180/302: $0\basesoc_sdram_rddata_status[31:0]
   181/302: $0\basesoc_sdram_postponer_count[0:0]
   182/302: $0\basesoc_sdram_command_storage[7:0]
   183/302: $0\basesoc_sdram_choose_req_grant[1:0]
   184/302: $0\basesoc_sdram_choose_cmd_grant[1:0]
   185/302: $0\basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   186/302: $0\basesoc_sdram_bankmachine3_twtpcon_count[1:0]
   187/302: $0\basesoc_sdram_bankmachine3_trccon_ready[0:0]
   188/302: $0\basesoc_sdram_bankmachine3_trccon_count[1:0]
   189/302: $0\basesoc_sdram_bankmachine3_trascon_ready[0:0]
   190/302: $0\basesoc_sdram_bankmachine3_trascon_count[1:0]
   191/302: $0\basesoc_sdram_bankmachine3_row_opened[0:0]
   192/302: $0\basesoc_sdram_bankmachine3_row[10:0]
   193/302: $0\basesoc_sdram_bankmachine3_produce[2:0]
   194/302: $0\basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   195/302: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   196/302: $0\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   197/302: $0\basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   198/302: $0\basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   199/302: $0\basesoc_sdram_bankmachine3_level[3:0]
   200/302: $0\basesoc_sdram_bankmachine3_consume[2:0]
   201/302: $0\basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   202/302: $0\basesoc_sdram_bankmachine2_twtpcon_count[1:0]
   203/302: $0\basesoc_sdram_bankmachine2_trccon_ready[0:0]
   204/302: $0\basesoc_sdram_bankmachine2_trccon_count[1:0]
   205/302: $0\basesoc_sdram_bankmachine2_trascon_ready[0:0]
   206/302: $0\basesoc_sdram_bankmachine2_trascon_count[1:0]
   207/302: $0\basesoc_sdram_bankmachine2_row_opened[0:0]
   208/302: $0\basesoc_sdram_bankmachine2_row[10:0]
   209/302: $0\basesoc_sdram_bankmachine2_produce[2:0]
   210/302: $0\basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   211/302: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   212/302: $0\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   213/302: $0\basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   214/302: $0\basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   215/302: $0\basesoc_sdram_bankmachine2_level[3:0]
   216/302: $0\basesoc_sdram_bankmachine2_consume[2:0]
   217/302: $0\basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   218/302: $0\basesoc_sdram_bankmachine1_twtpcon_count[1:0]
   219/302: $0\basesoc_sdram_bankmachine1_trccon_ready[0:0]
   220/302: $0\basesoc_sdram_bankmachine1_trccon_count[1:0]
   221/302: $0\basesoc_sdram_bankmachine1_trascon_ready[0:0]
   222/302: $0\basesoc_sdram_bankmachine1_trascon_count[1:0]
   223/302: $0\basesoc_sdram_bankmachine1_row_opened[0:0]
   224/302: $0\basesoc_sdram_bankmachine1_row[10:0]
   225/302: $0\basesoc_sdram_bankmachine1_produce[2:0]
   226/302: $0\basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   227/302: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   228/302: $0\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   229/302: $0\basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   230/302: $0\basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   231/302: $0\basesoc_sdram_bankmachine1_level[3:0]
   232/302: $0\basesoc_sdram_bankmachine1_consume[2:0]
   233/302: $0\basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   234/302: $0\basesoc_sdram_bankmachine0_twtpcon_count[1:0]
   235/302: $0\basesoc_sdram_bankmachine0_trccon_ready[0:0]
   236/302: $0\basesoc_sdram_bankmachine0_trccon_count[1:0]
   237/302: $0\basesoc_sdram_bankmachine0_trascon_ready[0:0]
   238/302: $0\basesoc_sdram_bankmachine0_trascon_count[1:0]
   239/302: $0\basesoc_sdram_bankmachine0_row_opened[0:0]
   240/302: $0\basesoc_sdram_bankmachine0_row[10:0]
   241/302: $0\basesoc_sdram_bankmachine0_produce[2:0]
   242/302: $0\basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   243/302: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   244/302: $0\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   245/302: $0\basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   246/302: $0\basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   247/302: $0\basesoc_sdram_bankmachine0_level[3:0]
   248/302: $0\basesoc_sdram_bankmachine0_consume[2:0]
   249/302: $0\basesoc_sdram_baddress_storage[1:0]
   250/302: $0\basesoc_sdram_address_storage[10:0]
   251/302: $0\basesoc_scratch_storage[31:0]
   252/302: $0\basesoc_rx_data[7:0]
   253/302: $0\basesoc_rx_count[3:0]
   254/302: $0\basesoc_reset_storage[1:0]
   255/302: $0\basesoc_ethmac_tx_preamble_count[0:0]
   256/302: $0\basesoc_ethmac_tx_padding_counter[15:0]
   257/302: $0\basesoc_ethmac_tx_crc_reg[31:0]
   258/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_valid[0:0]
   259/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be[3:0]
   260/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_payload_error[3:0]
   261/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data[31:0]
   262/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_last[0:0]
   263/302: $0\basesoc_ethmac_tx_crc_pipe_valid_source_first[0:0]
   264/302: $0\basesoc_ethmac_tx_crc_last_be2[3:0]
   265/302: $0\basesoc_ethmac_tx_crc_crc_packet[31:0]
   266/302: $0\basesoc_ethmac_sram58_consume[0:0]
   267/302: $0\basesoc_ethmac_sram57_produce[0:0]
   268/302: $0\basesoc_ethmac_sram55_level[1:0]
   269/302: $0\basesoc_ethmac_sram35_length[10:0]
   270/302: $0\basesoc_ethmac_sram31_storage[0:0]
   271/302: $0\basesoc_ethmac_sram29_r[0:0]
   272/302: $0\basesoc_ethmac_sram144_consume[0:0]
   273/302: $0\basesoc_ethmac_sram143_produce[0:0]
   274/302: $0\basesoc_ethmac_sram141_level[1:0]
   275/302: $0\basesoc_ethmac_sram13_status[31:0]
   276/302: $0\basesoc_ethmac_sram122_length[10:0]
   277/302: $0\basesoc_ethmac_sram119_storage[0:0]
   278/302: $0\basesoc_ethmac_sram117_r[0:0]
   279/302: $0\basesoc_ethmac_sram106_pending[0:0]
   280/302: $0\basesoc_ethmac_sram102_storage[10:0]
   281/302: $0\basesoc_ethmac_sram100_storage[0:0]
   282/302: $0\basesoc_ethmac_slot[0:0]
   283/302: $0\basesoc_ethmac_pulsesynchronizer1_toggle_i[0:0]
   284/302: $0\basesoc_ethmac_pulsesynchronizer0_toggle_i[0:0]
   285/302: $0\basesoc_ethmac_preamble_errors_status[31:0]
   286/302: $0\basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce[0:0]
   287/302: $0\basesoc_ethmac_liteethmaccrc32checker_syncfifo_level[1:0]
   288/302: $0\basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume[0:0]
   289/302: $0\basesoc_ethmac_liteethmaccrc32checker_last_be[3:0]
   290/302: $0\basesoc_ethmac_liteethmaccrc32checker_crc_reg[31:0]
   291/302: $0\basesoc_ethmac_liteethmaccrc32checker_crc_error1[0:0]
   292/302: $0\basesoc_ethmac_crc_errors_status[31:0]
   293/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid[0:0]
   294/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be[3:0]
   295/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error[3:0]
   296/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[31:0]
   297/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last[0:0]
   298/302: $0\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first[0:0]
   299/302: $0\basesoc_dat_w[31:0]
   300/302: $0\basesoc_bus_errors[31:0]
   301/302: $0\basesoc_adr[13:0]
   302/302: $0\serial_tx[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
     1/6: $0\basesoc_txdatapath_liteethmacgap_state[0:0]
     2/6: $0\basesoc_txdatapath_liteethmactxlastbe_state[0:0]
     3/6: $0\basesoc_ethmac_tx_cdc_cdc_graycounter1_q[5:0]
     4/6: $0\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary[5:0]
     5/6: $0\basesoc_ethmac_tx_gap_counter[3:0]
     6/6: $0\basesoc_ethmac_tx_converter_converter_mux[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
     1/19: $0\basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [39:30]
     2/19: $0\basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [19:10]
     3/19: $0\basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [9:0]
     4/19: $0\basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [29:20]
     5/19: $0\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary[5:0]
     6/19: $0\ethphy_source_payload_data[7:0]
     7/19: $0\ethphy_source_valid[0:0]
     8/19: $0\ethphy_rx_ctl_reg_d[1:0]
     9/19: $0\ethphy_rx_data_reg[7:0]
    10/19: $0\ethphy_rx_ctl_reg[1:0]
    11/19: $0\ethphy_link_status[0:0]
    12/19: $0\ethphy_duplex_status[0:0]
    13/19: $0\ethphy_clock_speed[0:0]
    14/19: $0\basesoc_ethmac_rx_converter_converter_strobe_all[0:0]
    15/19: $0\basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count[2:0]
    16/19: $0\basesoc_ethmac_rx_cdc_cdc_graycounter0_q[5:0]
    17/19: $0\basesoc_ethmac_rx_converter_converter_source_last[0:0]
    18/19: $0\basesoc_ethmac_rx_converter_converter_source_first[0:0]
    19/19: $0\basesoc_ethmac_rx_converter_converter_demux[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8104$6003'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996'.
     1/1: $0\array_muxed6[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968'.
     1/1: $0\array_muxed2[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967'.
     1/1: $0\array_muxed1[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966'.
     1/1: $0\array_muxed0[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7944$5952'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7936$5951'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7920$5936'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7912$5935'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7896$5920'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7888$5919'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7872$5904'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7864$5903'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901'.
     1/1: $0\t_array_muxed5[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900'.
     1/1: $0\t_array_muxed4[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899'.
     1/1: $0\t_array_muxed3[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898'.
     1/1: $0\rhs_array_muxed19[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897'.
     1/1: $0\rhs_array_muxed18[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896'.
     1/1: $0\rhs_array_muxed17[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895'.
     1/1: $0\rhs_array_muxed16[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894'.
     1/1: $0\rhs_array_muxed15[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893'.
     1/1: $0\rhs_array_muxed14[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892'.
     1/1: $0\t_array_muxed2[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891'.
     1/1: $0\t_array_muxed1[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890'.
     1/1: $0\t_array_muxed0[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889'.
     1/1: $0\rhs_array_muxed13[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888'.
     1/1: $0\rhs_array_muxed12[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887'.
     1/1: $0\rhs_array_muxed11[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886'.
     1/1: $0\rhs_array_muxed10[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885'.
     1/1: $0\rhs_array_muxed9[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884'.
     1/1: $0\rhs_array_muxed8[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883'.
     1/1: $0\rhs_array_muxed7[1:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882'.
     1/1: $0\rhs_array_muxed6[2:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881'.
     1/1: $0\rhs_array_muxed5[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880'.
     1/1: $0\rhs_array_muxed4[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879'.
     1/1: $0\rhs_array_muxed3[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878'.
     1/1: $0\rhs_array_muxed2[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877'.
     1/1: $0\rhs_array_muxed1[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876'.
     1/1: $0\rhs_array_muxed0[29:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7159$5612'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7152$5611'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607'.
     1/2: $0\csr_bankarray_csrbank6_rxfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxfull_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603'.
     1/2: $0\csr_bankarray_csrbank6_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txempty_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599'.
     1/2: $0\csr_bankarray_csrbank6_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_enable0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595'.
     1/2: $0\csr_bankarray_csrbank6_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_pending_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591'.
     1/2: $0\csr_bankarray_csrbank6_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_ev_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587'.
     1/2: $0\csr_bankarray_csrbank6_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_rxempty_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583'.
     1/2: $0\csr_bankarray_csrbank6_txfull_we[0:0]
     2/2: $0\csr_bankarray_csrbank6_txfull_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579'.
     1/2: $0\basesoc_uart_rxtx_we[0:0]
     2/2: $0\basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7067$5577'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7061$5576'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572'.
     1/2: $0\csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568'.
     1/2: $0\csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564'.
     1/2: $0\csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560'.
     1/2: $0\csr_bankarray_csrbank5_value_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_value_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556'.
     1/2: $0\csr_bankarray_csrbank5_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_update_value0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552'.
     1/2: $0\csr_bankarray_csrbank5_en0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_en0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548'.
     1/2: $0\csr_bankarray_csrbank5_reload0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_reload0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544'.
     1/2: $0\csr_bankarray_csrbank5_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank5_load0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_rddata_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_baddress0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_address0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_address0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523'.
     1/2: $0\basesoc_sdram_command_issue_we[0:0]
     2/2: $0\basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519'.
     1/2: $0\csr_bankarray_csrbank4_dfii_pi0_command0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_pi0_command0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515'.
     1/2: $0\csr_bankarray_csrbank4_dfii_control0_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_dfii_control0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6883$5511'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6877$5510'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506'.
     1/2: $0\csr_bankarray_csrbank3_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_enable0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502'.
     1/2: $0\csr_bankarray_csrbank3_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498'.
     1/2: $0\csr_bankarray_csrbank3_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494'.
     1/2: $0\csr_bankarray_csrbank3_init0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_init0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490'.
     1/2: $0\csr_bankarray_csrbank3_dta0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_dta0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486'.
     1/2: $0\csr_bankarray_csrbank3_busy_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_busy_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480'.
     1/2: $0\csr_bankarray_csrbank2_mdio_r_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_mdio_r_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476'.
     1/2: $0\csr_bankarray_csrbank2_mdio_w0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_mdio_w0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472'.
     1/2: $0\csr_bankarray_csrbank2_rx_inband_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_rx_inband_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468'.
     1/2: $0\csr_bankarray_csrbank2_crg_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_crg_reset0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6752$5466'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6746$5465'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6732$5464'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6726$5463'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459'.
     1/2: $0\csr_bankarray_csrbank1_rx_datapath_crc_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_rx_datapath_crc_errors_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455'.
     1/2: $0\csr_bankarray_csrbank1_rx_datapath_preamble_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_rx_datapath_preamble_errors_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451'.
     1/2: $0\csr_bankarray_csrbank1_preamble_crc_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_preamble_crc_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_ev_enable0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_ev_pending_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_ev_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_length0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_length0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_slot0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_slot0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_level_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_level_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423'.
     1/2: $0\csr_bankarray_csrbank1_sram_reader_ready_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_reader_ready_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419'.
     1/2: $0\basesoc_ethmac_start_we[0:0]
     2/2: $0\basesoc_ethmac_start_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_ev_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_ev_enable0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_ev_pending_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_ev_status_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_errors_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_length_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_length_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395'.
     1/2: $0\csr_bankarray_csrbank1_sram_writer_slot_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_sram_writer_slot_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6555$5393'.
     1/1: $0\basesoc_soc_rst[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381'.
     1/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
     1/9: $0\basesoc_wishbone2csr_next_state[1:0]
     2/9: $0\basesoc_wishbone_dat_r[31:0]
     3/9: $0\basesoc_wishbone_ack[0:0]
     4/9: $0\basesoc_we_wishbone2csr_next_value_ce2[0:0]
     5/9: $0\basesoc_we_wishbone2csr_next_value2[0:0]
     6/9: $0\basesoc_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/9: $0\basesoc_dat_w_wishbone2csr_next_value0[31:0]
     8/9: $0\basesoc_adr_wishbone2csr_next_value_ce1[0:0]
     9/9: $0\basesoc_adr_wishbone2csr_next_value1[13:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
     1/8: $0\basesoc_liteethmacsramreader_next_state[1:0]
     2/8: $0\basesoc_ethmac_sram86_source_last[0:0]
     3/8: $0\basesoc_ethmac_sram83_source_valid[0:0]
     4/8: $0\basesoc_ethmac_sram130_source_ready[0:0]
     5/8: $0\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce[0:0]
     6/8: $0\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value[10:0]
     7/8: $0\basesoc_ethmac_sram107_trigger[0:0]
     8/8: $0\basesoc_ethmac_read[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317'.
     1/1: $0\basesoc_ethmac_sram145_adr[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6346$5314'.
     1/1: $0\basesoc_ethmac_sram108_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313'.
     1/1: $0\basesoc_ethmac_rd_data[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312'.
     1/1: $0\basesoc_ethmac_sram88_source_payload_last_be[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
     1/11: $0\basesoc_liteethmacsramwriter_next_state[2:0]
     2/11: $0\basesoc_ethmac_write[0:0]
     3/11: $0\basesoc_ethmac_sram42_sink_payload_length[10:0]
     4/11: $0\basesoc_ethmac_sram41_sink_payload_slot[0:0]
     5/11: $0\basesoc_ethmac_sram37_sink_valid[0:0]
     6/11: $0\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce[0:0]
     7/11: $0\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value[10:0]
     8/11: $0\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce[0:0]
     9/11: $0\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value[31:0]
    10/11: $0\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce[0:0]
    11/11: $0\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293'.
     1/1: $0\basesoc_ethmac_sram59_adr[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6180$5290'.
     1/1: $0\basesoc_ethmac_sram20_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
     1/6: $0\basesoc_ethmac_sram82_dat_w[31:0]
     2/6: $0\basesoc_ethmac_sram81_we[0:0]
     3/6: $0\basesoc_ethmac_sram79_adr[8:0]
     4/6: $0\basesoc_ethmac_sram78_dat_w[31:0]
     5/6: $0\basesoc_ethmac_sram77_we[0:0]
     6/6: $0\basesoc_ethmac_sram75_adr[8:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286'.
     1/1: $0\basesoc_ethmac_length_inc[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
     1/12: $0\basesoc_rxdatapath_bufferizeendpoints_next_state[1:0]
     2/12: $0\basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready[0:0]
     3/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_valid[0:0]
     4/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be[3:0]
     5/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error[3:0]
     6/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data[31:0]
     7/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_last[0:0]
     8/12: $0\basesoc_ethmac_liteethmaccrc32checker_source_source_first[0:0]
     9/12: $0\basesoc_ethmac_liteethmaccrc32checker_fifo_reset[0:0]
    10/12: $0\basesoc_ethmac_liteethmaccrc32checker_error[0:0]
    11/12: $0\basesoc_ethmac_liteethmaccrc32checker_crc_reset[0:0]
    12/12: $0\basesoc_ethmac_liteethmaccrc32checker_crc_ce[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264'.
     1/1: $0\basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135'.
     1/2: $0\basesoc_ethmac_liteethmaccrc32checker_crc_value[31:0]
     2/2: $0\basesoc_ethmac_liteethmaccrc32checker_crc_error0[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133'.
     1/1: $0\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5734$3132'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5729$3131'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
     1/7: $0\basesoc_ethmac_rx_preamble_sink_ready[0:0]
     2/7: $0\basesoc_rxdatapath_liteethmacpreamblechecker_next_state[0:0]
     3/7: $0\basesoc_ethmac_rx_preamble_source_valid[0:0]
     4/7: $0\basesoc_ethmac_rx_preamble_source_payload_error[3:0]
     5/7: $0\basesoc_ethmac_rx_preamble_source_last[0:0]
     6/7: $0\basesoc_ethmac_rx_preamble_source_first[0:0]
     7/7: $0\basesoc_ethmac_rx_preamble_error[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114'.
     1/1: $0\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111'.
     1/1: $0\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5585$3096'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
     1/10: $0\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce[0:0]
     2/10: $0\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value[3:0]
     3/10: $0\basesoc_txdatapath_liteethmacgap_next_state[0:0]
     4/10: $0\basesoc_ethmac_tx_gap_source_valid[0:0]
     5/10: $0\basesoc_ethmac_tx_gap_source_payload_last_be[0:0]
     6/10: $0\basesoc_ethmac_tx_gap_source_payload_error[0:0]
     7/10: $0\basesoc_ethmac_tx_gap_source_payload_data[7:0]
     8/10: $0\basesoc_ethmac_tx_gap_source_last[0:0]
     9/10: $0\basesoc_ethmac_tx_gap_source_first[0:0]
    10/10: $0\basesoc_ethmac_tx_gap_sink_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
     1/8: $0\basesoc_ethmac_tx_last_be_sink_ready[0:0]
     2/8: $0\basesoc_txdatapath_liteethmactxlastbe_next_state[0:0]
     3/8: $0\basesoc_ethmac_tx_last_be_source_valid[0:0]
     4/8: $0\basesoc_ethmac_tx_last_be_source_payload_last_be[0:0]
     5/8: $0\basesoc_ethmac_tx_last_be_source_payload_error[0:0]
     6/8: $0\basesoc_ethmac_tx_last_be_source_payload_data[7:0]
     7/8: $0\basesoc_ethmac_tx_last_be_source_last[0:0]
     8/8: $0\basesoc_ethmac_tx_last_be_source_first[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084'.
     1/1: $0\basesoc_ethmac_tx_converter_converter_source_payload_data[9:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075'.
     1/1: $0\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072'.
     1/1: $0\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
     1/9: $0\basesoc_txdatapath_liteethmacpreambleinserter_next_state[1:0]
     2/9: $0\basesoc_ethmac_tx_preamble_source_payload_data[31:0]
     3/9: $0\basesoc_ethmac_tx_preamble_source_valid[0:0]
     4/9: $0\basesoc_ethmac_tx_preamble_source_payload_error[3:0]
     5/9: $0\basesoc_ethmac_tx_preamble_source_last[0:0]
     6/9: $0\basesoc_ethmac_tx_preamble_source_first[0:0]
     7/9: $0\basesoc_ethmac_tx_preamble_sink_ready[0:0]
     8/9: $0\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce[0:0]
     9/9: $0\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
     1/16: $0\basesoc_txdatapath_bufferizeendpoints_next_state[1:0]
     2/16: $0\basesoc_ethmac_tx_crc_source_valid[0:0]
     3/16: $0\basesoc_ethmac_tx_crc_source_payload_last_be[3:0]
     4/16: $0\basesoc_ethmac_tx_crc_source_payload_error[3:0]
     5/16: $0\basesoc_ethmac_tx_crc_source_payload_data[31:0]
     6/16: $0\basesoc_ethmac_tx_crc_source_last[0:0]
     7/16: $0\basesoc_ethmac_tx_crc_source_first[0:0]
     8/16: $0\basesoc_ethmac_tx_crc_sink_ready[0:0]
     9/16: $0\basesoc_ethmac_tx_crc_reset[0:0]
    10/16: $0\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1[0:0]
    11/16: $0\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1[3:0]
    12/16: $0\basesoc_ethmac_tx_crc_last_be0[3:0]
    13/16: $0\basesoc_ethmac_tx_crc_data[31:0]
    14/16: $0\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0[0:0]
    15/16: $0\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0[31:0]
    16/16: $0\basesoc_ethmac_tx_crc_ce[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918'.
     1/2: $0\basesoc_ethmac_tx_crc_value[31:0]
     2/2: $0\basesoc_ethmac_tx_crc_error[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916'.
     1/1: $0\basesoc_ethmac_tx_crc_last_be1[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
     1/10: $0\basesoc_ethmac_tx_padding_source_payload_data[31:0]
     2/10: $0\basesoc_ethmac_tx_padding_source_valid[0:0]
     3/10: $0\basesoc_txdatapath_liteethmacpaddinginserter_next_state[0:0]
     4/10: $0\basesoc_ethmac_tx_padding_source_payload_last_be[3:0]
     5/10: $0\basesoc_ethmac_tx_padding_source_payload_error[3:0]
     6/10: $0\basesoc_ethmac_tx_padding_source_last[0:0]
     7/10: $0\basesoc_ethmac_tx_padding_source_first[0:0]
     8/10: $0\basesoc_ethmac_tx_padding_sink_ready[0:0]
     9/10: $0\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce[0:0]
    10/10: $0\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value[15:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
     1/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\basesoc_fsm_next_state[1:0]
     4/7: $0\basesoc_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\basesoc_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\basesoc_interface_dat_r[127:0]
     7/7: $0\basesoc_interface_ack[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878'.
     1/1: $0\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
     1/7: $0\basesoc_litedramnativeportconverter_next_state[0:0]
     2/7: $0\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce[0:0]
     3/7: $0\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value[1:0]
     4/7: $0\basesoc_wishbone_bridge_cmd_ready[0:0]
     5/7: $0\basesoc_port_cmd_valid[0:0]
     6/7: $0\basesoc_port_cmd_payload_we[0:0]
     7/7: $0\basesoc_port_cmd_payload_addr[20:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4722$865'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
     1/10: $0\basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\basesoc_write_from_slave[0:0]
     3/10: $0\basesoc_word_inc[0:0]
     4/10: $0\basesoc_word_clr[0:0]
     5/10: $0\basesoc_wb_sdram_ack[0:0]
     6/10: $0\basesoc_tag_port_we[0:0]
     7/10: $0\basesoc_tag_di_dirty[0:0]
     8/10: $0\basesoc_interface_we[0:0]
     9/10: $0\basesoc_interface_stb[0:0]
    10/10: $0\basesoc_interface_cyc[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858'.
     1/1: $0\basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846'.
     1/2: $0\basesoc_data_port_dat_w[127:0]
     2/2: $0\basesoc_data_port_we[15:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845'.
     1/2: $0\basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
     1/8: $0\basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\basesoc_sdram_steerer_sel[1:0]
     3/8: $0\basesoc_sdram_en1[0:0]
     4/8: $0\basesoc_sdram_en0[0:0]
     5/8: $0\basesoc_sdram_cmd_ready[0:0]
     6/8: $0\basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\basesoc_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4474$689'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4465$682'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4456$675'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4447$668'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4441$667'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4435$666'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4429$665'.
     1/1: $0\basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4408$609'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4402$608'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4396$607'.
     1/1: $0\basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
     1/14: $0\basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine3_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine3_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502'.
     1/1: $0\basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4225$498'.
     1/1: $0\basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489'.
     1/1: $0\basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
     1/14: $0\basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine2_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine2_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472'.
     1/1: $0\basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4062$468'.
     1/1: $0\basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459'.
     1/1: $0\basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
     1/14: $0\basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine1_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine1_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442'.
     1/1: $0\basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3899$438'.
     1/1: $0\basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429'.
     1/1: $0\basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
     1/14: $0\basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\basesoc_sdram_bankmachine0_row_open[0:0]
     3/14: $0\basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\basesoc_sdram_bankmachine0_row_close[0:0]
     5/14: $0\basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\basesoc_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412'.
     1/1: $0\basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3736$408'.
     1/1: $0\basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399'.
     1/1: $0\basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
     1/4: $0\basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\basesoc_sdram_sequencer_start0[0:0]
     3/4: $0\basesoc_sdram_cmd_valid[0:0]
     4/4: $0\basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
     1/4: $0\basesoc_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\basesoc_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3608$381'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3604$380'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
     1/20: $0\basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\basesoc_sdram_master_p0_address[10:0]
    15/20: $0\basesoc_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\basesoc_sdram_slave_p0_rddata[31:0]
    17/20: $0\basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\basesoc_sdram_ext_dfi_p0_rddata[31:0]
    19/20: $0\basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\basesoc_sdram_csr_dfi_p0_rddata[31:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3485$376'.
     1/1: $0\ok_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3475$373'.
     1/1: $0\basesoc_timer_zero_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365'.
     1/1: $0\basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354'.
     1/1: $0\basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3403$345'.
     1/1: $0\basesoc_uart_rx_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3395$343'.
     1/1: $0\basesoc_uart_tx_clear[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\basesoc_rx_source_valid[0:0]
     3/8: $0\basesoc_rx_source_payload_data[7:0]
     4/8: $0\basesoc_rx_enable[0:0]
     5/8: $0\basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\basesoc_tx_sink_ready[0:0]
     3/9: $0\basesoc_tx_enable[0:0]
     4/9: $0\basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268'.
Creating decoders for process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3178$267'.
     1/1: $0\crg_rst[0:0]

5.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$8793'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$8782'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$8781'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$8780'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$8779'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$8728'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$8725'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$8719'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$8698'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$8694'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$8690'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$8687'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$8675'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$8672'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$8659'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$8652'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$8648'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$8634'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$8612'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$8609'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$8606'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$8605'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$8604'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$8603'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$8602'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$8601'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$8598'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$8595'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$8594'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$8593'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$8592'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$8591'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$8590'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$8589'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$8588'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$8581'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$8580'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$8545'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$8433'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$8432'.
No latch inferred for signal `\VexRiscv.\when_CsrPlugin_l1719' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$8425'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$8396'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$8395'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$8394'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$8393'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$8392'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$8391'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$8390'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$8389'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$8388'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$8242'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$8222'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$8219'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$8218'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$8213'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$8212'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$8204'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$8196'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$8193'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$8187'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$8186'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$8185'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$8184'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$8170'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$8169'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$8168'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$8167'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$8163'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$8141'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$8140'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$8139'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$8138'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$8132'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$8126'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$8125'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$8122'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$8121'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$8120'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$8117'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$8116'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$8115'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$8114'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$8113'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$8109'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$8082'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$8081'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$8080'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$8077'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$8073'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$8072'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$8071'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$8070'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$8069'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$8068'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$8064'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$8063'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$8062'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$8060'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$8039'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$8038'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$8035'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$8032'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$8028'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$8027'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$8026'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$8023'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$8020'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$8010'.
No latch inferred for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$8005'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$7981'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$7980'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$7977'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$7976'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$7964'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$7960'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$7959'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$7957'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$7956'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$7955'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$7950'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$7949'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$7948'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$7937'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$7923'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$7919'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$7915'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$7914'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$7908'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$7906'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$7902'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$7899'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$7892'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$7891'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_csrMapping_allowCsrSignal' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$7890'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$7889'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$7888'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$7887'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$7886'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$7885'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$7884'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$7883'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$7882'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$7881'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$7880'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$7879'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$7878'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$7877'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$7876'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$7875'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$7874'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$7873'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$7872'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$7871'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$7870'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$7869'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$7868'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$7867'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$7866'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$7855'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$7853'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$7852'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$7851'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$7850'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$7849'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$7829'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$7828'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$7827'.
No latch inferred for signal `\alpha_board.\ok_trigger' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2812$7579'.
No latch inferred for signal `\alpha_board.\ethphy_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2682$7523'.
No latch inferred for signal `\alpha_board.\ethphy_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2681$7522'.
No latch inferred for signal `\alpha_board.\ethphy_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2678$7520'.
No latch inferred for signal `\alpha_board.\ethphy_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2658$7513'.
No latch inferred for signal `\alpha_board.\crg_stdby' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2364$7389'.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2342$7382'.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2332$7379'.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2331$7378'.
No latch inferred for signal `\alpha_board.\basesoc_wb_sdram_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2242$7352'.
No latch inferred for signal `\alpha_board.\basesoc_vexriscv' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2234$7349'.
No latch inferred for signal `\alpha_board.\basesoc_uart_tx_fifo_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2195$7343'.
No latch inferred for signal `\alpha_board.\basesoc_uart_tx_fifo_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2194$7342'.
No latch inferred for signal `\alpha_board.\basesoc_uart_tx_fifo_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2193$7341'.
No latch inferred for signal `\alpha_board.\basesoc_uart_rx_fifo_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2135$7326'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_tfawcon_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2024$7260'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_steerer1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2018$7255'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_steerer0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2017$7254'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_nop_ba' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1982$7242'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_nop_a' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1981$7241'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1930$7224'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1929$7223'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1928$7222'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_wrdata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1927$7221'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_we_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1926$7220'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_reset_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1925$7219'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata_en' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1923$7217'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_ras_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1921$7215'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_odt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1920$7214'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_cs_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1919$7213'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_cke' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1918$7212'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_cas_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1917$7211'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_bank' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1916$7210'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_address' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1915$7209'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_act_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1914$7208'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_dfi_p0_act_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1896$7197'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_act_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1872$7188'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_command_issue_w' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1868$7184'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_cmd_payload_is_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1861$7178'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_cmd_payload_is_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1860$7177'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_want_writes' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1836$7163'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_want_reads' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1835$7162'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_want_cmds' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1834$7161'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_want_activates' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1833$7160'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1828$7157'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1776$7146'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1775$7145'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1761$7137'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1680$7110'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1679$7109'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1665$7101'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1584$7074'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1583$7073'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1569$7065'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1488$7038'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1487$7037'.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1473$7029'.
No latch inferred for signal `\alpha_board.\basesoc_rx_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1419$6996'.
No latch inferred for signal `\alpha_board.\basesoc_rx_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1418$6995'.
No latch inferred for signal `\alpha_board.\basesoc_ram_bus_ram_bus_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1394$6978'.
No latch inferred for signal `\alpha_board.\basesoc_ram_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1386$6976'.
No latch inferred for signal `\alpha_board.\basesoc_port_rdata_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1375$6975'.
No latch inferred for signal `\alpha_board.\basesoc_port_rdata_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1374$6974'.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_locked3' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1342$6955'.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_locked2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1341$6954'.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_locked1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1340$6953'.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_locked0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1339$6952'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_preamble' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1289$6926'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1073$6855'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_start_w' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1071$6853'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram89_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1060$6848'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram85_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1056$6845'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram5_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1025$6836'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram56_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1020$6832'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram4_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1009$6829'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram40_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:998$6826'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram3_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:995$6825'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram39_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:993$6824'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram2_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:982$6817'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram1_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:970$6810'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram142_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:939$6805'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram126_sink_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:919$6798'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram125_sink_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:918$6797'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_preamble' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:841$6769'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:676$6739'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_interface3_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:610$6709'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_interface2_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:599$6707'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_interface1_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:588$6705'.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_interface0_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:577$6703'.
No latch inferred for signal `\alpha_board.\basesoc_basesoc_ram_bus_err' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:497$6686'.
No latch inferred for signal `\alpha_board.\basesoc_basesoc_adr_burst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:488$6684'.
No latch inferred for signal `\alpha_board.\ethphy__r_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8104$6003'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\ethphy__r_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8104$6003`.
No latch inferred for signal `\alpha_board.\array_muxed6' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed6` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996`.
No latch inferred for signal `\alpha_board.\array_muxed5' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed5` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989`.
No latch inferred for signal `\alpha_board.\array_muxed4' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed4` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982`.
No latch inferred for signal `\alpha_board.\array_muxed3' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed3` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975`.
No latch inferred for signal `\alpha_board.\array_muxed2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed2` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968`.
No latch inferred for signal `\alpha_board.\array_muxed1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed1 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967`.
No latch inferred for signal `\alpha_board.\array_muxed0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\array_muxed0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed31' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7944$5952'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed31` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7944$5952`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed30' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7936$5951'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed30` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7936$5951`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed29' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed29 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed28' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7920$5936'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed28` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7920$5936`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed27' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7912$5935'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed27` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7912$5935`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed26' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed26 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed25' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7896$5920'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed25` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7896$5920`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed24' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7888$5919'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed24` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7888$5919`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed23' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed23 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed22' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7872$5904'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed22` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7872$5904`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed21' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7864$5903'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed21` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7864$5903`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed20' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed20 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902`.
No latch inferred for signal `\alpha_board.\t_array_muxed5' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed5` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901`.
No latch inferred for signal `\alpha_board.\t_array_muxed4' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed4` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900`.
No latch inferred for signal `\alpha_board.\t_array_muxed3' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed3` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed19' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed19` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed18' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed18` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed17' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed17` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed16' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed16 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed16 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed15' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed15 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed14' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed14` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893`.
No latch inferred for signal `\alpha_board.\t_array_muxed2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed2` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892`.
No latch inferred for signal `\alpha_board.\t_array_muxed1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891`.
No latch inferred for signal `\alpha_board.\t_array_muxed0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\t_array_muxed0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed13' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed13` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed12' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed12` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed11' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed11` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed10' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed10 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed10 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed9' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed9 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed8' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed8` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed7' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed7 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed7 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed6' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed6 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed6 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed6 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed5' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed5` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed4' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed4` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed3' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed3` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed2 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed2 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed2 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed2 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed1 [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877`.
No latch inferred for signal `\alpha_board.\rhs_array_muxed0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\rhs_array_muxed0 [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876`.
No latch inferred for signal `\alpha_board.\basesoc_uart_pending_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7159$5612'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_pending_status [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7159$5612`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_pending_status [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7159$5612`.
No latch inferred for signal `\alpha_board.\basesoc_uart_status_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7152$5611'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_status_status [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7152$5611`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_status_status [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7152$5611`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_rxfull_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_rxfull_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_rxfull_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_rxfull_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_txempty_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_txempty_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_txempty_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_txempty_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_enable0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_enable0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_enable0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_enable0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_pending_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_pending_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_pending_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_pending_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_ev_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_ev_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_rxempty_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_rxempty_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_rxempty_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_rxempty_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_txfull_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_txfull_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank6_txfull_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank6_txfull_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583`.
No latch inferred for signal `\alpha_board.\basesoc_uart_rxtx_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rxtx_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579`.
No latch inferred for signal `\alpha_board.\basesoc_uart_rxtx_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rxtx_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579`.
No latch inferred for signal `\alpha_board.\basesoc_timer_pending_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7067$5577'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_timer_pending_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7067$5577`.
No latch inferred for signal `\alpha_board.\basesoc_timer_status_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7061$5576'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_timer_status_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7061$5576`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_enable0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_enable0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_enable0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_enable0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_pending_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_pending_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_pending_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_pending_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_ev_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_ev_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_value_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_value_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_value_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_value_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_update_value0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_update_value0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_update_value0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_update_value0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_en0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_en0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_en0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_en0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_reload0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_reload0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_reload0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_reload0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_load0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_load0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank5_load0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank5_load0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_rddata_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_rddata_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_rddata_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_rddata_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_wrdata0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_baddress0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_baddress0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_baddress0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_baddress0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_address0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_address0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_address0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_address0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_command_issue_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_command_issue_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_command_issue_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_command_issue_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_command0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_command0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_command0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_pi0_command0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_control0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_control0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank4_dfii_control0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank4_dfii_control0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515`.
No latch inferred for signal `\alpha_board.\csr_bankarray_sram_bus_dat_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_sram_bus_dat_r [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513`.
No latch inferred for signal `\alpha_board.\pending_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6883$5511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\pending_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6883$5511`.
No latch inferred for signal `\alpha_board.\status_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6877$5510'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\status_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6877$5510`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_enable0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_enable0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_enable0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_enable0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_pending_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_pending_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_pending_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_pending_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_ev_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_ev_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_init0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_init0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_init0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_init0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_dta0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_dta0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_dta0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_dta0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_busy_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_busy_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank3_busy_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank3_busy_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486`.
No latch inferred for signal `\alpha_board.\ethphy_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\ethphy_status [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\ethphy_status [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\ethphy_status [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_mdio_r_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_mdio_r_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_mdio_r_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_mdio_r_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_mdio_w0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_mdio_w0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_mdio_w0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_mdio_w0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_rx_inband_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_rx_inband_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_rx_inband_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_rx_inband_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_crg_reset0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_crg_reset0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank2_crg_reset0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank2_crg_reset0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram114_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6752$5466'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram114_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6752$5466`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram110_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6746$5465'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram110_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6746$5465`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram26_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6732$5464'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram26_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6732$5464`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram22_status' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6726$5463'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram22_status` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6726$5463`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_crc_errors_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_crc_errors_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_crc_errors_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_crc_errors_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_preamble_errors_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_preamble_errors_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_preamble_errors_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_rx_datapath_preamble_errors_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_preamble_crc_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_preamble_crc_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_preamble_crc_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_preamble_crc_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_enable0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_enable0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_enable0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_enable0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_pending_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_pending_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_pending_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_pending_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ev_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_length0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_length0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_length0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_length0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_slot0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_slot0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_slot0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_slot0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_level_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_level_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_level_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_level_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ready_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ready_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ready_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_reader_ready_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_start_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_start_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_start_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_start_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_enable0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_enable0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_enable0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_enable0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_pending_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_pending_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_pending_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_pending_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_status_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_status_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_status_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_ev_status_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_errors_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_errors_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_errors_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_errors_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_length_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_length_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_length_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_length_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_slot_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_slot_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_slot_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank1_sram_writer_slot_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395`.
No latch inferred for signal `\alpha_board.\basesoc_soc_rst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6555$5393'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_soc_rst` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6555$5393`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_bus_errors_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_bus_errors_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_bus_errors_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_bus_errors_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_scratch0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_scratch0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_scratch0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_scratch0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_reset0_re' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_reset0_re` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381`.
No latch inferred for signal `\alpha_board.\csr_bankarray_csrbank0_reset0_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\csr_bankarray_csrbank0_reset0_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381`.
No latch inferred for signal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value1 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_adr_wishbone2csr_next_value_ce1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_adr_wishbone2csr_next_value_ce1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value0 [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value_ce0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_dat_w_wishbone2csr_next_value_ce0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_we_wishbone2csr_next_value2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_we_wishbone2csr_next_value2` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_we_wishbone2csr_next_value_ce2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_we_wishbone2csr_next_value_ce2` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone2csr_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone2csr_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone2csr_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_ack' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_ack` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_dat_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_dat_r [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_slave_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slave_sel [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slave_sel [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slave_sel [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slave_sel [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram5_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram5_we [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram5_we [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram5_we [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram5_we [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram4_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram4_we [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram4_we [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram4_we [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram4_we [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_read` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram107_trigger' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram107_trigger` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram130_source_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram130_source_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram83_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram83_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram86_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram86_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_liteethmacsramreader_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_liteethmacsramreader_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_liteethmacsramreader_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram145_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram145_adr` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram108_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6346$5314'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram108_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6346$5314`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rd_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rd_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram88_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram88_source_payload_last_be [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram88_source_payload_last_be [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram88_source_payload_last_be [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram88_source_payload_last_be [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram37_sink_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram37_sink_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram41_sink_payload_slot' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram41_sink_payload_slot` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram42_sink_payload_length [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_write` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_liteethmacsramwriter_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_liteethmacsramwriter_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_liteethmacsramwriter_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_liteethmacsramwriter_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram59_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram59_adr` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram20_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6180$5290'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram20_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6180$5290`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram75_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram75_adr [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram77_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram77_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram78_dat_w' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram78_dat_w [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram79_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram79_adr [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram81_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram81_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_sram82_dat_w' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_sram82_dat_w [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_length_inc' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_length_inc [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_length_inc [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_length_inc [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_length_inc [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error1_liteethmac_next_value_ce1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_reset' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_reset` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_fifo_reset' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_fifo_reset` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be_liteethmac_next_value_ce0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_source_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_rxdatapath_bufferizeendpoints_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rxdatapath_bufferizeendpoints_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rxdatapath_bufferizeendpoints_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine2_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine1_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine0_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_value [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5734$3132'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5734$3132`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5729$3131'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5729$3131`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_preamble_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_preamble_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_rxdatapath_liteethmacpreamblechecker_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rxdatapath_liteethmacpreamblechecker_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_last_be [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_last_be [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_last_be [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_last_be [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_converter_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_rx_last_be_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5585$3096'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_rx_last_be_source_payload_last_be` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5585$3096`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_counter_liteethmac_clockdomainsrenamer3_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_payload_last_be` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_gap_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_gap_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_txdatapath_liteethmacgap_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_liteethmacgap_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_payload_last_be` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_last_be_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_last_be_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_txdatapath_liteethmactxlastbe_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_liteethmactxlastbe_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [36]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [37]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [38]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_converter_converter_sink_payload_data [39]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_preamble_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_preamble_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_txdatapath_liteethmacpreambleinserter_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_liteethmacpreambleinserter_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_liteethmacpreambleinserter_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0 [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value_ce0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_last_be0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value_ce1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_reset' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_reset` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_last_be [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_last_be [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_last_be [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_payload_last_be [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_txdatapath_bufferizeendpoints_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_bufferizeendpoints_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_bufferizeendpoints_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine3_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine2_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine1_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_liteethmaccrcengine0_next [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_value [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_crc_last_be1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_crc_last_be1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_first' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_first` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_error [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_error [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_error [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_error [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_last_be' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_last_be [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_last_be [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_last_be [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_payload_last_be [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_ethmac_tx_padding_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ethmac_tx_padding_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_txdatapath_liteethmacpaddinginserter_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_txdatapath_liteethmacpaddinginserter_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907`.
No latch inferred for signal `\alpha_board.\basesoc_fsm_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_fsm_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_fsm_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_interface_ack' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_ack` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_interface_dat_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [36]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [37]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [38]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [39]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [40]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [41]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [42]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [43]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [44]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [45]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [46]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [47]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [48]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [49]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [50]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [51]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [52]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [53]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [54]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [55]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [56]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [57]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [58]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [59]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [60]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [61]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [62]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [63]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [64]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [65]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [66]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [67]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [68]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [69]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [70]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [71]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [72]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [73]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [74]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [75]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [76]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [77]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [78]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [79]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [80]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [81]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [82]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [83]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [84]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [85]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [86]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [87]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [88]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [89]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [90]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [91]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [92]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [93]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [94]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [95]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [96]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [97]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [98]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [99]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [100]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [101]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [102]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [103]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [104]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [105]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [106]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [107]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [108]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [109]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [110]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [111]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [112]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [113]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [114]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [115]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [116]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [117]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [118]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [119]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [120]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [121]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [122]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [123]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [124]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [125]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [126]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_dat_r [127]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_is_ongoing' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_is_ongoing` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872`.
No latch inferred for signal `\alpha_board.\basesoc_litedramnativeportconverter_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramnativeportconverter_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_port_cmd_payload_addr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_addr [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_port_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_port_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_port_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867`.
No latch inferred for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4722$865'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wishbone_bridge_wdata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4722$865`.
No latch inferred for signal `\alpha_board.\basesoc_fullmemorywe_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_fullmemorywe_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_fullmemorywe_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_interface_cyc' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_cyc` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_interface_stb' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_stb` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_interface_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interface_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_tag_di_dirty' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tag_di_dirty` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_tag_port_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tag_port_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_wb_sdram_ack' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_ack` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_word_clr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_word_clr` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_word_inc' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_word_inc` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_write_from_slave' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_write_from_slave` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859`.
No latch inferred for signal `\alpha_board.\basesoc_wb_sdram_dat_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_wb_sdram_dat_r [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858`.
No latch inferred for signal `\alpha_board.\basesoc_data_port_dat_w' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [32]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [33]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [34]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [35]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [36]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [37]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [38]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [39]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [40]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [41]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [42]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [43]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [44]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [45]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [46]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [47]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [48]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [49]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [50]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [51]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [52]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [53]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [54]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [55]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [56]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [57]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [58]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [59]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [60]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [61]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [62]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [63]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [64]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [65]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [66]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [67]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [68]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [69]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [70]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [71]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [72]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [73]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [74]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [75]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [76]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [77]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [78]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [79]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [80]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [81]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [82]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [83]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [84]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [85]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [86]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [87]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [88]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [89]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [90]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [91]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [92]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [93]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [94]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [95]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [96]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [97]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [98]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [99]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [100]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [101]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [102]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [103]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [104]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [105]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [106]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [107]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [108]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [109]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [110]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [111]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [112]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [113]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [114]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [115]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [116]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [117]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [118]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [119]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [120]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [121]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [122]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [123]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [124]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [125]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [126]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_dat_w [127]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
No latch inferred for signal `\alpha_board.\basesoc_data_port_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_data_port_we [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_interface_wdata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_interface_wdata_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata_we [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata_we [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata_we [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_interface_wdata_we [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_multiplexer_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_multiplexer_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_multiplexer_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_multiplexer_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_want_activates' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_want_activates` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_want_reads' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_want_reads` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_want_writes' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_want_writes` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_en0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_en0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_en1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_en1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_steerer_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_steerer_sel [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_steerer_sel [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4474$689'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4474$689`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4465$682'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4465$682`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4456$675'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4456$675`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4447$668'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4447$668`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4441$667'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4441$667`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4435$666'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4435$666`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4429$665'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4429$665`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_req_valids' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_valids [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_valids [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_valids [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_req_valids [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4408$609'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4408$609`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4402$608'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4402$608`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4396$607'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4396$607`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_choose_cmd_valids' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_valids [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_valids [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_valids [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_choose_cmd_valids [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_bankmachine3_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine3_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine3_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine3_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_refresh_gnt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_refresh_gnt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_req_rdata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_req_rdata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_req_wdata_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_req_wdata_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_row_close' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_row_close` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_row_open' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_row_open` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_auto_precharge' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4225$498'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_auto_precharge` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4225$498`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_bankmachine2_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine2_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine2_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine2_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_refresh_gnt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_refresh_gnt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_req_rdata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_req_rdata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_req_wdata_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_req_wdata_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_row_close' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_row_close` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_row_open' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_row_open` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_auto_precharge' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4062$468'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_auto_precharge` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4062$468`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_bankmachine1_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine1_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine1_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine1_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_refresh_gnt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_refresh_gnt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_req_rdata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_req_rdata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_req_wdata_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_req_wdata_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_row_close' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_row_close` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_row_open' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_row_open` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_auto_precharge' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3899$438'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_auto_precharge` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3899$438`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_bankmachine0_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine0_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine0_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_bankmachine0_next_state [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_we` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_refresh_gnt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_refresh_gnt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_req_rdata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_req_rdata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_req_wdata_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_req_wdata_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_row_close' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_row_close` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_row_open' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_row_open` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_auto_precharge' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3736$408'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_auto_precharge` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3736$408`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399`.
No latch inferred for signal `\alpha_board.\basesoc_litedramcore_refresher_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_refresher_next_state [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_litedramcore_refresher_next_state [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_cmd_last' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_cmd_last` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_cmd_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_cmd_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_sequencer_start0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_sequencer_start0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cas_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cas_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cs_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cs_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_ras_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_ras_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_we_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_we_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_odt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3608$381'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_odt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3608$381`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cke' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3604$380'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_cke` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3604$380`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_act_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_act_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_address' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_address [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_bank' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_bank [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_bank [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_cas_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_cas_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_cke' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_cke` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_cs_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_cs_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_odt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_odt` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_ras_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_ras_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_rddata_en' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_rddata_en` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_reset_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_reset_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_we_n' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'1 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_we_n` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_wrdata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_wrdata_en' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata_en` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_master_p0_wrdata_mask' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata_mask [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata_mask [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata_mask [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_master_p0_wrdata_mask [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_slave_p0_rddata' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\basesoc_sdram_slave_p0_rddata_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_sdram_slave_p0_rddata_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379`.
No latch inferred for signal `\alpha_board.\ok_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3485$376'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\ok_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3485$376`.
No latch inferred for signal `\alpha_board.\basesoc_timer_zero_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3475$373'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_timer_zero_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3475$373`.
No latch inferred for signal `\alpha_board.\basesoc_uart_rx_fifo_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rx_fifo_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rx_fifo_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rx_fifo_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rx_fifo_wrport_adr [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365`.
No latch inferred for signal `\alpha_board.\basesoc_uart_tx_fifo_wrport_adr' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_tx_fifo_wrport_adr [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_tx_fifo_wrport_adr [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_tx_fifo_wrport_adr [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_tx_fifo_wrport_adr [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354`.
No latch inferred for signal `\alpha_board.\basesoc_uart_rx_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3403$345'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_rx_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3403$345`.
No latch inferred for signal `\alpha_board.\basesoc_uart_tx_clear' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3395$343'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_uart_tx_clear` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3395$343`.
No latch inferred for signal `\alpha_board.\basesoc_rs232phyrx_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rs232phyrx_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_enable' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_enable` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_source_payload_data' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_payload_data [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rx_source_valid' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rx_source_valid` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330`.
No latch inferred for signal `\alpha_board.\basesoc_rs232phytx_next_state' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_rs232phytx_next_state` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_serial_tx_rs232phytx_next_value1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_serial_tx_rs232phytx_next_value1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value_ce0' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_count_rs232phytx_next_value_ce0` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value_ce2' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_data_rs232phytx_next_value_ce2` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_enable' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_enable` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_tx_sink_ready' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_tx_sink_ready` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327`.
No latch inferred for signal `\alpha_board.\basesoc_ram_we' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ram_we [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ram_we [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ram_we [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_ram_we [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314`.
No latch inferred for signal `\alpha_board.\error' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\error` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
No latch inferred for signal `\alpha_board.\shared_ack' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_ack` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
No latch inferred for signal `\alpha_board.\shared_dat_r' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\shared_dat_r [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299`.
No latch inferred for signal `\alpha_board.\slave_sel' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\slave_sel [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\slave_sel [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\slave_sel [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\slave_sel [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\slave_sel [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281`.
No latch inferred for signal `\alpha_board.\basesoc_interrupt' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [0]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [1]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [2]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [3]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [4]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [5]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [6]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [7]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [8]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [9]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [10]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [11]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [12]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [13]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [14]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [15]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [16]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [17]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [18]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [19]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [20]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [21]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [22]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [23]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [24]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [25]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [26]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [27]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [28]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [29]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [30]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\basesoc_interrupt [31]` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268`.
No latch inferred for signal `\alpha_board.\crg_rst' from process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3178$267'.
Removing init bit 1'0 for non-memory siginal `\alpha_board.\crg_rst` in process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3178$267`.

5.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$15637' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$15638' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$15639' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$15640' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$15641' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$15642' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$15643' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15644' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15645' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15646' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15647' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15648' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15649' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15650' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15651' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15652' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15653' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15654' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15655' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15656' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15657' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
  created $dff cell `$procdff$15658' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
  created $dff cell `$procdff$15659' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
  created $dff cell `$procdff$15660' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
  created $dff cell `$procdff$15661' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
  created $dff cell `$procdff$15662' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
  created $dff cell `$procdff$15663' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$8777'.
  created $dff cell `$procdff$15664' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_ADDR' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
  created $dff cell `$procdff$15665' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_DATA' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
  created $dff cell `$procdff$15666' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
  created $dff cell `$procdff$15667' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$8768'.
  created $dff cell `$procdff$15668' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_ADDR' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
  created $dff cell `$procdff$15669' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_DATA' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
  created $dff cell `$procdff$15670' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN' using process `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
  created $dff cell `$procdff$15671' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15672' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15673' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15674' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15675' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15676' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15677' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15678' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15679' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
  created $dff cell `$procdff$15680' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15681' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15682' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15683' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15684' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15685' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15686' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15687' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15688' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15689' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15690' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15691' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15692' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15693' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15694' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15695' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15696' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15697' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15698' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15699' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15700' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15701' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15702' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15703' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15704' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15705' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15706' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15707' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15708' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15709' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15710' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15711' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15712' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15713' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
  created $dff cell `$procdff$15714' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_ADDR' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15715' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_DATA' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15716' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15717' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_ADDR' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15718' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_DATA' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15719' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15720' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_ADDR' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15721' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_DATA' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15722' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15723' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_ADDR' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15724' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_DATA' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15725' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
  created $dff cell `$procdff$15726' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
  created $dff cell `$procdff$15727' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
  created $dff cell `$procdff$15728' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
  created $dff cell `$procdff$15729' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
  created $dff cell `$procdff$15730' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_ADDR' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
  created $dff cell `$procdff$15731' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_DATA' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
  created $dff cell `$procdff$15732' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
  created $dff cell `$procdff$15733' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$8536'.
  created $dff cell `$procdff$15734' with positive edge clock.
Creating register for signal `\i2s.\A' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15735' with positive edge clock.
Creating register for signal `\i2s.\busy' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15736' with positive edge clock.
Creating register for signal `\i2s.\sck' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15737' with positive edge clock.
Creating register for signal `\i2s.\sd' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15738' with positive edge clock.
Creating register for signal `\i2s.\ws' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15739' with positive edge clock.
Creating register for signal `\i2s.\count16' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15740' with positive edge clock.
Creating register for signal `\i2s.\counter' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15741' with positive edge clock.
Creating register for signal `\i2s.\c' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15742' with positive edge clock.
Creating register for signal `\i2s.\c2' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15743' with positive edge clock.
Creating register for signal `\i2s.\state' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15744' with positive edge clock.
Creating register for signal `\i2s.\derecho' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15745' with positive edge clock.
Creating register for signal `\i2s.$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_ADDR' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15746' with positive edge clock.
Creating register for signal `\i2s.$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_DATA' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15747' with positive edge clock.
Creating register for signal `\i2s.$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN' using process `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
  created $dff cell `$procdff$15748' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15749' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15750' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15751' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15752' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15753' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15754' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15755' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15756' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15757' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15758' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15759' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15760' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15761' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15762' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15763' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15764' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15765' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15766' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15767' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15768' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15769' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15770' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15771' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15772' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15773' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15774' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15775' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15776' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15777' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15778' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15779' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15780' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15781' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15782' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15783' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15784' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15785' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15786' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15787' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15788' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15789' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15790' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15791' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15792' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15793' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15794' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15795' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15796' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15797' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15798' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15799' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15800' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15801' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15802' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15803' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15804' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15805' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15806' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15807' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15808' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15809' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15810' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15811' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15812' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15813' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15814' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15815' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15816' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15817' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15818' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15819' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15820' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15821' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15822' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15823' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15824' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15825' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15826' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15827' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15828' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15829' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15830' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15831' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15832' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15833' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15834' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15835' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15836' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15837' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15838' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15839' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15840' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15841' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15842' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15843' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15844' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15845' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15846' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15847' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15848' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15849' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15850' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15851' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15852' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15853' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15854' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15855' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15856' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15857' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15858' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15859' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
  created $dff cell `$procdff$15860' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15861' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15862' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15863' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15864' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15865' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15866' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15867' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15868' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15869' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15870' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15871' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15872' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15873' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15874' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15875' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_rValidN' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15876' with positive edge clock.
Creating register for signal `\VexRiscv.\toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15877' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15878' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_10' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15879' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15880' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15881' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15882' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15883' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15884' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15885' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15886' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15887' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15888' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15889' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15890' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15891' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15892' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15893' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15894' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15895' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15896' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15897' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15898' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15899' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15900' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15901' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15902' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBusWishbone_ADR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15903' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
  created $dff cell `$procdff$15904' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_ADDR' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
  created $dff cell `$procdff$15905' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_DATA' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
  created $dff cell `$procdff$15906' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
  created $dff cell `$procdff$15907' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$7818'.
  created $dff cell `$procdff$15908' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$7816'.
  created $dff cell `$procdff$15909' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain15_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
  created $dff cell `$procdff$15910' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
  created $dff cell `$procdff$15911' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
  created $dff cell `$procdff$15912' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
  created $dff cell `$procdff$15913' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain14_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
  created $dff cell `$procdff$15914' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
  created $dff cell `$procdff$15915' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
  created $dff cell `$procdff$15916' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
  created $dff cell `$procdff$15917' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain13_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
  created $dff cell `$procdff$15918' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
  created $dff cell `$procdff$15919' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
  created $dff cell `$procdff$15920' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
  created $dff cell `$procdff$15921' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain12_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
  created $dff cell `$procdff$15922' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
  created $dff cell `$procdff$15923' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
  created $dff cell `$procdff$15924' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
  created $dff cell `$procdff$15925' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain11_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
  created $dff cell `$procdff$15926' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
  created $dff cell `$procdff$15927' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
  created $dff cell `$procdff$15928' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
  created $dff cell `$procdff$15929' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain10_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
  created $dff cell `$procdff$15930' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
  created $dff cell `$procdff$15931' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
  created $dff cell `$procdff$15932' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
  created $dff cell `$procdff$15933' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain9_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
  created $dff cell `$procdff$15934' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
  created $dff cell `$procdff$15935' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
  created $dff cell `$procdff$15936' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
  created $dff cell `$procdff$15937' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain8_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
  created $dff cell `$procdff$15938' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
  created $dff cell `$procdff$15939' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
  created $dff cell `$procdff$15940' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
  created $dff cell `$procdff$15941' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain7_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
  created $dff cell `$procdff$15942' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
  created $dff cell `$procdff$15943' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
  created $dff cell `$procdff$15944' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
  created $dff cell `$procdff$15945' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain6_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
  created $dff cell `$procdff$15946' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
  created $dff cell `$procdff$15947' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
  created $dff cell `$procdff$15948' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
  created $dff cell `$procdff$15949' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain5_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
  created $dff cell `$procdff$15950' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
  created $dff cell `$procdff$15951' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
  created $dff cell `$procdff$15952' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
  created $dff cell `$procdff$15953' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain4_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
  created $dff cell `$procdff$15954' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
  created $dff cell `$procdff$15955' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
  created $dff cell `$procdff$15956' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
  created $dff cell `$procdff$15957' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain3_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
  created $dff cell `$procdff$15958' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
  created $dff cell `$procdff$15959' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
  created $dff cell `$procdff$15960' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
  created $dff cell `$procdff$15961' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain2_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
  created $dff cell `$procdff$15962' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
  created $dff cell `$procdff$15963' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
  created $dff cell `$procdff$15964' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
  created $dff cell `$procdff$15965' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain1_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
  created $dff cell `$procdff$15966' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
  created $dff cell `$procdff$15967' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
  created $dff cell `$procdff$15968' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
  created $dff cell `$procdff$15969' with positive edge clock.
Creating register for signal `\alpha_board.\data_mem_grain0_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
  created $dff cell `$procdff$15970' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
  created $dff cell `$procdff$15971' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
  created $dff cell `$procdff$15972' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
  created $dff cell `$procdff$15973' with positive edge clock.
Creating register for signal `\alpha_board.\mem_4_adr1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15974' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15975' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15976' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15977' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15978' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15979' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15980' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15981' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15982' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15983' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15984' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15985' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
  created $dff cell `$procdff$15986' with positive edge clock.
Creating register for signal `\alpha_board.\mem_4_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10345$6477'.
  created $dff cell `$procdff$15987' with positive edge clock.
Creating register for signal `\alpha_board.\mem_3_adr1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15988' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15989' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15990' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15991' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15992' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15993' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15994' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15995' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15996' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15997' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15998' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$15999' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
  created $dff cell `$procdff$16000' with positive edge clock.
Creating register for signal `\alpha_board.\mem_3_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10318$6449'.
  created $dff cell `$procdff$16001' with positive edge clock.
Creating register for signal `\alpha_board.\storage_10_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
  created $dff cell `$procdff$16002' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
  created $dff cell `$procdff$16003' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
  created $dff cell `$procdff$16004' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
  created $dff cell `$procdff$16005' with positive edge clock.
Creating register for signal `\alpha_board.\mem_2_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10285$6436'.
  created $dff cell `$procdff$16006' with positive edge clock.
Creating register for signal `\alpha_board.\mem_2_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
  created $dff cell `$procdff$16007' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
  created $dff cell `$procdff$16008' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
  created $dff cell `$procdff$16009' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
  created $dff cell `$procdff$16010' with positive edge clock.
Creating register for signal `\alpha_board.\mem_1_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10265$6426'.
  created $dff cell `$procdff$16011' with positive edge clock.
Creating register for signal `\alpha_board.\mem_1_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
  created $dff cell `$procdff$16012' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
  created $dff cell `$procdff$16013' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
  created $dff cell `$procdff$16014' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
  created $dff cell `$procdff$16015' with positive edge clock.
Creating register for signal `\alpha_board.\storage_9_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
  created $dff cell `$procdff$16016' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
  created $dff cell `$procdff$16017' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
  created $dff cell `$procdff$16018' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
  created $dff cell `$procdff$16019' with positive edge clock.
Creating register for signal `\alpha_board.\storage_8_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
  created $dff cell `$procdff$16020' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
  created $dff cell `$procdff$16021' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
  created $dff cell `$procdff$16022' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
  created $dff cell `$procdff$16023' with positive edge clock.
Creating register for signal `\alpha_board.\storage_7_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10209$6397'.
  created $dff cell `$procdff$16024' with positive edge clock.
Creating register for signal `\alpha_board.\storage_7_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
  created $dff cell `$procdff$16025' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
  created $dff cell `$procdff$16026' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
  created $dff cell `$procdff$16027' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
  created $dff cell `$procdff$16028' with positive edge clock.
Creating register for signal `\alpha_board.\storage_6_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10189$6387'.
  created $dff cell `$procdff$16029' with positive edge clock.
Creating register for signal `\alpha_board.\storage_6_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
  created $dff cell `$procdff$16030' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
  created $dff cell `$procdff$16031' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
  created $dff cell `$procdff$16032' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
  created $dff cell `$procdff$16033' with positive edge clock.
Creating register for signal `\alpha_board.\tag_mem_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
  created $dff cell `$procdff$16034' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
  created $dff cell `$procdff$16035' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
  created $dff cell `$procdff$16036' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
  created $dff cell `$procdff$16037' with positive edge clock.
Creating register for signal `\alpha_board.\storage_5_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
  created $dff cell `$procdff$16038' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
  created $dff cell `$procdff$16039' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
  created $dff cell `$procdff$16040' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
  created $dff cell `$procdff$16041' with positive edge clock.
Creating register for signal `\alpha_board.\storage_4_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
  created $dff cell `$procdff$16042' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
  created $dff cell `$procdff$16043' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
  created $dff cell `$procdff$16044' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
  created $dff cell `$procdff$16045' with positive edge clock.
Creating register for signal `\alpha_board.\storage_3_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
  created $dff cell `$procdff$16046' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
  created $dff cell `$procdff$16047' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
  created $dff cell `$procdff$16048' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
  created $dff cell `$procdff$16049' with positive edge clock.
Creating register for signal `\alpha_board.\storage_2_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
  created $dff cell `$procdff$16050' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
  created $dff cell `$procdff$16051' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
  created $dff cell `$procdff$16052' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
  created $dff cell `$procdff$16053' with positive edge clock.
Creating register for signal `\alpha_board.\storage_1_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9900$6329'.
  created $dff cell `$procdff$16054' with positive edge clock.
Creating register for signal `\alpha_board.\storage_1_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
  created $dff cell `$procdff$16055' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
  created $dff cell `$procdff$16056' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
  created $dff cell `$procdff$16057' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
  created $dff cell `$procdff$16058' with positive edge clock.
Creating register for signal `\alpha_board.\storage_dat1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9879$6319'.
  created $dff cell `$procdff$16059' with positive edge clock.
Creating register for signal `\alpha_board.\storage_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
  created $dff cell `$procdff$16060' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
  created $dff cell `$procdff$16061' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
  created $dff cell `$procdff$16062' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
  created $dff cell `$procdff$16063' with positive edge clock.
Creating register for signal `\alpha_board.\mem_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9860$6309'.
  created $dff cell `$procdff$16064' with positive edge clock.
Creating register for signal `\alpha_board.\sram_adr0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16065' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16066' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16067' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16068' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16069' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16070' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16071' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16072' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16073' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16074' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_ADDR' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16075' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_DATA' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16076' with positive edge clock.
Creating register for signal `\alpha_board.$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
  created $dff cell `$procdff$16077' with positive edge clock.
Creating register for signal `\alpha_board.\rom_dat0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9822$6281'.
  created $dff cell `$procdff$16078' with positive edge clock.
Creating register for signal `\alpha_board.\serial_tx' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16079' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_adr' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16080' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_adr_offset_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16081' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_basesoc_ram_bus_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16082' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_bus_errors' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16083' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_bus_errors_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16084' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_dat_w' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16085' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16086' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16087' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16088' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16089' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16090' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16091' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_crc_errors_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16092' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_crc_errors_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16093' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_interface0_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16094' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_interface1_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16095' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_interface2_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16096' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_interface3_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16097' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_error1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16098' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_crc_reg' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16099' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_last_be' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16100' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16101' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16102' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16103' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_preamble_errors_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16104' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_preamble_errors_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16105' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_pulsesynchronizer0_toggle_i' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16106' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_pulsesynchronizer0_toggle_o_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16107' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_pulsesynchronizer1_toggle_i' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16108' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_pulsesynchronizer1_toggle_o_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16109' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16110' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16111' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16112' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_slave_sel_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16113' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_slot' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16114' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram100_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16115' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram101_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16116' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram102_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16117' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram103_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16118' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram106_pending' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16119' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram112_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16120' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram116_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16121' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram117_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16122' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram119_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16123' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram120_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16124' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram122_length' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16125' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram12_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16126' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram13_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16127' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram141_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16128' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram143_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16129' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram144_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16130' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram15_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16131' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram24_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16132' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram28_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16133' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram29_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16134' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram31_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16135' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram32_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16136' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram35_length' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16137' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram55_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16138' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram57_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16139' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram58_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16140' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram96_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16141' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram99_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16142' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_sram9_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16143' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16144' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16145' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_crc_packet' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16146' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_last_be2' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16147' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16148' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16149' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16150' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_payload_error' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16151' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16152' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16153' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_crc_reg' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16154' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_padding_counter' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16155' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_preamble_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16156' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_fsm_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16157' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_fullmemorywe_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16158' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_bankmachine0_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16159' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_bankmachine1_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16160' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_bankmachine2_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16161' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_bankmachine3_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16162' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_multiplexer_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16163' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_new_master_rdata_valid0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16164' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_new_master_rdata_valid1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16165' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_new_master_rdata_valid2' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16166' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_new_master_rdata_valid3' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16167' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_new_master_wdata_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16168' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramcore_refresher_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16169' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_litedramnativeportconverter_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16170' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_liteethmacsramreader_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16171' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_liteethmacsramwriter_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16172' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ram_bus_ram_bus_ack' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16173' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_reset_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16174' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_reset_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16175' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rs232phyrx_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16176' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rs232phytx_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16177' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rx_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16178' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rx_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16179' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rx_phase' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16180' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rx_rx_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16181' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rx_tick' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16182' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rxdatapath_bufferizeendpoints_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16183' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_rxdatapath_liteethmacpreamblechecker_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16184' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_scratch_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16185' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_scratch_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16186' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_address_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16187' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_address_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16188' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_baddress_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16189' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_baddress_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16190' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16191' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16192' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16193' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16194' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16195' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16196' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16197' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16198' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_row' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16199' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_row_opened' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16200' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_trascon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16201' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_trascon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16202' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_trccon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16203' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_trccon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16204' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_twtpcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16205' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine0_twtpcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16206' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16207' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16208' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16209' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16210' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16211' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16212' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16213' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16214' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_row' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16215' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_row_opened' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16216' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_trascon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16217' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_trascon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16218' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_trccon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16219' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_trccon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16220' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_twtpcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16221' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine1_twtpcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16222' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16223' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16224' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16225' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16226' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16227' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16228' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16229' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16230' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_row' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16231' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_row_opened' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16232' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_trascon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16233' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_trascon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16234' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_trccon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16235' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_trccon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16236' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_twtpcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16237' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine2_twtpcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16238' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16239' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_level' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16240' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16241' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16242' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16243' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16244' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16245' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16246' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_row' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16247' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_row_opened' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16248' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_trascon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16249' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_trascon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16250' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_trccon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16251' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_trccon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16252' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_twtpcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16253' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_bankmachine3_twtpcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16254' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_choose_cmd_grant' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16255' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_choose_req_grant' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16256' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_cmd_payload_a' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16257' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_cmd_payload_ba' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16258' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_cmd_payload_cas' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16259' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_cmd_payload_ras' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16260' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_cmd_payload_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16261' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_command_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16262' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_command_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16263' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_address' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16264' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_bank' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16265' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_cas_n' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16266' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_cs_n' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16267' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_ras_n' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16268' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_rddata_en' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16269' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_we_n' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16270' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_dfi_p0_wrdata_en' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16271' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_postponer_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16272' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_postponer_req_o' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16273' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_rddata_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16274' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_rddata_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16275' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16276' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_sequencer_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16277' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_sequencer_counter' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16278' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_sequencer_done1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16279' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16280' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_tccdcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16281' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_tccdcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16282' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_time0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16283' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_time1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16284' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_timer_count1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16285' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_trrdcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16286' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_trrdcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16287' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_twtrcon_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16288' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_twtrcon_ready' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16289' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_wrdata_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16290' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_sdram_wrdata_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16291' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_en_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16292' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_en_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16293' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_enable_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16294' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_enable_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16295' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_load_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16296' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_load_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16297' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_pending_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16298' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_pending_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16299' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_reload_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16300' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_reload_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16301' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_status_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16302' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_update_value_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16303' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_update_value_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16304' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_value' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16305' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_value_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16306' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_value_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16307' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_zero_pending' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16308' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_timer_zero_trigger_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16309' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_tx_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16310' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_tx_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16311' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_tx_phase' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16312' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_tx_tick' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16313' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_txdatapath_bufferizeendpoints_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16314' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_txdatapath_liteethmacpaddinginserter_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16315' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_txdatapath_liteethmacpreambleinserter_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16316' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_enable_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16317' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_enable_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16318' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_pending_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16319' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_pending_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16320' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_fifo_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16321' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_fifo_level0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16322' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_fifo_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16323' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_fifo_readable' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16324' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_pending' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16325' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rx_trigger_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16326' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rxempty_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16327' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_rxfull_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16328' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_status_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16329' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_fifo_consume' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16330' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_fifo_level0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16331' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_fifo_produce' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16332' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_fifo_readable' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16333' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_pending' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16334' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_tx_trigger_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16335' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_txempty_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16336' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_uart_txfull_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16337' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_we' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16338' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone2csr_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16339' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_aborted' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16340' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16341' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16342' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16343' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16344' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16345' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16346' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16347' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16348' with positive edge clock.
Creating register for signal `\alpha_board.\busy_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16349' with positive edge clock.
Creating register for signal `\alpha_board.\count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16350' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface0_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16351' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface1_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16352' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface2_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16353' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface3_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16354' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface4_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16355' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface5_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16356' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_interface6_bank_bus_dat_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16357' with positive edge clock.
Creating register for signal `\alpha_board.\csr_bankarray_sel_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16358' with positive edge clock.
Creating register for signal `\alpha_board.\dfi_p0_rddata_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16359' with positive edge clock.
Creating register for signal `\alpha_board.\dta_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16360' with positive edge clock.
Creating register for signal `\alpha_board.\dta_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16361' with positive edge clock.
Creating register for signal `\alpha_board.\enable_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16362' with positive edge clock.
Creating register for signal `\alpha_board.\enable_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16363' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy__r_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16364' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy__w_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16365' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy__w_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16366' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_counter' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16367' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16368' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_reset_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16369' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_reset_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16370' with positive edge clock.
Creating register for signal `\alpha_board.\grant' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16371' with positive edge clock.
Creating register for signal `\alpha_board.\init_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16372' with positive edge clock.
Creating register for signal `\alpha_board.\init_storage' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16373' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl0_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16374' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl0_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16375' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl1_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16376' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl1_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16377' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl3_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16378' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl3_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16379' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl4_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16380' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl4_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16381' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl6_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16382' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl6_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16383' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl7_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16384' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl7_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16385' with positive edge clock.
Creating register for signal `\alpha_board.\ok_pending' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16386' with positive edge clock.
Creating register for signal `\alpha_board.\ok_trigger_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16387' with positive edge clock.
Creating register for signal `\alpha_board.\pending_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16388' with positive edge clock.
Creating register for signal `\alpha_board.\pending_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16389' with positive edge clock.
Creating register for signal `\alpha_board.\rddata_en' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16390' with positive edge clock.
Creating register for signal `\alpha_board.\slave_sel_r' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16391' with positive edge clock.
Creating register for signal `\alpha_board.\status_re' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
  created $dff cell `$procdff$16392' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate0_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16393' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate10_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16394' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate11_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16395' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate12_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16396' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate13_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16397' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate14_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16398' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate15_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16399' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate16_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16400' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate17_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16401' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate18_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16402' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate19_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16403' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate1_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16404' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate20_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16405' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate21_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16406' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate22_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16407' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate23_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16408' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate24_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16409' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate25_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16410' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate26_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16411' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate27_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16412' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate28_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16413' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate29_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16414' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate2_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16415' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate30_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16416' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate31_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16417' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate3_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16418' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate4_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16419' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate5_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16420' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate6_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16421' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate7_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16422' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate8_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16423' with positive edge clock.
Creating register for signal `\alpha_board.\inferedsdrtristate9_oe' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
  created $dff cell `$procdff$16424' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16425' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16426' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_converter_converter_mux' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16427' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_tx_gap_counter' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16428' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_txdatapath_liteethmacgap_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16429' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_txdatapath_liteethmactxlastbe_state' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16430' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl2_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16431' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl2_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
  created $dff cell `$procdff$16432' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16433' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16434' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_demux' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16435' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_source_first' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16436' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_source_last' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16437' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_source_payload_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16438' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16439' with positive edge clock.
Creating register for signal `\alpha_board.\basesoc_ethmac_rx_converter_converter_strobe_all' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16440' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_clock_speed' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16441' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_duplex_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16442' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_link_status' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16443' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_rx_ctl_reg' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16444' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_rx_ctl_reg_d' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16445' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_rx_data_reg' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16446' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_source_payload_data' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16447' with positive edge clock.
Creating register for signal `\alpha_board.\ethphy_source_valid' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16448' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl5_regs0' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16449' with positive edge clock.
Creating register for signal `\alpha_board.\multiregimpl5_regs1' using process `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
  created $dff cell `$procdff$16450' with positive edge clock.

5.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6283$8824'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6245$8822'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$8793'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6199$8793'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$8782'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6178$8782'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$8781'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6169$8781'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$8780'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6162$8780'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$8779'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6155$8779'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$8777'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6149$8777'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6143$8770'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$8768'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6137$8768'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
Removing empty process `InstructionCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131$8761'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5951$8744'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888$8736'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$8728'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5874$8728'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$8725'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5864$8725'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$8719'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854$8719'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$8698'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5833$8698'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$8694'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5817$8694'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$8690'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5803$8690'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$8687'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$8687'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$8675'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5765$8675'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$8672'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5742$8672'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$8659'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5726$8659'.
Found and cleaned up 8 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$8652'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5691$8652'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$8648'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5670$8648'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$8634'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5651$8634'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$8612'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5619$8612'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$8609'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5608$8609'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$8606'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5594$8606'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$8605'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5584$8605'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$8604'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5574$8604'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$8603'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$8603'.
Found and cleaned up 5 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$8602'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5547$8602'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$8601'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5540$8601'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$8598'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5533$8598'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$8595'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5523$8595'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$8594'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5513$8594'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$8593'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5503$8593'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$8592'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5488$8592'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$8591'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5481$8591'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$8590'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5474$8590'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$8589'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5467$8589'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$8588'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5460$8588'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$8581'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5442$8581'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$8580'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5435$8580'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5420$8551'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5411$8546'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5408$8545'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$8538'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$8536'.
Removing empty process `DataCache.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$8536'.
Removing empty process `i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:0$8530'.
Found and cleaned up 9 empty switches in `\i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
Removing empty process `i2s.$proc$/home/david/Documents/dig2/complex/module/i2s.v:48$8502'.
Found and cleaned up 101 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4828$8472'.
Found and cleaned up 67 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4550$8449'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$8433'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4521$8433'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$8432'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$8432'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$8425'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4499$8425'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$8396'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4488$8396'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$8395'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$8395'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$8394'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$8394'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$8393'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4466$8393'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$8392'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4459$8392'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$8391'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4450$8391'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$8390'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4441$8390'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$8389'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4432$8389'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$8388'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4423$8388'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4291$8242'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$8222'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4265$8222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$8219'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4256$8219'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$8218'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4247$8218'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$8213'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4223$8213'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$8212'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$8212'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$8204'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4191$8204'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$8196'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4179$8196'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$8193'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4172$8193'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$8187'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4154$8187'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$8186'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4147$8186'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$8185'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4138$8185'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$8184'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4085$8184'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$8170'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$8170'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$8169'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4055$8169'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$8168'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4047$8168'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$8167'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4040$8167'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$8163'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4028$8163'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$8141'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3998$8141'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$8140'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3988$8140'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$8139'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3978$8139'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$8138'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3968$8138'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$8132'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3952$8132'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3923$8126'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3908$8125'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$8122'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3893$8122'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3870$8121'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$8120'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3858$8120'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$8117'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3843$8117'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3821$8116'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3806$8115'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3782$8114'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$8113'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3764$8113'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$8109'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3744$8109'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$8082'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3690$8082'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$8081'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3662$8081'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3627$8080'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3591$8077'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$8073'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3582$8073'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$8072'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3565$8072'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3542$8071'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3518$8070'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$8069'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3500$8069'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$8068'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3486$8068'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$8064'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3472$8064'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$8063'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3465$8063'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$8062'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3458$8062'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$8060'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3451$8060'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$8039'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3390$8039'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3370$8038'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3341$8035'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3331$8032'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$8028'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$8028'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$8027'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3290$8027'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$8026'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3280$8026'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$8023'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3270$8023'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$8020'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262$8020'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$8010'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3235$8010'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$8005'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3206$8005'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$7981'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3177$7981'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$7980'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3167$7980'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$7977'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3160$7977'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$7976'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3150$7976'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3130$7964'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3106$7960'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3091$7959'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$7957'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3078$7957'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3056$7956'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3041$7955'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$7950'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$7950'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3011$7949'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$7948'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$7948'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$7937'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2984$7937'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$7923'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2959$7923'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$7919'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2948$7919'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$7915'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2937$7915'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$7914'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2927$7914'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$7908'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2914$7908'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$7906'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2902$7906'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$7902'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2893$7902'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$7899'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2881$7899'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$7892'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2852$7892'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$7891'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2842$7891'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$7890'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2828$7890'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$7889'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2820$7889'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$7888'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2806$7888'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$7887'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2786$7887'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$7886'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2779$7886'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$7885'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2769$7885'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$7884'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2761$7884'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$7883'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2751$7883'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$7882'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2740$7882'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$7881'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2730$7881'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$7880'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2723$7880'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$7879'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2712$7879'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$7878'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2705$7878'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$7877'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2693$7877'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$7876'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2683$7876'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$7875'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2672$7875'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$7874'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2659$7874'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$7873'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2652$7873'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$7872'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2642$7872'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$7871'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2635$7871'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$7870'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2626$7870'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$7869'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2619$7869'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$7868'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2612$7868'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$7867'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2605$7867'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$7866'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2572$7866'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$7855'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2564$7855'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$7853'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2556$7853'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$7852'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2519$7852'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$7851'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2488$7851'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$7850'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2458$7850'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$7849'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2445$7849'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$7829'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1694$7829'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$7828'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1685$7828'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$7827'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1676$7827'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1562$7820'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$7818'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1556$7818'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$7816'.
Removing empty process `VexRiscv.$proc$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1550$7816'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2901$7621'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2900$7620'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2899$7619'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2893$7618'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2888$7617'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2851$7616'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2850$7615'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2849$7614'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2848$7613'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2847$7612'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2846$7611'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2845$7610'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2844$7609'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2843$7608'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2842$7607'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2841$7606'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2840$7605'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2839$7604'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2838$7603'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2837$7602'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2836$7601'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2835$7600'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2834$7599'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2833$7598'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2832$7597'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2831$7596'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2830$7595'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2829$7594'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2828$7593'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2827$7592'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2826$7591'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2825$7590'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2824$7589'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2823$7588'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2822$7587'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2821$7586'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2820$7585'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2818$7584'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2816$7583'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2815$7582'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2814$7581'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2813$7580'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2812$7579'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2810$7578'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2809$7577'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2805$7576'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2804$7575'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2803$7574'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2802$7573'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2801$7572'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2800$7571'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2799$7570'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2798$7569'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2797$7568'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2796$7567'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2795$7566'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2794$7565'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2793$7564'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2792$7563'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2791$7562'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2790$7561'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2788$7560'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2787$7559'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2786$7558'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2783$7557'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2780$7556'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2777$7555'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2774$7554'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2771$7553'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2768$7552'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2765$7551'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2762$7550'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2759$7549'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2756$7548'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2753$7547'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2750$7546'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2747$7545'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2744$7544'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2741$7543'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2738$7542'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2735$7541'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2732$7540'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2729$7539'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2726$7538'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2723$7537'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2720$7536'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2717$7535'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2714$7534'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2711$7533'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2708$7532'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2705$7531'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2702$7530'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2699$7529'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2696$7528'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2693$7527'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2690$7526'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2685$7525'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2684$7524'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2682$7523'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2681$7522'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2680$7521'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2678$7520'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2670$7519'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2667$7518'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2666$7517'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2663$7516'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2662$7515'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2659$7514'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2658$7513'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2655$7512'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2652$7511'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2646$7510'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2645$7509'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2644$7508'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2643$7507'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2641$7506'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2640$7505'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2633$7504'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2632$7503'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2631$7502'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2630$7501'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2629$7500'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2622$7499'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2605$7498'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2603$7497'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2599$7496'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2595$7495'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2591$7494'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2587$7493'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2583$7492'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2579$7491'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2575$7490'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2572$7489'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2570$7488'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2568$7487'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2566$7486'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2563$7485'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2561$7484'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2559$7483'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2557$7482'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2555$7481'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2553$7480'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2551$7479'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2549$7478'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2547$7477'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2545$7476'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2543$7475'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2541$7474'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2539$7473'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2537$7472'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2534$7471'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2532$7470'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2530$7469'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2528$7468'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2526$7467'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2524$7466'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2522$7465'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2520$7464'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2518$7463'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2516$7462'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2514$7461'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2512$7460'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2509$7459'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2507$7458'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2505$7457'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2503$7456'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2501$7455'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2499$7454'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2497$7453'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2495$7452'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2493$7451'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2491$7450'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2489$7449'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2487$7448'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2484$7447'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2482$7446'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2480$7445'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2478$7444'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2476$7443'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2474$7442'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2472$7441'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2470$7440'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2468$7439'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2466$7438'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2464$7437'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2462$7436'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2459$7435'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2457$7434'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2455$7433'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2453$7432'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2451$7431'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2449$7430'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2447$7429'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2445$7428'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2443$7427'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2441$7426'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2439$7425'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2437$7424'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2435$7423'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2433$7422'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2431$7421'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2429$7420'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2427$7419'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2425$7418'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2423$7417'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2421$7416'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2419$7415'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2417$7414'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2415$7413'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2413$7412'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2411$7411'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2409$7410'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2407$7409'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2405$7408'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2403$7407'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2401$7406'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2399$7405'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2397$7404'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2395$7403'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2393$7402'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2390$7401'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2388$7400'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2386$7399'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2384$7398'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2382$7397'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2380$7396'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2377$7395'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2375$7394'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2373$7393'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2371$7392'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2369$7391'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2367$7390'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2364$7389'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2363$7388'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2356$7387'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2349$7386'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2348$7385'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2347$7384'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2346$7383'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2342$7382'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2340$7381'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2336$7380'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2332$7379'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2331$7378'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2310$7377'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2305$7376'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2302$7375'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2287$7374'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2279$7373'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2276$7372'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2275$7371'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2274$7370'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2273$7369'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2266$7368'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2265$7367'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2263$7366'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2262$7365'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2261$7364'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2260$7363'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2259$7362'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2255$7361'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2254$7360'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2253$7359'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2251$7358'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2250$7357'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2249$7356'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2248$7355'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2247$7354'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2246$7353'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2242$7352'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2240$7351'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2235$7350'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2234$7349'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2221$7348'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2218$7347'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2217$7346'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2214$7345'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2210$7344'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2195$7343'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2194$7342'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2193$7341'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2192$7340'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2187$7339'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2185$7338'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2177$7337'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2176$7336'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2171$7335'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2170$7334'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2169$7333'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2167$7332'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2163$7331'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2160$7330'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2159$7329'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2156$7328'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2152$7327'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2135$7326'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2134$7325'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2129$7324'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2127$7323'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2119$7322'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2118$7321'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2113$7320'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2112$7319'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2111$7318'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2109$7317'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2108$7316'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2107$7315'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2106$7314'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2105$7313'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2104$7312'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2103$7311'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2102$7310'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2101$7309'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2100$7308'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2099$7307'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2098$7306'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2097$7305'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2095$7304'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2091$7303'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2090$7302'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2089$7301'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2088$7300'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2087$7299'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2086$7298'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2085$7297'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2084$7296'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2083$7295'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2080$7294'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2079$7293'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2074$7292'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2073$7291'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2072$7290'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2071$7289'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2070$7288'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2068$7287'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2067$7286'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2066$7285'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2065$7284'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2063$7283'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2062$7282'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2061$7281'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2060$7280'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2059$7279'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2057$7278'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2056$7277'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2055$7276'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2054$7275'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2053$7274'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2046$7273'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2045$7272'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2044$7271'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2043$7270'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2041$7269'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2040$7268'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2037$7267'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2036$7266'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2034$7265'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2033$7264'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2029$7263'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2027$7262'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2026$7261'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2024$7260'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2022$7259'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2021$7258'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2020$7257'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2019$7256'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2018$7255'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2017$7254'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2011$7253'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2009$7252'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1999$7251'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1998$7250'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1996$7249'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1995$7248'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1991$7247'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1989$7246'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1988$7245'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1986$7244'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1984$7243'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1982$7242'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1981$7241'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1978$7240'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1977$7239'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1976$7238'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1975$7237'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1974$7236'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1972$7235'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1970$7234'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1969$7233'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1968$7232'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1967$7231'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1966$7230'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1965$7229'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1964$7228'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1963$7227'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1962$7226'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1961$7225'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1930$7224'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1929$7223'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1928$7222'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1927$7221'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1926$7220'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1925$7219'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1924$7218'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1923$7217'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1922$7216'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1921$7215'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1920$7214'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1919$7213'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1918$7212'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1917$7211'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1916$7210'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1915$7209'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1914$7208'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1913$7207'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1912$7206'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1910$7205'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1908$7204'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1905$7203'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1903$7202'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1901$7201'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1899$7200'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1898$7199'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1897$7198'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1896$7197'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1884$7196'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1882$7195'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1880$7194'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1879$7193'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1878$7192'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1877$7191'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1876$7190'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1875$7189'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1872$7188'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1871$7187'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1870$7186'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1869$7185'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1868$7184'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1867$7183'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1865$7182'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1864$7181'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1863$7180'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1862$7179'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1861$7178'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1860$7177'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1859$7176'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1858$7175'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1857$7174'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1856$7173'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1854$7172'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1853$7171'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1851$7170'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1850$7169'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1848$7168'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1846$7167'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1845$7166'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1844$7165'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1840$7164'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1836$7163'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1835$7162'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1834$7161'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1833$7160'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1832$7159'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1830$7158'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1828$7157'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1827$7156'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1826$7155'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1822$7154'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1814$7153'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1812$7152'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1811$7151'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1809$7150'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1808$7149'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1806$7148'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1805$7147'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1776$7146'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1775$7145'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1774$7144'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1773$7143'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1771$7142'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1770$7141'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1769$7140'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1767$7139'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1764$7138'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1761$7137'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1759$7136'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1756$7135'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1755$7134'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1753$7133'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1752$7132'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1751$7131'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1750$7130'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1743$7129'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1733$7128'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1732$7127'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1731$7126'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1730$7125'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1729$7124'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1728$7123'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1727$7122'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1726$7121'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1725$7120'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1723$7119'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1722$7118'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1718$7117'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1716$7116'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1715$7115'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1713$7114'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1712$7113'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1710$7112'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1709$7111'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1680$7110'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1679$7109'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1678$7108'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1677$7107'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1675$7106'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1674$7105'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1673$7104'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1671$7103'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1668$7102'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1665$7101'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1663$7100'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1660$7099'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1659$7098'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1657$7097'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1656$7096'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1655$7095'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1654$7094'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1647$7093'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1637$7092'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1636$7091'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1635$7090'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1634$7089'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1633$7088'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1632$7087'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1631$7086'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1630$7085'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1629$7084'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1627$7083'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1626$7082'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1622$7081'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1620$7080'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1619$7079'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1617$7078'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1616$7077'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1614$7076'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1613$7075'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1584$7074'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1583$7073'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1582$7072'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1581$7071'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1579$7070'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1578$7069'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1577$7068'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1575$7067'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1572$7066'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1569$7065'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1567$7064'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1564$7063'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1563$7062'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1561$7061'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1560$7060'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1559$7059'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1558$7058'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1551$7057'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1541$7056'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1540$7055'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1539$7054'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1538$7053'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1537$7052'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1536$7051'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1535$7050'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1534$7049'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1533$7048'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1531$7047'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1530$7046'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1526$7045'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1524$7044'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1523$7043'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1521$7042'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1520$7041'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1518$7040'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1517$7039'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1488$7038'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1487$7037'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1486$7036'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1485$7035'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1483$7034'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1482$7033'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1481$7032'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1479$7031'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1476$7030'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1473$7029'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1471$7028'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1468$7027'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1467$7026'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1465$7025'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1464$7024'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1463$7023'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1462$7022'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1455$7021'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1445$7020'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1444$7019'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1443$7018'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1442$7017'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1441$7016'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1440$7015'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1439$7014'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1438$7013'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1437$7012'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1435$7011'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1434$7010'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1433$7009'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1432$7008'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1431$7007'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1430$7006'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1429$7005'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1428$7004'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1427$7003'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1426$7002'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1425$7001'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1424$7000'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1423$6999'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1422$6998'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1420$6997'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1419$6996'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1418$6995'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1417$6994'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1415$6993'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1414$6992'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1413$6991'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1412$6990'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1411$6989'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1410$6988'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1409$6987'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1408$6986'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1407$6985'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1406$6984'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1405$6983'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1404$6982'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1403$6981'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1402$6980'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1400$6979'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1394$6978'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1387$6977'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1386$6976'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1375$6975'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1374$6974'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1373$6973'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1371$6972'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1370$6971'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1369$6970'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1368$6969'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1367$6968'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1366$6967'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1365$6966'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1364$6965'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1351$6964'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1350$6963'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1349$6962'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1348$6961'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1347$6960'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1346$6959'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1345$6958'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1344$6957'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1343$6956'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1342$6955'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1341$6954'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1340$6953'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1339$6952'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1338$6951'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1337$6950'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1336$6949'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1335$6948'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1334$6947'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1333$6946'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1332$6945'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1331$6944'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1330$6943'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1329$6942'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1328$6941'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1325$6940'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1324$6939'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1322$6938'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1310$6937'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1309$6936'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1308$6935'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1307$6934'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1306$6933'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1303$6932'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1300$6931'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1299$6930'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1298$6929'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1297$6928'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1295$6927'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1289$6926'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1288$6925'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1287$6924'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1286$6923'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1285$6922'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1283$6921'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1282$6920'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1281$6919'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1280$6918'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1279$6917'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1277$6916'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1271$6915'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1270$6914'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1268$6913'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1267$6912'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1265$6911'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1264$6910'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1263$6909'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1262$6908'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1261$6907'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1259$6906'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1253$6905'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1251$6904'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1250$6903'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1249$6902'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1248$6901'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1247$6900'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1245$6899'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1239$6898'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1238$6897'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1237$6896'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1236$6895'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1235$6894'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1226$6893'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1225$6892'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1224$6891'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1223$6890'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1222$6889'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1213$6888'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1207$6887'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1206$6886'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1205$6885'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1203$6884'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1202$6883'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1201$6882'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1200$6881'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1199$6880'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1191$6879'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1188$6878'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1185$6877'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1182$6876'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1179$6875'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1178$6874'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1177$6873'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1176$6872'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1175$6871'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1174$6870'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1173$6869'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1172$6868'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1171$6867'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1170$6866'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1169$6865'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1146$6864'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1141$6863'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1138$6862'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1100$6861'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1098$6860'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1097$6859'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1095$6858'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1093$6857'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1092$6856'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1073$6855'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1072$6854'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1071$6853'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1070$6852'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1068$6851'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1067$6850'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1064$6849'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1060$6848'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1059$6847'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1057$6846'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1056$6845'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1054$6844'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1053$6843'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1052$6842'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1049$6841'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1048$6840'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1047$6839'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1045$6838'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1029$6837'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1025$6836'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1023$6835'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1022$6834'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1021$6833'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1020$6832'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1019$6831'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1013$6830'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1009$6829'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:1000$6828'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:999$6827'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:998$6826'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:995$6825'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:993$6824'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:991$6823'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:990$6822'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:989$6821'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:988$6820'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:987$6819'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:986$6818'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:982$6817'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:980$6816'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:979$6815'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:977$6814'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:975$6813'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:973$6812'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:971$6811'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:970$6810'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:958$6809'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:942$6808'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:941$6807'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:940$6806'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:939$6805'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:938$6804'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:936$6803'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:935$6802'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:934$6801'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:924$6800'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:923$6799'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:919$6798'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:918$6797'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:915$6796'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:914$6795'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:913$6794'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:912$6793'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:910$6792'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:908$6791'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:907$6790'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:905$6789'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:903$6788'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:901$6787'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:898$6786'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:897$6785'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:896$6784'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:893$6783'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:892$6782'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:891$6781'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:890$6780'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:874$6779'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:873$6778'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:872$6777'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:871$6776'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:870$6775'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:855$6774'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:852$6773'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:850$6772'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:849$6771'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:847$6770'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:841$6769'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:840$6768'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:823$6767'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:804$6766'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:803$6765'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:802$6764'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:792$6763'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:789$6762'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:788$6761'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:787$6760'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:786$6759'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:779$6758'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:743$6757'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:741$6756'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:740$6755'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:738$6754'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:736$6753'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:735$6752'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:716$6751'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:715$6750'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:714$6749'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:713$6748'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:711$6747'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:708$6746'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:706$6745'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:702$6744'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:701$6743'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:697$6742'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:689$6741'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:683$6740'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:676$6739'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:673$6738'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:672$6737'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:660$6736'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:659$6735'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:657$6734'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:656$6733'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:655$6732'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:654$6731'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:653$6730'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:651$6729'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:645$6728'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:644$6727'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:643$6726'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:642$6725'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:638$6724'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:637$6723'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:636$6722'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:635$6721'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:634$6720'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:631$6719'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:628$6718'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:625$6717'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:622$6716'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:620$6715'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:619$6714'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:618$6713'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:617$6712'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:615$6711'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:614$6710'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:610$6709'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:603$6708'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:599$6707'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:592$6706'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:588$6705'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:581$6704'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:577$6703'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:570$6702'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:568$6701'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:567$6700'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:541$6699'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:539$6698'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:538$6697'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:537$6696'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:536$6695'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:535$6694'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:516$6693'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:515$6692'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:512$6691'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:511$6690'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:510$6689'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:503$6688'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:502$6687'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:497$6686'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:490$6685'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:488$6684'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:486$6683'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:485$6682'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:484$6681'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:483$6680'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:482$6679'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:481$6678'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:480$6677'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:479$6676'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:478$6675'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:477$6674'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:476$6673'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10651$6626'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10637$6618'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10623$6610'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10609$6602'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10595$6594'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10581$6586'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10567$6578'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10553$6570'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10539$6562'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10525$6554'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10511$6546'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10497$6538'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10483$6530'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10469$6522'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10455$6514'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10441$6506'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10349$6479'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10345$6477'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10345$6477'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10322$6451'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10318$6449'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10318$6449'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2914$7628'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10299$6439'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10285$6436'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10280$6429'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10265$6426'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10260$6419'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2913$7627'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10241$6409'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2912$7626'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10223$6399'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10209$6397'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10204$6389'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10189$6387'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10184$6379'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10003$6371'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2911$7625'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9986$6361'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2910$7624'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9968$6351'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2909$7623'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9950$6341'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:2902$7622'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9932$6331'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9900$6329'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9900$6329'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9895$6321'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9879$6319'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9879$6319'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9874$6311'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9860$6309'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9837$6283'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9822$6281'.
Found and cleaned up 266 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8259$6019'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8224$6018'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8198$6015'.
Found and cleaned up 11 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8121$6004'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8104$6003'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8054$5996'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8037$5989'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8020$5982'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8003$5975'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7986$5968'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7969$5967'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7952$5966'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7944$5952'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7936$5951'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7928$5950'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7920$5936'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7912$5935'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7904$5934'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7896$5920'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7888$5919'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7880$5918'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7872$5904'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7864$5903'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7856$5902'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7839$5901'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7822$5900'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7805$5899'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7788$5898'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7771$5897'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7754$5896'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7737$5895'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7720$5894'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7703$5893'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7686$5892'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7669$5891'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7652$5890'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7635$5889'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7618$5888'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7601$5887'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7584$5886'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7567$5885'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7550$5884'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7539$5883'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7528$5882'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7517$5881'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7506$5880'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7495$5879'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7484$5878'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7473$5877'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7462$5876'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7159$5612'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7152$5611'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7140$5607'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7131$5603'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7122$5599'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7113$5595'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7104$5591'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7095$5587'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7086$5583'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7077$5579'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7067$5577'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7061$5576'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7047$5572'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7038$5568'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7029$5564'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7020$5560'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7011$5556'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7002$5552'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6993$5548'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6984$5544'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6955$5539'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6946$5535'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6937$5531'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6928$5527'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6919$5523'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6910$5519'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6901$5515'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6892$5513'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6883$5511'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6877$5510'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6865$5506'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6856$5502'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6847$5498'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6838$5494'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6829$5490'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6820$5486'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6804$5484'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6795$5480'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6786$5476'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6777$5472'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6768$5468'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6752$5466'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6746$5465'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6732$5464'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6726$5463'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6712$5459'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6703$5455'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6694$5451'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6685$5447'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6676$5443'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6667$5439'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6658$5435'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6649$5431'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6640$5427'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6631$5423'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6622$5419'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6613$5415'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6604$5411'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6595$5407'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6586$5403'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6577$5399'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6568$5395'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6555$5393'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6555$5393'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6547$5389'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6538$5385'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6529$5381'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6490$5376'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6448$5354'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6438$5341'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6428$5328'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6383$5324'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6368$5317'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6346$5314'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6346$5314'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6332$5313'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6297$5312'.
Found and cleaned up 10 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6218$5300'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6203$5293'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6180$5290'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6180$5290'.
Found and cleaned up 3 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6154$5287'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6120$5286'.
Found and cleaned up 6 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5955$5271'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5940$5264'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5889$4391'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5854$3776'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5819$3361'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5784$3140'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5764$3135'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5748$3133'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5734$3132'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5729$3131'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5689$3117'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5678$3114'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5669$3111'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5615$3099'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5608$3098'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5601$3097'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5585$3096'.
Found and cleaned up 3 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5485$3091'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5451$3085'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5433$3084'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5402$3078'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5389$3075'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5380$3072'.
Found and cleaned up 6 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5288$3059'.
Found and cleaned up 15 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5172$3047'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5137$2174'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5102$1559'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5067$1144'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5032$923'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5012$918'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4996$916'.
Found and cleaned up 8 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4930$907'.
Found and cleaned up 5 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4861$883'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4836$879'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4797$878'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4770$872'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4734$867'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4722$865'.
Found and cleaned up 7 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4652$859'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4630$858'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4615$846'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4595$845'.
Found and cleaned up 9 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4487$698'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4474$689'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4474$689'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4465$682'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4465$682'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4456$675'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4456$675'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4447$668'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4447$668'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4441$667'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4441$667'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4435$666'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4435$666'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4429$665'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4429$665'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4415$612'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4408$609'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4408$609'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4402$608'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4402$608'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4396$607'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4396$607'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4382$554'.
Found and cleaned up 14 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4275$511'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4247$502'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4225$498'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4225$498'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4214$489'.
Found and cleaned up 14 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4112$481'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4084$472'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4062$468'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4062$468'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4051$459'.
Found and cleaned up 14 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3949$451'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3921$442'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3899$438'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3899$438'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3888$429'.
Found and cleaned up 14 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3786$421'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3758$412'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3736$408'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3736$408'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3725$399'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3680$395'.
Found and cleaned up 3 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3613$382'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3608$381'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3604$380'.
Found and cleaned up 2 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3525$379'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3485$376'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3485$376'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3475$373'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3475$373'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3456$365'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3426$354'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3403$345'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3403$345'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3395$343'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3395$343'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3329$330'.
Found and cleaned up 4 empty switches in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3287$327'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3277$314'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3261$299'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3211$281'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3185$268'.
Found and cleaned up 1 empty switch in `\alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3178$267'.
Removing empty process `alpha_board.$proc$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3178$267'.
Cleaned up 1190 empty switches.

5.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
Optimizing module DataCache.
Optimizing module i2s.
Optimizing module VexRiscv.
Optimizing module alpha_board.

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module i2s.
Deleting now unused module VexRiscv.

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 1191 unused cells and 8627 unused wires.

5.11. Executing CHECK pass (checking for obvious problems).
Checking module alpha_board...
Found and reported 0 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 1015 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8873: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$8967: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$13797: \basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'1
      Replacing known input bits on port A of cell $procmux$13794: \basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'0
      Replacing known input bits on port A of cell $procmux$14117: \basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$14115: \basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$14112: \basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$14110: \basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port B of cell $procmux$14108: \basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$14237: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$14235: \basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$14232: \basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$15532: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$15530: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$15527: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$15578: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$15576: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$15573: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$12006: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$12004: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$12002: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$12010: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$12008: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$12212: \basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12210: \basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12228: \basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12226: \basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12258: \basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12256: \basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$12286: \basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$12393: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12391: \basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12409: \basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12407: \basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12425: \basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12423: \basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12488: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12486: \basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12504: \basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12502: \basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12520: \basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12518: \basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12583: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12581: \basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12599: \basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12597: \basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12615: \basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12613: \basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12678: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12676: \basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12694: \basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12692: \basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$12710: \basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$12708: \basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$14142: \basesoc_ethmac_sram86_source_last -> 1'0
      Replacing known input bits on port B of cell $procmux$14140: \basesoc_ethmac_sram86_source_last -> 1'1
      Replacing known input bits on port A of cell $procmux$13832: \basesoc_txdatapath_liteethmacgap_state -> 1'1
      Replacing known input bits on port A of cell $procmux$13829: \basesoc_txdatapath_liteethmacgap_state -> 1'0
      Replacing known input bits on port A of cell $procmux$13865: \basesoc_txdatapath_liteethmactxlastbe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$13862: \basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$13860: \basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10272.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10417.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10443.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10577.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10608.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10610.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10616.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10626.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10628.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10634.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10652.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10665.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10667.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10673.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$10683.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10685.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10691.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10709.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10752.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10758.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10764.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10773.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10779.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10785.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10791.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10800.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10888.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10960.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$10981.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11035.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11057.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11067.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11069.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11075.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11085.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11087.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11093.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11105.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11111.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11120.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11130.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11132.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11138.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11148.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11150.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11156.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11168.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11174.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$11183.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8930.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9100.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9104.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9113.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9119.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9130.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9134.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9143.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9149.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9160.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9164.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9173.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9179.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9188.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9199.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9202.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9206.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9214.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9217.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9221.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9229.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9233.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9242.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9248.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9263.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9275.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9277.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9281.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9289.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9293.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9302.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9308.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9319.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9323.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9332.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9338.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9347.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9358.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9361.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9365.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9373.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9377.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9385.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9389.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9398.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9404.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9413.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9425.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9427.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9431.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9439.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9443.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9452.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9458.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9481.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9511.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9520.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$9556.
    dead port 1/2 on $mux $flatten\i2s.$procmux$9641.
    dead port 1/2 on $mux $flatten\i2s.$procmux$9647.
    dead port 1/2 on $mux $flatten\i2s.$procmux$9653.
Removed 110 multiplexer ports.

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$10427: $auto$opt_reduce.cc:134:opt_mux$16503
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$10590: { $flatten\VexRiscv.$procmux$10593_CMP $auto$opt_reduce.cc:134:opt_mux$16505 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$10595: { $flatten\VexRiscv.$procmux$10599_CMP $flatten\VexRiscv.$procmux$10598_CMP $auto$opt_reduce.cc:134:opt_mux$16507 }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$10655: { }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$10712: { }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$11205:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1564$7632_EN[31:0]$7823 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8944:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6145$8760_EN[21:0]$8773 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8955:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6133$8759_EN[31:0]$8764 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9583:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5431$8535_EN[7:0]$8563 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9592:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5428$8534_EN[7:0]$8560 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9601:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5425$8533_EN[7:0]$8557 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9610:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5422$8532_EN[7:0]$8554 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9627:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404$8531_EN[21:0]$8541 [0] }
    Consolidated identical input bits for $mux cell $flatten\i2s.$procmux$9638:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\i2s.$procmux$9638_Y
      New ports: A=1'0, B=1'1, Y=$flatten\i2s.$procmux$9638_Y [0]
      New connections: $flatten\i2s.$procmux$9638_Y [15:1] = { $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] $flatten\i2s.$procmux$9638_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$11218:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [7:1] = { $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] $0$memwr$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10653$265_EN[7:0]$6629 [0] }
    Consolidated identical input bits for $mux cell $procmux$11227:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [7:1] = { $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] $0$memwr$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10639$264_EN[7:0]$6621 [0] }
    Consolidated identical input bits for $mux cell $procmux$11236:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [7:1] = { $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] $0$memwr$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10625$263_EN[7:0]$6613 [0] }
    Consolidated identical input bits for $mux cell $procmux$11245:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [7:1] = { $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] $0$memwr$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10611$262_EN[7:0]$6605 [0] }
    Consolidated identical input bits for $mux cell $procmux$11254:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [7:1] = { $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] $0$memwr$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10597$261_EN[7:0]$6597 [0] }
    Consolidated identical input bits for $mux cell $procmux$11263:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [7:1] = { $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] $0$memwr$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10583$260_EN[7:0]$6589 [0] }
    Consolidated identical input bits for $mux cell $procmux$11272:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [7:1] = { $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] $0$memwr$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10569$259_EN[7:0]$6581 [0] }
    Consolidated identical input bits for $mux cell $procmux$11281:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [7:1] = { $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] $0$memwr$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10555$258_EN[7:0]$6573 [0] }
    Consolidated identical input bits for $mux cell $procmux$11290:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [7:1] = { $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] $0$memwr$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10541$257_EN[7:0]$6565 [0] }
    Consolidated identical input bits for $mux cell $procmux$11299:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [7:1] = { $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] $0$memwr$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10527$256_EN[7:0]$6557 [0] }
    Consolidated identical input bits for $mux cell $procmux$11308:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [7:1] = { $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] $0$memwr$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10513$255_EN[7:0]$6549 [0] }
    Consolidated identical input bits for $mux cell $procmux$11317:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [7:1] = { $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] $0$memwr$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10499$254_EN[7:0]$6541 [0] }
    Consolidated identical input bits for $mux cell $procmux$11326:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [7:1] = { $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] $0$memwr$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10485$253_EN[7:0]$6533 [0] }
    Consolidated identical input bits for $mux cell $procmux$11335:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [7:1] = { $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] $0$memwr$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10471$252_EN[7:0]$6525 [0] }
    Consolidated identical input bits for $mux cell $procmux$11344:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [7:1] = { $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] $0$memwr$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10457$251_EN[7:0]$6517 [0] }
    Consolidated identical input bits for $mux cell $procmux$11353:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [7:1] = { $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] $0$memwr$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10443$250_EN[7:0]$6509 [0] }
    Consolidated identical input bits for $mux cell $procmux$11362:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24]
      New connections: { $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [31:25] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [23:0] } = { $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10357$249_EN[31:0]$6491 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11371:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16]
      New connections: { $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [31:17] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [15:0] } = { 8'00000000 $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11380:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8]
      New connections: { $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [31:9] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_EN[31:0]$6485 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$11389:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0]
      New connections: $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] $0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482 [0] }
    Consolidated identical input bits for $mux cell $procmux$11400:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24]
      New connections: { $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [31:25] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [23:0] } = { $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10330$245_EN[31:0]$6463 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11409:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16]
      New connections: { $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [31:17] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [15:0] } = { 8'00000000 $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11418:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8]
      New connections: { $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [31:9] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_EN[31:0]$6457 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$11427:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0]
      New connections: $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] $0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454 [0] }
    Consolidated identical input bits for $mux cell $procmux$11438:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0]
      New connections: $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [13:1] = { $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] $0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_EN[13:0]$6442 [0] }
    Consolidated identical input bits for $mux cell $procmux$11447:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0]
      New connections: $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [31:1] = { $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] $0$memwr$\mem_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10282$240_EN[31:0]$6432 [0] }
    Consolidated identical input bits for $mux cell $procmux$11456:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0]
      New connections: $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [31:1] = { $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] $0$memwr$\mem_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10262$239_EN[31:0]$6422 [0] }
    Consolidated identical input bits for $mux cell $procmux$11465:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0]
      New connections: $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [13:1] = { $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] $0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_EN[13:0]$6412 [0] }
    Consolidated identical input bits for $mux cell $procmux$11474:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0]
      New connections: $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [41:1] = { $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] $0$memwr$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10225$237_EN[41:0]$6402 [0] }
    Consolidated identical input bits for $mux cell $procmux$11483:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0]
      New connections: $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [41:1] = { $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] $0$memwr$\storage_7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10206$236_EN[41:0]$6392 [0] }
    Consolidated identical input bits for $mux cell $procmux$11492:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0]
      New connections: $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [41:1] = { $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] $0$memwr$\storage_6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10186$235_EN[41:0]$6382 [0] }
    Consolidated identical input bits for $mux cell $procmux$11501:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0]
      New connections: $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [23:1] = { $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] $0$memwr$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10005$234_EN[23:0]$6374 [0] }
    Consolidated identical input bits for $mux cell $procmux$11510:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0]
      New connections: $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [21:1] = { $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] $0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_EN[21:0]$6364 [0] }
    Consolidated identical input bits for $mux cell $procmux$11519:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0]
      New connections: $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [21:1] = { $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] $0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_EN[21:0]$6354 [0] }
    Consolidated identical input bits for $mux cell $procmux$11528:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0]
      New connections: $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [21:1] = { $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] $0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_EN[21:0]$6344 [0] }
    Consolidated identical input bits for $mux cell $procmux$11537:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0]
      New connections: $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [21:1] = { $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] $0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_EN[21:0]$6334 [0] }
    Consolidated identical input bits for $mux cell $procmux$11548:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0]
      New connections: $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [9:1] = { $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] $0$memwr$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9897$229_EN[9:0]$6324 [0] }
    Consolidated identical input bits for $mux cell $procmux$11559:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0]
      New connections: $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [9:1] = { $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] $0$memwr$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9876$228_EN[9:0]$6314 [0] }
    Consolidated identical input bits for $mux cell $procmux$11568:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24]
      New connections: { $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [31:25] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [23:0] } = { $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9845$227_EN[31:0]$6295 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11577:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16]
      New connections: { $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [31:17] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$11586:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8]
      New connections: { $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [31:9] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_EN[31:0]$6289 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$11595:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0]
      New connections: $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] $0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286 [0] }
    New ctrl vector for $pmux cell $procmux$11706: { $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6532$5382_Y $procmux$11663_CMP $procmux$11661_CMP $procmux$11660_CMP $procmux$11659_CMP $procmux$11658_CMP }
    New ctrl vector for $pmux cell $procmux$11730: { $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6532$5382_Y $procmux$11663_CMP $procmux$11662_CMP $procmux$11660_CMP $procmux$11659_CMP }
    New ctrl vector for $pmux cell $procmux$11786: { $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6532$5382_Y $procmux$11663_CMP $procmux$11662_CMP $auto$opt_reduce.cc:134:opt_mux$16509 $procmux$11659_CMP $procmux$11657_CMP $procmux$11795_CMP $procmux$11794_CMP $procmux$11793_CMP $procmux$11791_CMP $procmux$11790_CMP $procmux$11789_CMP $procmux$11788_CMP $procmux$11787_CMP }
    New ctrl vector for $pmux cell $procmux$13096: $auto$opt_reduce.cc:134:opt_mux$16511
    New ctrl vector for $pmux cell $procmux$13101: $auto$opt_reduce.cc:134:opt_mux$16513
    New ctrl vector for $pmux cell $procmux$13106: { $procmux$13099_CMP $auto$opt_reduce.cc:134:opt_mux$16515 }
    New ctrl vector for $pmux cell $procmux$13111: { $procmux$13099_CMP $auto$opt_reduce.cc:134:opt_mux$16517 }
    New ctrl vector for $pmux cell $procmux$13116: { $procmux$13099_CMP $auto$opt_reduce.cc:134:opt_mux$16519 }
    New ctrl vector for $pmux cell $procmux$13121: { $procmux$13099_CMP $auto$opt_reduce.cc:134:opt_mux$16521 }
    New ctrl vector for $pmux cell $procmux$13126: { $procmux$13099_CMP $auto$opt_reduce.cc:134:opt_mux$16523 }
    New ctrl vector for $pmux cell $procmux$13481: $auto$opt_reduce.cc:134:opt_mux$16525
    New ctrl vector for $pmux cell $procmux$13485: $auto$opt_reduce.cc:134:opt_mux$16527
    New ctrl vector for $pmux cell $procmux$13489: $auto$opt_reduce.cc:134:opt_mux$16529
    New ctrl vector for $pmux cell $procmux$13501: $auto$opt_reduce.cc:134:opt_mux$16531
    New ctrl vector for $pmux cell $procmux$13580: { $procmux$13594_CMP $procmux$13588_CMP $auto$opt_reduce.cc:134:opt_mux$16533 }
    New ctrl vector for $pmux cell $procmux$13601: $auto$opt_reduce.cc:134:opt_mux$16535
    New ctrl vector for $pmux cell $procmux$13621: { $procmux$13594_CMP $procmux$13588_CMP $auto$opt_reduce.cc:134:opt_mux$16537 }
    New ctrl vector for $pmux cell $procmux$13637: $auto$opt_reduce.cc:134:opt_mux$16539
    New ctrl vector for $pmux cell $procmux$13651: $auto$opt_reduce.cc:134:opt_mux$16541
    New ctrl vector for $pmux cell $procmux$13662: $auto$opt_reduce.cc:134:opt_mux$16543
    New ctrl vector for $pmux cell $procmux$13736: $auto$opt_reduce.cc:134:opt_mux$16545
    New ctrl vector for $pmux cell $procmux$13747: $auto$opt_reduce.cc:134:opt_mux$16547
    New ctrl vector for $pmux cell $procmux$13756: $auto$opt_reduce.cc:134:opt_mux$16549
    New ctrl vector for $pmux cell $procmux$13973: $procmux$13961_CMP
    New ctrl vector for $pmux cell $procmux$14009: $procmux$13961_CMP
    New ctrl vector for $pmux cell $procmux$14028: $auto$opt_reduce.cc:134:opt_mux$16551
    New ctrl vector for $mux cell $procmux$14078: { }
    New ctrl vector for $pmux cell $procmux$14191: $auto$opt_reduce.cc:134:opt_mux$16553
    New ctrl vector for $pmux cell $procmux$14211: $auto$opt_reduce.cc:134:opt_mux$16555
    New ctrl vector for $pmux cell $procmux$14346: $auto$opt_reduce.cc:134:opt_mux$16557
    New ctrl vector for $pmux cell $procmux$14350: $auto$opt_reduce.cc:134:opt_mux$16559
    New ctrl vector for $pmux cell $procmux$14396: { $procmux$14387_CMP $auto$opt_reduce.cc:134:opt_mux$16561 }
    New ctrl vector for $pmux cell $procmux$14409: $auto$opt_reduce.cc:134:opt_mux$16563
    New ctrl vector for $pmux cell $procmux$14429: $auto$opt_reduce.cc:134:opt_mux$16565
    New ctrl vector for $pmux cell $procmux$14436: $auto$opt_reduce.cc:134:opt_mux$16567
    New ctrl vector for $pmux cell $procmux$14514: $auto$opt_reduce.cc:134:opt_mux$16569
    New ctrl vector for $pmux cell $procmux$14533: $auto$opt_reduce.cc:134:opt_mux$16571
    New ctrl vector for $pmux cell $procmux$14553: $auto$opt_reduce.cc:134:opt_mux$16573
    New ctrl vector for $pmux cell $procmux$14575: { $procmux$14500_CMP $procmux$14492_CMP $auto$opt_reduce.cc:134:opt_mux$16575 }
    New ctrl vector for $pmux cell $procmux$14599: { $procmux$14500_CMP $auto$opt_reduce.cc:134:opt_mux$16577 }
    New ctrl vector for $pmux cell $procmux$14630: $auto$opt_reduce.cc:134:opt_mux$16579
    New ctrl vector for $pmux cell $procmux$14650: $auto$opt_reduce.cc:134:opt_mux$16581
    New ctrl vector for $pmux cell $procmux$14676: $auto$opt_reduce.cc:134:opt_mux$16583
    New ctrl vector for $pmux cell $procmux$14735: $auto$opt_reduce.cc:134:opt_mux$16585
    New ctrl vector for $pmux cell $procmux$14754: $auto$opt_reduce.cc:134:opt_mux$16587
    New ctrl vector for $pmux cell $procmux$14774: $auto$opt_reduce.cc:134:opt_mux$16589
    New ctrl vector for $pmux cell $procmux$14796: { $procmux$14721_CMP $procmux$14713_CMP $auto$opt_reduce.cc:134:opt_mux$16591 }
    New ctrl vector for $pmux cell $procmux$14820: { $procmux$14721_CMP $auto$opt_reduce.cc:134:opt_mux$16593 }
    New ctrl vector for $pmux cell $procmux$14851: $auto$opt_reduce.cc:134:opt_mux$16595
    New ctrl vector for $pmux cell $procmux$14871: $auto$opt_reduce.cc:134:opt_mux$16597
    New ctrl vector for $pmux cell $procmux$14897: $auto$opt_reduce.cc:134:opt_mux$16599
    New ctrl vector for $pmux cell $procmux$14956: $auto$opt_reduce.cc:134:opt_mux$16601
    New ctrl vector for $pmux cell $procmux$14975: $auto$opt_reduce.cc:134:opt_mux$16603
    New ctrl vector for $pmux cell $procmux$14995: $auto$opt_reduce.cc:134:opt_mux$16605
    New ctrl vector for $pmux cell $procmux$15017: { $procmux$14942_CMP $procmux$14934_CMP $auto$opt_reduce.cc:134:opt_mux$16607 }
    New ctrl vector for $pmux cell $procmux$15041: { $procmux$14942_CMP $auto$opt_reduce.cc:134:opt_mux$16609 }
    New ctrl vector for $pmux cell $procmux$15072: $auto$opt_reduce.cc:134:opt_mux$16611
    New ctrl vector for $pmux cell $procmux$15092: $auto$opt_reduce.cc:134:opt_mux$16613
    New ctrl vector for $pmux cell $procmux$15118: $auto$opt_reduce.cc:134:opt_mux$16615
    New ctrl vector for $pmux cell $procmux$15177: $auto$opt_reduce.cc:134:opt_mux$16617
    New ctrl vector for $pmux cell $procmux$15196: $auto$opt_reduce.cc:134:opt_mux$16619
    New ctrl vector for $pmux cell $procmux$15216: $auto$opt_reduce.cc:134:opt_mux$16621
    New ctrl vector for $pmux cell $procmux$15238: { $procmux$15163_CMP $procmux$15155_CMP $auto$opt_reduce.cc:134:opt_mux$16623 }
    New ctrl vector for $pmux cell $procmux$15262: { $procmux$15163_CMP $auto$opt_reduce.cc:134:opt_mux$16625 }
    New ctrl vector for $pmux cell $procmux$15293: $auto$opt_reduce.cc:134:opt_mux$16627
    New ctrl vector for $pmux cell $procmux$15313: $auto$opt_reduce.cc:134:opt_mux$16629
    New ctrl vector for $pmux cell $procmux$15339: $auto$opt_reduce.cc:134:opt_mux$16631
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $flatten\i2s.$procmux$9676:
      Old ports: A=$flatten\i2s.$2$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8518, B=16'0000000000000000, Y=$flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505
      New ports: A=$flatten\i2s.$procmux$9638_Y [0], B=1'0, Y=$flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0]
      New connections: $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [15:1] = { $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] $flatten\i2s.$0$memwr$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:75$8501_EN[15:0]$8505 [0] }
  Optimizing cells in module \alpha_board.
Performed a total of 124 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 146 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$15771 ($dff) from module alpha_board.
Setting constant 0-bit at position 0 on $procdff$16387 ($dff) from module alpha_board.
Setting constant 0-bit at position 0 on $procdff$16258 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $procdff$16258 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$15786 ($dff) from module alpha_board.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 1 unused cells and 1243 unused wires.

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$13485.
    dead port 2/2 on $mux $procmux$13485.
    dead port 1/2 on $mux $procmux$13489.
    dead port 1/2 on $mux $procmux$13747.
    dead port 2/2 on $mux $procmux$13747.
    dead port 1/2 on $mux $procmux$14028.
    dead port 2/2 on $mux $procmux$14028.
Removed 7 multiplexer ports.

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    New ctrl vector for $pmux cell $procmux$13126: $auto$opt_reduce.cc:134:opt_mux$16511
    New ctrl vector for $pmux cell $procmux$13764: $auto$opt_reduce.cc:134:opt_mux$16633
  Optimizing cells in module \alpha_board.
Performed a total of 2 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 1 unused cells and 13 unused wires.

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.12.23. Finished OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking alpha_board.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking alpha_board.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking alpha_board.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking alpha_board.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking alpha_board.basesoc_ethmac_liteethmaccrc32checker_last_be as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking alpha_board.basesoc_ethmac_tx_crc_pipe_valid_source_payload_error as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking alpha_board.basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking alpha_board.basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_liteethmacsramreader_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_liteethmacsramwriter_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_rxdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking alpha_board.basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking alpha_board.basesoc_txdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_txdatapath_liteethmacpreambleinserter_state as FSM state register:
    Register has an initialization value.
Not marking alpha_board.basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$16448 ($dff) from module alpha_board (D = \ethphy_rx_ctl_reg [0], Q = \ethphy_source_valid, rval = 1'0).
Adding SRST signal on $procdff$16447 ($dff) from module alpha_board (D = \ethphy_rx_data_reg, Q = \ethphy_source_payload_data, rval = 8'00000000).
Adding SRST signal on $procdff$16446 ($dff) from module alpha_board (D = \ethphy_rx_data, Q = \ethphy_rx_data_reg, rval = 8'00000000).
Adding SRST signal on $procdff$16445 ($dff) from module alpha_board (D = \ethphy_rx_ctl_reg, Q = \ethphy_rx_ctl_reg_d, rval = 2'00).
Adding SRST signal on $procdff$16444 ($dff) from module alpha_board (D = \ethphy_rx_ctl, Q = \ethphy_rx_ctl_reg, rval = 2'00).
Adding SRST signal on $procdff$16443 ($dff) from module alpha_board (D = $procmux$13045_Y, Q = \ethphy_link_status, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16639 ($sdff) from module alpha_board (D = \ethphy_rx_data [0], Q = \ethphy_link_status).
Adding SRST signal on $procdff$16442 ($dff) from module alpha_board (D = $procmux$13049_Y, Q = \ethphy_duplex_status, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16641 ($sdff) from module alpha_board (D = \ethphy_rx_data [3], Q = \ethphy_duplex_status).
Adding SRST signal on $procdff$16441 ($dff) from module alpha_board (D = $procmux$13053_Y, Q = \ethphy_clock_speed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16643 ($sdff) from module alpha_board (D = \ethphy_rx_data [1], Q = \ethphy_clock_speed).
Adding SRST signal on $procdff$16440 ($dff) from module alpha_board (D = $procmux$13062_Y, Q = \basesoc_ethmac_rx_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$16438 ($dff) from module alpha_board (D = { $procmux$13005_Y $procmux$13029_Y $procmux$13013_Y $procmux$13022_Y }, Q = \basesoc_ethmac_rx_converter_converter_source_payload_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16646 ($sdff) from module alpha_board (D = { 1'0 \basesoc_ethmac_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \basesoc_ethmac_rx_converter_converter_source_payload_data [39:30]).
Adding EN signal on $auto$opt_dff.cc:682:run$16646 ($sdff) from module alpha_board (D = { 1'0 \basesoc_ethmac_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \basesoc_ethmac_rx_converter_converter_source_payload_data [19:10]).
Adding EN signal on $auto$opt_dff.cc:682:run$16646 ($sdff) from module alpha_board (D = { 1'0 \basesoc_ethmac_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \basesoc_ethmac_rx_converter_converter_source_payload_data [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$16646 ($sdff) from module alpha_board (D = { 1'0 \basesoc_ethmac_rx_converter_converter_sink_last \ethphy_source_payload_data }, Q = \basesoc_ethmac_rx_converter_converter_source_payload_data [29:20]).
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$16658 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$16655 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$16652 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$16649 ($sdffe) from module alpha_board.
Adding EN signal on $procdff$16437 ($dff) from module alpha_board (D = $0\basesoc_ethmac_rx_converter_converter_source_last[0:0], Q = \basesoc_ethmac_rx_converter_converter_source_last).
Adding EN signal on $procdff$16436 ($dff) from module alpha_board (D = 1'0, Q = \basesoc_ethmac_rx_converter_converter_source_first).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16662 ($dffe) from module alpha_board.
Adding SRST signal on $procdff$16435 ($dff) from module alpha_board (D = $procmux$13091_Y, Q = \basesoc_ethmac_rx_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16663 ($sdff) from module alpha_board (D = $procmux$13089_Y, Q = \basesoc_ethmac_rx_converter_converter_demux).
Adding SRST signal on $procdff$16434 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary, Q = \basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$16433 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next, Q = \basesoc_ethmac_rx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$16430 ($dff) from module alpha_board (D = \basesoc_txdatapath_liteethmactxlastbe_next_state, Q = \basesoc_txdatapath_liteethmactxlastbe_state, rval = 1'0).
Adding SRST signal on $procdff$16429 ($dff) from module alpha_board (D = \basesoc_txdatapath_liteethmacgap_next_state, Q = \basesoc_txdatapath_liteethmacgap_state, rval = 1'0).
Adding SRST signal on $procdff$16428 ($dff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5499$3092_Y, Q = \basesoc_ethmac_tx_gap_counter, rval = 4'0000).
Adding SRST signal on $procdff$16427 ($dff) from module alpha_board (D = $procmux$12999_Y, Q = \basesoc_ethmac_tx_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16670 ($sdff) from module alpha_board (D = $procmux$12997_Y, Q = \basesoc_ethmac_tx_converter_converter_mux).
Adding SRST signal on $procdff$16426 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary, Q = \basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$16425 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next, Q = \basesoc_ethmac_tx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding SRST signal on $procdff$16391 ($dff) from module alpha_board (D = \slave_sel, Q = \slave_sel_r, rval = 5'00000).
Adding SRST signal on $procdff$16390 ($dff) from module alpha_board (D = { \rddata_en [1:0] \basesoc_sdram_master_p0_rddata_en }, Q = \rddata_en, rval = 3'000).
Adding SRST signal on $procdff$16389 ($dff) from module alpha_board (D = \csr_bankarray_csrbank3_ev_pending_re, Q = \pending_re, rval = 1'0).
Adding SRST signal on $procdff$16388 ($dff) from module alpha_board (D = $procmux$11988_Y, Q = \pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16677 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \pending_r).
Adding SRST signal on $procdff$16386 ($dff) from module alpha_board (D = $procmux$11992_Y, Q = \ok_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16679 ($sdff) from module alpha_board (D = 1'0, Q = \ok_pending).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16680 ($sdffe) from module alpha_board.
Adding SRST signal on $procdff$16373 ($dff) from module alpha_board (D = $procmux$11998_Y, Q = \init_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16681 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \init_storage).
Adding SRST signal on $procdff$16371 ($dff) from module alpha_board (D = $procmux$12006_Y, Q = \grant, rval = 1'0).
Adding SRST signal on $procdff$16370 ($dff) from module alpha_board (D = $procmux$12015_Y, Q = \ethphy_reset_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16684 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \ethphy_reset_storage).
Adding SRST signal on $procdff$16367 ($dff) from module alpha_board (D = $procmux$12019_Y, Q = \ethphy_counter, rval = 9'000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16686 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9025$6223_Y, Q = \ethphy_counter).
Adding SRST signal on $procdff$16366 ($dff) from module alpha_board (D = $procmux$12023_Y, Q = \ethphy__w_storage, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$16688 ($sdff) from module alpha_board (D = \basesoc_dat_w [2:0], Q = \ethphy__w_storage).
Adding SRST signal on $procdff$16363 ($dff) from module alpha_board (D = $procmux$12027_Y, Q = \enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16690 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \enable_storage).
Adding SRST signal on $procdff$16361 ($dff) from module alpha_board (D = $procmux$12031_Y, Q = \dta_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16692 ($sdff) from module alpha_board (D = \basesoc_dat_w [15:0], Q = \dta_storage).
Adding SRST signal on $procdff$16359 ($dff) from module alpha_board (D = \rddata_en [2], Q = \dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$16358 ($dff) from module alpha_board (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$16357 ($dff) from module alpha_board (D = $procmux$11656_Y, Q = \csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16356 ($dff) from module alpha_board (D = $procmux$11683_Y, Q = \csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16355 ($dff) from module alpha_board (D = $procmux$11706_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16354 ($dff) from module alpha_board (D = $procmux$11730_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16353 ($dff) from module alpha_board (D = $procmux$11747_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16352 ($dff) from module alpha_board (D = $procmux$11786_Y, Q = \csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16351 ($dff) from module alpha_board (D = $procmux$11812_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$16350 ($dff) from module alpha_board (D = $procmux$12036_Y, Q = \count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16707 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8279$6023_Y, Q = \count).
Adding SRST signal on $procdff$16348 ($dff) from module alpha_board (D = $procmux$12045_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16709 ($sdff) from module alpha_board (D = $procmux$12043_Y, Q = \basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$16347 ($dff) from module alpha_board (D = $procmux$12052_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$16345 ($dff) from module alpha_board (D = { $procmux$11605_Y $procmux$11974_Y $procmux$11617_Y $procmux$11626_Y }, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16716 ($sdff) from module alpha_board (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$opt_dff.cc:682:run$16716 ($sdff) from module alpha_board (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$opt_dff.cc:682:run$16716 ($sdff) from module alpha_board (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$16716 ($sdff) from module alpha_board (D = \basesoc_sdram_slave_p0_rddata, Q = \basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$16342 ($dff) from module alpha_board (D = $procmux$12086_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16729 ($sdff) from module alpha_board (D = $procmux$12084_Y, Q = \basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$16341 ($dff) from module alpha_board (D = $procmux$12090_Y, Q = \basesoc_wishbone_bridge_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16731 ($sdff) from module alpha_board (D = \basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value, Q = \basesoc_wishbone_bridge_count).
Adding SRST signal on $procdff$16340 ($dff) from module alpha_board (D = $or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4873$885_Y, Q = \basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$16339 ($dff) from module alpha_board (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16738 ($sdff) from module alpha_board (D = \basesoc_wishbone2csr_next_state, Q = \basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$16338 ($dff) from module alpha_board (D = $procmux$12098_Y, Q = \basesoc_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16742 ($sdff) from module alpha_board (D = \basesoc_we_wishbone2csr_next_value2, Q = \basesoc_we).
Adding SRST signal on $procdff$16335 ($dff) from module alpha_board (D = \basesoc_uart_tx_fifo_sink_ready, Q = \basesoc_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$16334 ($dff) from module alpha_board (D = $procmux$12104_Y, Q = \basesoc_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16745 ($sdff) from module alpha_board (D = $procmux$12104_Y, Q = \basesoc_uart_tx_pending).
Adding SRST signal on $procdff$16333 ($dff) from module alpha_board (D = $procmux$12111_Y, Q = \basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16749 ($sdff) from module alpha_board (D = $procmux$12111_Y, Q = \basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$16332 ($dff) from module alpha_board (D = $procmux$12115_Y, Q = \basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16753 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8345$6043_Y, Q = \basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$16331 ($dff) from module alpha_board (D = $procmux$12124_Y, Q = \basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$16755 ($sdff) from module alpha_board (D = $procmux$12124_Y, Q = \basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$16330 ($dff) from module alpha_board (D = $procmux$12128_Y, Q = \basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16763 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8348$6044_Y, Q = \basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$16326 ($dff) from module alpha_board (D = \basesoc_uart_rx_fifo_readable, Q = \basesoc_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$16325 ($dff) from module alpha_board (D = $procmux$12134_Y, Q = \basesoc_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16766 ($sdff) from module alpha_board (D = $procmux$12134_Y, Q = \basesoc_uart_rx_pending).
Adding SRST signal on $procdff$16324 ($dff) from module alpha_board (D = $procmux$12141_Y, Q = \basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16770 ($sdff) from module alpha_board (D = $procmux$12141_Y, Q = \basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$16323 ($dff) from module alpha_board (D = $procmux$12145_Y, Q = \basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16774 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8367$6054_Y, Q = \basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$16322 ($dff) from module alpha_board (D = $procmux$12154_Y, Q = \basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$16776 ($sdff) from module alpha_board (D = $procmux$12154_Y, Q = \basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$16321 ($dff) from module alpha_board (D = $procmux$12158_Y, Q = \basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16784 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8370$6055_Y, Q = \basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$16320 ($dff) from module alpha_board (D = \csr_bankarray_csrbank6_ev_pending_re, Q = \basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$16319 ($dff) from module alpha_board (D = $procmux$12162_Y, Q = \basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16787 ($sdff) from module alpha_board (D = \basesoc_dat_w [1:0], Q = \basesoc_uart_pending_r).
Adding SRST signal on $procdff$16318 ($dff) from module alpha_board (D = $procmux$12166_Y, Q = \basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16789 ($sdff) from module alpha_board (D = \basesoc_dat_w [1:0], Q = \basesoc_uart_enable_storage).
Adding SRST signal on $procdff$16316 ($dff) from module alpha_board (D = \basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \basesoc_txdatapath_liteethmacpreambleinserter_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16791 ($sdff) from module alpha_board (D = \basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \basesoc_txdatapath_liteethmacpreambleinserter_state).
Adding SRST signal on $procdff$16315 ($dff) from module alpha_board (D = \basesoc_txdatapath_liteethmacpaddinginserter_next_state, Q = \basesoc_txdatapath_liteethmacpaddinginserter_state, rval = 1'0).
Adding SRST signal on $procdff$16314 ($dff) from module alpha_board (D = \basesoc_txdatapath_bufferizeendpoints_next_state, Q = \basesoc_txdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16804 ($sdff) from module alpha_board (D = \basesoc_txdatapath_bufferizeendpoints_next_state, Q = \basesoc_txdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$16313 ($dff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8299$6034_Y [32], Q = \basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$16312 ($dff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8299$6034_Y [31:0], Q = \basesoc_tx_phase, rval = 8246337).
Adding EN signal on $procdff$16311 ($dff) from module alpha_board (D = \basesoc_tx_data_rs232phytx_next_value2, Q = \basesoc_tx_data).
Adding EN signal on $procdff$16310 ($dff) from module alpha_board (D = \basesoc_tx_count_rs232phytx_next_value0, Q = \basesoc_tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$16821 ($dffe) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3304$328_Y, Q = \basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$16309 ($dff) from module alpha_board (D = \basesoc_timer_status_status, Q = \basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$16308 ($dff) from module alpha_board (D = $procmux$12176_Y, Q = \basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16826 ($sdff) from module alpha_board (D = $procmux$12176_Y, Q = \basesoc_timer_zero_pending).
Adding SRST signal on $procdff$16307 ($dff) from module alpha_board (D = $procmux$12180_Y, Q = \basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$16830 ($sdff) from module alpha_board (D = \basesoc_timer_value, Q = \basesoc_timer_value_status).
Adding SRST signal on $procdff$16305 ($dff) from module alpha_board (D = $procmux$11638_Y, Q = \basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$16304 ($dff) from module alpha_board (D = $procmux$12184_Y, Q = \basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16833 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$16303 ($dff) from module alpha_board (D = \csr_bankarray_csrbank5_update_value0_re, Q = \basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$16301 ($dff) from module alpha_board (D = $procmux$12188_Y, Q = \basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$16836 ($sdff) from module alpha_board (D = \basesoc_dat_w, Q = \basesoc_timer_reload_storage).
Adding SRST signal on $procdff$16299 ($dff) from module alpha_board (D = \csr_bankarray_csrbank5_ev_pending_re, Q = \basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$16298 ($dff) from module alpha_board (D = $procmux$12192_Y, Q = \basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16839 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_timer_pending_r).
Adding SRST signal on $procdff$16297 ($dff) from module alpha_board (D = $procmux$12196_Y, Q = \basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$16841 ($sdff) from module alpha_board (D = \basesoc_dat_w, Q = \basesoc_timer_load_storage).
Adding SRST signal on $procdff$16295 ($dff) from module alpha_board (D = $procmux$12200_Y, Q = \basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16843 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_timer_enable_storage).
Adding SRST signal on $procdff$16293 ($dff) from module alpha_board (D = $procmux$12204_Y, Q = \basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16845 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_timer_en_storage).
Adding EN signal on $procdff$16291 ($dff) from module alpha_board (D = \basesoc_dat_w, Q = \basesoc_sdram_wrdata_storage).
Adding SRST signal on $procdff$16289 ($dff) from module alpha_board (D = $procmux$12212_Y, Q = \basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16288 ($dff) from module alpha_board (D = $procmux$12219_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$16288 ($dff) from module alpha_board (D = $procmux$12222_Y [2], Q = \basesoc_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16854 ($sdff) from module alpha_board (D = $procmux$12222_Y [2], Q = \basesoc_sdram_twtrcon_count [2]).
Adding EN signal on $auto$opt_dff.cc:682:run$16853 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8951$6186_Y [1:0], Q = \basesoc_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$16287 ($dff) from module alpha_board (D = $procmux$12231_Y, Q = \basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16286 ($dff) from module alpha_board (D = $procmux$12235_Y, Q = \basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16862 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8921$6180_Y, Q = \basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$16285 ($dff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8413$6070_Y, Q = \basesoc_sdram_timer_count1, rval = 10'1110101001).
Adding SRST signal on $procdff$16284 ($dff) from module alpha_board (D = $procmux$12245_Y, Q = \basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16867 ($sdff) from module alpha_board (D = $procmux$12245_Y, Q = \basesoc_sdram_time1).
Adding SRST signal on $procdff$16283 ($dff) from module alpha_board (D = $procmux$12252_Y, Q = \basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$16871 ($sdff) from module alpha_board (D = $procmux$12252_Y, Q = \basesoc_sdram_time0).
Adding SRST signal on $procdff$16282 ($dff) from module alpha_board (D = $procmux$12261_Y, Q = \basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16281 ($dff) from module alpha_board (D = $procmux$12265_Y, Q = \basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16878 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8936$6183_Y, Q = \basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$16280 ($dff) from module alpha_board (D = $procmux$12272_Y, Q = \basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$16880 ($sdff) from module alpha_board (D = \basesoc_dat_w [3:0], Q = \basesoc_sdram_storage).
Adding SRST signal on $procdff$16279 ($dff) from module alpha_board (D = $procmux$11904_Y, Q = \basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$16278 ($dff) from module alpha_board (D = $procmux$12279_Y, Q = \basesoc_sdram_sequencer_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$16885 ($sdff) from module alpha_board (D = $procmux$12279_Y, Q = \basesoc_sdram_sequencer_counter).
Adding SRST signal on $procdff$16277 ($dff) from module alpha_board (D = $procmux$12288_Y, Q = \basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16891 ($sdff) from module alpha_board (D = $procmux$12286_Y, Q = \basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$16275 ($dff) from module alpha_board (D = $procmux$12295_Y, Q = \basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$16893 ($sdff) from module alpha_board (D = \basesoc_sdram_csr_dfi_p0_rddata, Q = \basesoc_sdram_rddata_status).
Adding SRST signal on $procdff$16273 ($dff) from module alpha_board (D = $procmux$11943_Y, Q = \basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$16272 ($dff) from module alpha_board (D = $procmux$12301_Y, Q = \basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16900 ($sdff) from module alpha_board (D = $procmux$12299_Y, Q = \basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$16271 ($dff) from module alpha_board (D = \basesoc_sdram_twtrcon_valid, Q = \basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$16270 ($dff) from module alpha_board (D = $not$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8909$6178_Y, Q = \basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$16269 ($dff) from module alpha_board (D = $and$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8044$5991_Y, Q = \basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$16268 ($dff) from module alpha_board (D = $not$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8908$6177_Y, Q = \basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$16266 ($dff) from module alpha_board (D = $not$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8907$6176_Y, Q = \basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$16265 ($dff) from module alpha_board (D = \rhs_array_muxed16, Q = \basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$16264 ($dff) from module alpha_board (D = \array_muxed1, Q = \basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$16263 ($dff) from module alpha_board (D = $procmux$12305_Y, Q = \basesoc_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16921 ($sdff) from module alpha_board (D = \basesoc_dat_w [7:0], Q = \basesoc_sdram_command_storage).
Adding SRST signal on $procdff$16261 ($dff) from module alpha_board (D = $procmux$11908_Y, Q = \basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$16260 ($dff) from module alpha_board (D = $procmux$11918_Y, Q = \basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$16259 ($dff) from module alpha_board (D = $procmux$11925_Y, Q = \basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$16257 ($dff) from module alpha_board (D = $procmux$11935_Y [9:0], Q = \basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$16257 ($dff) from module alpha_board (D = $procmux$11937_Y [10], Q = \basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$16256 ($dff) from module alpha_board (D = $procmux$12346_Y, Q = \basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16938 ($sdff) from module alpha_board (D = $procmux$12317_Y, Q = \basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$16254 ($dff) from module alpha_board (D = $procmux$12393_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16253 ($dff) from module alpha_board (D = $procmux$12403_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16955 ($sdff) from module alpha_board (D = $procmux$12403_Y, Q = \basesoc_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$16252 ($dff) from module alpha_board (D = $procmux$12409_Y, Q = \basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$16251 ($dff) from module alpha_board (D = $procmux$12419_Y, Q = \basesoc_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$16962 ($sdff) from module alpha_board (D = $procmux$12419_Y, Q = \basesoc_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$16250 ($dff) from module alpha_board (D = $procmux$12425_Y, Q = \basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$16249 ($dff) from module alpha_board (D = $procmux$12432_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$16249 ($dff) from module alpha_board (D = $procmux$12435_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16972 ($sdff) from module alpha_board (D = $procmux$12435_Y [1], Q = \basesoc_sdram_bankmachine3_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$16971 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8771$6168_Y [0], Q = \basesoc_sdram_bankmachine3_trascon_count [0]).
Adding SRST signal on $procdff$16248 ($dff) from module alpha_board (D = $procmux$12439_Y, Q = \basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16979 ($sdff) from module alpha_board (D = 1'1, Q = \basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$16247 ($dff) from module alpha_board (D = $procmux$12449_Y, Q = \basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16981 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$16246 ($dff) from module alpha_board (D = $procmux$12453_Y, Q = \basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$16987 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8711$6151_Y, Q = \basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$16245 ($dff) from module alpha_board (D = $procmux$12457_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16989 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine3_source_valid, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$16244 ($dff) from module alpha_board (D = $procmux$12461_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$16991 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$16243 ($dff) from module alpha_board (D = $procmux$12465_Y, Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$16993 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$16240 ($dff) from module alpha_board (D = $procmux$12478_Y, Q = \basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$16995 ($sdff) from module alpha_board (D = $procmux$12478_Y, Q = \basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$16239 ($dff) from module alpha_board (D = $procmux$12482_Y, Q = \basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17003 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8714$6152_Y, Q = \basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$16238 ($dff) from module alpha_board (D = $procmux$12488_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16237 ($dff) from module alpha_board (D = $procmux$12498_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17008 ($sdff) from module alpha_board (D = $procmux$12498_Y, Q = \basesoc_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$16236 ($dff) from module alpha_board (D = $procmux$12504_Y, Q = \basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$16235 ($dff) from module alpha_board (D = $procmux$12514_Y, Q = \basesoc_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17015 ($sdff) from module alpha_board (D = $procmux$12514_Y, Q = \basesoc_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$16234 ($dff) from module alpha_board (D = $procmux$12520_Y, Q = \basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$16233 ($dff) from module alpha_board (D = $procmux$12527_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$16233 ($dff) from module alpha_board (D = $procmux$12530_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17025 ($sdff) from module alpha_board (D = $procmux$12530_Y [1], Q = \basesoc_sdram_bankmachine2_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$17024 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8695$6146_Y [0], Q = \basesoc_sdram_bankmachine2_trascon_count [0]).
Adding SRST signal on $procdff$16232 ($dff) from module alpha_board (D = $procmux$12534_Y, Q = \basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17032 ($sdff) from module alpha_board (D = 1'1, Q = \basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$16231 ($dff) from module alpha_board (D = $procmux$12544_Y, Q = \basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17034 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$16230 ($dff) from module alpha_board (D = $procmux$12548_Y, Q = \basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17040 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8635$6129_Y, Q = \basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$16229 ($dff) from module alpha_board (D = $procmux$12552_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17042 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine2_source_valid, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$16228 ($dff) from module alpha_board (D = $procmux$12556_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17044 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$16227 ($dff) from module alpha_board (D = $procmux$12560_Y, Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17046 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$16224 ($dff) from module alpha_board (D = $procmux$12573_Y, Q = \basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17048 ($sdff) from module alpha_board (D = $procmux$12573_Y, Q = \basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$16223 ($dff) from module alpha_board (D = $procmux$12577_Y, Q = \basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17056 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8638$6130_Y, Q = \basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$16222 ($dff) from module alpha_board (D = $procmux$12583_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16221 ($dff) from module alpha_board (D = $procmux$12593_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17061 ($sdff) from module alpha_board (D = $procmux$12593_Y, Q = \basesoc_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$16220 ($dff) from module alpha_board (D = $procmux$12599_Y, Q = \basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$16219 ($dff) from module alpha_board (D = $procmux$12609_Y, Q = \basesoc_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17068 ($sdff) from module alpha_board (D = $procmux$12609_Y, Q = \basesoc_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$16218 ($dff) from module alpha_board (D = $procmux$12615_Y, Q = \basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$16217 ($dff) from module alpha_board (D = $procmux$12622_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$16217 ($dff) from module alpha_board (D = $procmux$12625_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17078 ($sdff) from module alpha_board (D = $procmux$12625_Y [1], Q = \basesoc_sdram_bankmachine1_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$17077 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8619$6124_Y [0], Q = \basesoc_sdram_bankmachine1_trascon_count [0]).
Adding SRST signal on $procdff$16216 ($dff) from module alpha_board (D = $procmux$12629_Y, Q = \basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17085 ($sdff) from module alpha_board (D = 1'1, Q = \basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$16215 ($dff) from module alpha_board (D = $procmux$12639_Y, Q = \basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17087 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$16214 ($dff) from module alpha_board (D = $procmux$12643_Y, Q = \basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17093 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8559$6107_Y, Q = \basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$16213 ($dff) from module alpha_board (D = $procmux$12647_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17095 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine1_source_valid, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$16212 ($dff) from module alpha_board (D = $procmux$12651_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17097 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$16211 ($dff) from module alpha_board (D = $procmux$12655_Y, Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17099 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$16208 ($dff) from module alpha_board (D = $procmux$12668_Y, Q = \basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17101 ($sdff) from module alpha_board (D = $procmux$12668_Y, Q = \basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$16207 ($dff) from module alpha_board (D = $procmux$12672_Y, Q = \basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17109 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8562$6108_Y, Q = \basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$16206 ($dff) from module alpha_board (D = $procmux$12678_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$16205 ($dff) from module alpha_board (D = $procmux$12688_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17114 ($sdff) from module alpha_board (D = $procmux$12688_Y, Q = \basesoc_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$16204 ($dff) from module alpha_board (D = $procmux$12694_Y, Q = \basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$16203 ($dff) from module alpha_board (D = $procmux$12704_Y, Q = \basesoc_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17121 ($sdff) from module alpha_board (D = $procmux$12704_Y, Q = \basesoc_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$16202 ($dff) from module alpha_board (D = $procmux$12710_Y, Q = \basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$16201 ($dff) from module alpha_board (D = $procmux$12717_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding SRST signal on $procdff$16201 ($dff) from module alpha_board (D = $procmux$12720_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17131 ($sdff) from module alpha_board (D = $procmux$12720_Y [1], Q = \basesoc_sdram_bankmachine0_trascon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$17130 ($sdff) from module alpha_board (D = $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8543$6102_Y [0], Q = \basesoc_sdram_bankmachine0_trascon_count [0]).
Adding SRST signal on $procdff$16200 ($dff) from module alpha_board (D = $procmux$12724_Y, Q = \basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17138 ($sdff) from module alpha_board (D = 1'1, Q = \basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$16199 ($dff) from module alpha_board (D = $procmux$12734_Y, Q = \basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17140 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$16198 ($dff) from module alpha_board (D = $procmux$12738_Y, Q = \basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17146 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8483$6085_Y, Q = \basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$16197 ($dff) from module alpha_board (D = $procmux$12742_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17148 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine0_source_valid, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$16196 ($dff) from module alpha_board (D = $procmux$12746_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17150 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$16195 ($dff) from module alpha_board (D = $procmux$12750_Y, Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17152 ($sdff) from module alpha_board (D = \basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$16192 ($dff) from module alpha_board (D = $procmux$12763_Y, Q = \basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17154 ($sdff) from module alpha_board (D = $procmux$12763_Y, Q = \basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$16191 ($dff) from module alpha_board (D = $procmux$12767_Y, Q = \basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17162 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8486$6086_Y, Q = \basesoc_sdram_bankmachine0_consume).
Adding EN signal on $procdff$16190 ($dff) from module alpha_board (D = \basesoc_dat_w [1:0], Q = \basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$16188 ($dff) from module alpha_board (D = \basesoc_dat_w [10:0], Q = \basesoc_sdram_address_storage).
Adding SRST signal on $procdff$16186 ($dff) from module alpha_board (D = $procmux$12775_Y, Q = \basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$17166 ($sdff) from module alpha_board (D = \basesoc_dat_w, Q = \basesoc_scratch_storage).
Adding SRST signal on $procdff$16184 ($dff) from module alpha_board (D = \basesoc_rxdatapath_liteethmacpreamblechecker_next_state, Q = \basesoc_rxdatapath_liteethmacpreamblechecker_state, rval = 1'0).
Adding SRST signal on $procdff$16183 ($dff) from module alpha_board (D = \basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \basesoc_rxdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17169 ($sdff) from module alpha_board (D = \basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \basesoc_rxdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$16182 ($dff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8314$6035_Y [32], Q = \basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$16181 ($dff) from module alpha_board (D = \multiregimpl0_regs1, Q = \basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$16180 ($dff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8314$6035_Y [31:0], Q = \basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$16179 ($dff) from module alpha_board (D = \basesoc_rx_data_rs232phyrx_next_value1, Q = \basesoc_rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$17188 ($dffe) from module alpha_board (D = { \multiregimpl0_regs1 \basesoc_rx_data [7:1] }, Q = \basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$16178 ($dff) from module alpha_board (D = \basesoc_rx_count_rs232phyrx_next_value0, Q = \basesoc_rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$17192 ($dffe) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3343$331_Y, Q = \basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$16177 ($dff) from module alpha_board (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$16176 ($dff) from module alpha_board (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$16175 ($dff) from module alpha_board (D = $procmux$12783_Y, Q = \basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17198 ($sdff) from module alpha_board (D = \basesoc_dat_w [1:0], Q = \basesoc_reset_storage).
Adding SRST signal on $procdff$16174 ($dff) from module alpha_board (D = \csr_bankarray_csrbank0_reset0_re, Q = \basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$16173 ($dff) from module alpha_board (D = $procmux$11978_Y, Q = \basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$16172 ($dff) from module alpha_board (D = \basesoc_liteethmacsramwriter_next_state, Q = \basesoc_liteethmacsramwriter_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17202 ($sdff) from module alpha_board (D = \basesoc_liteethmacsramwriter_next_state, Q = \basesoc_liteethmacsramwriter_state).
Adding SRST signal on $procdff$16171 ($dff) from module alpha_board (D = \basesoc_liteethmacsramreader_next_state, Q = \basesoc_liteethmacsramreader_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17214 ($sdff) from module alpha_board (D = \basesoc_liteethmacsramreader_next_state, Q = \basesoc_liteethmacsramreader_state).
Adding SRST signal on $procdff$16170 ($dff) from module alpha_board (D = \basesoc_litedramnativeportconverter_next_state, Q = \basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$16169 ($dff) from module alpha_board (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17225 ($sdff) from module alpha_board (D = \basesoc_litedramcore_refresher_next_state, Q = \basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$16168 ($dff) from module alpha_board (D = $or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8958$6199_Y, Q = \basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$16167 ($dff) from module alpha_board (D = \basesoc_litedramcore_new_master_rdata_valid2, Q = \basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$16166 ($dff) from module alpha_board (D = \basesoc_litedramcore_new_master_rdata_valid1, Q = \basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$16165 ($dff) from module alpha_board (D = \basesoc_litedramcore_new_master_rdata_valid0, Q = \basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$16164 ($dff) from module alpha_board (D = $or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8959$6211_Y, Q = \basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$16163 ($dff) from module alpha_board (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17240 ($sdff) from module alpha_board (D = \basesoc_litedramcore_multiplexer_next_state, Q = \basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$16162 ($dff) from module alpha_board (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17256 ($sdff) from module alpha_board (D = \basesoc_litedramcore_bankmachine3_next_state, Q = \basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$16161 ($dff) from module alpha_board (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17276 ($sdff) from module alpha_board (D = \basesoc_litedramcore_bankmachine2_next_state, Q = \basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$16160 ($dff) from module alpha_board (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17296 ($sdff) from module alpha_board (D = \basesoc_litedramcore_bankmachine1_next_state, Q = \basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$16159 ($dff) from module alpha_board (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17316 ($sdff) from module alpha_board (D = \basesoc_litedramcore_bankmachine0_next_state, Q = \basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$16158 ($dff) from module alpha_board (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17336 ($sdff) from module alpha_board (D = \basesoc_fullmemorywe_next_state, Q = \basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$16157 ($dff) from module alpha_board (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17346 ($sdff) from module alpha_board (D = \basesoc_fsm_next_state, Q = \basesoc_fsm_state).
Adding EN signal on $procdff$16156 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_preamble_count_liteethmac_clockdomainsrenamer2_next_value, Q = \basesoc_ethmac_tx_preamble_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$17356 ($dffe) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5315$3061_Y, Q = \basesoc_ethmac_tx_preamble_count, rval = 1'0).
Adding SRST signal on $procdff$16155 ($dff) from module alpha_board (D = $procmux$12789_Y, Q = \basesoc_ethmac_tx_padding_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17364 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_padding_counter_liteethmac_clockdomainsrenamer0_next_value, Q = \basesoc_ethmac_tx_padding_counter).
Adding SRST signal on $procdff$16154 ($dff) from module alpha_board (D = $procmux$12793_Y, Q = \basesoc_ethmac_tx_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$17370 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_crc_liteethmaccrcengine3_next, Q = \basesoc_ethmac_tx_crc_reg).
Adding SRST signal on $procdff$16153 ($dff) from module alpha_board (D = $procmux$12799_Y, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17372 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_padding_source_valid, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_valid).
Adding SRST signal on $procdff$16152 ($dff) from module alpha_board (D = $procmux$12803_Y, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17374 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_padding_source_payload_last_be, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$16151 ($dff) from module alpha_board (D = $procmux$12807_Y, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_error, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17376 ($sdff) from module alpha_board (D = 4'0000, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17377 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17377 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$17377 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$17377 ($sdffe) from module alpha_board.
Adding SRST signal on $procdff$16150 ($dff) from module alpha_board (D = $procmux$12811_Y, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17378 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_padding_source_payload_data, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data).
Adding EN signal on $procdff$16149 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_padding_source_last, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_last).
Adding EN signal on $procdff$16148 ($dff) from module alpha_board (D = 1'0, Q = \basesoc_ethmac_tx_crc_pipe_valid_source_first).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17381 ($dffe) from module alpha_board.
Adding SRST signal on $procdff$16147 ($dff) from module alpha_board (D = $procmux$12819_Y, Q = \basesoc_ethmac_tx_crc_last_be2, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17382 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_crc_last_be2_liteethmac_clockdomainsrenamer1_next_value1, Q = \basesoc_ethmac_tx_crc_last_be2).
Adding SRST signal on $procdff$16146 ($dff) from module alpha_board (D = $procmux$12823_Y, Q = \basesoc_ethmac_tx_crc_crc_packet, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17384 ($sdff) from module alpha_board (D = \basesoc_ethmac_tx_crc_crc_packet_liteethmac_clockdomainsrenamer1_next_value0, Q = \basesoc_ethmac_tx_crc_crc_packet).
Adding SRST signal on $procdff$16145 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary, Q = \basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$16144 ($dff) from module alpha_board (D = \basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next, Q = \basesoc_ethmac_tx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$16140 ($dff) from module alpha_board (D = $procmux$12827_Y, Q = \basesoc_ethmac_sram58_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17388 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9120$6247_Y, Q = \basesoc_ethmac_sram58_consume).
Adding SRST signal on $procdff$16139 ($dff) from module alpha_board (D = $procmux$12831_Y, Q = \basesoc_ethmac_sram57_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17390 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9117$6246_Y, Q = \basesoc_ethmac_sram57_produce).
Adding SRST signal on $procdff$16138 ($dff) from module alpha_board (D = $procmux$12840_Y, Q = \basesoc_ethmac_sram55_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17392 ($sdff) from module alpha_board (D = $procmux$12840_Y, Q = \basesoc_ethmac_sram55_level).
Adding SRST signal on $procdff$16137 ($dff) from module alpha_board (D = $procmux$12844_Y, Q = \basesoc_ethmac_sram35_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17400 ($sdff) from module alpha_board (D = \basesoc_ethmac_sram35_length_liteethmac_liteethmacsramwriter_t_next_value, Q = \basesoc_ethmac_sram35_length).
Adding SRST signal on $procdff$16135 ($dff) from module alpha_board (D = $procmux$12848_Y, Q = \basesoc_ethmac_sram31_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17402 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_ethmac_sram31_storage).
Adding SRST signal on $procdff$16134 ($dff) from module alpha_board (D = $procmux$12852_Y, Q = \basesoc_ethmac_sram29_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17404 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_ethmac_sram29_r).
Adding SRST signal on $procdff$16133 ($dff) from module alpha_board (D = \csr_bankarray_csrbank1_sram_writer_ev_pending_re, Q = \basesoc_ethmac_sram28_re, rval = 1'0).
Adding SRST signal on $procdff$16130 ($dff) from module alpha_board (D = $procmux$12856_Y, Q = \basesoc_ethmac_sram144_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17407 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9151$6258_Y, Q = \basesoc_ethmac_sram144_consume).
Adding SRST signal on $procdff$16129 ($dff) from module alpha_board (D = $procmux$12860_Y, Q = \basesoc_ethmac_sram143_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17409 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9148$6257_Y, Q = \basesoc_ethmac_sram143_produce).
Adding SRST signal on $procdff$16128 ($dff) from module alpha_board (D = $procmux$12869_Y, Q = \basesoc_ethmac_sram141_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17411 ($sdff) from module alpha_board (D = $procmux$12869_Y, Q = \basesoc_ethmac_sram141_level).
Adding SRST signal on $procdff$16127 ($dff) from module alpha_board (D = $procmux$12873_Y, Q = \basesoc_ethmac_sram13_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17419 ($sdff) from module alpha_board (D = \basesoc_ethmac_sram13_status_liteethmac_liteethmacsramwriter_f_next_value, Q = \basesoc_ethmac_sram13_status).
Adding SRST signal on $procdff$16125 ($dff) from module alpha_board (D = $procmux$12877_Y, Q = \basesoc_ethmac_sram122_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17421 ($sdff) from module alpha_board (D = \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value, Q = \basesoc_ethmac_sram122_length).
Adding SRST signal on $procdff$16123 ($dff) from module alpha_board (D = $procmux$12881_Y, Q = \basesoc_ethmac_sram119_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17423 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_ethmac_sram119_storage).
Adding SRST signal on $procdff$16122 ($dff) from module alpha_board (D = $procmux$12885_Y, Q = \basesoc_ethmac_sram117_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17425 ($sdff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_ethmac_sram117_r).
Adding SRST signal on $procdff$16121 ($dff) from module alpha_board (D = \csr_bankarray_csrbank1_sram_reader_ev_pending_re, Q = \basesoc_ethmac_sram116_re, rval = 1'0).
Adding SRST signal on $procdff$16119 ($dff) from module alpha_board (D = $procmux$12891_Y, Q = \basesoc_ethmac_sram106_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17428 ($sdff) from module alpha_board (D = $procmux$12891_Y, Q = \basesoc_ethmac_sram106_pending).
Adding EN signal on $procdff$16117 ($dff) from module alpha_board (D = \basesoc_dat_w [10:0], Q = \basesoc_ethmac_sram102_storage).
Adding EN signal on $procdff$16115 ($dff) from module alpha_board (D = \basesoc_dat_w [0], Q = \basesoc_ethmac_sram100_storage).
Adding SRST signal on $procdff$16114 ($dff) from module alpha_board (D = $procmux$12899_Y, Q = \basesoc_ethmac_slot, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17434 ($sdff) from module alpha_board (D = \basesoc_ethmac_slot_liteethmac_liteethmacsramwriter_next_value, Q = \basesoc_ethmac_slot).
Adding SRST signal on $procdff$16113 ($dff) from module alpha_board (D = \basesoc_ethmac_slave_sel, Q = \basesoc_ethmac_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$16112 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary, Q = \basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$16111 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next, Q = \basesoc_ethmac_rx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding EN signal on $procdff$16108 ($dff) from module alpha_board (D = $not$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9113$6242_Y, Q = \basesoc_ethmac_pulsesynchronizer1_toggle_i).
Adding EN signal on $procdff$16106 ($dff) from module alpha_board (D = $not$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9068$6228_Y, Q = \basesoc_ethmac_pulsesynchronizer0_toggle_i).
Adding SRST signal on $procdff$16105 ($dff) from module alpha_board (D = $procmux$12907_Y, Q = \basesoc_ethmac_preamble_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17441 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9059$6226_Y, Q = \basesoc_ethmac_preamble_errors_status).
Adding SRST signal on $procdff$16103 ($dff) from module alpha_board (D = $procmux$12911_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17447 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9078$6232_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce).
Adding SRST signal on $procdff$16102 ($dff) from module alpha_board (D = $procmux$12922_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$17453 ($sdff) from module alpha_board (D = $procmux$12922_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_level).
Adding SRST signal on $procdff$16101 ($dff) from module alpha_board (D = $procmux$12928_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17465 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9081$6233_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume).
Adding EN signal on $procdff$16100 ($dff) from module alpha_board (D = 4'0000, Q = \basesoc_ethmac_liteethmaccrc32checker_last_be).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17467 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17467 ($dffe) from module alpha_board.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$17467 ($dffe) from module alpha_board.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$17467 ($dffe) from module alpha_board.
Adding SRST signal on $procdff$16099 ($dff) from module alpha_board (D = $procmux$12938_Y, Q = \basesoc_ethmac_liteethmaccrc32checker_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$17472 ($sdff) from module alpha_board (D = \basesoc_ethmac_liteethmaccrc32checker_crc_liteethmaccrcengine3_next, Q = \basesoc_ethmac_liteethmaccrc32checker_crc_reg).
Adding EN signal on $procdff$16098 ($dff) from module alpha_board (D = 1'0, Q = \basesoc_ethmac_liteethmaccrc32checker_crc_error1).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17474 ($dffe) from module alpha_board.
Adding SRST signal on $procdff$16097 ($dff) from module alpha_board (D = $procmux$11822_Y, Q = \basesoc_ethmac_interface3_ack, rval = 1'0).
Adding SRST signal on $procdff$16096 ($dff) from module alpha_board (D = $procmux$11826_Y, Q = \basesoc_ethmac_interface2_ack, rval = 1'0).
Adding SRST signal on $procdff$16095 ($dff) from module alpha_board (D = $procmux$11830_Y, Q = \basesoc_ethmac_interface1_ack, rval = 1'0).
Adding SRST signal on $procdff$16094 ($dff) from module alpha_board (D = $procmux$11834_Y, Q = \basesoc_ethmac_interface0_ack, rval = 1'0).
Adding SRST signal on $procdff$16093 ($dff) from module alpha_board (D = $procmux$12948_Y, Q = \basesoc_ethmac_crc_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17479 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9062$6227_Y, Q = \basesoc_ethmac_crc_errors_status).
Adding SRST signal on $procdff$16091 ($dff) from module alpha_board (D = $procmux$12952_Y, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17481 ($sdff) from module alpha_board (D = \basesoc_ethmac_rx_preamble_source_valid, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid).
Adding SRST signal on $procdff$16090 ($dff) from module alpha_board (D = $procmux$12956_Y, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17483 ($sdff) from module alpha_board (D = \storage_7_dat1 [35:32], Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be).
Adding SRST signal on $procdff$16089 ($dff) from module alpha_board (D = $procmux$12960_Y, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$17485 ($sdff) from module alpha_board (D = \basesoc_ethmac_rx_preamble_source_payload_error, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error).
Adding SRST signal on $procdff$16088 ($dff) from module alpha_board (D = $procmux$12964_Y, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17487 ($sdff) from module alpha_board (D = \storage_7_dat1 [31:0], Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data).
Adding EN signal on $procdff$16087 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_preamble_source_last, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last).
Adding EN signal on $procdff$16086 ($dff) from module alpha_board (D = \basesoc_ethmac_rx_preamble_source_first, Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first).
Adding SRST signal on $auto$opt_dff.cc:744:run$17490 ($dffe) from module alpha_board (D = \storage_7_dat1 [40], Q = \basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first, rval = 1'0).
Adding EN signal on $procdff$16085 ($dff) from module alpha_board (D = \basesoc_dat_w_wishbone2csr_next_value0, Q = \basesoc_dat_w).
Adding SRST signal on $procdff$16083 ($dff) from module alpha_board (D = $procmux$12976_Y, Q = \basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17493 ($sdff) from module alpha_board (D = $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8286$6025_Y, Q = \basesoc_bus_errors).
Adding SRST signal on $procdff$16082 ($dff) from module alpha_board (D = $procmux$11982_Y, Q = \basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding EN signal on $procdff$16080 ($dff) from module alpha_board (D = \basesoc_adr_wishbone2csr_next_value1, Q = \basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:744:run$17498 ($dffe) from module alpha_board (D = { \basesoc_wb_sdram_adr [13:11] \basesoc_ethmac_bus_adr [10:9] \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }, Q = \basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$16079 ($dff) from module alpha_board (D = $procmux$12982_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$17504 ($sdff) from module alpha_board (D = \basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$16059 ($dff) from module alpha_board (D = $memrd$\storage$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9881$6320_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$16054 ($dff) from module alpha_board (D = $memrd$\storage_1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9902$6330_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$16001 ($dff) from module alpha_board (D = $memrd$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10320$6450_DATA, Q = \mem_3_dat0).
Adding EN signal on $procdff$15987 ($dff) from module alpha_board (D = $memrd$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10347$6478_DATA, Q = \mem_4_dat0).
Adding SRST signal on $flatten\i2s.$procdff$15745 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9691_Y, Q = \i2s.derecho, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17510 ($sdff) from module alpha_board (D = $flatten\i2s.$procmux$9685_Y, Q = \i2s.derecho).
Adding SRST signal on $flatten\i2s.$procdff$15744 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9665_Y, Q = \i2s.state, rval = 1'0).
Adding SRST signal on $flatten\i2s.$procdff$15743 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9703_Y, Q = \i2s.c2, rval = 9'000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17515 ($sdff) from module alpha_board (D = $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529_Y [8:0], Q = \i2s.c2).
Adding SRST signal on $flatten\i2s.$procdff$15742 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9709_Y, Q = \i2s.c, rval = 9'000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17519 ($sdff) from module alpha_board (D = $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519_Y [8:0], Q = \i2s.c).
Adding SRST signal on $flatten\i2s.$procdff$15741 ($dff) from module alpha_board (D = $flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509_Y [8:0], Q = \i2s.counter, rval = 9'001000111).
Adding SRST signal on $flatten\i2s.$procdff$15740 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9718_Y, Q = \i2s.count16, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$17524 ($sdff) from module alpha_board (D = $flatten\i2s.$procmux$9714_Y, Q = \i2s.count16).
Adding SRST signal on $flatten\i2s.$procdff$15739 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9659_Y, Q = \i2s.ws, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17528 ($sdff) from module alpha_board (D = $flatten\i2s.$not$/home/david/Documents/dig2/complex/module/i2s.v:102$8527_Y, Q = \i2s.ws).
Adding EN signal on $flatten\i2s.$procdff$15738 ($dff) from module alpha_board (D = \i2s.A [15], Q = \i2s.sd).
Adding SRST signal on $flatten\i2s.$procdff$15737 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9730_Y, Q = \i2s.sck, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17537 ($sdff) from module alpha_board (D = $flatten\i2s.$not$/home/david/Documents/dig2/complex/module/i2s.v:89$8523_Y, Q = \i2s.sck).
Adding SRST signal on $flatten\i2s.$procdff$15736 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9738_Y, Q = \i2s.busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17541 ($sdff) from module alpha_board (D = 1'1, Q = \i2s.busy).
Adding EN signal on $flatten\i2s.$procdff$15735 ($dff) from module alpha_board (D = $flatten\i2s.$procmux$9745_Y, Q = \i2s.A).
Adding SRST signal on $auto$opt_dff.cc:744:run$17549 ($dffe) from module alpha_board (D = $flatten\i2s.$memrd$\MEM$/home/david/Documents/dig2/complex/module/i2s.v:101$8526_DATA [0], Q = \i2s.A [0], rval = 1'0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15734 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5398$8537_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15730 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$8550_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15729 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5415$8549_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15728 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5414$8548_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15727 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5413$8547_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15713 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15712 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15711 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$8743_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15710 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15709 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15708 ($dff) from module alpha_board (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15706 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15703 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17563 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15702 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17564 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15700 ($dff) from module alpha_board (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$17565 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15699 ($dff) from module alpha_board (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$17566 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15698 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17567 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15697 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15696 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15694 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15693 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15692 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15691 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17573 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15690 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15688 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15687 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15680 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$8991_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17577 ($sdff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17578 ($sdffe) from module alpha_board.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15679 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$8998_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17579 ($sdff) from module alpha_board (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17580 ($sdffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$15678 ($dff) from module alpha_board (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$17581 ($dffe) from module alpha_board.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15677 ($dff) from module alpha_board (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15676 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$9007_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17585 ($sdff) from module alpha_board (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15675 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5980$8757_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15674 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$8967_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15674 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$8981_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17591 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$8981_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15673 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$9019_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17595 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$9019_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$15672 ($dff) from module alpha_board (D = $flatten\VexRiscv.\dataCache_1.$procmux$9024_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17603 ($sdff) from module alpha_board (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15668 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6139$8769_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15664 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6151$8778_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15663 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8879_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17607 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$8823_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15662 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8884_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17611 ($sdff) from module alpha_board (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15661 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8893_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$17613 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8893_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15660 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8898_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17617 ($sdff) from module alpha_board (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17618 ($sdffe) from module alpha_board.
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15659 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8909_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17619 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8909_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15658 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15657 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15655 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17625 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15654 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17626 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15653 ($dff) from module alpha_board (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$17627 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15650 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17628 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15648 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15647 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15645 ($dff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8873_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$17631 ($sdff) from module alpha_board (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$8825_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$15644 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$15904 ($dff) from module alpha_board (D = $flatten\VexRiscv.$logic_and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4824$8471_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15903 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10098_Y, Q = \VexRiscv._zz_dBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17635 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10096_Y, Q = \VexRiscv._zz_dBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$15902 ($dff) from module alpha_board (D = $flatten\VexRiscv.$logic_and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4817$8466_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15901 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10105_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$17638 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$8465_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$15900 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10112_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17642 ($sdff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$15899 ($dff) from module alpha_board (D = $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$8223_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$15897 ($dff) from module alpha_board (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15896 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10119_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17654 ($sdff) from module alpha_board (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$15895 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10128_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17662 ($sdff) from module alpha_board (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$15894 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10137_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17670 ($sdff) from module alpha_board (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15893 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10051_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15892 ($dff) from module alpha_board (D = $flatten\VexRiscv.$logic_and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4707$8462_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15891 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10067_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15890 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10073_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15889 ($dff) from module alpha_board (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15886 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10151_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17691 ($sdff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15885 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10158_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17695 ($sdff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15884 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10165_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17699 ($sdff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$15883 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10184_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$15882 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10201_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15881 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10218_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15880 ($dff) from module alpha_board (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15877 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10228_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17707 ($sdff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15876 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10233_Y, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$17711 ($sdff) from module alpha_board (D = 1'0, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_rValidN).
Adding SRST signal on $flatten\VexRiscv.$procdff$15871 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10274_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17715 ($sdff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$15870 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10283_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17717 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10283_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$15869 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10290_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17721 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10290_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15868 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10297_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17725 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10297_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$15867 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10304_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17731 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10304_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$15864 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10318_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$17735 ($sdff) from module alpha_board (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17736 ($sdffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17736 ($sdffe) from module alpha_board.
Adding SRST signal on $flatten\VexRiscv.$procdff$15863 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10325_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17737 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10325_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15862 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10332_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17741 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10332_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15861 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10339_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17745 ($sdff) from module alpha_board (D = $flatten\VexRiscv.$procmux$10339_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$15859 ($dff) from module alpha_board (D = $or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3266$312_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$15858 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5143$8500_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$15857 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140$8499_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$15856 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$8498_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$15855 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$8497_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$15854 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$8496_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$15853 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$8495_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$15852 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$8494_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$15851 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$8493_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$15850 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$8492_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$15849 ($dff) from module alpha_board (D = $flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5116$8491_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$15848 ($dff) from module alpha_board (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$15847 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$15846 ($dff) from module alpha_board (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$15845 ($dff) from module alpha_board (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$15844 ($dff) from module alpha_board (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$15843 ($dff) from module alpha_board (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$15842 ($dff) from module alpha_board (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17766 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.$procdff$15841 ($dff) from module alpha_board (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$15840 ($dff) from module alpha_board (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$15839 ($dff) from module alpha_board (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$15838 ($dff) from module alpha_board (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$15837 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$15836 ($dff) from module alpha_board (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$15834 ($dff) from module alpha_board (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$15833 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$15832 ($dff) from module alpha_board (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$15831 ($dff) from module alpha_board (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$15830 ($dff) from module alpha_board (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$15829 ($dff) from module alpha_board (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15828 ($dff) from module alpha_board (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15827 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$15826 ($dff) from module alpha_board (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$15825 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15824 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15823 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$15822 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15821 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15820 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15819 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$15818 ($dff) from module alpha_board (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15817 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15816 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15815 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_23 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15814 ($dff) from module alpha_board (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$15813 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_31, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$15812 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15811 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15810 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_43, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$15809 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15808 ($dff) from module alpha_board (D = \VexRiscv.decode_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15807 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$15806 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$15805 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$15804 ($dff) from module alpha_board (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:744:run$17803 ($dffe) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_68, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$15803 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 [9] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_86 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15802 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_91 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15801 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15800 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15799 ($dff) from module alpha_board (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_110, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$15798 ($dff) from module alpha_board (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$15797 ($dff) from module alpha_board (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_109 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_125 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$15792 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$15791 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$15790 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$15789 ($dff) from module alpha_board (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15788 ($dff) from module alpha_board (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15787 ($dff) from module alpha_board (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$15785 ($dff) from module alpha_board (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$15784 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$9914_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$17823 ($sdff) from module alpha_board (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$15783 ($dff) from module alpha_board (D = $flatten\VexRiscv.$logic_and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4926$8490_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$15782 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$9758_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$15782 ($dff) from module alpha_board (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$17827 ($dffe) from module alpha_board.
Adding EN signal on $auto$opt_dff.cc:682:run$17826 ($sdff) from module alpha_board (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$15781 ($dff) from module alpha_board (D = $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$8481_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$15780 ($dff) from module alpha_board (D = $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$15780 ($dff) from module alpha_board (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$15779 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$9936_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:744:run$17846 ($dffe) from module alpha_board (D = 2'xx, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$17849 ($sdffce) from module alpha_board.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$17849 ($sdffce) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.$procdff$15778 ($dff) from module alpha_board (D = $flatten\VexRiscv.$procmux$9944_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:744:run$17854 ($dffe) from module alpha_board (D = $flatten\VexRiscv.$procmux$9942_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$opt_dff.cc:744:run$17854 ($dffe) from module alpha_board (D = 3'xxx, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$17858 ($sdffce) from module alpha_board.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$17858 ($sdffce) from module alpha_board.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$17858 ($sdffce) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.$procdff$15777 ($dff) from module alpha_board (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$15776 ($dff) from module alpha_board (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$15775 ($dff) from module alpha_board (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$15774 ($dff) from module alpha_board (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$15773 ($dff) from module alpha_board (D = $flatten\VexRiscv.$logic_not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4895$8475_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$15772 ($dff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$15768 ($dff) from module alpha_board (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$15764 ($dff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$15763 ($dff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$15762 ($dff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$15761 ($dff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$15759 ($dff) from module alpha_board (D = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$15751 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$15750 ($dff) from module alpha_board (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17886 ($dffe) from module alpha_board.
Adding EN signal on $flatten\VexRiscv.$procdff$15749 ($dff) from module alpha_board (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 724 unused cells and 720 unused wires.

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$8029.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3316$8029.
Removed 2 multiplexer ports.

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$17502: { $auto$rtlil.cc:2263:Not$17500 $procmux$13465_CMP $procmux$13464_CMP }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$17866: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1390 }
    New ctrl vector for $pmux cell $procmux$11730: { $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6532$5382_Y $procmux$11663_CMP $procmux$11662_CMP $procmux$11659_CMP }
    New ctrl vector for $pmux cell $procmux$13728: $procmux$13715_CMP
  Optimizing cells in module \alpha_board.
Performed a total of 4 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 50 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17885 ($dffe) from module alpha_board.
Adding SRST signal on $auto$opt_dff.cc:744:run$17870 ($dffe) from module alpha_board (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17629 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17629 ($dffe) from module alpha_board.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17560 ($dffe) from module alpha_board.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 83 unused wires.

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17817 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17817 ($dffe) from module alpha_board.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17633 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17633 ($dffe) from module alpha_board.

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 2 unused wires.

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17816 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17816 ($dffe) from module alpha_board.

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.30. Rerunning OPT passes. (Maybe there is more to do..)

5.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$17815 ($dffe) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$17815 ($dffe) from module alpha_board.

5.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.37. Rerunning OPT passes. (Maybe there is more to do..)

5.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.14.41. Executing OPT_DFF pass (perform DFF optimizations).

5.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.14.44. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port alpha_board.$meminit$\mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:0$6672 (mem).
Removed top 18 address bits (of 32) from memory init port alpha_board.$meminit$\rom$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:0$6671 (rom).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$16856 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$16873 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$16974 ($ne).
Removed top 3 bits (of 11) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3730$401 ($or).
Removed top 3 bits (of 11) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3893$431 ($or).
Removed top 3 bits (of 11) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4056$461 ($or).
Removed top 3 bits (of 11) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4219$491 ($or).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17010 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17017 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17027 ($ne).
Removed top 9 bits (of 28) from port Y of cell alpha_board.$sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4718$862 ($sub).
Removed top 9 bits (of 28) from port A of cell alpha_board.$sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4718$862 ($sub).
Removed top 26 bits (of 27) from port B of cell alpha_board.$sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4718$862 ($sub).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17063 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17070 ($ne).
Removed top 4 bits (of 7) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17206 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17080 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17116 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17123 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17133 ($ne).
Removed cell alpha_board.$procmux$11221 ($mux).
Removed cell alpha_board.$procmux$11224 ($mux).
Removed cell alpha_board.$procmux$11230 ($mux).
Removed cell alpha_board.$procmux$11233 ($mux).
Removed cell alpha_board.$procmux$11239 ($mux).
Removed cell alpha_board.$procmux$11242 ($mux).
Removed cell alpha_board.$procmux$11248 ($mux).
Removed cell alpha_board.$procmux$11251 ($mux).
Removed cell alpha_board.$procmux$11257 ($mux).
Removed cell alpha_board.$procmux$11260 ($mux).
Removed cell alpha_board.$procmux$11266 ($mux).
Removed cell alpha_board.$procmux$11269 ($mux).
Removed cell alpha_board.$procmux$11275 ($mux).
Removed cell alpha_board.$procmux$11278 ($mux).
Removed cell alpha_board.$procmux$11284 ($mux).
Removed cell alpha_board.$procmux$11287 ($mux).
Removed cell alpha_board.$procmux$11293 ($mux).
Removed cell alpha_board.$procmux$11296 ($mux).
Removed cell alpha_board.$procmux$11302 ($mux).
Removed cell alpha_board.$procmux$11305 ($mux).
Removed cell alpha_board.$procmux$11311 ($mux).
Removed cell alpha_board.$procmux$11314 ($mux).
Removed cell alpha_board.$procmux$11320 ($mux).
Removed cell alpha_board.$procmux$11323 ($mux).
Removed cell alpha_board.$procmux$11329 ($mux).
Removed cell alpha_board.$procmux$11332 ($mux).
Removed cell alpha_board.$procmux$11338 ($mux).
Removed cell alpha_board.$procmux$11341 ($mux).
Removed cell alpha_board.$procmux$11347 ($mux).
Removed cell alpha_board.$procmux$11350 ($mux).
Removed cell alpha_board.$procmux$11356 ($mux).
Removed cell alpha_board.$procmux$11359 ($mux).
Removed cell alpha_board.$procmux$11365 ($mux).
Removed cell alpha_board.$procmux$11368 ($mux).
Removed cell alpha_board.$procmux$11374 ($mux).
Removed cell alpha_board.$procmux$11377 ($mux).
Removed cell alpha_board.$procmux$11383 ($mux).
Removed cell alpha_board.$procmux$11386 ($mux).
Removed cell alpha_board.$procmux$11392 ($mux).
Removed cell alpha_board.$procmux$11395 ($mux).
Removed cell alpha_board.$procmux$11403 ($mux).
Removed cell alpha_board.$procmux$11406 ($mux).
Removed cell alpha_board.$procmux$11412 ($mux).
Removed cell alpha_board.$procmux$11415 ($mux).
Removed cell alpha_board.$procmux$11421 ($mux).
Removed cell alpha_board.$procmux$11424 ($mux).
Removed cell alpha_board.$procmux$11430 ($mux).
Removed cell alpha_board.$procmux$11433 ($mux).
Removed cell alpha_board.$procmux$11441 ($mux).
Removed cell alpha_board.$procmux$11444 ($mux).
Removed cell alpha_board.$procmux$11450 ($mux).
Removed cell alpha_board.$procmux$11453 ($mux).
Removed cell alpha_board.$procmux$11459 ($mux).
Removed cell alpha_board.$procmux$11462 ($mux).
Removed cell alpha_board.$procmux$11468 ($mux).
Removed cell alpha_board.$procmux$11471 ($mux).
Removed cell alpha_board.$procmux$11477 ($mux).
Removed cell alpha_board.$procmux$11480 ($mux).
Removed cell alpha_board.$procmux$11486 ($mux).
Removed cell alpha_board.$procmux$11489 ($mux).
Removed cell alpha_board.$procmux$11495 ($mux).
Removed cell alpha_board.$procmux$11498 ($mux).
Removed cell alpha_board.$procmux$11504 ($mux).
Removed cell alpha_board.$procmux$11507 ($mux).
Removed cell alpha_board.$procmux$11513 ($mux).
Removed cell alpha_board.$procmux$11516 ($mux).
Removed cell alpha_board.$procmux$11522 ($mux).
Removed cell alpha_board.$procmux$11525 ($mux).
Removed cell alpha_board.$procmux$11531 ($mux).
Removed cell alpha_board.$procmux$11534 ($mux).
Removed cell alpha_board.$procmux$11540 ($mux).
Removed cell alpha_board.$procmux$11543 ($mux).
Removed cell alpha_board.$procmux$11551 ($mux).
Removed cell alpha_board.$procmux$11554 ($mux).
Removed cell alpha_board.$procmux$11562 ($mux).
Removed cell alpha_board.$procmux$11565 ($mux).
Removed cell alpha_board.$procmux$11571 ($mux).
Removed cell alpha_board.$procmux$11574 ($mux).
Removed cell alpha_board.$procmux$11580 ($mux).
Removed cell alpha_board.$procmux$11583 ($mux).
Removed cell alpha_board.$procmux$11589 ($mux).
Removed cell alpha_board.$procmux$11592 ($mux).
Removed cell alpha_board.$procmux$11598 ($mux).
Removed cell alpha_board.$procmux$11601 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$11616_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell alpha_board.$procmux$11657_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell alpha_board.$procmux$11656 ($pmux).
Removed top 6 bits (of 9) from port B of cell alpha_board.$procmux$11658_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell alpha_board.$procmux$11659_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell alpha_board.$procmux$11660_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell alpha_board.$procmux$11661_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell alpha_board.$procmux$11662_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell alpha_board.$procmux$11663_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17836 ($ne).
Removed top 16 bits (of 32) from mux cell alpha_board.$procmux$11730 ($pmux).
Removed top 29 bits (of 32) from mux cell alpha_board.$procmux$11747 ($pmux).
Removed top 4 bits (of 9) from port B of cell alpha_board.$procmux$11787_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11788_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11789_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11790_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11791_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11793_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11794_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell alpha_board.$procmux$11795_CMP0 ($eq).
Removed cell alpha_board.$procmux$12102 ($mux).
Removed cell alpha_board.$procmux$12108 ($mux).
Removed cell alpha_board.$procmux$12119 ($mux).
Removed cell alpha_board.$procmux$12122 ($mux).
Removed cell alpha_board.$procmux$12132 ($mux).
Removed cell alpha_board.$procmux$12149 ($mux).
Removed cell alpha_board.$procmux$12152 ($mux).
Removed cell alpha_board.$procmux$12174 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$12219 ($mux).
Removed cell alpha_board.$procmux$12242 ($mux).
Removed cell alpha_board.$procmux$12249 ($mux).
Removed cell alpha_board.$procmux$12276 ($mux).
Removed cell alpha_board.$procmux$12309 ($mux).
Removed cell alpha_board.$procmux$12319 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12322 ($mux).
Removed cell alpha_board.$procmux$12328 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$12336_CMP0 ($eq).
Removed cell alpha_board.$procmux$12337 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12340 ($mux).
Removed cell alpha_board.$procmux$12400 ($mux).
Removed cell alpha_board.$procmux$12416 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12432 ($mux).
Removed cell alpha_board.$procmux$12473 ($mux).
Removed cell alpha_board.$procmux$12476 ($mux).
Removed cell alpha_board.$procmux$12495 ($mux).
Removed cell alpha_board.$procmux$12511 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12527 ($mux).
Removed cell alpha_board.$procmux$12568 ($mux).
Removed cell alpha_board.$procmux$12571 ($mux).
Removed cell alpha_board.$procmux$12590 ($mux).
Removed cell alpha_board.$procmux$12606 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12622 ($mux).
Removed cell alpha_board.$procmux$12663 ($mux).
Removed cell alpha_board.$procmux$12666 ($mux).
Removed cell alpha_board.$procmux$12685 ($mux).
Removed cell alpha_board.$procmux$12701 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$12717 ($mux).
Removed cell alpha_board.$procmux$12758 ($mux).
Removed cell alpha_board.$procmux$12761 ($mux).
Removed cell alpha_board.$procmux$12835 ($mux).
Removed cell alpha_board.$procmux$12838 ($mux).
Removed cell alpha_board.$procmux$12864 ($mux).
Removed cell alpha_board.$procmux$12867 ($mux).
Removed cell alpha_board.$procmux$12889 ($mux).
Removed cell alpha_board.$procmux$12917 ($mux).
Removed cell alpha_board.$procmux$12920 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13012_CMP0 ($eq).
Removed cell alpha_board.$procmux$13072 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13098_CMP0 ($eq).
Removed cell alpha_board.$procmux$13239 ($mux).
Removed top 24 bits (of 32) from mux cell alpha_board.$procmux$13336 ($mux).
Removed cell alpha_board.$procmux$13460 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13465_CMP0 ($eq).
Removed cell alpha_board.$procmux$13504 ($mux).
Removed cell alpha_board.$procmux$13509 ($mux).
Removed cell alpha_board.$procmux$13511 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13513_CMP0 ($eq).
Removed top 8 bits (of 11) from mux cell alpha_board.$procmux$13533 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13564_CMP0 ($eq).
Removed cell alpha_board.$procmux$13568 ($mux).
Removed cell alpha_board.$procmux$13577 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$13582_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$13584 ($mux).
Removed cell alpha_board.$procmux$13586 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$13588_CMP0 ($eq).
Removed cell alpha_board.$procmux$13592 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$13594_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alpha_board.$procmux$13700_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell alpha_board.$procmux$13699 ($pmux).
Removed top 2 bits (of 4) from port B of cell alpha_board.$procmux$13701_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alpha_board.$procmux$13702_CMP0 ($eq).
Removed cell alpha_board.$procmux$13704 ($mux).
Removed cell alpha_board.$procmux$13708 ($mux).
Removed cell alpha_board.$procmux$13713 ($mux).
Removed cell alpha_board.$procmux$13716 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13718_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell alpha_board.$procmux$13888 ($pmux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13890_CMP0 ($eq).
Removed cell alpha_board.$procmux$13898 ($mux).
Removed cell alpha_board.$procmux$13901 ($mux).
Removed cell alpha_board.$procmux$13906 ($mux).
Removed cell alpha_board.$procmux$13908 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13910_CMP0 ($eq).
Removed cell alpha_board.$procmux$13955 ($mux).
Removed cell alpha_board.$procmux$13958 ($mux).
Removed cell alpha_board.$procmux$13965 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$13967_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$14193_CMP0 ($eq).
Removed cell alpha_board.$procmux$14194 ($mux).
Removed cell alpha_board.$procmux$14199 ($mux).
Removed cell alpha_board.$procmux$14203 ($mux).
Removed top 4 bits (of 36) from mux cell alpha_board.$procmux$14228 ($pmux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$14230_CMP0 ($eq).
Removed cell alpha_board.$procmux$14267 ($mux).
Removed cell alpha_board.$procmux$14270 ($mux).
Removed cell alpha_board.$procmux$14274 ($mux).
Removed top 1 bits (of 2) from mux cell alpha_board.$procmux$14278 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$14283_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$14356_CMP0 ($eq).
Removed cell alpha_board.$procmux$14372 ($mux).
Removed cell alpha_board.$procmux$14374 ($mux).
Removed cell alpha_board.$procmux$14382 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14384_CMP0 ($eq).
Removed cell alpha_board.$procmux$14385 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14387_CMP0 ($eq).
Removed cell alpha_board.$procmux$14388 ($mux).
Removed cell alpha_board.$procmux$14390 ($mux).
Removed top 2 bits (of 3) from mux cell alpha_board.$procmux$14392 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$14394_CMP0 ($eq).
Removed cell alpha_board.$procmux$14472 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14474 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14476 ($mux).
Removed cell alpha_board.$procmux$14478 ($mux).
Removed cell alpha_board.$procmux$14484 ($mux).
Removed cell alpha_board.$procmux$14488 ($mux).
Removed cell alpha_board.$procmux$14490 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14492_CMP0 ($eq).
Removed cell alpha_board.$procmux$14493 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14495_CMP0 ($eq).
Removed cell alpha_board.$procmux$14496 ($mux).
Removed cell alpha_board.$procmux$14498 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$14500_CMP0 ($eq).
Removed cell alpha_board.$procmux$14693 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14695 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14697 ($mux).
Removed cell alpha_board.$procmux$14699 ($mux).
Removed cell alpha_board.$procmux$14709 ($mux).
Removed cell alpha_board.$procmux$14711 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14713_CMP0 ($eq).
Removed cell alpha_board.$procmux$14714 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14716_CMP0 ($eq).
Removed cell alpha_board.$procmux$14717 ($mux).
Removed cell alpha_board.$procmux$14719 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$14721_CMP0 ($eq).
Removed cell alpha_board.$procmux$14914 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14916 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$14918 ($mux).
Removed cell alpha_board.$procmux$14920 ($mux).
Removed cell alpha_board.$procmux$14930 ($mux).
Removed cell alpha_board.$procmux$14932 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14934_CMP0 ($eq).
Removed cell alpha_board.$procmux$14935 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$14937_CMP0 ($eq).
Removed cell alpha_board.$procmux$14938 ($mux).
Removed cell alpha_board.$procmux$14940 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$14942_CMP0 ($eq).
Removed cell alpha_board.$procmux$15135 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$15137 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$procmux$15139 ($mux).
Removed cell alpha_board.$procmux$15141 ($mux).
Removed cell alpha_board.$procmux$15151 ($mux).
Removed cell alpha_board.$procmux$15153 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$15155_CMP0 ($eq).
Removed cell alpha_board.$procmux$15156 ($mux).
Removed top 1 bits (of 3) from port B of cell alpha_board.$procmux$15158_CMP0 ($eq).
Removed cell alpha_board.$procmux$15159 ($mux).
Removed cell alpha_board.$procmux$15161 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$procmux$15163_CMP0 ($eq).
Removed cell alpha_board.$procmux$15354 ($mux).
Removed cell alpha_board.$procmux$15357 ($mux).
Removed cell alpha_board.$procmux$15361 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$procmux$15363_CMP0 ($eq).
Removed top 2 bits (of 10) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17507 ($dffe).
Removed top 2 bits (of 10) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17506 ($dffe).
Removed top 29 bits (of 32) from FF cell alpha_board.$auto$opt_dff.cc:682:run$16700 ($sdff).
Removed top 16 bits (of 32) from FF cell alpha_board.$auto$opt_dff.cc:682:run$16699 ($sdff).
Removed top 24 bits (of 32) from FF cell alpha_board.$auto$opt_dff.cc:682:run$16696 ($sdff).
Removed top 1 bits (of 2) from FF cell alpha_board.$auto$opt_dff.cc:682:run$16637 ($sdff).
Removed cell alpha_board.$flatten\i2s.$procmux$9682 ($mux).
Removed cell alpha_board.$flatten\i2s.$procmux$9679 ($mux).
Removed cell alpha_board.$flatten\i2s.$procmux$9650 ($mux).
Removed cell alpha_board.$flatten\i2s.$procmux$9644 ($mux).
Removed top 31 bits (of 32) from port B of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529 ($add).
Removed top 23 bits (of 32) from port Y of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529 ($add).
Removed top 1 bits (of 5) from port B of cell alpha_board.$flatten\i2s.$eq$/home/david/Documents/dig2/complex/module/i2s.v:98$8525 ($eq).
Removed top 31 bits (of 32) from port B of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:96$8524 ($add).
Removed top 27 bits (of 32) from port Y of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:96$8524 ($add).
Removed top 31 bits (of 32) from port B of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519 ($add).
Removed top 23 bits (of 32) from port Y of cell alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519 ($add).
Removed top 31 bits (of 32) from port B of cell alpha_board.$flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509 ($sub).
Removed top 23 bits (of 32) from port Y of cell alpha_board.$flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509 ($sub).
Removed top 6 bits (of 9) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17324 ($ne).
Removed top 6 bits (of 9) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17304 ($ne).
Removed top 6 bits (of 9) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17284 ($ne).
Removed top 6 bits (of 9) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17264 ($ne).
Removed top 6 bits (of 8) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17250 ($ne).
Removed top 2 bits (of 3) from port B of cell alpha_board.$flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$8729 ($add).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.\dataCache_1.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$8737 ($eq).
Removed top 7 bits (of 8) from port B of cell alpha_board.$flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$8745 ($add).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$8977 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9017 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$17593 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$16957 ($ne).
Removed top 1 bits (of 2) from port B of cell alpha_board.$auto$opt_dff.cc:198:make_patterns_logic$16964 ($ne).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9484 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9490 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9496 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9502 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9526 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9529 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9535 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9541 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9547 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9565 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9571 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9586 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9589 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9595 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9598 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9604 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9607 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9613 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9616 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9630 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\dataCache_1.$procmux$9633 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$8823 ($add).
Removed top 7 bits (of 8) from port B of cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$8825 ($add).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8891 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8907 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8947 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8950 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8958 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$8961 ($mux).
Removed top 2 bits (of 32) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17812 ($dffe).
Removed top 2 bits (of 32) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17813 ($dffe).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$11211 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$11208 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$11202_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$11197_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$11056_CMP0 ($eq).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10894 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10819 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10767 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10762 ($mux).
Removed top 1 bits (of 4) from mux cell alpha_board.$flatten\VexRiscv.$procmux$10750 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10746_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10733_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10729_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10724_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10720_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10598_CMP0 ($eq).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10446 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$procmux$10425_CMP0 ($eq).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10337 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10330 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10323 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10302 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10288 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$10281 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$9956 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$9948 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$9942 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$9922 ($mux).
Removed cell alpha_board.$flatten\VexRiscv.$procmux$9920 ($mux).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5137$8498 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5134$8497 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5131$8496 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5128$8495 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125$8494 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5122$8493 ($eq).
Removed top 2 bits (of 12) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5119$8492 ($eq).
Removed top 31 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$8481 ($add).
Removed top 32 bits (of 33) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478 ($add).
Removed top 1 bits (of 33) from port Y of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478 ($add).
Removed top 1 bits (of 33) from port A of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478 ($add).
Removed top 1 bits (of 33) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8477 ($mux).
Removed top 1 bits (of 33) from port Y of cell alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8476 ($not).
Removed top 1 bits (of 33) from port A of cell alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8476 ($not).
Removed top 2 bits (of 4) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4862$8473 ($mux).
Removed top 2 bits (of 3) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$8468 ($add).
Removed top 2 bits (of 3) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$8465 ($add).
Removed top 27 bits (of 32) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$8443 ($mux).
Removed top 20 bits (of 32) from port A of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8398 ($or).
Removed top 20 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8398 ($or).
Removed top 20 bits (of 32) from port Y of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8398 ($or).
Removed top 6 bits (of 32) from port A of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8397 ($or).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8397 ($or).
Removed top 6 bits (of 32) from port Y of cell alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8397 ($or).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4296$8244 ($and).
Removed top 1 bits (of 33) from port B of cell alpha_board.$flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$8232 ($sub).
Removed top 5 bits (of 6) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$8223 ($add).
Removed top 14 bits (of 66) from port A of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216 ($add).
Removed top 2 bits (of 66) from port Y of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216 ($add).
Removed top 2 bits (of 66) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216 ($add).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$8177 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4083$8175 ($eq).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4080$8173 ($eq).
Removed top 12 bits (of 32) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3626$8078 ($eq).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3428$8053 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3426$8048 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3426$8047 ($and).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3425$8046 ($eq).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3425$8045 ($and).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3424$8043 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3423$8042 ($eq).
Removed top 2 bits (of 34) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17761 ($dffe).
Removed top 12 bits (of 32) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3034$7952 ($eq).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907 ($add).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7864 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7863 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7862 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7861 ($and).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7860 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7858 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2571$7856 ($eq).
Removed top 7 bits (of 32) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2563$7854 ($mux).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2382$7838 ($eq).
Removed top 17 bits (of 34) from port A of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$7833 ($mul).
Removed top 17 bits (of 34) from port B of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$7833 ($mul).
Removed top 17 bits (of 34) from port A of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$7832 ($mul).
Removed top 17 bits (of 34) from port B of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2372$7832 ($mul).
Removed top 17 bits (of 34) from port A of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$7831 ($mul).
Removed top 17 bits (of 34) from port B of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$7831 ($mul).
Removed top 2 bits (of 52) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$7830 ($add).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1545$7815 ($and).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1544$7814 ($eq).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1542$7812 ($and).
Removed top 1 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1540$7811 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1538$7810 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1535$7809 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1533$7808 ($and).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$7806 ($eq).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1529$7804 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1528$7803 ($eq).
Removed top 1 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1528$7802 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1527$7801 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$7798 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$7797 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$7796 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1523$7795 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1521$7794 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$7788 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1514$7787 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1512$7786 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1508$7783 ($and).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$7782 ($eq).
Removed top 28 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1507$7781 ($and).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$7780 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1506$7779 ($and).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1501$7777 ($and).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1499$7776 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1492$7773 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$7771 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$7770 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1487$7769 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$7768 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$7767 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1485$7766 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$7765 ($eq).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$7764 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$7763 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1481$7762 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$7761 ($eq).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$7760 ($and).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$7759 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1479$7758 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1477$7757 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1469$7754 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1467$7753 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1465$7752 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1460$7748 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$7747 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$7746 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$7740 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$7735 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$7734 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1448$7733 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1448$7732 ($and).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$7731 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1447$7730 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1446$7729 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1446$7728 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1444$7727 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1441$7723 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1440$7721 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1440$7720 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$7719 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$7718 ($and).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$7717 ($eq).
Removed top 1 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$7715 ($eq).
Removed top 1 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$7714 ($and).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1435$7713 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1430$7709 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$7708 ($eq).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$7707 ($and).
Removed top 29 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$7706 ($eq).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$7705 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$7704 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$7703 ($and).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$7702 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$7701 ($and).
Removed top 3 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$7696 ($eq).
Removed top 3 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$7695 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$7694 ($eq).
Removed top 3 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$7693 ($and).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$7692 ($eq).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$7691 ($and).
Removed top 6 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1417$7690 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$7689 ($eq).
Removed top 3 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$7687 ($eq).
Removed top 3 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$7685 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$7682 ($eq).
Removed top 7 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$7681 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$7680 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$7678 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$7676 ($eq).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$7675 ($eq).
Removed top 28 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$7673 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$7672 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1403$7671 ($and).
Removed top 26 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7670 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7669 ($and).
Removed top 30 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7668 ($eq).
Removed top 30 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7666 ($eq).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7665 ($and).
Removed top 25 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$7664 ($eq).
Removed top 27 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$7663 ($eq).
Removed top 19 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$7662 ($and).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$eq$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$7661 ($eq).
Removed top 18 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$7660 ($and).
Removed top 17 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1397$7659 ($and).
Removed top 32 bits (of 33) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657 ($add).
Removed top 1 bits (of 33) from port Y of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657 ($add).
Removed top 1 bits (of 33) from port A of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657 ($add).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652 ($sub).
Removed top 1 bits (of 2) from port Y of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7651 ($and).
Removed top 1 bits (of 2) from port A of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7651 ($and).
Removed top 1 bits (of 2) from port B of cell alpha_board.$flatten\VexRiscv.$and$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7651 ($and).
Removed top 1 bits (of 2) from port Y of cell alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7650 ($not).
Removed top 1 bits (of 2) from port A of cell alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7650 ($not).
Removed top 31 bits (of 32) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1360$7649 ($mux).
Removed top 30 bits (of 32) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$7645 ($add).
Removed top 1 bits (of 3) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$7644 ($mux).
Removed top 1 bits (of 3) from mux cell alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$7643 ($mux).
Removed top 3 bits (of 4) from port B of cell alpha_board.$flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$7641 ($sub).
Removed top 1 bits (of 33) from port Y of cell alpha_board.$flatten\VexRiscv.$sshr$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1334$7638 ($sshr).
Removed top 19 bits (of 52) from port A of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$7634 ($add).
Removed top 2 bits (of 52) from port B of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$7634 ($add).
Removed top 1 bits (of 52) from port Y of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$7634 ($add).
Removed top 29 bits (of 32) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7201$5614 ($or).
Removed top 16 bits (of 32) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7201$5615 ($or).
Removed top 24 bits (of 32) from port B of cell alpha_board.$or$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:7201$5618 ($or).
Removed top 1 bits (of 2) from FF cell alpha_board.$auto$opt_dff.cc:682:run$16638 ($sdff).
Removed top 2 bits (of 34) from FF cell alpha_board.$auto$opt_dff.cc:744:run$17762 ($dffe).
Removed top 2 bits (of 34) from port Y of cell alpha_board.$flatten\VexRiscv.$mul$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$7831 ($mul).
Removed top 1 bits (of 52) from port A of cell alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$7830 ($add).
Removed top 1 bits (of 2) from port Y of cell alpha_board.$flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652 ($sub).
Removed top 1 bits (of 2) from port A of cell alpha_board.$flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652 ($sub).
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_DATA[31:0]$6453.
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10324$242_EN[31:0]$6454.
Removed top 16 bits (of 32) from wire alpha_board.$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10326$243_DATA[31:0]$6456.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_DATA[31:0]$6459.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\mem_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10328$244_EN[31:0]$6460.
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_DATA[31:0]$6481.
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10351$246_EN[31:0]$6482.
Removed top 16 bits (of 32) from wire alpha_board.$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10353$247_DATA[31:0]$6484.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_DATA[31:0]$6487.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\mem_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10355$248_EN[31:0]$6488.
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_DATA[31:0]$6285.
Removed top 24 bits (of 32) from wire alpha_board.$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9839$224_EN[31:0]$6286.
Removed top 16 bits (of 32) from wire alpha_board.$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9841$225_DATA[31:0]$6288.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_DATA[31:0]$6291.
Removed top 8 bits (of 32) from wire alpha_board.$0$memwr$\sram$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9843$226_EN[31:0]$6292.
Removed top 2 bits (of 14) from wire alpha_board.$0$memwr$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10301$241_DATA[13:0]$6441.
Removed top 2 bits (of 22) from wire alpha_board.$0$memwr$\storage_2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9934$230_DATA[21:0]$6333.
Removed top 2 bits (of 22) from wire alpha_board.$0$memwr$\storage_3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9952$231_DATA[21:0]$6343.
Removed top 2 bits (of 22) from wire alpha_board.$0$memwr$\storage_4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9970$232_DATA[21:0]$6353.
Removed top 2 bits (of 22) from wire alpha_board.$0$memwr$\storage_5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9988$233_DATA[21:0]$6363.
Removed top 2 bits (of 14) from wire alpha_board.$0$memwr$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10243$238_DATA[13:0]$6411.
Removed top 1 bits (of 33) from wire alpha_board.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire alpha_board.$flatten\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 4) from wire alpha_board.$flatten\VexRiscv.$4\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire alpha_board.$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478_Y.
Removed top 1 bits (of 2) from wire alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$7650_Y.
Removed top 1 bits (of 33) from wire alpha_board.$flatten\VexRiscv.$not$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8476_Y.
Removed top 6 bits (of 32) from wire alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8397_Y.
Removed top 20 bits (of 32) from wire alpha_board.$flatten\VexRiscv.$or$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4495$8398_Y.
Removed top 1 bits (of 33) from wire alpha_board.$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8477_Y.
Removed top 23 bits (of 32) from wire alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529_Y.
Removed top 23 bits (of 32) from wire alpha_board.$flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519_Y.
Removed top 24 bits (of 32) from wire alpha_board.$procmux$11656_Y.
Removed top 16 bits (of 32) from wire alpha_board.$procmux$11730_Y.
Removed top 1 bits (of 2) from wire alpha_board.$procmux$12322_Y.
Removed top 1 bits (of 2) from wire alpha_board.$procmux$12340_Y.
Removed top 8 bits (of 11) from wire alpha_board.$procmux$13533_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$13584_Y.
Removed top 1 bits (of 2) from wire alpha_board.$procmux$14278_Y.
Removed top 2 bits (of 3) from wire alpha_board.$procmux$14392_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$14474_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$14695_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$14697_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$14916_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$14918_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$15137_Y.
Removed top 1 bits (of 3) from wire alpha_board.$procmux$15139_Y.
Removed top 1 bits (of 4) from wire alpha_board.basesoc_ethmac_length_inc.
Removed top 1 bits (of 10) from wire alpha_board.basesoc_ethmac_rx_converter_converter_sink_payload_data.
Removed top 1 bits (of 40) from wire alpha_board.basesoc_ethmac_rx_converter_source_source_payload_data.
Removed top 2 bits (of 14) from wire alpha_board.basesoc_ethmac_sram139_din.
Removed top 2 bits (of 14) from wire alpha_board.basesoc_ethmac_sram148_dat_w.
Removed top 2 bits (of 14) from wire alpha_board.basesoc_ethmac_sram53_din.
Removed top 2 bits (of 14) from wire alpha_board.basesoc_ethmac_sram62_dat_w.
Removed top 1 bits (of 10) from wire alpha_board.basesoc_ethmac_tx_converter_converter_source_payload_data.
Removed top 29 bits (of 32) from wire alpha_board.basesoc_interrupt.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire alpha_board.basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 2 bits (of 23) from wire alpha_board.basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire alpha_board.basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire alpha_board.csr_bankarray_sram_bus_dat_r.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 1 unused cells and 311 unused wires.

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 21 cells in module alpha_board that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10008$6378 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$14283_CMP $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4667$860_Y \done \basesoc_write_from_slave \basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10249$6418 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$11663_CMP $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6532$5382_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10231$6408 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_mux$16533 $auto$opt_reduce.cc:134:opt_mux$16545 $procmux$13707_CMP $procmux$13594_CMP $procmux$13588_CMP \basesoc_ethmac_sram50_writable \basesoc_ethmac_sram3_sink_last }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10307$6448 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$13513_CMP $and$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4977$915_Y $and$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4950$908_Y \basesoc_txdatapath_liteethmacpaddinginserter_state \basesoc_ethmac_tx_padding_counter_done \basesoc_ethmac_sram86_source_last }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9863$6310 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$13464_CMP \csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10572$6585 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14356_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10558$6577 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14356_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10544$6569 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14355_CMP $procmux$14230_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10530$6561 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14355_CMP $procmux$14230_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10516$6553 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14355_CMP $procmux$14230_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10502$6545 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14355_CMP $procmux$14230_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10488$6537 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14356_CMP $procmux$14355_CMP $procmux$14231_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10474$6529 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14356_CMP $procmux$14355_CMP $procmux$14231_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10656$6633 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14231_CMP $procmux$14230_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10642$6625 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14231_CMP $procmux$14230_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10628$6617 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14231_CMP $procmux$14230_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10614$6609 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14231_CMP $procmux$14230_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10600$6601 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14356_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10586$6593 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14356_CMP $procmux$14229_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10460$6521 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14356_CMP $procmux$14355_CMP $procmux$14231_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:10446$6513 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$14357_CMP $procmux$14356_CMP $procmux$14355_CMP $procmux$14231_CMP \basesoc_sdram_storage [0] \basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$909cd69b6f23bd8cb612659b1263f26e598d4912\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$a2494f43fd37f0250713e2ff4725dc6a1c6094f9\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 9 unused wires.

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module alpha_board:
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3343$331 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4747$869 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4749$870 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4951$909 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5315$3061 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5383$3073 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5392$3076 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5499$3092 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5672$3112 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5681$3115 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6263$5306 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6271$5307 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6284$5311 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6399$5326 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8140$6008 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8205$6017 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8286$6025 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8299$6034 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8314$6035 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8345$6043 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8348$6044 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8352$6049 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8367$6054 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8370$6055 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8374$6060 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8466$6081 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8483$6085 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8486$6086 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8490$6091 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8559$6107 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8562$6108 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8566$6113 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8635$6129 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8638$6130 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8642$6135 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8711$6151 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8714$6152 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8718$6157 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8973$6213 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8984$6216 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9025$6223 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9059$6226 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9062$6227 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9078$6232 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9081$6233 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9085$6238 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9117$6246 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9120$6247 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9124$6252 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9148$6257 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9151$6258 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9155$6263 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$7634 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$7645 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$7646 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$7830 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7963 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$8127 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$8223 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$8465 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$8468 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$8481 ($add).
  creating $macc model for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3304$328 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$7641 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$8232 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$8823 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$8825 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$8729 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$8745 ($add).
  creating $macc model for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529 ($add).
  creating $macc model for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519 ($add).
  creating $macc model for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:96$8524 ($add).
  creating $macc model for $flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8279$6023 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8356$6050 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8378$6061 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8385$6063 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8413$6070 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8419$6071 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8430$6074 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8494$6092 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8513$6096 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8528$6099 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8543$6102 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8570$6114 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8589$6118 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8604$6121 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8619$6124 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8646$6136 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8665$6140 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8680$6143 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8695$6146 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8722$6158 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8741$6162 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8756$6165 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8771$6168 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8782$6172 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8789$6175 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8921$6180 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8936$6183 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8951$6186 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9089$6239 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9128$6253 ($sub).
  creating $macc model for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9159$6264 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1326$7634 into $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$7830.
  merging $macc model for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1357$7646 into $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$7645.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9089$6239.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8951$6186.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8936$6183.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8921$6180.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8789$6175.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8782$6172.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8771$6168.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8756$6165.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8741$6162.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8722$6158.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8695$6146.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8680$6143.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8665$6140.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8646$6136.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8619$6124.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8604$6121.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8589$6118.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8570$6114.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8543$6102.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8528$6099.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8513$6096.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8494$6092.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8430$6074.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8419$6071.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8413$6070.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8385$6063.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8378$6061.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8356$6050.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8279$6023.
  creating $alu model for $macc $flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509.
  creating $alu model for $macc $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:96$8524.
  creating $alu model for $macc $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519.
  creating $alu model for $macc $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$8745.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$8729.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$8825.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$8823.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$8232.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$7641.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3304$328.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$8481.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$8468.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$8465.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$8223.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$8127.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7963.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9159$6264.
  creating $alu model for $macc $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9128$6253.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9155$6263.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9151$6258.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9148$6257.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9124$6252.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9120$6247.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9117$6246.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9085$6238.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9081$6233.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9078$6232.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9062$6227.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9059$6226.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9025$6223.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8984$6216.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8973$6213.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8718$6157.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8714$6152.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8711$6151.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8642$6135.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8638$6130.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8635$6129.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8566$6113.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8562$6108.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8559$6107.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8490$6091.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8486$6086.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8483$6085.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8466$6081.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8374$6060.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8370$6055.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8367$6054.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8352$6049.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8348$6044.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8345$6043.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8314$6035.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8299$6034.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8286$6025.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8205$6017.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8140$6008.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6399$5326.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6284$5311.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6271$5307.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6263$5306.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5681$3115.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5672$3112.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5499$3092.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5392$3076.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5383$3073.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5315$3061.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4951$909.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4749$870.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4747$869.
  creating $alu model for $macc $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3343$331.
  creating $macc cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1356$7645: $auto$alumacc.cc:365:replace_macc$17971
  creating $macc cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2369$7830: $auto$alumacc.cc:365:replace_macc$17972
  creating $alu model for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4929$906 ($ge): new $alu
  creating $alu model for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6273$5308 ($ge): new $alu
  creating $alu model for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6396$5325 ($ge): new $alu
  creating $alu model for $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4977$913 ($eq): merged with $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4929$906.
  creating $alu cell for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6396$5325: $auto$alumacc.cc:485:replace_alu$17976
  creating $alu cell for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6273$5308: $auto$alumacc.cc:485:replace_alu$17985
  creating $alu cell for $ge$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4929$906, $eq$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4977$913: $auto$alumacc.cc:485:replace_alu$17998
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3343$331: $auto$alumacc.cc:485:replace_alu$18007
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4747$869: $auto$alumacc.cc:485:replace_alu$18010
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4749$870: $auto$alumacc.cc:485:replace_alu$18013
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:4951$909: $auto$alumacc.cc:485:replace_alu$18016
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5315$3061: $auto$alumacc.cc:485:replace_alu$18019
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5383$3073: $auto$alumacc.cc:485:replace_alu$18022
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5392$3076: $auto$alumacc.cc:485:replace_alu$18025
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5499$3092: $auto$alumacc.cc:485:replace_alu$18028
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5672$3112: $auto$alumacc.cc:485:replace_alu$18031
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:5681$3115: $auto$alumacc.cc:485:replace_alu$18034
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6263$5306: $auto$alumacc.cc:485:replace_alu$18037
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6271$5307: $auto$alumacc.cc:485:replace_alu$18040
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6284$5311: $auto$alumacc.cc:485:replace_alu$18043
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6399$5326: $auto$alumacc.cc:485:replace_alu$18046
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8140$6008: $auto$alumacc.cc:485:replace_alu$18049
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8205$6017: $auto$alumacc.cc:485:replace_alu$18052
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8286$6025: $auto$alumacc.cc:485:replace_alu$18055
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8299$6034: $auto$alumacc.cc:485:replace_alu$18058
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8314$6035: $auto$alumacc.cc:485:replace_alu$18061
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8345$6043: $auto$alumacc.cc:485:replace_alu$18064
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8348$6044: $auto$alumacc.cc:485:replace_alu$18067
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8352$6049: $auto$alumacc.cc:485:replace_alu$18070
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8367$6054: $auto$alumacc.cc:485:replace_alu$18073
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8370$6055: $auto$alumacc.cc:485:replace_alu$18076
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8374$6060: $auto$alumacc.cc:485:replace_alu$18079
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8466$6081: $auto$alumacc.cc:485:replace_alu$18082
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8483$6085: $auto$alumacc.cc:485:replace_alu$18085
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8486$6086: $auto$alumacc.cc:485:replace_alu$18088
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8490$6091: $auto$alumacc.cc:485:replace_alu$18091
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8559$6107: $auto$alumacc.cc:485:replace_alu$18094
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8562$6108: $auto$alumacc.cc:485:replace_alu$18097
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8566$6113: $auto$alumacc.cc:485:replace_alu$18100
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8635$6129: $auto$alumacc.cc:485:replace_alu$18103
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8638$6130: $auto$alumacc.cc:485:replace_alu$18106
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8642$6135: $auto$alumacc.cc:485:replace_alu$18109
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8711$6151: $auto$alumacc.cc:485:replace_alu$18112
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8714$6152: $auto$alumacc.cc:485:replace_alu$18115
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8718$6157: $auto$alumacc.cc:485:replace_alu$18118
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8973$6213: $auto$alumacc.cc:485:replace_alu$18121
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8984$6216: $auto$alumacc.cc:485:replace_alu$18124
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9025$6223: $auto$alumacc.cc:485:replace_alu$18127
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9059$6226: $auto$alumacc.cc:485:replace_alu$18130
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9062$6227: $auto$alumacc.cc:485:replace_alu$18133
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9078$6232: $auto$alumacc.cc:485:replace_alu$18136
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9081$6233: $auto$alumacc.cc:485:replace_alu$18139
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9085$6238: $auto$alumacc.cc:485:replace_alu$18142
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9117$6246: $auto$alumacc.cc:485:replace_alu$18145
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9120$6247: $auto$alumacc.cc:485:replace_alu$18148
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9124$6252: $auto$alumacc.cc:485:replace_alu$18151
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9148$6257: $auto$alumacc.cc:485:replace_alu$18154
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9151$6258: $auto$alumacc.cc:485:replace_alu$18157
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9155$6263: $auto$alumacc.cc:485:replace_alu$18160
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9128$6253: $auto$alumacc.cc:485:replace_alu$18163
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9159$6264: $auto$alumacc.cc:485:replace_alu$18166
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$7657: $auto$alumacc.cc:485:replace_alu$18169
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907: $auto$alumacc.cc:485:replace_alu$18172
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7963: $auto$alumacc.cc:485:replace_alu$18175
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3945$8127: $auto$alumacc.cc:485:replace_alu$18178
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4243$8216: $auto$alumacc.cc:485:replace_alu$18181
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$8223: $auto$alumacc.cc:485:replace_alu$18184
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4814$8465: $auto$alumacc.cc:485:replace_alu$18187
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4819$8468: $auto$alumacc.cc:485:replace_alu$18190
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4924$8478: $auto$alumacc.cc:485:replace_alu$18193
  creating $alu cell for $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4925$8481: $auto$alumacc.cc:485:replace_alu$18196
  creating $alu cell for $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:3304$328: $auto$alumacc.cc:485:replace_alu$18199
  creating $alu cell for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1337$7641: $auto$alumacc.cc:485:replace_alu$18202
  creating $alu cell for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$7652: $auto$alumacc.cc:485:replace_alu$18205
  creating $alu cell for $flatten\VexRiscv.$sub$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4283$8232: $auto$alumacc.cc:485:replace_alu$18208
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6275$8823: $auto$alumacc.cc:485:replace_alu$18211
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6288$8825: $auto$alumacc.cc:485:replace_alu$18214
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5875$8729: $auto$alumacc.cc:485:replace_alu$18217
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5974$8745: $auto$alumacc.cc:485:replace_alu$18220
  creating $alu cell for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:104$8529: $auto$alumacc.cc:485:replace_alu$18223
  creating $alu cell for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:74$8519: $auto$alumacc.cc:485:replace_alu$18226
  creating $alu cell for $flatten\i2s.$add$/home/david/Documents/dig2/complex/module/i2s.v:96$8524: $auto$alumacc.cc:485:replace_alu$18229
  creating $alu cell for $flatten\i2s.$sub$/home/david/Documents/dig2/complex/module/i2s.v:64$8509: $auto$alumacc.cc:485:replace_alu$18232
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8279$6023: $auto$alumacc.cc:485:replace_alu$18235
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8356$6050: $auto$alumacc.cc:485:replace_alu$18238
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8378$6061: $auto$alumacc.cc:485:replace_alu$18241
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8385$6063: $auto$alumacc.cc:485:replace_alu$18244
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8413$6070: $auto$alumacc.cc:485:replace_alu$18247
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8419$6071: $auto$alumacc.cc:485:replace_alu$18250
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8430$6074: $auto$alumacc.cc:485:replace_alu$18253
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8494$6092: $auto$alumacc.cc:485:replace_alu$18256
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8513$6096: $auto$alumacc.cc:485:replace_alu$18259
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8528$6099: $auto$alumacc.cc:485:replace_alu$18262
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8543$6102: $auto$alumacc.cc:485:replace_alu$18265
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8570$6114: $auto$alumacc.cc:485:replace_alu$18268
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8589$6118: $auto$alumacc.cc:485:replace_alu$18271
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8604$6121: $auto$alumacc.cc:485:replace_alu$18274
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8619$6124: $auto$alumacc.cc:485:replace_alu$18277
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8646$6136: $auto$alumacc.cc:485:replace_alu$18280
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8665$6140: $auto$alumacc.cc:485:replace_alu$18283
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8680$6143: $auto$alumacc.cc:485:replace_alu$18286
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8695$6146: $auto$alumacc.cc:485:replace_alu$18289
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8722$6158: $auto$alumacc.cc:485:replace_alu$18292
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8741$6162: $auto$alumacc.cc:485:replace_alu$18295
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8756$6165: $auto$alumacc.cc:485:replace_alu$18298
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8771$6168: $auto$alumacc.cc:485:replace_alu$18301
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8782$6172: $auto$alumacc.cc:485:replace_alu$18304
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8789$6175: $auto$alumacc.cc:485:replace_alu$18307
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8921$6180: $auto$alumacc.cc:485:replace_alu$18310
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8936$6183: $auto$alumacc.cc:485:replace_alu$18313
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:8951$6186: $auto$alumacc.cc:485:replace_alu$18316
  creating $alu cell for $sub$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:9089$6239: $auto$alumacc.cc:485:replace_alu$18319
  created 108 $alu and 2 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 13 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    New ctrl vector for $pmux cell $procmux$14201: $auto$opt_reduce.cc:134:opt_mux$18323
    New ctrl vector for $pmux cell $procmux$14272: { $procmux$14283_CMP $procmux$14276_CMP }
    New ctrl vector for $pmux cell $procmux$14379: { $procmux$14394_CMP $auto$opt_reduce.cc:134:opt_mux$18325 $procmux$14381_CMP $procmux$14380_CMP }
    New ctrl vector for $pmux cell $procmux$14486: { $auto$opt_reduce.cc:134:opt_mux$18329 $auto$opt_reduce.cc:134:opt_mux$18327 }
    New ctrl vector for $pmux cell $procmux$14707: { $auto$opt_reduce.cc:134:opt_mux$18333 $auto$opt_reduce.cc:134:opt_mux$18331 }
    New ctrl vector for $pmux cell $procmux$14928: { $auto$opt_reduce.cc:134:opt_mux$18337 $auto$opt_reduce.cc:134:opt_mux$18335 }
    New ctrl vector for $pmux cell $procmux$15149: { $auto$opt_reduce.cc:134:opt_mux$18341 $auto$opt_reduce.cc:134:opt_mux$18339 }
  Optimizing cells in module \alpha_board.
Performed a total of 7 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 3 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$17864 ($dffe) from module alpha_board (D = $flatten\VexRiscv.$procmux$9958_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 2 unused cells and 52 unused wires.

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.24.16. Finished OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 18 transformations.

5.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing alpha_board.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing alpha_board.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing alpha_board.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing alpha_board.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing alpha_board.data_mem_grain0 write port 0.
  Analyzing alpha_board.data_mem_grain1 write port 0.
  Analyzing alpha_board.data_mem_grain10 write port 0.
  Analyzing alpha_board.data_mem_grain11 write port 0.
  Analyzing alpha_board.data_mem_grain12 write port 0.
  Analyzing alpha_board.data_mem_grain13 write port 0.
  Analyzing alpha_board.data_mem_grain14 write port 0.
  Analyzing alpha_board.data_mem_grain15 write port 0.
  Analyzing alpha_board.data_mem_grain2 write port 0.
  Analyzing alpha_board.data_mem_grain3 write port 0.
  Analyzing alpha_board.data_mem_grain4 write port 0.
  Analyzing alpha_board.data_mem_grain5 write port 0.
  Analyzing alpha_board.data_mem_grain6 write port 0.
  Analyzing alpha_board.data_mem_grain7 write port 0.
  Analyzing alpha_board.data_mem_grain8 write port 0.
  Analyzing alpha_board.data_mem_grain9 write port 0.
  Analyzing alpha_board.i2s.MEM write port 0.
  Analyzing alpha_board.mem_1 write port 0.
  Analyzing alpha_board.mem_2 write port 0.
  Analyzing alpha_board.mem_3 write port 0.
  Analyzing alpha_board.mem_3 write port 1.
  Analyzing alpha_board.mem_3 write port 2.
  Analyzing alpha_board.mem_3 write port 3.
  Analyzing alpha_board.mem_4 write port 0.
  Analyzing alpha_board.mem_4 write port 1.
  Analyzing alpha_board.mem_4 write port 2.
  Analyzing alpha_board.mem_4 write port 3.
  Analyzing alpha_board.sram write port 0.
  Analyzing alpha_board.sram write port 1.
  Analyzing alpha_board.sram write port 2.
  Analyzing alpha_board.sram write port 3.
  Analyzing alpha_board.storage write port 0.
  Analyzing alpha_board.storage_1 write port 0.
  Analyzing alpha_board.storage_10 write port 0.
  Analyzing alpha_board.storage_2 write port 0.
  Analyzing alpha_board.storage_3 write port 0.
  Analyzing alpha_board.storage_4 write port 0.
  Analyzing alpha_board.storage_5 write port 0.
  Analyzing alpha_board.storage_6 write port 0.
  Analyzing alpha_board.storage_7 write port 0.
  Analyzing alpha_board.storage_8 write port 0.
  Analyzing alpha_board.storage_9 write port 0.
  Analyzing alpha_board.tag_mem write port 0.

5.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\data_mem_grain0'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\alpha_board': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\alpha_board': no output FF found.
Checking read port `\i2s.MEM'[0] in module `\alpha_board': no output FF found.
Checking read port `\mem'[0] in module `\alpha_board': no output FF found.
Checking read port `\mem_1'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_2'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_3'[0] in module `\alpha_board': no output FF found.
Checking read port `\mem_3'[1] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
Checking read port `\mem_4'[0] in module `\alpha_board': no output FF found.
Checking read port `\mem_4'[1] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
Checking read port `\rom'[0] in module `\alpha_board': merging output FF to cell.
Checking read port `\sram'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\alpha_board': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_10'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_2'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_3'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_4'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_5'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_6'[0] in module `\alpha_board': merging output FF to cell.
Checking read port `\storage_7'[0] in module `\alpha_board': merging output FF to cell.
Checking read port `\storage_8'[0] in module `\alpha_board': no output FF found.
Checking read port `\storage_9'[0] in module `\alpha_board': no output FF found.
Checking read port `\tag_mem'[0] in module `\alpha_board': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\i2s.MEM'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\mem'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\mem_3'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\mem_4'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\sram'[0] in module `\alpha_board': merged address FF to cell.
Checking read port address `\storage_10'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_2'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_8'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\storage_9'[0] in module `\alpha_board': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\alpha_board': merged address FF to cell.

5.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 22 unused cells and 469 unused wires.

5.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory alpha_board.VexRiscv.RegFilePlugin_regFile by address:
Consolidating read ports of memory alpha_board.mem_3 by address:
Consolidating write ports of memory alpha_board.mem_3 by address:
  Merging ports 0, 1 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
Consolidating read ports of memory alpha_board.mem_4 by address:
Consolidating write ports of memory alpha_board.mem_4 by address:
  Merging ports 0, 1 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
Consolidating write ports of memory alpha_board.sram by address:
  Merging ports 0, 1 (address { \basesoc_ethmac_bus_adr [10:9] \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \basesoc_ethmac_bus_adr [10:9] \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \basesoc_ethmac_bus_adr [10:9] \rhs_array_muxed0 [8:2] \basesoc_wb_sdram_adr [1:0] }).

5.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing alpha_board.VexRiscv.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.1.0.0
Processing alpha_board.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing alpha_board.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol0.0.0.0
Processing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol1.0.0.0
Processing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol2.0.0.0
Processing alpha_board.VexRiscv.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol3.0.0.0
Processing alpha_board.VexRiscv.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_tags.0.0.0
Processing alpha_board.data_mem_grain0:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain1:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain10:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain11:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain12:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain13:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain14:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain15:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain2:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain3:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain4:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain5:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain6:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain7:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain8:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.data_mem_grain9:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=28 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min bits 2048' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=10 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=1 bwaste=17408 waste=17408 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.i2s.MEM:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=16 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=2 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=2 bwaste=14848 waste=14848 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.mem:
  Properties: ports=1 bits=360 rports=1 wports=0 dbits=8 abits=6 words=45
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=467 dwaste=28 bwaste=18072 waste=18072 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=467 dwaste=28 bwaste=18072 waste=18072 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=467 dwaste=28 bwaste=18072 waste=18072 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=979 dwaste=10 bwaste=18072 waste=18072 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2003 dwaste=1 bwaste=18072 waste=18072 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4051 dwaste=0 bwaste=16204 waste=16204 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8147 dwaste=0 bwaste=16294 waste=16294 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16339 dwaste=0 bwaste=16339 waste=16339 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=979 dwaste=10 bwaste=18072 waste=18072 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2003 dwaste=1 bwaste=18072 waste=18072 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4051 dwaste=0 bwaste=16204 waste=16204 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8147 dwaste=0 bwaste=16294 waste=16294 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16339 dwaste=0 bwaste=16339 waste=16339 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=979 dwaste=10 bwaste=18072 waste=18072 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2003 dwaste=1 bwaste=18072 waste=18072 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4051 dwaste=0 bwaste=16204 waste=16204 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8147 dwaste=0 bwaste=16294 waste=16294 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16339 dwaste=0 bwaste=16339 waste=16339 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing alpha_board.mem_1:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_1.0.0.0
Processing alpha_board.mem_2:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_2.0.0.0
Processing alpha_board.mem_3:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_3.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_3.0.0.1
Processing alpha_board.mem_4:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_4.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_4.0.0.1
Processing alpha_board.rom:
  Properties: ports=1 bits=270656 rports=1 wports=0 dbits=32 abits=14 words=8458
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9920 efficiency=86
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=81
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14708 efficiency=81
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1782 dwaste=4 bwaste=17102 waste=17102 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17102 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3830 dwaste=0 bwaste=15320 waste=15320 efficiency=68
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15320 efficiency=68
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=15852 waste=15852 efficiency=51
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15852 efficiency=51
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=7926 waste=7926 efficiency=51
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=7926 efficiency=51
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=81
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1782 dwaste=4 bwaste=17102 waste=17102 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3830 dwaste=0 bwaste=15320 waste=15320 efficiency=68
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=15852 waste=15852 efficiency=51
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=7926 waste=7926 efficiency=51
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=81
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1782 dwaste=4 bwaste=17102 waste=17102 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3830 dwaste=0 bwaste=15320 waste=15320 efficiency=68
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=15852 waste=15852 efficiency=51
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7926 dwaste=0 bwaste=7926 waste=7926 efficiency=51
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=51, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=51, cells=32, acells=2
    Efficiency for rule 4.3: efficiency=68, cells=24, acells=3
    Efficiency for rule 4.2: efficiency=73, cells=20, acells=5
    Efficiency for rule 4.1: efficiency=81, cells=18, acells=9
    Efficiency for rule 1.1: efficiency=86, cells=17, acells=17
    Selected rule 1.1 with efficiency 86.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 3 0>: rom.0.3.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 4 0>: rom.0.4.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 5 0>: rom.0.5.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 6 0>: rom.0.6.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 7 0>: rom.0.7.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 8 0>: rom.0.8.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 9 0>: rom.0.9.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 10 0>: rom.0.10.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 11 0>: rom.0.11.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 12 0>: rom.0.12.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 13 0>: rom.0.13.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 14 0>: rom.0.14.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 15 0>: rom.0.15.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 16 0>: rom.0.16.0
Processing alpha_board.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing alpha_board.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_7:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_8:
  Properties: ports=2 bits=84 rports=1 wports=1 dbits=42 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=30 bwaste=18420 waste=18420 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=30 bwaste=18420 waste=18420 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=30 bwaste=18420 waste=18420 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=12 bwaste=18420 waste=18420 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=3 bwaste=18420 waste=18420 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=12 bwaste=18420 waste=18420 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=3 bwaste=18420 waste=18420 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=12 bwaste=18420 waste=18420 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=3 bwaste=18420 waste=18420 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing alpha_board.tag_mem:
  Properties: ports=2 bits=3072 rports=1 wports=1 dbits=24 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=12 bwaste=15360 waste=15360 efficiency=16
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=16
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=12 bwaste=15360 waste=15360 efficiency=16
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=12 bwaste=15360 waste=15360 efficiency=16
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=12 bwaste=17664 waste=17664 efficiency=8
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=3 bwaste=17664 waste=17664 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=12 bwaste=17664 waste=17664 efficiency=8
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=3 bwaste=17664 waste=17664 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=12 bwaste=17664 waste=17664 efficiency=8
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=3 bwaste=17664 waste=17664 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=8, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=16, cells=1, acells=1
    Selected rule 1.1 with efficiency 16.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: tag_mem.0.0.0

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

5.28.2. Continuing TECHMAP pass.
Using template $paramod$270eabe591e53568d5ca8774271633187596991b\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$ee938e3ac2de99fd9fe34707a64b9abb4eccd334\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$9777dce46b60cea65ceea4317321ddc3b8017abb\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$cc44688cfe716a3f41a2c27f3f42f76206937bf7\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$bb2e2f7f802e3b419a481924e6beb6f06400f357\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1ee1c444dab11a16bed0157ccacda79b896098da\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$a699eae4793cc1db74a1ef177643acab3689e9eb\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$09d790ceba5481b6453c3a4ccbd64dcef50ac004\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$63fcd218e822f5d0c535d47843682520e8a32f77\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$68f5a068af92d5778ca5950ed475519dcbc16924\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$c5c5b7bfc6ff12425a639ffeaf979cacc6892842\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$e2af51116fa006c0ac9a1f1b3848decaa61b55e6\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4412ade54ef71457e560b7231339453ab56aa609\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$921a7331d3855cba87cc2446f07b83c8b1895b10\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$234a2591304d49a5268fdb31f8b11663df8bad96\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$91a27735c306b1920833b77d6b5c2bc520d3be36\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$bfc333c6c29263c50f9c4fddcaeb2dd51cbc6c3e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
No more expansions possible.

5.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing alpha_board.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted data FF from read port 0 of alpha_board.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[0]
Extracted data FF from read port 1 of alpha_board.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing alpha_board.data_mem_grain0:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain0: $\data_mem_grain0$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain0.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain0.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain0.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain0.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain0.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain0.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain0.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain0.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain0.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain0.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain0.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain0.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain0.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain0.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain0.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain0.1.7.0
Processing alpha_board.data_mem_grain1:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain1: $\data_mem_grain1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain1.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain1.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain1.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain1.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain1.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain1.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain1.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain1.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain1.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain1.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain1.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain1.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain1.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain1.1.7.0
Processing alpha_board.data_mem_grain10:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain10: $\data_mem_grain10$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain10.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain10.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain10.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain10.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain10.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain10.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain10.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain10.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain10.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain10.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain10.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain10.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain10.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain10.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain10.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain10.1.7.0
Processing alpha_board.data_mem_grain11:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain11: $\data_mem_grain11$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain11.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain11.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain11.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain11.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain11.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain11.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain11.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain11.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain11.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain11.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain11.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain11.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain11.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain11.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain11.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain11.1.7.0
Processing alpha_board.data_mem_grain12:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain12: $\data_mem_grain12$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain12.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain12.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain12.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain12.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain12.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain12.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain12.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain12.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain12.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain12.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain12.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain12.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain12.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain12.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain12.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain12.1.7.0
Processing alpha_board.data_mem_grain13:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain13: $\data_mem_grain13$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain13.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain13.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain13.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain13.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain13.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain13.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain13.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain13.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain13.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain13.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain13.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain13.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain13.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain13.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain13.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain13.1.7.0
Processing alpha_board.data_mem_grain14:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain14: $\data_mem_grain14$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain14.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain14.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain14.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain14.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain14.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain14.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain14.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain14.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain14.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain14.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain14.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain14.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain14.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain14.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain14.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain14.1.7.0
Processing alpha_board.data_mem_grain15:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain15: $\data_mem_grain15$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain15.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain15.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain15.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain15.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain15.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain15.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain15.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain15.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain15.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain15.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain15.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain15.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain15.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain15.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain15.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain15.1.7.0
Processing alpha_board.data_mem_grain2:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain2: $\data_mem_grain2$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain2.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain2.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain2.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain2.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain2.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain2.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain2.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain2.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain2.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain2.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain2.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain2.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain2.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain2.1.7.0
Processing alpha_board.data_mem_grain3:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain3: $\data_mem_grain3$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain3.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain3.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain3.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain3.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain3.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain3.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain3.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain3.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain3.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain3.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain3.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain3.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain3.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain3.1.7.0
Processing alpha_board.data_mem_grain4:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain4: $\data_mem_grain4$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain4.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain4.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain4.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain4.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain4.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain4.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain4.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain4.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain4.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain4.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain4.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain4.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain4.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain4.1.7.0
Processing alpha_board.data_mem_grain5:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain5: $\data_mem_grain5$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain5.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain5.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain5.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain5.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain5.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain5.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain5.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain5.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain5.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain5.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain5.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain5.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain5.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain5.1.7.0
Processing alpha_board.data_mem_grain6:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain6: $\data_mem_grain6$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain6.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain6.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain6.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain6.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain6.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain6.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain6.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain6.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain6.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain6.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain6.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain6.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain6.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain6.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain6.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain6.1.7.0
Processing alpha_board.data_mem_grain7:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain7: $\data_mem_grain7$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain7.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain7.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain7.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain7.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain7.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain7.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain7.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain7.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain7.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain7.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain7.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain7.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain7.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain7.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain7.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain7.1.7.0
Processing alpha_board.data_mem_grain8:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain8: $\data_mem_grain8$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain8.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain8.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain8.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain8.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain8.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain8.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain8.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain8.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain8.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain8.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain8.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain8.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain8.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain8.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain8.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain8.1.7.0
Processing alpha_board.data_mem_grain9:
  Properties: ports=2 bits=1024 rports=1 wports=1 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of alpha_board.data_mem_grain9: $\data_mem_grain9$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: data_mem_grain9.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: data_mem_grain9.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: data_mem_grain9.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: data_mem_grain9.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: data_mem_grain9.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: data_mem_grain9.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: data_mem_grain9.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: data_mem_grain9.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: data_mem_grain9.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: data_mem_grain9.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: data_mem_grain9.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: data_mem_grain9.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: data_mem_grain9.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: data_mem_grain9.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: data_mem_grain9.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: data_mem_grain9.1.7.0
Processing alpha_board.i2s.MEM:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=16 abits=9 words=512
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: i2s.MEM.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: i2s.MEM.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: i2s.MEM.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: i2s.MEM.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: i2s.MEM.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: i2s.MEM.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: i2s.MEM.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: i2s.MEM.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 8 0>: i2s.MEM.0.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 9 0>: i2s.MEM.0.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 10 0>: i2s.MEM.0.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 11 0>: i2s.MEM.0.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 12 0>: i2s.MEM.0.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 13 0>: i2s.MEM.0.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 14 0>: i2s.MEM.0.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 15 0>: i2s.MEM.0.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 16 0>: i2s.MEM.0.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 17 0>: i2s.MEM.0.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 18 0>: i2s.MEM.0.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 19 0>: i2s.MEM.0.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 20 0>: i2s.MEM.0.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 21 0>: i2s.MEM.0.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 22 0>: i2s.MEM.0.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 23 0>: i2s.MEM.0.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 24 0>: i2s.MEM.0.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 25 0>: i2s.MEM.0.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 26 0>: i2s.MEM.0.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 27 0>: i2s.MEM.0.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 28 0>: i2s.MEM.0.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 29 0>: i2s.MEM.0.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 30 0>: i2s.MEM.0.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 31 0>: i2s.MEM.0.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: i2s.MEM.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: i2s.MEM.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: i2s.MEM.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: i2s.MEM.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: i2s.MEM.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: i2s.MEM.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: i2s.MEM.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: i2s.MEM.1.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 8 0>: i2s.MEM.1.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 9 0>: i2s.MEM.1.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 10 0>: i2s.MEM.1.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 11 0>: i2s.MEM.1.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 12 0>: i2s.MEM.1.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 13 0>: i2s.MEM.1.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 14 0>: i2s.MEM.1.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 15 0>: i2s.MEM.1.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 16 0>: i2s.MEM.1.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 17 0>: i2s.MEM.1.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 18 0>: i2s.MEM.1.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 19 0>: i2s.MEM.1.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 20 0>: i2s.MEM.1.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 21 0>: i2s.MEM.1.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 22 0>: i2s.MEM.1.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 23 0>: i2s.MEM.1.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 24 0>: i2s.MEM.1.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 25 0>: i2s.MEM.1.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 26 0>: i2s.MEM.1.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 27 0>: i2s.MEM.1.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 28 0>: i2s.MEM.1.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 29 0>: i2s.MEM.1.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 30 0>: i2s.MEM.1.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 31 0>: i2s.MEM.1.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: i2s.MEM.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: i2s.MEM.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 2 0>: i2s.MEM.2.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 3 0>: i2s.MEM.2.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 4 0>: i2s.MEM.2.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 5 0>: i2s.MEM.2.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 6 0>: i2s.MEM.2.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 7 0>: i2s.MEM.2.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 8 0>: i2s.MEM.2.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 9 0>: i2s.MEM.2.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 10 0>: i2s.MEM.2.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 11 0>: i2s.MEM.2.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 12 0>: i2s.MEM.2.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 13 0>: i2s.MEM.2.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 14 0>: i2s.MEM.2.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 15 0>: i2s.MEM.2.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 16 0>: i2s.MEM.2.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 17 0>: i2s.MEM.2.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 18 0>: i2s.MEM.2.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 19 0>: i2s.MEM.2.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 20 0>: i2s.MEM.2.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 21 0>: i2s.MEM.2.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 22 0>: i2s.MEM.2.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 23 0>: i2s.MEM.2.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 24 0>: i2s.MEM.2.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 25 0>: i2s.MEM.2.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 26 0>: i2s.MEM.2.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 27 0>: i2s.MEM.2.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 28 0>: i2s.MEM.2.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 29 0>: i2s.MEM.2.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 30 0>: i2s.MEM.2.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 31 0>: i2s.MEM.2.31.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: i2s.MEM.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: i2s.MEM.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 2 0>: i2s.MEM.3.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 3 0>: i2s.MEM.3.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 4 0>: i2s.MEM.3.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 5 0>: i2s.MEM.3.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 6 0>: i2s.MEM.3.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 7 0>: i2s.MEM.3.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 8 0>: i2s.MEM.3.8.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 9 0>: i2s.MEM.3.9.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 10 0>: i2s.MEM.3.10.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 11 0>: i2s.MEM.3.11.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 12 0>: i2s.MEM.3.12.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 13 0>: i2s.MEM.3.13.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 14 0>: i2s.MEM.3.14.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 15 0>: i2s.MEM.3.15.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 16 0>: i2s.MEM.3.16.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 17 0>: i2s.MEM.3.17.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 18 0>: i2s.MEM.3.18.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 19 0>: i2s.MEM.3.19.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 20 0>: i2s.MEM.3.20.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 21 0>: i2s.MEM.3.21.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 22 0>: i2s.MEM.3.22.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 23 0>: i2s.MEM.3.23.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 24 0>: i2s.MEM.3.24.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 25 0>: i2s.MEM.3.25.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 26 0>: i2s.MEM.3.26.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 27 0>: i2s.MEM.3.27.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 28 0>: i2s.MEM.3.28.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 29 0>: i2s.MEM.3.29.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 30 0>: i2s.MEM.3.30.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 31 0>: i2s.MEM.3.31.0
Processing alpha_board.mem:
  Properties: ports=1 bits=360 rports=1 wports=0 dbits=8 abits=6 words=45
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=3 dwaste=0 bwaste=12 waste=12 efficiency=93
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing alpha_board.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of alpha_board.storage: $\storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing alpha_board.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of alpha_board.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing alpha_board.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_10.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_10.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_10.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_10.3.0.0
Processing alpha_board.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_2.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_2.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_2.5.0.0
Processing alpha_board.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_3.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_3.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_3.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_3.5.0.0
Processing alpha_board.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_4.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_4.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_4.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_4.5.0.0
Processing alpha_board.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_5.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_5.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_5.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_5.5.0.0
Processing alpha_board.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \eth_clocks0_rx.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of alpha_board.storage_6: $\storage_6$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_6.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_6.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_6.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_6.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_6.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_6.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_6.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_6.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_6.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_6.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_6.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_6.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_6.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_6.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_6.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_6.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_6.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_6.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_6.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_6.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_6.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_6.10.1.0
Processing alpha_board.storage_7:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \eth_clocks0_rx.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of alpha_board.storage_7: $\storage_7$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_7.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_7.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_7.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_7.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_7.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_7.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_7.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_7.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_7.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_7.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_7.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_7.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_7.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_7.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_7.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_7.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_7.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_7.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_7.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_7.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_7.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_7.10.1.0
Processing alpha_board.storage_8:
  Properties: ports=2 bits=84 rports=1 wports=1 dbits=42 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=11
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=11
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_8.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_8.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_8.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_8.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_8.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_8.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_8.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_8.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_8.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_8.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_8.10.0.0
Processing alpha_board.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_9.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_9.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_9.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_9.3.0.0

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 1067 cells.

5.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:744:run$17422 ($sdffe) from module alpha_board (D = \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [1:0], Q = \basesoc_ethmac_sram122_length [1:0]).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$18816 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18839 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18846 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18853 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18860 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18867 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18874 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18881 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18888 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18895 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18902 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18909 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18916 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18923 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18930 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18937 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18944 ($dffe) from module alpha_board.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$18951 ($dffe) from module alpha_board.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$18961 ($dffe) from module alpha_board.
Setting constant 0-bit at position 21 on $auto$mem.cc:1133:emulate_transparency$18961 ($dffe) from module alpha_board.
Setting constant 0-bit at position 22 on $auto$mem.cc:1133:emulate_transparency$18961 ($dffe) from module alpha_board.

5.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 18 unused cells and 5035 unused wires.

5.31.5. Rerunning OPT passes. (Removed registers in this run.)

5.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.31.8. Executing OPT_DFF pass (perform DFF optimizations).

5.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.31.10. Finished fast OPT passes.

5.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \alpha_board:
  created 45 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of alpha_board.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$10831: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$17137: { $procmux$15163_CMP $procmux$15158_CMP $procmux$15150_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$17084: { $procmux$14942_CMP $procmux$14937_CMP $procmux$14929_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$17031: { $procmux$14721_CMP $procmux$14716_CMP $procmux$14708_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$16978: { $procmux$14500_CMP $procmux$14495_CMP $procmux$14487_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10354:
      Old ports: A=0, B={ 29'00000000000000000000000000000 \VexRiscv._zz_externalInterrupt [2:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=3'000, B=\VexRiscv._zz_externalInterrupt [2:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [2:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10399:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10402:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10574:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$10745:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10750:
      Old ports: A={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2:0]
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$10812:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10873:
      Old ports: A={ $flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2903$7907_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$9958:
      Old ports: A={ 2'00 $flatten\VexRiscv.$procmux$9956_Y [1:0] }, B=4'1011, Y=$flatten\VexRiscv.$procmux$9958_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$9956_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$9958_Y [3] $flatten\VexRiscv.$procmux$9958_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$9958_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1350$7643:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1351$7644:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962_Y [19:11] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3128$7962_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:11] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [10:5] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$8443:
      Old ports: A={ \VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBusWishbone_ADR 2'00 }, Y={ \basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$8443_Y [1:0] }
      New ports: A=\VexRiscv.toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBusWishbone_ADR, Y=\basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4538$8443_Y [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$9467:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$9493:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$11935:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$11935_Y
      New ports: A=1'0, B=1'1, Y=$procmux$11935_Y [10]
      New connections: $procmux$11935_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$12331:
      Old ports: A=2'00, B=2'11, Y=$procmux$12331_Y
      New ports: A=1'0, B=1'1, Y=$procmux$12331_Y [0]
      New connections: $procmux$12331_Y [1] = $procmux$12331_Y [0]
    Consolidated identical input bits for $mux cell $procmux$13533:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$17925 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17925 [2]
      New connections: $auto$wreduce.cc:454:run$17925 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$13538:
      Old ports: A=11'00000000000, B={ $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6399$5326_Y [10:2] 2'xx }, Y=$procmux$13538_Y
      New ports: A=10'0000000000, B={ $add$/home/david/Documents/dig2/complex/build/alpha_board/gateware/alpha_board.v:6399$5326_Y [10:2] 1'x }, Y={ $procmux$13538_Y [10:2] $procmux$13538_Y [0] }
      New connections: $procmux$13538_Y [1] = $procmux$13538_Y [0]
    Consolidated identical input bits for $mux cell $procmux$13571:
      Old ports: A=3'100, B=3'011, Y=$procmux$13571_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$13571_Y [2] $procmux$13571_Y [0] }
      New connections: $procmux$13571_Y [1] = $procmux$13571_Y [0]
    Consolidated identical input bits for $mux cell $procmux$13584:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$17926 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$17926 [0]
      New connections: $auto$wreduce.cc:454:run$17926 [1] = $auto$wreduce.cc:454:run$17926 [0]
    Consolidated identical input bits for $mux cell $procmux$13711:
      Old ports: A=2'00, B=2'11, Y=$procmux$13711_Y
      New ports: A=1'0, B=1'1, Y=$procmux$13711_Y [0]
      New connections: $procmux$13711_Y [1] = $procmux$13711_Y [0]
    Consolidated identical input bits for $mux cell $procmux$13914:
      Old ports: A=1431655765, B=32'11010101010101010101010101010101, Y=$procmux$13914_Y
      New ports: A=1'0, B=1'1, Y=$procmux$13914_Y [31]
      New connections: $procmux$13914_Y [30:0] = 31'1010101010101010101010101010101
    Consolidated identical input bits for $mux cell $procmux$13997:
      Old ports: A=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, B={ \basesoc_ethmac_tx_crc_value [23:0] \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0] }, Y=$procmux$13997_Y
      New ports: A=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [31:8], B=\basesoc_ethmac_tx_crc_value [23:0], Y=$procmux$13997_Y [31:8]
      New connections: $procmux$13997_Y [7:0] = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0]
    Consolidated identical input bits for $mux cell $procmux$14132:
      Old ports: A=4'0000, B=4'1000, Y=$procmux$14132_Y
      New ports: A=1'0, B=1'1, Y=$procmux$14132_Y [3]
      New connections: $procmux$14132_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $procmux$14376:
      Old ports: A=3'100, B=3'010, Y=$procmux$14376_Y
      New ports: A=2'10, B=2'01, Y=$procmux$14376_Y [2:1]
      New connections: $procmux$14376_Y [0] = 1'0
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10574:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/david/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3899$8124_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10580:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$9960:
      Old ports: A=$flatten\VexRiscv.$procmux$9958_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$9960_Y
      New ports: A={ $flatten\VexRiscv.$procmux$9958_Y [3] $flatten\VexRiscv.$procmux$9958_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$9960_Y [3] $flatten\VexRiscv.$procmux$9960_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$9960_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$11937:
      Old ports: A=$procmux$11935_Y, B=11'10000000000, Y=$procmux$11937_Y
      New ports: A=$procmux$11935_Y [10], B=1'1, Y=$procmux$11937_Y [10]
      New connections: $procmux$11937_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $pmux cell $procmux$13536:
      Old ports: A={ 8'00000000 $auto$wreduce.cc:454:run$17925 [2:0] }, B={ $procmux$13538_Y 11'00000000000 }, Y=\basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value
      New ports: A={ 8'00000000 $auto$wreduce.cc:454:run$17925 [2] 1'0 }, B={ $procmux$13538_Y [10:2] $procmux$13538_Y [0] 10'0000000000 }, Y={ \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [10:2] \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [0] }
      New connections: \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [1] = \basesoc_ethmac_sram122_length_liteethmac_liteethmacsramreader_next_value [0]
    Consolidated identical input bits for $mux cell $procmux$13999:
      Old ports: A=$procmux$13997_Y, B={ \basesoc_ethmac_tx_crc_value [15:0] \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [15:0] }, Y=$procmux$13999_Y
      New ports: A=$procmux$13997_Y [31:8], B={ \basesoc_ethmac_tx_crc_value [15:0] \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [15:8] }, Y=$procmux$13999_Y [31:8]
      New connections: $procmux$13999_Y [7:0] = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $procmux$14001:
      Old ports: A=$procmux$13999_Y, B={ \basesoc_ethmac_tx_crc_value [7:0] \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [23:0] }, Y=$procmux$14001_Y
      New ports: A=$procmux$13999_Y [31:8], B={ \basesoc_ethmac_tx_crc_value [7:0] \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [23:8] }, Y=$procmux$14001_Y [31:8]
      New connections: $procmux$14001_Y [7:0] = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $procmux$14003:
      Old ports: A=$procmux$14001_Y, B=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, Y=$procmux$14003_Y
      New ports: A=$procmux$14001_Y [31:8], B=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [31:8], Y=$procmux$14003_Y [31:8]
      New connections: $procmux$14003_Y [7:0] = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $procmux$14005:
      Old ports: A=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, B=$procmux$14003_Y, Y=$procmux$14005_Y
      New ports: A=\basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [31:8], B=$procmux$14003_Y [31:8], Y=$procmux$14005_Y [31:8]
      New connections: $procmux$14005_Y [7:0] = \basesoc_ethmac_tx_crc_pipe_valid_source_payload_data [7:0]
  Optimizing cells in module \alpha_board.
Performed a total of 40 changes.

5.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 2 cells.

5.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$17864 ($dffe) from module alpha_board (D = $flatten\VexRiscv.$procmux$9960_Y [2], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2], rval = 1'1).
Handling const CLK on $memory\mem[0]$23138 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[0]$23138 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[1]$23140 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[1]$23140 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[2]$23142 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[2]$23142 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[3]$23144 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[3]$23144 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[4]$23146 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[4]$23146 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[5]$23148 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[5]$23148 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[6]$23150 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[6]$23150 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[7]$23152 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[7]$23152 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[8]$23154 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[8]$23154 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[9]$23156 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[9]$23156 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[10]$23158 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[10]$23158 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[11]$23160 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[11]$23160 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[12]$23162 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[12]$23162 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[13]$23164 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[13]$23164 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[14]$23166 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[14]$23166 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[15]$23168 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[15]$23168 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[16]$23170 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[16]$23170 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[17]$23172 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[17]$23172 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[18]$23174 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[18]$23174 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[19]$23176 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[19]$23176 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[20]$23178 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[20]$23178 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[21]$23180 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[21]$23180 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[22]$23182 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[22]$23182 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[23]$23184 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 1-bit at position 6 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[23]$23184 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[24]$23186 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[24]$23186 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[25]$23188 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[25]$23188 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[26]$23190 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[26]$23190 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[27]$23192 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[27]$23192 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[28]$23194 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[28]$23194 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[29]$23196 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[29]$23196 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[30]$23198 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[30]$23198 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[31]$23200 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[31]$23200 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[32]$23202 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[32]$23202 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[33]$23204 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[33]$23204 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[34]$23206 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[34]$23206 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[35]$23208 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[35]$23208 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[36]$23210 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[36]$23210 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[37]$23212 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[37]$23212 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[38]$23214 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[38]$23214 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[39]$23216 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[39]$23216 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[40]$23218 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 1-bit at position 2 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[40]$23218 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[41]$23220 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 1-bit at position 3 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[41]$23220 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[42]$23222 ($dff) from module alpha_board (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[42]$23222 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[43]$23224 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 1-bit at position 1 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 1-bit at position 4 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 1-bit at position 5 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[43]$23224 ($dff) from module alpha_board.
Handling const CLK on $memory\mem[44]$23226 ($dff) from module alpha_board (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 1 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 2 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 3 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 4 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 5 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 6 on $memory\mem[44]$23226 ($dff) from module alpha_board.
Setting constant 0-bit at position 7 on $memory\mem[44]$23226 ($dff) from module alpha_board.

5.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 126 unused wires.

5.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.33.9. Rerunning OPT passes. (Maybe there is more to do..)

5.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$10750:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$23321:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$23274
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$23274 [2] $memory\mem$rdmux[0][4][0]$a$23274 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$23274 [7:3] $memory\mem$rdmux[0][4][0]$a$23274 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$23274 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$23351:
      Old ports: A=8'01101111, B=8'01100001, Y=$memory\mem$rdmux[0][4][5]$a$23289
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$23289 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$23289 [7:2] $memory\mem$rdmux[0][4][5]$a$23289 [0] } = { 4'0110 $memory\mem$rdmux[0][4][5]$a$23289 [1] $memory\mem$rdmux[0][4][5]$a$23289 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$23354:
      Old ports: A=8'01110010, B=8'01100100, Y=$memory\mem$rdmux[0][4][5]$b$23290
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][5]$b$23290 [2:1]
      New connections: { $memory\mem$rdmux[0][4][5]$b$23290 [7:3] $memory\mem$rdmux[0][4][5]$b$23290 [0] } = { 3'011 $memory\mem$rdmux[0][4][5]$b$23290 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$23357:
      Old ports: A=8'00100000, B=8'00110010, Y=$memory\mem$rdmux[0][4][6]$a$23292
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$a$23292 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$a$23292 [7:2] $memory\mem$rdmux[0][4][6]$a$23292 [0] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$23292 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$23360:
      Old ports: A=8'00110000, B=8'00110010, Y=$memory\mem$rdmux[0][4][6]$b$23293
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$23293 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$23293 [7:2] $memory\mem$rdmux[0][4][6]$b$23293 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$23363:
      Old ports: A=8'00110011, B=8'00101101, Y=$memory\mem$rdmux[0][4][7]$a$23295
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][7]$a$23295 [2:1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$23295 [7:3] $memory\mem$rdmux[0][4][7]$a$23295 [0] } = { 3'001 $memory\mem$rdmux[0][4][7]$a$23295 [1] $memory\mem$rdmux[0][4][7]$a$23295 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$23366:
      Old ports: A=8'00110001, B=8'00110010, Y=$memory\mem$rdmux[0][4][7]$b$23296
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][7]$b$23296 [1:0]
      New connections: $memory\mem$rdmux[0][4][7]$b$23296 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$23369:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][8]$a$23298
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$a$23298 [4] $memory\mem$rdmux[0][4][8]$a$23298 [0] }
      New connections: { $memory\mem$rdmux[0][4][8]$a$23298 [7:5] $memory\mem$rdmux[0][4][8]$a$23298 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][8]$a$23298 [0] $memory\mem$rdmux[0][4][8]$a$23298 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$23372:
      Old ports: A=8'00110011, B=8'00100000, Y=$memory\mem$rdmux[0][4][8]$b$23299
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$b$23299 [0]
      New connections: $memory\mem$rdmux[0][4][8]$b$23299 [7:1] = { 3'001 $memory\mem$rdmux[0][4][8]$b$23299 [0] 2'00 $memory\mem$rdmux[0][4][8]$b$23299 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$23378:
      Old ports: A=8'00111010, B=8'00110101, Y=$memory\mem$rdmux[0][4][9]$b$23302
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][9]$b$23302 [1:0]
      New connections: $memory\mem$rdmux[0][4][9]$b$23302 [7:2] = { 4'0011 $memory\mem$rdmux[0][4][9]$b$23302 [1:0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$23324:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$23275
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$23275 [4] $memory\mem$rdmux[0][4][0]$b$23275 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$23275 [7:5] $memory\mem$rdmux[0][4][0]$b$23275 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$23381:
      Old ports: A=8'00110101, B=8'00111010, Y=$memory\mem$rdmux[0][4][10]$a$23304
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$a$23304 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$a$23304 [7:2] = { 4'0011 $memory\mem$rdmux[0][4][10]$a$23304 [1:0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$23384:
      Old ports: A=8'00110001, B=8'00110010, Y=$memory\mem$rdmux[0][4][10]$b$23305
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][10]$b$23305 [1:0]
      New connections: $memory\mem$rdmux[0][4][10]$b$23305 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$23387:
      Old ports: A=8'00000000, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][4][11]$a$23307
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$a$23307 [0]
      New connections: $memory\mem$rdmux[0][4][11]$a$23307 [7:1] = { $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] $memory\mem$rdmux[0][4][11]$a$23307 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$23327:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$23277
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$23277 [5] $memory\mem$rdmux[0][4][1]$a$23277 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$23277 [7:6] $memory\mem$rdmux[0][4][1]$a$23277 [4] $memory\mem$rdmux[0][4][1]$a$23277 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$23277 [3] $memory\mem$rdmux[0][4][1]$a$23277 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$23330:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem$rdmux[0][4][1]$b$23278
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$23278 [4] $memory\mem$rdmux[0][4][1]$b$23278 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$23278 [7:5] $memory\mem$rdmux[0][4][1]$b$23278 [3] $memory\mem$rdmux[0][4][1]$b$23278 [1:0] } = { 2'01 $memory\mem$rdmux[0][4][1]$b$23278 [2] $memory\mem$rdmux[0][4][1]$b$23278 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$23333:
      Old ports: A=8'01000011, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$23280
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$23280 [5] $memory\mem$rdmux[0][4][2]$a$23280 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$23280 [7:6] $memory\mem$rdmux[0][4][2]$a$23280 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$23280 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$23280 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$23336:
      Old ports: A=8'01101111, B=8'01101110, Y=$memory\mem$rdmux[0][4][2]$b$23281
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$23281 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$23281 [7:1] = 7'0110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$23339:
      Old ports: A=8'00100000, B=8'01100001, Y=$memory\mem$rdmux[0][4][3]$a$23283
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][3]$a$23283 [0]
      New connections: $memory\mem$rdmux[0][4][3]$a$23283 [7:1] = { 1'0 $memory\mem$rdmux[0][4][3]$a$23283 [0] 5'10000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$23342:
      Old ports: A=8'01101100, B=8'01110000, Y=$memory\mem$rdmux[0][4][3]$b$23284
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$23284 [4] $memory\mem$rdmux[0][4][3]$b$23284 [2] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$23284 [7:5] $memory\mem$rdmux[0][4][3]$b$23284 [3] $memory\mem$rdmux[0][4][3]$b$23284 [1:0] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$23284 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$23345:
      Old ports: A=8'01101000, B=8'01100001, Y=$memory\mem$rdmux[0][4][4]$a$23286
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][4]$a$23286 [3] $memory\mem$rdmux[0][4][4]$a$23286 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$a$23286 [7:4] $memory\mem$rdmux[0][4][4]$a$23286 [2:1] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$23348:
      Old ports: A=8'01011111, B=8'01100010, Y=$memory\mem$rdmux[0][4][4]$b$23287
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][4]$b$23287 [5] $memory\mem$rdmux[0][4][4]$b$23287 [0] }
      New connections: { $memory\mem$rdmux[0][4][4]$b$23287 [7:6] $memory\mem$rdmux[0][4][4]$b$23287 [4:1] } = { 2'01 $memory\mem$rdmux[0][4][4]$b$23287 [0] $memory\mem$rdmux[0][4][4]$b$23287 [0] $memory\mem$rdmux[0][4][4]$b$23287 [0] 1'1 }
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$23273:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$23274, B=$memory\mem$rdmux[0][4][0]$b$23275, Y=$memory\mem$rdmux[0][3][0]$a$23250
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$23274 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$23274 [2] $memory\mem$rdmux[0][4][0]$a$23274 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$23275 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$23275 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$23250 [5:2] $memory\mem$rdmux[0][3][0]$a$23250 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$23250 [7:6] $memory\mem$rdmux[0][3][0]$a$23250 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$23303:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$23304, B=$memory\mem$rdmux[0][4][10]$b$23305, Y=$memory\mem$rdmux[0][3][5]$a$23265
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$23304 [1:0] $memory\mem$rdmux[0][4][10]$a$23304 [1:0] }, B={ 2'00 $memory\mem$rdmux[0][4][10]$b$23305 [1:0] }, Y=$memory\mem$rdmux[0][3][5]$a$23265 [3:0]
      New connections: $memory\mem$rdmux[0][3][5]$a$23265 [7:4] = 4'0011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$23306:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$23307, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][3][5]$b$23266
      New ports: A=$memory\mem$rdmux[0][4][11]$a$23307 [0], B=1'x, Y=$memory\mem$rdmux[0][3][5]$b$23266 [0]
      New connections: $memory\mem$rdmux[0][3][5]$b$23266 [7:1] = { $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$23276:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$23277, B=$memory\mem$rdmux[0][4][1]$b$23278, Y=$memory\mem$rdmux[0][3][0]$b$23251
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$23277 [3] $memory\mem$rdmux[0][4][1]$a$23277 [5] $memory\mem$rdmux[0][4][1]$a$23277 [3] $memory\mem$rdmux[0][4][1]$a$23277 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$23278 [2] $memory\mem$rdmux[0][4][1]$b$23278 [4] $memory\mem$rdmux[0][4][1]$b$23278 [2] $memory\mem$rdmux[0][4][1]$b$23278 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$23251 [6:2] $memory\mem$rdmux[0][3][0]$b$23251 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$23251 [7] $memory\mem$rdmux[0][3][0]$b$23251 [1] } = { 1'0 $memory\mem$rdmux[0][3][0]$b$23251 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$23279:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$23280, B=$memory\mem$rdmux[0][4][2]$b$23281, Y=$memory\mem$rdmux[0][3][1]$a$23253
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$23280 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$23280 [0] $memory\mem$rdmux[0][4][2]$a$23280 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$23281 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$23253 [5] $memory\mem$rdmux[0][3][1]$a$23253 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$23253 [7:6] $memory\mem$rdmux[0][3][1]$a$23253 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$23253 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$23253 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$23282:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$23283, B=$memory\mem$rdmux[0][4][3]$b$23284, Y=$memory\mem$rdmux[0][3][1]$b$23254
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$23283 [0] 2'00 $memory\mem$rdmux[0][4][3]$a$23283 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][3]$b$23284 [4] $memory\mem$rdmux[0][4][3]$b$23284 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][1]$b$23254 [6] $memory\mem$rdmux[0][3][1]$b$23254 [4] $memory\mem$rdmux[0][3][1]$b$23254 [2] $memory\mem$rdmux[0][3][1]$b$23254 [0] }
      New connections: { $memory\mem$rdmux[0][3][1]$b$23254 [7] $memory\mem$rdmux[0][3][1]$b$23254 [5] $memory\mem$rdmux[0][3][1]$b$23254 [3] $memory\mem$rdmux[0][3][1]$b$23254 [1] } = { 2'01 $memory\mem$rdmux[0][3][1]$b$23254 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$23285:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$23286, B=$memory\mem$rdmux[0][4][4]$b$23287, Y=$memory\mem$rdmux[0][3][2]$a$23256
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$23286 [3] 2'00 $memory\mem$rdmux[0][4][4]$a$23286 [0] }, B={ $memory\mem$rdmux[0][4][4]$b$23287 [5] $memory\mem$rdmux[0][4][4]$b$23287 [0] $memory\mem$rdmux[0][4][4]$b$23287 [0] 1'1 $memory\mem$rdmux[0][4][4]$b$23287 [0] }, Y={ $memory\mem$rdmux[0][3][2]$a$23256 [5] $memory\mem$rdmux[0][3][2]$a$23256 [3:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$23256 [7:6] $memory\mem$rdmux[0][3][2]$a$23256 [4] } = { 2'01 $memory\mem$rdmux[0][3][2]$a$23256 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$23288:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$23289, B=$memory\mem$rdmux[0][4][5]$b$23290, Y=$memory\mem$rdmux[0][3][2]$b$23257
      New ports: A={ 1'0 $memory\mem$rdmux[0][4][5]$a$23289 [1] $memory\mem$rdmux[0][4][5]$a$23289 [1] $memory\mem$rdmux[0][4][5]$a$23289 [1] 1'1 }, B={ $memory\mem$rdmux[0][4][5]$b$23290 [1] 1'0 $memory\mem$rdmux[0][4][5]$b$23290 [2:1] 1'0 }, Y=$memory\mem$rdmux[0][3][2]$b$23257 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$23257 [7:5] = 3'011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$23291:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$23292, B=$memory\mem$rdmux[0][4][6]$b$23293, Y=$memory\mem$rdmux[0][3][3]$a$23259
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$23292 [1] $memory\mem$rdmux[0][4][6]$a$23292 [1] }, B={ 1'1 $memory\mem$rdmux[0][4][6]$b$23293 [1] }, Y={ $memory\mem$rdmux[0][3][3]$a$23259 [4] $memory\mem$rdmux[0][3][3]$a$23259 [1] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$23259 [7:5] $memory\mem$rdmux[0][3][3]$a$23259 [3:2] $memory\mem$rdmux[0][3][3]$a$23259 [0] } = 6'001000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$23294:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$23295, B=$memory\mem$rdmux[0][4][7]$b$23296, Y=$memory\mem$rdmux[0][3][3]$b$23260
      New ports: A={ $memory\mem$rdmux[0][4][7]$a$23295 [1] $memory\mem$rdmux[0][4][7]$a$23295 [2:1] 1'1 }, B={ 2'10 $memory\mem$rdmux[0][4][7]$b$23296 [1:0] }, Y={ $memory\mem$rdmux[0][3][3]$b$23260 [4] $memory\mem$rdmux[0][3][3]$b$23260 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$23260 [7:5] $memory\mem$rdmux[0][3][3]$b$23260 [3] } = { 3'001 $memory\mem$rdmux[0][3][3]$b$23260 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$23297:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$23298, B=$memory\mem$rdmux[0][4][8]$b$23299, Y=$memory\mem$rdmux[0][3][4]$a$23262
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$23298 [4] $memory\mem$rdmux[0][4][8]$a$23298 [0] 1'0 $memory\mem$rdmux[0][4][8]$a$23298 [0] }, B={ $memory\mem$rdmux[0][4][8]$b$23299 [0] 1'0 $memory\mem$rdmux[0][4][8]$b$23299 [0] $memory\mem$rdmux[0][4][8]$b$23299 [0] }, Y={ $memory\mem$rdmux[0][3][4]$a$23262 [4] $memory\mem$rdmux[0][3][4]$a$23262 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$23262 [7:5] $memory\mem$rdmux[0][3][4]$a$23262 [3] } = { 3'001 $memory\mem$rdmux[0][3][4]$a$23262 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$23300:
      Old ports: A=8'00110001, B=$memory\mem$rdmux[0][4][9]$b$23302, Y=$memory\mem$rdmux[0][3][4]$b$23263
      New ports: A=3'001, B={ $memory\mem$rdmux[0][4][9]$b$23302 [0] $memory\mem$rdmux[0][4][9]$b$23302 [1:0] }, Y=$memory\mem$rdmux[0][3][4]$b$23263 [2:0]
      New connections: $memory\mem$rdmux[0][3][4]$b$23263 [7:3] = { 4'0011 $memory\mem$rdmux[0][3][4]$b$23263 [1] }
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$23249:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$23250, B=$memory\mem$rdmux[0][3][0]$b$23251, Y=$memory\mem$rdmux[0][2][0]$a$23238
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$23250 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$23250 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$23251 [6:2] $memory\mem$rdmux[0][3][0]$b$23251 [0] $memory\mem$rdmux[0][3][0]$b$23251 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$23238 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$23238 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$23252:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$23253, B=$memory\mem$rdmux[0][3][1]$b$23254, Y=$memory\mem$rdmux[0][2][0]$b$23239
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$23253 [1] $memory\mem$rdmux[0][3][1]$a$23253 [5] 1'0 $memory\mem$rdmux[0][3][1]$a$23253 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$23254 [6] 1'1 $memory\mem$rdmux[0][3][1]$b$23254 [4] $memory\mem$rdmux[0][3][1]$b$23254 [2] 1'0 $memory\mem$rdmux[0][3][1]$b$23254 [0] }, Y={ $memory\mem$rdmux[0][2][0]$b$23239 [6:4] $memory\mem$rdmux[0][2][0]$b$23239 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][0]$b$23239 [7] $memory\mem$rdmux[0][2][0]$b$23239 [3] } = { 1'0 $memory\mem$rdmux[0][2][0]$b$23239 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$23255:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$23256, B=$memory\mem$rdmux[0][3][2]$b$23257, Y=$memory\mem$rdmux[0][2][1]$a$23241
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$23256 [5] $memory\mem$rdmux[0][3][2]$a$23256 [2] $memory\mem$rdmux[0][3][2]$a$23256 [3:0] }, B={ 1'1 $memory\mem$rdmux[0][3][2]$b$23257 [4:0] }, Y=$memory\mem$rdmux[0][2][1]$a$23241 [5:0]
      New connections: $memory\mem$rdmux[0][2][1]$a$23241 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$23258:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$23259, B=$memory\mem$rdmux[0][3][3]$b$23260, Y=$memory\mem$rdmux[0][2][1]$b$23242
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$23259 [4] 1'0 $memory\mem$rdmux[0][3][3]$a$23259 [1] 1'0 }, B={ $memory\mem$rdmux[0][3][3]$b$23260 [4] $memory\mem$rdmux[0][3][3]$b$23260 [2:0] }, Y={ $memory\mem$rdmux[0][2][1]$b$23242 [4] $memory\mem$rdmux[0][2][1]$b$23242 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$b$23242 [7:5] $memory\mem$rdmux[0][2][1]$b$23242 [3] } = { 3'001 $memory\mem$rdmux[0][2][1]$b$23242 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$23261:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$23262, B=$memory\mem$rdmux[0][3][4]$b$23263, Y=$memory\mem$rdmux[0][2][2]$a$23244
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$23262 [4] $memory\mem$rdmux[0][3][4]$a$23262 [2] $memory\mem$rdmux[0][3][4]$a$23262 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][4]$b$23263 [1] $memory\mem$rdmux[0][3][4]$b$23263 [2:0] }, Y=$memory\mem$rdmux[0][2][2]$a$23244 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$23244 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$23264:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$23265, B=$memory\mem$rdmux[0][3][5]$b$23266, Y=$memory\mem$rdmux[0][2][2]$b$23245
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$23265 [3:0] }, B={ $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] $memory\mem$rdmux[0][3][5]$b$23266 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$23245 [6] $memory\mem$rdmux[0][2][2]$b$23245 [4:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$b$23245 [7] $memory\mem$rdmux[0][2][2]$b$23245 [5] } = { $memory\mem$rdmux[0][2][2]$b$23245 [6] $memory\mem$rdmux[0][2][2]$b$23245 [4] }
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$23237:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$23238, B=$memory\mem$rdmux[0][2][0]$b$23239, Y=$memory\mem$rdmux[0][1][0]$a$23232
      New ports: A=$memory\mem$rdmux[0][2][0]$a$23238 [6:0], B={ $memory\mem$rdmux[0][2][0]$b$23239 [6:4] $memory\mem$rdmux[0][2][0]$b$23239 [2] $memory\mem$rdmux[0][2][0]$b$23239 [2:0] }, Y=$memory\mem$rdmux[0][1][0]$a$23232 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$23232 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$23240:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$23241, B=$memory\mem$rdmux[0][2][1]$b$23242, Y=$memory\mem$rdmux[0][1][0]$b$23233
      New ports: A={ 1'1 $memory\mem$rdmux[0][2][1]$a$23241 [5:0] }, B={ 2'01 $memory\mem$rdmux[0][2][1]$b$23242 [4] $memory\mem$rdmux[0][2][1]$b$23242 [2] $memory\mem$rdmux[0][2][1]$b$23242 [2:0] }, Y=$memory\mem$rdmux[0][1][0]$b$23233 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$b$23233 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$23243:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$23244, B=$memory\mem$rdmux[0][2][2]$b$23245, Y=$memory\mem$rdmux[0][1][1]$a$23235
      New ports: A={ 2'01 $memory\mem$rdmux[0][2][2]$a$23244 [4:0] }, B={ $memory\mem$rdmux[0][2][2]$b$23245 [6] $memory\mem$rdmux[0][2][2]$b$23245 [4] $memory\mem$rdmux[0][2][2]$b$23245 [4:0] }, Y=$memory\mem$rdmux[0][1][1]$a$23235 [6:0]
      New connections: $memory\mem$rdmux[0][1][1]$a$23235 [7] = $memory\mem$rdmux[0][1][1]$a$23235 [6]
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$23231:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$23232, B=$memory\mem$rdmux[0][1][0]$b$23233, Y=$memory\mem$rdmux[0][0][0]$a$23229
      New ports: A=$memory\mem$rdmux[0][1][0]$a$23232 [6:0], B=$memory\mem$rdmux[0][1][0]$b$23233 [6:0], Y=$memory\mem$rdmux[0][0][0]$a$23229 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$23229 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$23234:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$23235, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$23230
      New ports: A=$memory\mem$rdmux[0][1][1]$a$23235 [6:0], B=7'xxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$23230 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$b$23230 [7] = $memory\mem$rdmux[0][0][0]$b$23230 [6]
  Optimizing cells in module \alpha_board.
Performed a total of 46 changes.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 17 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:682:run$16934 ($sdff) from module alpha_board.

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 25 unused wires.

5.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.33.16. Rerunning OPT passes. (Maybe there is more to do..)

5.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$23273:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$23274 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$23274 [2] $memory\mem$rdmux[0][4][0]$a$23274 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$23274 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$23274 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$23250 [5:2] $memory\mem$rdmux[0][3][0]$a$23250 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$23274 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$23274 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$23274 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$23250 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$23250 [0] = $memory\mem$rdmux[0][4][0]$a$23274 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$23303:
      Old ports: A={ $memory\mem$rdmux[0][4][10]$a$23304 [3:2] $memory\mem$rdmux[0][4][10]$a$23304 [3:2] }, B={ 2'00 $memory\mem$rdmux[0][4][10]$a$23304 [3:2] }, Y=$memory\mem$rdmux[0][3][5]$a$23265 [3:0]
      New ports: A=$memory\mem$rdmux[0][4][10]$a$23304 [3:2], B=2'00, Y=$memory\mem$rdmux[0][3][5]$a$23265 [3:2]
      New connections: $memory\mem$rdmux[0][3][5]$a$23265 [1:0] = $memory\mem$rdmux[0][4][10]$a$23304 [3:2]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$23291:
      Old ports: A={ $memory\mem$rdmux[0][4][3]$a$23283 [6] $memory\mem$rdmux[0][4][3]$a$23283 [6] }, B={ 1'1 $memory\mem$rdmux[0][4][3]$a$23283 [6] }, Y={ $memory\mem$rdmux[0][3][3]$a$23259 [4] $memory\mem$rdmux[0][3][3]$a$23259 [1] }
      New ports: A=$memory\mem$rdmux[0][4][3]$a$23283 [6], B=1'1, Y=$memory\mem$rdmux[0][3][3]$a$23259 [4]
      New connections: $memory\mem$rdmux[0][3][3]$a$23259 [1] = $memory\mem$rdmux[0][4][3]$a$23283 [6]
  Optimizing cells in module \alpha_board.
Performed a total of 3 changes.

5.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module alpha_board (D = $memory\mem$rdmux[0][0][0]$b$23230 [7], Q = \csr_bankarray_dat_r [7], rval = 1'0).

5.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 2 unused wires.

5.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.33.23. Rerunning OPT passes. (Maybe there is more to do..)

5.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alpha_board..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

5.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alpha_board.
Performed a total of 0 changes.

5.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 0 cells.

5.33.27. Executing OPT_DFF pass (perform DFF optimizations).

5.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.33.30. Finished OPT passes. (There is nothing left to do.)

5.34. Executing TECHMAP pass (map to technology primitives).

5.34.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.34.2. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$4b9262a0dae372164511f4036fe3017fe4b262a7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9a7f8f842c7d15a8f6b6820db3daba71c00239a1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$02c0ba6693d64b4460f26b4c091cdc44914c034d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$f1fc4bc1d42e857fca43ce0fdd0da6ff25c612c4\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $lut.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e6e8bb0f4a7f03ab497cc9e533c65b52396e1de8\_90_pmux for cells of type $pmux.
Using template $paramod$0d94a84c0113c8128b094f74b10383fdbc120692\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alpha_board'.
Removed a total of 1983 cells.

5.35.3. Executing OPT_DFF pass (perform DFF optimizations).

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 1923 unused cells and 11354 unused wires.

5.35.5. Finished fast OPT passes.

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..

5.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.38. Executing TECHMAP pass (map to technology primitives).

5.38.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.38.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
No more expansions possible.

5.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module alpha_board.

5.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in alpha_board.

5.42. Executing ATTRMVCP pass (move or copy attributes).

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alpha_board..
Removed 0 unused cells and 18342 unused wires.

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
No more expansions possible.

5.45. Executing ABC pass (technology mapping using ABC).

5.45.1. Extracting gate netlist of module `\alpha_board' to `<abc-temp-dir>/input.blif'..
Extracted 20904 gates and 27055 wires to a netlist network with 6149 inputs and 2973 outputs.

5.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    4253.
ABC: Participating nodes from both networks       =    9471.
ABC: Participating nodes from the first network   =    4424. (  57.94 % of nodes)
ABC: Participating nodes from the second network  =    5047. (  66.10 % of nodes)
ABC: Node pairs (any polarity)                    =    4420. (  57.89 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3372. (  44.17 % of names can be moved)
ABC: Total runtime =     1.39 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

5.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     7620
ABC RESULTS:        internal signals:    17933
ABC RESULTS:           input signals:     6149
ABC RESULTS:          output signals:     2973
Removing temp directory.
Removed 0 unused cells and 16699 unused wires.

5.46. Executing TECHMAP pass (map to technology primitives).

5.46.1. Executing Verilog-2005 frontend: /home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/david/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$9003b233529025bb11829e1c748f63dc95f1b472\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$7165d6ede97794114ad75de42e86bbdae891d627\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$d5fd29d68ec7ebe0f729e2a90f0b407dace4b64a\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$add67ead0a617870d06b495d8611d0dbbc53de59\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$e61f54a3601952894dfccf17d8d971ee721aab8e\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a1128304cb11e508a48199f7864ccbb82a7d5dc2\$lut for cells of type $lut.
Using template $paramod$02ce196aab75ced28cf9de5b370b2c327500b461\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$a56d70ffd309b1185b27bc1a5092003d8bf696be\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$87d03a3adfeb45c31a27a100630b6aa0c98d2f81\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000001 for cells of type $lut.
Using template $paramod$1ab0c0762cdd16b1fa6d65e6dee9030dcdc6bdf8\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$10e38158c3a3d5d3853992f5be7ec3e16d355c12\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b0b8ee338d40b9a6f8aa30a7693a55a7327585d4\$lut for cells of type $lut.
Using template $paramod$9ff0c208c228226a487afb566ffa570df5665e6f\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$278bd683847eac7727dff8003a1c1f2b20cfb7c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$1b4aa9bdcce0c6138f6ae34e7b1f8c11d76d238a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$48858a0cdda2de6934604a272e0a7e64a67fda48\$lut for cells of type $lut.
Using template $paramod$bb7be8bae5c143932e2a0774e60657333fd7fa30\$lut for cells of type $lut.
Using template $paramod$03934238089b38363bbb8527e9252b3860a98d32\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$cb807c4e5b3fc400512485c285f594d5cbc6ceda\$lut for cells of type $lut.
Using template $paramod$c4cd21e71c150e6aee29ec3ca657c3e96e6467ef\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$54be8e621ae4282a522339db42939afa1a0fca5f\$lut for cells of type $lut.
Using template $paramod$e856f6af4132f2ee9d4980afecb67ed58ab1c46f\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$c9be9a0be1d6f39f2182dc3746c8e04cf71b1266\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$67007cb187683f4b9fb93fb019b5418e9869e133\$lut for cells of type $lut.
Using template $paramod$3ac9bc2f89784a13aa5a8df4cbd9c60f0e527238\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$bf0d22492b141397adcabc2e359ee0f860225fa5\$lut for cells of type $lut.
Using template $paramod$dc25f3fdf5cf9b0aee06d76e5ea4f7b153aff560\$lut for cells of type $lut.
Using template $paramod$3aab0b830a26be06ddf64aa6f2f97ba5df259c5a\$lut for cells of type $lut.
Using template $paramod$1de44515684aa8aea9bdebdc5793069f38e4f9c5\$lut for cells of type $lut.
Using template $paramod$3c6131c40f3b187ed8b59592566471da93a8a3a5\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$39ec38bdb147d11722a0b901766727864e5e494d\$lut for cells of type $lut.
Using template $paramod$61090ad81dea60f9d293b0587a5910e1feb62ffa\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$5dced08237533a762ecacfbd0c7a26bdf96c7ef7\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2c2fd732a342ca036374079c0663d22660be30bf\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$99b2447133bb40974620a795a53cba1c39001aad\$lut for cells of type $lut.
Using template $paramod$5cade78f60282e349e92a5fab479b2b067711aa0\$lut for cells of type $lut.
Using template $paramod$1e31fb92b744e0be899c6b430206eeb3d9bfb5cb\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$56a31d7c5e7524be977f5c16c88613d23585d038\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$e6488744173f71c4b47cdd99f91b78f161a3a693\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$e0765eb4480967e57d2934a866066233e526b733\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$dff3834df4b62009a8ec763395249c18989b06b2\$lut for cells of type $lut.
Using template $paramod$b98ec11a43fffa512bdc86e8e96cce97d0d516a2\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$d37542936133a6c900bf891757b190c3be042f49\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$5083a16b42affea7485238c1d4e0325bc7924ec8\$lut for cells of type $lut.
Using template $paramod$734f8528204df96ee15a13f72115a8c63f369aa4\$lut for cells of type $lut.
Using template $paramod$01600f320cea5a3e57d6e1854a04f2e39093d826\$lut for cells of type $lut.
Using template $paramod$1f76b2fab6dd248b284323b61e05609499d2e0ff\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$0029fb3c95efbf7a97d167dfcfc97bba2ffea686\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$6308e4a3afa5fc539cbfdc38958a989c9188aaec\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$7f555d683f2296a8e160bf219d8ecc85ddd6a09a\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$5cdc22d0bd3ca14398fe93d6a434826313da339f\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$8796ece223525bbb4a7a3aeb959442cc363b5bf0\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod$80fd3f90b6a7b38da9d25588666decbe3adaf5ec\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$b75e8306635d621cb7e96e5d2ad1327ab1afa025\$lut for cells of type $lut.
Using template $paramod$01ebe350a72313aef4a53db876bd8cb622029f34\$lut for cells of type $lut.
Using template $paramod$dbc0a9bdfd127ce1b4b5552eb6fe01ed20a38345\$lut for cells of type $lut.
Using template $paramod$33a01f71ce1120f8d5dbc904e37771e37d5e6f4e\$lut for cells of type $lut.
Using template $paramod$6e5955bc55a6443bf42ff261b426104c04785cf7\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$3c90351ab53dc81386feef7a3560ce18ed07dec2\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$b1e34a99d4f696fd4b79416f119a00297737277b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod$8bda1f127fa4e8e6a0aed4b4606bbca88d5cdc73\$lut for cells of type $lut.
Using template $paramod$da268ed153cbf22af73ad7b96b379b643cfa33a5\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$7f88ae8b0ca78f7b736f446522956805c49fb79f\$lut for cells of type $lut.
Using template $paramod$3afe195ed9948c5746857df77e5ab54eabf878f8\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$fe069c20df121452df84aab6a091eace3d40f1de\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$f05d4b8888c79762c43743d193b4196209b4613e\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$23953811f9a1e831a4c3afa54c7c0c00652edb7e\$lut for cells of type $lut.
Using template $paramod$986bdc1b77bef3d2ca7cd5ade465cc0edaa7fc63\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$63e7f8a6ab8a1feaa9506369ef40bb825100dfd2\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$dcc48e08dba2ea3d6a65efaf400a53b63ff3b0e5\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$39a17684f8c6b69cc455a5efe8715f467de3efbe\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$29442795ef2e10dd90e3826e90a6d7a832893bba\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$fde34d7b7d817d093917fab37479be42cf9a4427\$lut for cells of type $lut.
Using template $paramod$9e5f425f8181668632e2fa46478d97226e27e247\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$c1248c40a5a9c1ee5162ddfd424b5f5d857268ec\$lut for cells of type $lut.
Using template $paramod$9af8c8fb8fbcd0adce158aa1082adf58d1f4a35f\$lut for cells of type $lut.
Using template $paramod$bb5d29466373c76e38a36f991a0ce9255cc88008\$lut for cells of type $lut.
Using template $paramod$3249c99f5a58a3524ae847816e39d95f4be55a72\$lut for cells of type $lut.
Using template $paramod$b062bca4221cf547385aa6b9bdf170b591219686\$lut for cells of type $lut.
Using template $paramod$a7bd353d45ccaa6325665766574a21b07181ca6a\$lut for cells of type $lut.
Using template $paramod$23434d3a66fb100aa14a9685ba51ce393651945d\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$d3550fc25b239fdfff8c260e3fc98e0705fd1002\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$683a6353c8dc3b0922c4117cba4aad1038899630\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$64e221b10022fcbef4bf6779c8b681c0692aa72b\$lut for cells of type $lut.
Using template $paramod$a9b80e86d34dd6ff77bffa77abcd27e0298b5ca1\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$780a1f658b9e0af8485f8385b37c7041fe3bfaa0\$lut for cells of type $lut.
Using template $paramod$a0907ee66b3c2950dda59d5b3f510f3508be2138\$lut for cells of type $lut.
Using template $paramod$85572c15d0e9d66498693ed97cf958eb7654462d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$b9989908ae497c10f5e53025b70a47873f8f4a4a\$lut for cells of type $lut.
Using template $paramod$448a9688dc82c51f0620a0b3d215f966edef08c5\$lut for cells of type $lut.
Using template $paramod$ea0a131c374c198c77cb0d8a4853bcb275db7978\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$6469d32bc2fcc31655ebb66037e665e39b009911\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$d2a7076c55771e86eda8dfca7eabaa9cf804ca6e\$lut for cells of type $lut.
Using template $paramod$c17001e40829b1c60b368b36d3563e4375afe867\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$0ffab04cd9341821bbf8cdbbe8dc1feb7a854968\$lut for cells of type $lut.
Using template $paramod$8db456ac2cfbf3ef03df03674a733f4e0e98682b\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$dda7a8f2c9702cfc8fb90299ff05df9384ef4c15\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$93fd01bc925a9632eee4609bfbbd558639de1d2b\$lut for cells of type $lut.
Using template $paramod$8361f4c658a52d7c6d7bae3710bb2af6205f8ce7\$lut for cells of type $lut.
Using template $paramod$7e474ff0b6af87fb69cd19c3d2353152d26514f3\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$e96de5e9fcce737e52eacf39c70c8f533dc27d63\$lut for cells of type $lut.
Using template $paramod$46337428ce420685467716f9921402709a730c9d\$lut for cells of type $lut.
Using template $paramod$69c8f3ff8bf5c2ecceda82bf35bc9975a17d5b35\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$debcc637150ff0fd4381309b34f816158ae21b32\$lut for cells of type $lut.
Using template $paramod$124acbb38e1dca6883364fa6f6620607745fde57\$lut for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod$3a437ab042afe1dc11edf527b61ffeb19af46ae8\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$7667ee60653b518109ce38341e4a8566a12b1d87\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$1ecc01904ded707041bc8f393aa73ee836f64bf6\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$52ea79e82f4f149ce225b8ba6e2cb42b2ab2d0c0\$lut for cells of type $lut.
Using template $paramod$371fe52b7730fd7254b5eb1e2c1182401575cbe8\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$202ef33ed7c16f8af46b2c0a3a76b0741a206df4\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$a7d6a80c9d2f8317a8b9ea86a19cce9342142ce5\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$f4a835f59ddd109590460e55ac7a8d498b7c5965\$lut for cells of type $lut.
Using template $paramod$481038e6ef85ae5fb95a25d0aac8b1d996777618\$lut for cells of type $lut.
Using template $paramod$45574b5dabf6582401e363a2efc3dc9649863c31\$lut for cells of type $lut.
Using template $paramod$efb724fe3f6e13af6233d02a6cad0084541d9266\$lut for cells of type $lut.
Using template $paramod$9f1dd8e020bc96b582b31a2911d15e45c9915f56\$lut for cells of type $lut.
Using template $paramod$46d446751dfe0d327e63a7b7b48b60b7a0653c8e\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$656a490c162c06afcb62933a04c5556b8d0f091e\$lut for cells of type $lut.
Using template $paramod$a6c3916b656cd4c42f954ffacb1f6bee629751aa\$lut for cells of type $lut.
Using template $paramod$d60de76bc047de5be8e39074feb2e824f219bcca\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$f28d404015d70e2008984fb043cc2f7b81d9b4c5\$lut for cells of type $lut.
Using template $paramod$036244e375427ab07e4d940abd69a52ed193559f\$lut for cells of type $lut.
Using template $paramod$c148dd5ccdccc54d6501efa0dbb1f65e68479f22\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$06052b79c7fab067a47587cd2d92498f52760483\$lut for cells of type $lut.
Using template $paramod$afe3d3c3331d7428f40046dcf04e72400c07a7da\$lut for cells of type $lut.
Using template $paramod$7f0c4b1fb3e20debd91cccde1dddeb7c5c415264\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$7108ca6224e662a8ded7963183fc9df7b61ca1f9\$lut for cells of type $lut.
Using template $paramod$8c2c1e59c8876a3c2b20cc33cb8585da498e9286\$lut for cells of type $lut.
Using template $paramod$7b056d312c2c23592803ac462d811e37da25d20e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111110 for cells of type $lut.
Using template $paramod$76ebe1cd006d3c10b3bc01174f6f7a392df3a8e0\$lut for cells of type $lut.
Using template $paramod$133bdecd2ecfdfc8c6529ee19f03f9eeecdba329\$lut for cells of type $lut.
Using template $paramod$0c2240cdb80c3e1d13d0694bdecd18c79b9aa46f\$lut for cells of type $lut.
Using template $paramod$a9c6afdc56211a829b3d45e5caec77cea07b32f6\$lut for cells of type $lut.
Using template $paramod$3ea99bfdc0d0c9ae794d095dc57bc60fc9143546\$lut for cells of type $lut.
Using template $paramod$8bc6d7781ff6c3f7be110efe16c6ecb845331ec3\$lut for cells of type $lut.
Using template $paramod$de2bbda7ac1ee83bb3f2ebef301e1a34b64c0966\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$98df329c93a49cafdd7b7f0d6ad5985fc2ef151e\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$b7fdf9d5c4ed3867e8b8679abe0e3334fee60af4\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$7a0a0f81662dfaf816210afab80fedd4e0408ffe\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$b61592988ab1e135761653be3cf83c6aa216aa9a\$lut for cells of type $lut.
Using template $paramod$b6d7a549a2689b95d5fe0bd09af8c9a0f9304e36\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$2c4c7dfdf674b9c90d6c2cae622d527a6d7d0c22\$lut for cells of type $lut.
Using template $paramod$2350515678a186ad87306f48ae1b88aa5e90ac1e\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$7e6c8e8e5c5e25f8f4d0b8fa1c62d5cf6e44e873\$lut for cells of type $lut.
Using template $paramod$494cbca903b9af44b925758232af52ad14c00140\$lut for cells of type $lut.
Using template $paramod$9157f01e13106daaeca2ba1e383bcf966de25dd6\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$cd40997a9f40790ce7878e41afd852d9a1156756\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$f936cf1f3ac2dfc4c0156fca74ede0b6752ba695\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$954f3d6511ef9316d94192dcb7b948f8e3e68d0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111101 for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$f1f363f31dec1ec47ccee150542eab76532c193b\$lut for cells of type $lut.
Using template $paramod$73cf3a83f5d97e0af4d9a0578fcff8fcd3de915e\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$104295db5130ac6ee53fe95cdfa63199b3578d7f\$lut for cells of type $lut.
Using template $paramod$88436809d80e3f61e774b5b41c3de396ffa04af5\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$c15182cff60036b06989f68f44780c4125ab95fc\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod$76897d59d3684a8bad1f7017ba569cfbb6834f22\$lut for cells of type $lut.
Using template $paramod$1b81d40c115bc498ad5bbae451da47e08fe624df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$a438092b8384fed1752dd72b2f4e9ef2c66799be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$8175e52692b764e9bc6e43bfd6acde54a13cd455\$lut for cells of type $lut.
Using template $paramod$9b838c149495a6581d13a3f659e81e38193a62d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010100 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$e6a4aac14b366f7770f6afc50867b3b8176ebb96\$lut for cells of type $lut.
Using template $paramod$a79afdf1794fe3cedbe94cbfd80a144b169fb64c\$lut for cells of type $lut.
Using template $paramod$56bf14dbc639ee1088c927767cae18d43a852b63\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$51d6205441b7d641e242d208aef472b69fd7087e\$lut for cells of type $lut.
Using template $paramod$f74a43ceee0350712924f131a56dd8625b432f1a\$lut for cells of type $lut.
Using template $paramod$a09c3b1f59bfdfcef88ea2365fdcf67a91ca7977\$lut for cells of type $lut.
Using template $paramod$5f840889b533dd3bcc51c37336d5c17765edeed3\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$dabc2261d38aa263c7301a79a06237b0d6b64501\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$c07c5deaeb42bed8e906767b3224497f6102d309\$lut for cells of type $lut.
Using template $paramod$31fa623f8be180808b4af9c496cf816ee93e2071\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$16985e1706243a019d93daf9cca618b30aa25f6c\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$a8ddf4334df697e3e53702d81090c7ed37c2a1ad\$lut for cells of type $lut.
Using template $paramod$5b4eed906a5b526369cdde2f4c8f8cb26e48c18d\$lut for cells of type $lut.
Using template $paramod$c8f07aef973f71b76e0c6a31237492b2778f5a58\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$a23f6da32d0aa23d5608af26bcc94c0b94bbae36\$lut for cells of type $lut.
Using template $paramod$792adc2f1a6a345680fa2d9aa059bfb37dfe8346\$lut for cells of type $lut.
Using template $paramod$99dbe5b1fc9d3115a51bb8cf9ebb2a04b600ee92\$lut for cells of type $lut.
Using template $paramod$c46f33a04bf7d78d7d193191d82e6f87a2b5bdfc\$lut for cells of type $lut.
Using template $paramod$3bef3a5d3d251a4d4c8b76031a57b226302797a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$9582f3b4a1760bbfad36eecf31850d7909dd9768\$lut for cells of type $lut.
Using template $paramod$67f553d1383021238aee733a6217b94b5e1fc332\$lut for cells of type $lut.
Using template $paramod$8ab80424839eee40cc9579bef1a38bdc0617e6b5\$lut for cells of type $lut.
Using template $paramod$12262143b2a32f6283cbf2769ed4b51cd7707985\$lut for cells of type $lut.
Using template $paramod$0cc1e4a45b390ee8a23c570f62385cd2882a91f9\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$345e594e3e86fb5714f53304e99d8ef40a9499ad\$lut for cells of type $lut.
Using template $paramod$bab49b068013edba80e13abba21b5cdd46330362\$lut for cells of type $lut.
Using template $paramod$982203c474d1ab10a2f9bfbb316cdbc12d432618\$lut for cells of type $lut.
Using template $paramod$f0fcfc2f98709e168d4ec4363f0fa0a1764dd9d7\$lut for cells of type $lut.
Using template $paramod$4075bdf9fd352c939259236af1c2afecae3c9908\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$8e0383e91d17a7fabdbf348f7476dc4ca9a49795\$lut for cells of type $lut.
Using template $paramod$6d020972a22ea2ba00624fd76445f25bb53dad96\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod$55e2ca1aae2d7c23f90cacc9927efb288ffeb664\$lut for cells of type $lut.
Using template $paramod$f42cb9def5194b58db306f3b6d9c991d84f830f6\$lut for cells of type $lut.
Using template $paramod$ce8ebe32de560df994992fbe82e19f745f923921\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$cf63268780ce80380bec53530cecf7cfe81a82c2\$lut for cells of type $lut.
Using template $paramod$b3c4fa5b54012f2420b82d813efa8f83bb78a69f\$lut for cells of type $lut.
Using template $paramod$9709783aa6b7fb87e796c8e2983d953620f244ba\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$50e6ebd1567294d50f6fdb9d7765b4191e502f2c\$lut for cells of type $lut.
Using template $paramod$49af33aa6aa19b94c8fdc46f549df37fbca7f5e7\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$7685c86a1168fa0f55deb7b434018957c380e3df\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$82e930203b69612ea6d4afc04b15ec279ed1cc1f\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
No more expansions possible.

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in alpha_board.
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77488.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73855.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73071.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72295.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72342.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72354.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$71945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73128.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73394.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77986.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73704.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73738.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73759.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73825.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74350.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74376.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73099.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75509.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75719.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73093.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76895.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76947.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76953.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76981.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76983.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76985.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76891.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76991.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$76993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$72305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$74022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$73238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$75438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$77995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78148.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$78912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79043.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71807$auto$blifparse.cc:515:parse_blif$79427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 17688 unused wires.

5.48. Executing AUTONAME pass.
Renamed 574143 objects in module alpha_board (214 iterations).

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \alpha_board

5.49.2. Analyzing design hierarchy..
Top module:  \alpha_board
Removed 0 unused modules.

5.50. Printing statistics.

=== alpha_board ===

   Number of wires:               9563
   Number of wire bits:          44038
   Number of public wires:        9563
   Number of public wire bits:   44038
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15435
     CCU2C                         396
     DELAYG                         11
     DP16KD                         10
     EHXPLLL                         1
     IDDRX1F                         5
     L6MUX21                       352
     LUT4                         9229
     MULT18X18D                      4
     ODDRX1F                         7
     OSCG                            1
     PDPW16KD                       26
     PFUMX                        1354
     TRELLIS_DPR16X4               498
     TRELLIS_FF                   3508
     TRELLIS_IO                     33

5.51. Executing CHECK pass (checking for obvious problems).
Checking module alpha_board...
Found and reported 0 problems.

6. Executing JSON backend.

End of script. Logfile hash: c37fc3e729, CPU: user 66.80s system 0.60s, MEM: 697.25 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/david/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 21% 1x abc (18 sec), 16% 41x opt_expr (13 sec), ...
