Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 23 16:08:57 2023
| Host         : DESKTOP-D8QIU9L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thermometer_timing_summary_routed.rpt -pb thermometer_timing_summary_routed.pb -rpx thermometer_timing_summary_routed.rpx -warn_on_violation
| Design       : thermometer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: cgen/clk_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/FSM_sequential_SSEG_AN_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/FSM_sequential_SSEG_AN_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: disp/FSM_sequential_SSEG_AN_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: temp_sign_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.521        0.000                      0                   95        0.177        0.000                      0                   95        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.521        0.000                      0                   95        0.177        0.000                      0                   95        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.842ns (28.304%)  route 2.133ns (71.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.399     8.286    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X3Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.590    15.012    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[6]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.807    RGB/PWM_Ggen/PWM_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.842ns (28.304%)  route 2.133ns (71.696%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.399     8.286    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X3Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.590    15.012    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    14.807    RGB/PWM_Ggen/PWM_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[0]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[2]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[3]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[4]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 RGB/PWM_Ggen/PWM_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Ggen/PWM_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.842ns (28.680%)  route 2.094ns (71.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  RGB/PWM_Ggen/PWM_counter_reg[1]/Q
                         net (fo=8, routed)           0.908     6.638    RGB/PWM_Ggen/Q[1]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.299     6.937 r  RGB/PWM_Ggen/PWM_counter[7]_i_3__0/O
                         net (fo=3, routed)           0.826     7.763    RGB/PWM_Ggen/PWM_counter[7]_i_3__0_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.124     7.887 r  RGB/PWM_Ggen/PWM_counter[7]_i_1__0/O
                         net (fo=8, routed)           0.360     8.247    RGB/PWM_Ggen/PWM_counter[7]_i_1__0_n_0
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.588    15.010    RGB/PWM_Ggen/CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  RGB/PWM_Ggen/PWM_counter_reg[5]/C
                         clock pessimism              0.301    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.429    14.847    RGB/PWM_Ggen/PWM_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 cgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.098ns (35.999%)  route 1.952ns (64.001%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.625     5.228    cgen/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  cgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.739     6.386    cgen/counter_reg_n_0_[4]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.325     6.711 r  cgen/counter[7]_i_3/O
                         net (fo=3, routed)           0.867     7.578    cgen/counter[7]_i_3_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.354     7.932 r  cgen/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.346     8.278    cgen/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  cgen/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.927    cgen/CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cgen/clk_reg_reg/C
                         clock pessimism              0.279    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)       -0.275    14.895    cgen/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 RGB/PWM_Bgen/PWM_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Bgen/PWM_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.937ns (33.521%)  route 1.858ns (66.479%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.312    RGB/PWM_Bgen/CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  RGB/PWM_Bgen/PWM_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  RGB/PWM_Bgen/PWM_counter_reg[0]/Q
                         net (fo=8, routed)           0.890     6.658    RGB/PWM_Bgen/PWM_counter_reg__0[0]
    SLICE_X0Y101         LUT5 (Prop_lut5_I2_O)        0.154     6.812 r  RGB/PWM_Bgen/PWM_counter[7]_i_3__1/O
                         net (fo=3, routed)           0.319     7.132    RGB/PWM_Bgen/PWM_counter[7]_i_3__1_n_0
    SLICE_X0Y100         LUT4 (Prop_lut4_I3_O)        0.327     7.459 r  RGB/PWM_Bgen/PWM_counter[7]_i_1__1/O
                         net (fo=8, routed)           0.649     8.108    RGB/PWM_Bgen/PWM_counter[7]_i_1__1_n_0
    SLICE_X0Y100         FDRE                                         r  RGB/PWM_Bgen/PWM_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.590    15.012    RGB/PWM_Bgen/CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  RGB/PWM_Bgen/PWM_counter_reg[6]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429    14.823    RGB/PWM_Bgen/PWM_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  6.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.483    cgen/CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.096     1.721    cgen/counter_reg_n_0_[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  cgen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    cgen/counter[1]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.834     1.999    cgen/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[1]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.588    cgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.483    cgen/CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.099     1.724    cgen/counter_reg_n_0_[0]
    SLICE_X53Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  cgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    cgen/counter[5]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.834     1.999    cgen/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[5]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.588    cgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBencd/RGBval_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.895%)  route 0.135ns (42.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  temp_reg[4]/Q
                         net (fo=4, routed)           0.135     1.794    RGBencd/Q[4]
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  RGBencd/RGBval[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    RGBencd/RGBval[6]_i_1_n_0
    SLICE_X5Y101         FDRE                                         r  RGBencd/RGBval_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.034    RGBencd/CLK_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  RGBencd/RGBval_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y101         FDRE (Hold_fdre_C_D)         0.092     1.625    RGBencd/RGBval_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBencd/RGBval_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.393%)  route 0.191ns (50.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp_reg[1]/Q
                         net (fo=3, routed)           0.191     1.849    RGBencd/Q[1]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.894 r  RGBencd/RGBval[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    RGBencd/RGBval[3]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    RGBencd/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.677    RGBencd/RGBval_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.483    cgen/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  cgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.082     1.693    cgen/counter_reg_n_0_[4]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.099     1.792 r  cgen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    cgen/counter[6]_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.834     1.999    cgen/CLK_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  cgen/counter_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.092     1.575    cgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 RGB/PWM_Rgen/PWM_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Rgen/PWM_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.196%)  route 0.177ns (48.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.603     1.522    RGB/PWM_Rgen/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB/PWM_Rgen/PWM_counter_reg[2]/Q
                         net (fo=7, routed)           0.177     1.841    RGB/PWM_Rgen/PWM_counter_reg__0[2]
    SLICE_X3Y96          LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  RGB/PWM_Rgen/PWM_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.886    RGB/PWM_Rgen/p_0_in[5]
    SLICE_X3Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.877     2.042    RGB/PWM_Rgen/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[5]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092     1.654    RGB/PWM_Rgen/PWM_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBencd/RGBval_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.763%)  route 0.212ns (53.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp_reg[4]/Q
                         net (fo=4, routed)           0.212     1.870    RGBencd/Q[4]
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  RGBencd/RGBval[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    RGBencd/RGBval[7]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  RGBencd/RGBval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    RGBencd/CLK_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  RGBencd/RGBval_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.120     1.677    RGBencd/RGBval_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBencd/RGBval_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.989%)  route 0.218ns (54.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  temp_reg[0]/Q
                         net (fo=3, routed)           0.218     1.877    RGBencd/Q[0]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.045     1.922 r  RGBencd/RGBval[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    RGBencd/RGBval[2]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    RGBencd/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.678    RGBencd/RGBval_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGBencd/RGBval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.469%)  route 0.181ns (44.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    CLK_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  temp_reg[3]/Q
                         net (fo=3, routed)           0.181     1.827    RGBencd/Q[3]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.098     1.925 r  RGBencd/RGBval[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    RGBencd/RGBval[5]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.037    RGBencd/CLK_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  RGBencd/RGBval_reg[5]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.678    RGBencd/RGBval_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 RGB/PWM_Rgen/PWM_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB/PWM_Rgen/PWM_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.603     1.522    RGB/PWM_Rgen/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RGB/PWM_Rgen/PWM_counter_reg[0]/Q
                         net (fo=9, routed)           0.174     1.837    RGB/PWM_Rgen/PWM_counter_reg__0[0]
    SLICE_X4Y96          LUT4 (Prop_lut4_I2_O)        0.043     1.880 r  RGB/PWM_Rgen/PWM_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    RGB/PWM_Rgen/p_0_in[3]
    SLICE_X4Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.874     2.039    RGB/PWM_Rgen/CLK_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  RGB/PWM_Rgen/PWM_counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.107     1.629    RGB/PWM_Rgen/PWM_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    RGB/PWM_Bgen/PWM_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    RGB/PWM_Bgen/PWM_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    RGB/PWM_Bgen/PWM_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     RGB/PWM_Rgen/PWM_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     RGB/PWM_Rgen/PWM_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     RGB/PWM_Rgen/PWM_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     RGB/PWM_Rgen/PWM_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    RGB/PWM_Bgen/PWM_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    RGB/PWM_Bgen/PWM_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    RGB/PWM_Bgen/PWM_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    RGB/PWM_Bgen/PWM_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    RGB/PWM_Ggen/PWM_counter_reg[1]/C



