\hypertarget{classFullO3CPU_1_1IcachePort}{
\section{クラス IcachePort}
\label{classFullO3CPU_1_1IcachePort}\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
}
IcachePortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classFullO3CPU_1_1IcachePort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classFullO3CPU_1_1IcachePort_ab905fcd26bb5e01f16795ab04c55f159}{IcachePort} (\hyperlink{classDefaultFetch}{DefaultFetch}$<$ Impl $>$ $\ast$\_\-fetch, \hyperlink{classFullO3CPU}{FullO3CPU}$<$ Impl $>$ $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual bool \hyperlink{classFullO3CPU_1_1IcachePort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classFullO3CPU_1_1IcachePort_ae43c73eff109f907118829fcfa9e7096}{recvTimingSnoopReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
virtual void \hyperlink{classFullO3CPU_1_1IcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classDefaultFetch}{DefaultFetch}$<$ Impl $>$ $\ast$ \hyperlink{classFullO3CPU_1_1IcachePort_a10f1a41fdcff6e7574a83b020d3c1a91}{fetch}
\end{DoxyCompactItemize}


\subsection{説明}
\subsubsection*{template$<$class Impl$>$ class FullO3CPU$<$ Impl $>$::IcachePort}

\hyperlink{classFullO3CPU_1_1IcachePort}{IcachePort} class for instruction fetch. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classFullO3CPU_1_1IcachePort_ab905fcd26bb5e01f16795ab04c55f159}{
\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}!IcachePort@{IcachePort}}
\index{IcachePort@{IcachePort}!FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
\subsubsection[{IcachePort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf IcachePort} ({\bf DefaultFetch}$<$ Impl $>$ $\ast$ {\em \_\-fetch}, \/  {\bf FullO3CPU}$<$ Impl $>$ $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFullO3CPU_1_1IcachePort_ab905fcd26bb5e01f16795ab04c55f159}
Default constructor. 


\begin{DoxyCode}
142             : MasterPort(_cpu->name() + ".icache_port", _cpu), fetch(_fetch)
143         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classFullO3CPU_1_1IcachePort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1IcachePort_a29cb5a4f98063ce6e9210eacbdb35298}
Handles doing a retry of a failed fetch. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
105 {
106     fetch->recvRetry();
107 }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1IcachePort_a482dba5588f4bee43e498875a61e5e0b}{
\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1IcachePort_a482dba5588f4bee43e498875a61e5e0b}
Timing version of receive. Handles setting fetch to the proper status to start fetching. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
93 {
94     DPRINTF(O3CPU, "Fetch unit received timing\n");
95     // We shouldn't ever get a block in ownership state
96     assert(!(pkt->memInhibitAsserted() && !pkt->sharedAsserted()));
97     fetch->processCacheCompletion(pkt);
98 
99     return true;
100 }
\end{DoxyCode}
\hypertarget{classFullO3CPU_1_1IcachePort_ae43c73eff109f907118829fcfa9e7096}{
\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}!recvTimingSnoopReq@{recvTimingSnoopReq}}
\index{recvTimingSnoopReq@{recvTimingSnoopReq}!FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
\subsubsection[{recvTimingSnoopReq}]{\setlength{\rightskip}{0pt plus 5cm}virtual void recvTimingSnoopReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classFullO3CPU_1_1IcachePort_ae43c73eff109f907118829fcfa9e7096}
Receive a timing snoop request from the slave port. 

\hyperlink{classMasterPort_ae43c73eff109f907118829fcfa9e7096}{MasterPort}を再定義しています。


\begin{DoxyCode}
150 { }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classFullO3CPU_1_1IcachePort_a10f1a41fdcff6e7574a83b020d3c1a91}{
\index{FullO3CPU::IcachePort@{FullO3CPU::IcachePort}!fetch@{fetch}}
\index{fetch@{fetch}!FullO3CPU::IcachePort@{FullO3CPU::IcachePort}}
\subsubsection[{fetch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DefaultFetch}$<$Impl$>$$\ast$ {\bf fetch}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classFullO3CPU_1_1IcachePort_a10f1a41fdcff6e7574a83b020d3c1a91}
Pointer to fetch. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/o3/\hyperlink{o3_2cpu_8hh}{cpu.hh}\item 
cpu/o3/\hyperlink{o3_2cpu_8cc}{cpu.cc}\end{DoxyCompactItemize}
