INFO-FLOW: Workspace G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32 opened at Sun Mar 24 19:35:59 +0300 2024
Execute     ap_set_clock -name clk -period 6 -default=false 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
Execute     ap_set_clock -name clk -uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
Execute     set_part xc7a200t-sbv484-2 
Execute       create_platform xc7a200t-sbv484-2 -board  
DBG:HLSDevice: Trying to load device library: G:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: G:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
Command       create_platform done; 1.678 sec.
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.831 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.85 sec.
Execute   set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
Execute     create_platform xc7a200t-sbv484-2 -board  
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/artix7_dsp48e1.hlp 
Execute     source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.115 sec.
Execute     ap_part_info -name xc7a200t-sbv484-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.172 sec.
Execute   create_clock -period 6 -name clk 
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
Execute   set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
Execute   source ./kp_502_7/sol3_1int_32/directives.tcl 
Execute     set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
Execute     set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
Execute     set_directive_unroll -factor 32 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 32 kp_502_7/Loop 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 X2 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 D 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 A 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 C 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 B 
Execute     set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic kp_502_7 X1 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./source/kp_502_7.cpp as C++
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang ./source/kp_502_7.cpp -foptimization-record-file=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -hls-platform-db-name=G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.cpp.clang.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.cpp.clang.err.log 
Command       ap_eval done; 0.129 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top kp_502_7 -name=kp_502_7 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -hls-platform-db-name=G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/clang.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.116 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/.systemc_flag 
INFO-FLOW: exec G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/.systemc_flag -fix-errors G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/all.directive.json 
INFO-FLOW: exec G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/all.directive.json -fix-errors G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang-tidy.loop-label.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I G:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.bc -hls-platform-db-name=G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.134 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.256 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc -args  "G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.g.bc"  
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.g.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc -args G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc -args G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.1.lower.bc -only-needed G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.301 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.303 sec.
Execute       run_link_or_opt -opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc -args G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kp_502_7 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kp_502_7 -reflow-float-conversion -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.863 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.867 sec.
Execute       run_link_or_opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc -args G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.3.fpc.bc -only-needed G:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc -args G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kp_502_7 
Execute         ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr G:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kp_502_7 -mllvm -hls-db-dir -mllvm G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.5.gdce.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.lto.bc -hls-platform-db-name=G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_medium > G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.862 sec.
Execute       source G:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1047:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1084:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:504:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:300:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1054:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1088:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1598:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1637:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1523:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:531:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:532:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1609:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1366:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1368:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1645:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:756:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:730:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:722:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:717:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1506:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1128:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1505:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2228:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1764:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:540:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1259:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:661:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:394:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:874:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1049:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 32 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<int>::__value, double>::__type std::sqrt<int>(int)' into 'kp_502_7(int*, int*, int*, int*, int*, int*)' (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 32 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.91 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.256 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kp_502_7 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.0.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.217 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.1.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.213 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.2.prechk.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.256 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.g.1.bc to G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.1.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.765 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.1.tmp.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.257 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.256 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.2.bc -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.653 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 1.256 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.219 sec.
Command     elaborate done; 10.005 sec.
Execute     ap_eval exec zip -j G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
Execute       ap_set_top_model kp_502_7 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
Execute       get_model_list kp_502_7 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kp_502_7 
Execute       preproc_iomode -model __hls_fptosi_double_i32 
Execute       get_model_list kp_502_7 -filter all-wo-channel 
INFO-FLOW: Model list for configure: __hls_fptosi_double_i32 kp_502_7
INFO-FLOW: Configuring Module : __hls_fptosi_double_i32 ...
Execute       set_default_model __hls_fptosi_double_i32 
Execute       apply_spec_resource_limit __hls_fptosi_double_i32 
INFO-FLOW: Configuring Module : kp_502_7 ...
Execute       set_default_model kp_502_7 
Execute       apply_spec_resource_limit kp_502_7 
INFO-FLOW: Model list for preprocess: __hls_fptosi_double_i32 kp_502_7
INFO-FLOW: Preprocessing Module: __hls_fptosi_double_i32 ...
Execute       set_default_model __hls_fptosi_double_i32 
Execute       cdfg_preprocess -model __hls_fptosi_double_i32 
Execute       rtl_gen_preprocess __hls_fptosi_double_i32 
INFO-FLOW: Preprocessing Module: kp_502_7 ...
Execute       set_default_model kp_502_7 
Execute       cdfg_preprocess -model kp_502_7 
Command       cdfg_preprocess done; 0.137 sec.
Execute       rtl_gen_preprocess kp_502_7 
INFO-FLOW: Model list for synthesis: __hls_fptosi_double_i32 kp_502_7
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_double_i32 
Execute       schedule -model __hls_fptosi_double_i32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function '__hls_fptosi_double_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.256 GB.
Execute       syn_report -verbosereport -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_double_i32.
Execute       set_default_model __hls_fptosi_double_i32 
Execute       bind -model __hls_fptosi_double_i32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.256 GB.
Execute       syn_report -verbosereport -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_double_i32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kp_502_7 
Execute       schedule -model kp_502_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 112, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 22.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 22.247 seconds; current allocated memory: 1.256 GB.
Execute       syn_report -verbosereport -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.873 sec.
Execute       db_write -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.sched.adb -f 
Command       db_write done; 0.223 sec.
INFO-FLOW: Finish scheduling kp_502_7.
Execute       set_default_model kp_502_7 
Execute       bind -model kp_502_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.749 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.846 seconds; current allocated memory: 1.256 GB.
Execute       syn_report -verbosereport -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.897 sec.
Execute       db_write -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.bind.adb -f 
Command       db_write done; 0.345 sec.
INFO-FLOW: Finish binding kp_502_7.
Execute       get_model_list kp_502_7 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess __hls_fptosi_double_i32 
Execute       rtl_gen_preprocess kp_502_7 
INFO-FLOW: Model list for RTL generation: __hls_fptosi_double_i32 kp_502_7
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_double_i32 -top_prefix kp_502_7_ -sub_prefix kp_502_7_ -mg_file G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.272 seconds; current allocated memory: 1.256 GB.
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_double_i32 -style xilinx -f -lang vhdl -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/vhdl/kp_502_7_p_hls_fptosi_double_i32 
Execute       gen_rtl __hls_fptosi_double_i32 -style xilinx -f -lang vlog -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/verilog/kp_502_7_p_hls_fptosi_double_i32 
Execute       syn_report -csynth -model __hls_fptosi_double_i32 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/p_hls_fptosi_double_i32_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model __hls_fptosi_double_i32 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/p_hls_fptosi_double_i32_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model __hls_fptosi_double_i32 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model __hls_fptosi_double_i32 -f -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.adb 
Execute       db_write -model __hls_fptosi_double_i32 -bindview -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info __hls_fptosi_double_i32 -p G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model kp_502_7 -top_prefix  -sub_prefix kp_502_7_ -mg_file G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 304652 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_57_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_7_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
Command       create_rtl_model done; 2.459 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.566 seconds; current allocated memory: 1.256 GB.
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.rtl_wrap.cfg.tcl 
Execute       gen_rtl kp_502_7 -istop -style xilinx -f -lang vhdl -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/vhdl/kp_502_7 
Command       gen_rtl done; 1.134 sec.
Execute       gen_rtl kp_502_7 -istop -style xilinx -f -lang vlog -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/verilog/kp_502_7 
Command       gen_rtl done; 0.655 sec.
Execute       syn_report -csynth -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/kp_502_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.539 sec.
Execute       syn_report -rtlxml -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/kp_502_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.502 sec.
Execute       syn_report -verbosereport -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.532 sec.
Execute       db_write -model kp_502_7 -f -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.adb 
Command       db_write done; 0.888 sec.
Execute       db_write -model kp_502_7 -bindview -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info kp_502_7 -p G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7 
Execute       export_constraint_db -f -tool general -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.constraint.tcl 
Execute       syn_report -designview -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.design.xml 
Command       syn_report done; 0.994 sec.
Execute       syn_report -csynthDesign -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kp_502_7 -o G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks kp_502_7 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain kp_502_7 
INFO-FLOW: Model list for RTL component generation: __hls_fptosi_double_i32 kp_502_7
INFO-FLOW: Handling components in module [p_hls_fptosi_double_i32] ... 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.compgen.tcl 
INFO-FLOW: Handling components in module [kp_502_7] ... 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.compgen.tcl 
INFO-FLOW: Found component kp_502_7_sitodp_32ns_64_7_no_dsp_1.
INFO-FLOW: Append model kp_502_7_sitodp_32ns_64_7_no_dsp_1
INFO-FLOW: Found component kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1.
INFO-FLOW: Append model kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: Found component kp_502_7_mul_32s_32s_32_3_1.
INFO-FLOW: Append model kp_502_7_mul_32s_32s_32_3_1
INFO-FLOW: Found component kp_502_7_sdiv_32ns_32ns_32_36_1.
INFO-FLOW: Append model kp_502_7_sdiv_32ns_32ns_32_36_1
INFO-FLOW: Found component kp_502_7_flow_control_loop_pipe.
INFO-FLOW: Append model kp_502_7_flow_control_loop_pipe
INFO-FLOW: Append model p_hls_fptosi_double_i32
INFO-FLOW: Append model kp_502_7
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kp_502_7_sitodp_32ns_64_7_no_dsp_1 kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1 kp_502_7_mul_32s_32s_32_3_1 kp_502_7_sdiv_32ns_32ns_32_36_1 kp_502_7_flow_control_loop_pipe p_hls_fptosi_double_i32 kp_502_7
INFO-FLOW: Generating G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kp_502_7_sitodp_32ns_64_7_no_dsp_1
INFO-FLOW: To file: write model kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1
INFO-FLOW: To file: write model kp_502_7_mul_32s_32s_32_3_1
INFO-FLOW: To file: write model kp_502_7_sdiv_32ns_32ns_32_36_1
INFO-FLOW: To file: write model kp_502_7_flow_control_loop_pipe
INFO-FLOW: To file: write model p_hls_fptosi_double_i32
INFO-FLOW: To file: write model kp_502_7
INFO-FLOW: Generating G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source G:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.114 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/vhdl' dstVlogDir='G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/vlog' tclDir='G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db' modelList='kp_502_7_sitodp_32ns_64_7_no_dsp_1
kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1
kp_502_7_mul_32s_32s_32_3_1
kp_502_7_sdiv_32ns_32ns_32_36_1
kp_502_7_flow_control_loop_pipe
p_hls_fptosi_double_i32
kp_502_7
' expOnly='0'
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info -quiet 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.compgen.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 11.746 seconds; current allocated memory: 1.256 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kp_502_7_sitodp_32ns_64_7_no_dsp_1
kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1
kp_502_7_mul_32s_32s_32_3_1
kp_502_7_sdiv_32ns_32ns_32_36_1
kp_502_7_flow_control_loop_pipe
p_hls_fptosi_double_i32
kp_502_7
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/top-io-be.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.tbgen.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.rtl_wrap.cfg.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info -quiet 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/p_hls_fptosi_double_i32.tbgen.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.tbgen.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data names -quiet 
Execute       ap_part_info -name xc7a200t-sbv484-2 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/kp_502_7.constraint.tcl 
Execute       sc_get_clocks kp_502_7 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_dsub_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source G:/Xilinx_lab/KP_502_7_v3_2/kp_502_7/sol3_1int_32/impl/misc/kp_502_7_sitodp_32ns_64_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP kp_502_7 DATA {kp_502_7 {DEPTH 1 CHILDREN {p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32 p_hls_fptosi_double_i32} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U66 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U67 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_1 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_fu_3816_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln23_fu_3835_p2 SOURCE ./source/kp_502_7.cpp:23 VARIABLE sub_ln23 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U34 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_1 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_fu_5027_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_fu_5031_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U68 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_2 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U69 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_3 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_1_fu_3850_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_1 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_1_fu_3869_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_1 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U35 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_6 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_2_fu_5035_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_2 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_1_fu_5039_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_1 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U70 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_4 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U71 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_5 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_2_fu_3884_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_2 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_3_fu_3903_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_3 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U36 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_2 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_4_fu_5043_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_4 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_2_fu_5047_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_2 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U72 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_6 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U73 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_7 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_3_fu_3918_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_3 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_5_fu_3937_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_5 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U37 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_4 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_6_fu_5051_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_6 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_3_fu_5055_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_3 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U74 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_8 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U75 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_9 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_4_fu_3952_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_4 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_7_fu_3971_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_7 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U38 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_8 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_8_fu_5059_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_8 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_4_fu_5063_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_4 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U76 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_10 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U77 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_11 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_5_fu_3986_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_5 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_9_fu_4005_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_9 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U39 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_s LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_10_fu_5067_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_10 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_5_fu_5071_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_5 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U78 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_12 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U79 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_13 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_6_fu_4020_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_6 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_11_fu_4039_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_11 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U40 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_3 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_12_fu_5075_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_12 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_6_fu_5079_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_6 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U80 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_14 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U81 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_15 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_7_fu_4054_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_7 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_13_fu_4073_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_13 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U41 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_5 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_14_fu_5083_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_14 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_7_fu_5087_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_7 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U82 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_16 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U83 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_17 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_8_fu_4088_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_8 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_15_fu_4107_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_15 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U42 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_7 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_16_fu_5091_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_16 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_8_fu_5095_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_8 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U84 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_18 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U85 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_19 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_9_fu_4122_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_9 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_17_fu_4141_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_17 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U43 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_9 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_18_fu_5099_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_18 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_9_fu_5103_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_9 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U86 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_20 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U87 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_21 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_10_fu_4156_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_10 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_19_fu_4175_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_19 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U44 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_10 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_20_fu_5107_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_20 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_10_fu_5111_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_10 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U88 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_22 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U89 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_23 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_11_fu_4190_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_11 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_21_fu_4209_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_21 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U45 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_11 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_22_fu_5115_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_22 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_11_fu_5119_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_11 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U90 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_24 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U91 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_25 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_12_fu_4224_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_12 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_23_fu_4243_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_23 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U46 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_12 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_24_fu_5123_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_24 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_12_fu_5127_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_12 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U92 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_26 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U93 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_27 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_13_fu_4258_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_13 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_25_fu_4277_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_25 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U47 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_13 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_26_fu_5131_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_26 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_13_fu_5135_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_13 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U94 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_28 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U95 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_29 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_14_fu_4292_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_14 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_27_fu_4311_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_27 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U48 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_14 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_28_fu_5139_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_28 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_14_fu_5143_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_14 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U96 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_30 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U97 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_31 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_15_fu_4326_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_15 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_29_fu_4345_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_29 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U49 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_15 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_30_fu_5147_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_30 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_15_fu_5151_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_15 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U98 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_32 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U99 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_33 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_16_fu_4360_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_16 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_31_fu_4379_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_31 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U50 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_16 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_32_fu_5155_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_32 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_16_fu_5159_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_16 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U100 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_34 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U101 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_35 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_17_fu_4394_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_17 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_33_fu_4413_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_33 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U51 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_17 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_34_fu_5163_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_34 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_17_fu_5167_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_17 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U102 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_36 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U103 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_37 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_18_fu_4428_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_18 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_35_fu_4447_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_35 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U52 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_18 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_36_fu_5171_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_36 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_18_fu_5175_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_18 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U104 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_38 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U105 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_39 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_19_fu_4462_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_19 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_37_fu_4481_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_37 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U53 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_19 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_38_fu_5179_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_38 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_19_fu_5183_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_19 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U106 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_40 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U107 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_41 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_20_fu_4496_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_20 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_39_fu_4515_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_39 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U54 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_20 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_40_fu_5187_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_40 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_20_fu_5191_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_20 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U108 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_42 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U109 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_43 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_21_fu_4530_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_21 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_41_fu_4549_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_41 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U55 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_21 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_42_fu_5195_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_42 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_21_fu_5199_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_21 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U110 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_44 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U111 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_45 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_22_fu_4564_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_22 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_43_fu_4583_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_43 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U56 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_22 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_44_fu_5203_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_44 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_22_fu_5207_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_22 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U112 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_46 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U113 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_47 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_23_fu_4598_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_23 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_45_fu_4617_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_45 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U57 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_23 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_46_fu_5211_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_46 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_23_fu_5215_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_23 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U114 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_48 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U115 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_49 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_24_fu_4632_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_24 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_47_fu_4651_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_47 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U58 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_24 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_48_fu_5219_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_48 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_24_fu_5223_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_24 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U116 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_50 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U117 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_51 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_25_fu_4666_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_25 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_49_fu_4685_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_49 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U59 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_25 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_50_fu_5227_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_50 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_25_fu_5231_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_25 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U118 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_52 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U119 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_53 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_26_fu_4700_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_26 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_51_fu_4719_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_51 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U60 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_26 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_52_fu_5235_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_52 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_26_fu_5239_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_26 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U120 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_54 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U121 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_55 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_27_fu_4734_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_27 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_53_fu_4753_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_53 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U61 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_27 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_54_fu_5243_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_54 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_27_fu_5247_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_27 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U122 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_56 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U123 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_57 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_28_fu_4768_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_28 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_55_fu_4787_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_55 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U62 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_28 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_56_fu_5251_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_56 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_28_fu_5255_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_28 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U124 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_58 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U125 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_59 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_29_fu_4802_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_29 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_57_fu_4821_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_57 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U63 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_29 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_58_fu_5259_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_58 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_29_fu_5263_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_29 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U126 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_60 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U127 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_61 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_30_fu_4836_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_30 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_59_fu_4855_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_59 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U64 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_30 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_60_fu_5267_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_60 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_30_fu_5271_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_30 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U128 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_62 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_3_1_U129 SOURCE ./source/kp_502_7.cpp:13 VARIABLE mul_ln13_63 LOOP Loop BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln13_31_fu_4870_p2 SOURCE ./source/kp_502_7.cpp:13 VARIABLE sub_ln13_31 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_61_fu_4889_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_61 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 56 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_57_no_dsp_1_U65 SOURCE {G:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:499} VARIABLE tmp_31 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln32_62_fu_5275_p2 SOURCE ./source/kp_502_7.cpp:32 VARIABLE sub_ln32_62 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln33_31_fu_5279_p2 SOURCE ./source/kp_502_7.cpp:33 VARIABLE sub_ln33_31 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_3544_p2 SOURCE ./source/kp_502_7.cpp:8 VARIABLE add_ln8 LOOP Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 192 BRAM 0 URAM 0}} p_hls_fptosi_double_i32 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_74_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513} VARIABLE add_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1364_fu_88_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364} VARIABLE sub_ln1364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_167_p2 SOURCE {r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666} VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.132 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
Execute       syn_report -model kp_502_7 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.00 MHz
Command     autosyn done; 57.109 sec.
Command   csynth_design done; 67.212 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61 seconds. CPU system time: 2 seconds. Elapsed time: 67.212 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 69.293 sec.
Execute cleanup_all 
