
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/mcf_46B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 3434385 heartbeat IPC: 2.91173 cumulative IPC: 2.91173 (Simulation time: 0 hr 0 min 45 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3434385 (Simulation time: 0 hr 0 min 45 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 106931183 heartbeat IPC: 0.0966213 cumulative IPC: 0.0966213 (Simulation time: 0 hr 4 min 2 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 208817044 heartbeat IPC: 0.0981491 cumulative IPC: 0.0973792 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 312166378 heartbeat IPC: 0.0967592 cumulative IPC: 0.0971717 (Simulation time: 0 hr 10 min 25 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 412779111 heartbeat IPC: 0.099391 cumulative IPC: 0.0977172 (Simulation time: 0 hr 13 min 30 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 519394579 heartbeat IPC: 0.093795 cumulative IPC: 0.0969067 (Simulation time: 0 hr 16 min 42 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 626989427 heartbeat IPC: 0.0929413 cumulative IPC: 0.0962225 (Simulation time: 0 hr 20 min 4 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 731021719 heartbeat IPC: 0.096124 cumulative IPC: 0.0962084 (Simulation time: 0 hr 23 min 16 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 836049574 heartbeat IPC: 0.0952128 cumulative IPC: 0.0960828 (Simulation time: 0 hr 26 min 32 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 941382099 heartbeat IPC: 0.0949374 cumulative IPC: 0.0959542 (Simulation time: 0 hr 29 min 44 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1039474891 heartbeat IPC: 0.101944 cumulative IPC: 0.0965213 (Simulation time: 0 hr 32 min 22 sec) 
Finished CPU 0 instructions: 100000001 cycles: 1036040506 cumulative IPC: 0.0965213 (Simulation time: 0 hr 32 min 22 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0965213 instructions: 100000001 cycles: 1036040506
cpu0_DTLB TOTAL     ACCESS:   23828519  HIT:   14560051  MISS:    9268468
cpu0_DTLB LOAD      ACCESS:   20097617  HIT:   11356922  MISS:    8740695
cpu0_DTLB RFO       ACCESS:    3730902  HIT:    3203129  MISS:     527773
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.5916 cycles
cpu0_ITLB TOTAL     ACCESS:   12719004  HIT:   12719004  MISS:          0
cpu0_ITLB LOAD      ACCESS:   12719004  HIT:   12719004  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    9268468  HIT:    7944907  MISS:    1323561
cpu0_STLB LOAD      ACCESS:    8740695  HIT:    7428238  MISS:    1312457
cpu0_STLB RFO       ACCESS:     527773  HIT:     516669  MISS:      11104
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 18.0762 cycles
cpu0_L1D TOTAL     ACCESS:   28030214  HIT:   16252919  MISS:   11777295
cpu0_L1D LOAD      ACCESS:   21731720  HIT:   10428592  MISS:   11303128
cpu0_L1D RFO       ACCESS:    4979255  HIT:    4680389  MISS:     298866
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    1319239  HIT:    1143938  MISS:     175301
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 240.518 cycles
cpu0_L2C TOTAL     ACCESS:   14262092  HIT:    5814652  MISS:    8447440
cpu0_L2C LOAD      ACCESS:   11302677  HIT:    3070204  MISS:    8232473
cpu0_L2C RFO       ACCESS:     298853  HIT:     121302  MISS:     177551
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2485261  HIT:    2484663  MISS:        598
cpu0_L2C TRANSLATION ACCESS:     175301  HIT:     138483  MISS:      36818
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 319.884 cycles
LLC TOTAL     ACCESS:   10355335  HIT:    4245528  MISS:    6109807
LLC LOAD      ACCESS:    8232472  HIT:    2959605  MISS:    5272867
LLC RFO       ACCESS:     177551  HIT:     103456  MISS:      74095
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1908494  HIT:    1155764  MISS:     752730
LLC TRANSLATION ACCESS:      36818  HIT:      26703  MISS:      10115
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 413.24 cycles
Insertion Distribution: 
	LOAD 255007 0 139044 5400437 
	RFO 15128 0 8804 58224 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 823110 
	 2 0 196 10234 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10029  ROW_BUFFER_MISS:    5346190
 DBUS AVG_CONGESTED_CYCLE:    3.93773
 WQ ROW_BUFFER_HIT:      34308  ROW_BUFFER_MISS:     961252  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.442% MPKI: 39.3219 Average ROB Occupancy at Mispredict: 19.0934
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 39.3219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

