#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x81e220 .scope module, "Register_File" "Register_File" 2 9;
 .timescale 0 0;
P_0x81eed8 .param/l "REG_FILE_WIDTH" 2 10, +C4<01000>;
v0x84a360_0 .net "Din", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x84a400_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x84a480_0 .var "en", 0 7;
v0x84a520_0 .var "read_data", 31 0;
v0x84a5d0_0 .net "reg_read_addr", 5 0, C4<zzzzzz>; 0 drivers
v0x84a670 .array "reg_read_data", 7 0;
v0x84a670_0 .net v0x84a670 0, 15 0, v0x84a110_0; 1 drivers
v0x84a670_1 .net v0x84a670 1, 15 0, v0x849b00_0; 1 drivers
v0x84a670_2 .net v0x84a670 2, 15 0, v0x849400_0; 1 drivers
v0x84a670_3 .net v0x84a670 3, 15 0, v0x848d90_0; 1 drivers
v0x84a670_4 .net v0x84a670 4, 15 0, v0x848710_0; 1 drivers
v0x84a670_5 .net v0x84a670 5, 15 0, v0x8480b0_0; 1 drivers
v0x84a670_6 .net v0x84a670 6, 15 0, v0x847a40_0; 1 drivers
v0x84a670_7 .net v0x84a670 7, 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x84a850_0 .net "reg_write_addr", 2 0, C4<zzz>; 0 drivers
v0x84a8d0_0 .net "resetn", 0 0, C4<z>; 0 drivers
E_0x8248d0 .event edge, v0x84a5d0_0;
L_0x84a950 .part v0x84a480_0, 7, 1;
L_0x84aa50 .part v0x84a480_0, 6, 1;
L_0x84ab20 .part v0x84a480_0, 5, 1;
L_0x84abc0 .part v0x84a480_0, 4, 1;
L_0x84ad50 .part v0x84a480_0, 3, 1;
L_0x84ae20 .part v0x84a480_0, 2, 1;
L_0x84aef0 .part v0x84a480_0, 1, 1;
S_0x849d50 .scope generate, "genblk1" "genblk1" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x849e48 .param/l "i" 2 25, +C4<00>;
S_0x849f00 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x849d50;
 .timescale 0 0;
P_0x849ff8 .param/l "WIDTH" 3 12, +C4<010000>;
v0x84a090_0 .alias "Din", 15 0, v0x84a360_0;
v0x84a110_0 .var "Qout", 15 0;
v0x84a1b0_0 .alias "clk", 0 0, v0x84a400_0;
v0x84a230_0 .net "ld", 0 0, L_0x84a950; 1 drivers
v0x84a2e0_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x849740 .scope generate, "genblk01" "genblk01" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x849838 .param/l "i" 2 25, +C4<01>;
S_0x8498f0 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x849740;
 .timescale 0 0;
P_0x8499e8 .param/l "WIDTH" 3 12, +C4<010000>;
v0x849a80_0 .alias "Din", 15 0, v0x84a360_0;
v0x849b00_0 .var "Qout", 15 0;
v0x849ba0_0 .alias "clk", 0 0, v0x84a400_0;
v0x849c20_0 .net "ld", 0 0, L_0x84aa50; 1 drivers
v0x849cd0_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x848fb0 .scope generate, "genblk001" "genblk001" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x8490a8 .param/l "i" 2 25, +C4<010>;
S_0x849160 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x848fb0;
 .timescale 0 0;
P_0x849258 .param/l "WIDTH" 3 12, +C4<010000>;
v0x8492f0_0 .alias "Din", 15 0, v0x84a360_0;
v0x849400_0 .var "Qout", 15 0;
v0x8494a0_0 .alias "clk", 0 0, v0x84a400_0;
v0x8495b0_0 .net "ld", 0 0, L_0x84ab20; 1 drivers
v0x849630_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x8489d0 .scope generate, "genblk0001" "genblk0001" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x848ac8 .param/l "i" 2 25, +C4<011>;
S_0x848b80 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x8489d0;
 .timescale 0 0;
P_0x848c78 .param/l "WIDTH" 3 12, +C4<010000>;
v0x848d10_0 .alias "Din", 15 0, v0x84a360_0;
v0x848d90_0 .var "Qout", 15 0;
v0x848e30_0 .alias "clk", 0 0, v0x84a400_0;
v0x848eb0_0 .net "ld", 0 0, L_0x84abc0; 1 drivers
v0x848f30_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x848340 .scope generate, "genblk00001" "genblk00001" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x848438 .param/l "i" 2 25, +C4<0100>;
S_0x8484b0 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x848340;
 .timescale 0 0;
P_0x8485a8 .param/l "WIDTH" 3 12, +C4<010000>;
v0x848640_0 .alias "Din", 15 0, v0x84a360_0;
v0x848710_0 .var "Qout", 15 0;
v0x8487b0_0 .alias "clk", 0 0, v0x84a400_0;
v0x848880_0 .net "ld", 0 0, L_0x84ad50; 1 drivers
v0x848900_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x847cc0 .scope generate, "genblk000001" "genblk000001" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x847db8 .param/l "i" 2 25, +C4<0101>;
S_0x847e70 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x847cc0;
 .timescale 0 0;
P_0x847f68 .param/l "WIDTH" 3 12, +C4<010000>;
v0x848000_0 .alias "Din", 15 0, v0x84a360_0;
v0x8480b0_0 .var "Qout", 15 0;
v0x848130_0 .alias "clk", 0 0, v0x84a400_0;
v0x8481e0_0 .net "ld", 0 0, L_0x84ae20; 1 drivers
v0x848290_0 .alias "resetn", 0 0, v0x84a8d0_0;
S_0x81efb0 .scope generate, "genblk0000001" "genblk0000001" 2 25, 2 25, S_0x81e220;
 .timescale 0 0;
P_0x820e38 .param/l "i" 2 25, +C4<0110>;
S_0x81ff60 .scope module, "kbitwidthRegIns" "kbitwidthReg" 2 27, 3 12, S_0x81efb0;
 .timescale 0 0;
P_0x822d98 .param/l "WIDTH" 3 12, +C4<010000>;
v0x82dd30_0 .alias "Din", 15 0, v0x84a360_0;
v0x847a40_0 .var "Qout", 15 0;
v0x847ae0_0 .alias "clk", 0 0, v0x84a400_0;
v0x847b80_0 .net "ld", 0 0, L_0x84aef0; 1 drivers
v0x847c20_0 .alias "resetn", 0 0, v0x84a8d0_0;
E_0x81e520/0 .event negedge, v0x847c20_0;
E_0x81e520/1 .event posedge, v0x847ae0_0;
E_0x81e520 .event/or E_0x81e520/0, E_0x81e520/1;
    .scope S_0x849f00;
T_0 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x84a110_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_0x849f00;
T_1 ;
    %wait E_0x81e520;
    %load/v 8, v0x84a2e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x84a110_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x84a230_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x84a090_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x84a110_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x84a110_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x8498f0;
T_2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849b00_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x8498f0;
T_3 ;
    %wait E_0x81e520;
    %load/v 8, v0x849cd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849b00_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x849c20_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x849a80_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849b00_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849b00_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x849160;
T_4 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849400_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x849160;
T_5 ;
    %wait E_0x81e520;
    %load/v 8, v0x849630_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849400_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x8495b0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x8492f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849400_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x849400_0, 0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x848b80;
T_6 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848d90_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x848b80;
T_7 ;
    %wait E_0x81e520;
    %load/v 8, v0x848f30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848d90_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x848eb0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x848d10_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848d90_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848d90_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x8484b0;
T_8 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848710_0, 0, 0;
    %end;
    .thread T_8;
    .scope S_0x8484b0;
T_9 ;
    %wait E_0x81e520;
    %load/v 8, v0x848900_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848710_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x848880_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x848640_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848710_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x848710_0, 0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x847e70;
T_10 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x8480b0_0, 0, 0;
    %end;
    .thread T_10;
    .scope S_0x847e70;
T_11 ;
    %wait E_0x81e520;
    %load/v 8, v0x848290_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x8480b0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x8481e0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x848000_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x8480b0_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x8480b0_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x81ff60;
T_12 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x847a40_0, 0, 0;
    %end;
    .thread T_12;
    .scope S_0x81ff60;
T_13 ;
    %wait E_0x81e520;
    %load/v 8, v0x847c20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x847a40_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x847b80_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x82dd30_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x847a40_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x847a40_0, 0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x81e220;
T_14 ;
    %wait E_0x8248d0;
    %load/v 40, v0x84a5d0_0, 3; Only need 3 of 6 bits
; Save base=40 wid=3 in lookaside.
    %ix/get 3, 40, 3;
    %load/av 8, v0x84a670, 16;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.0, 4;
    %load/x1p 40, v0x84a5d0_0, 3;
    %jmp T_14.1;
T_14.0 ;
    %mov 40, 2, 3;
T_14.1 ;
; Save base=40 wid=3 in lookaside.
    %ix/get 3, 40, 3;
    %load/av 24, v0x84a670, 16;
    %set/v v0x84a520_0, 8, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x81e220;
T_15 ;
    %wait E_0x81e520;
    %load/v 8, v0x84a8d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.0, 8;
    %set/v v0x84a520_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %set/v v0x84a480_0, 0, 8;
    %movi 8, 7, 32;
    %load/v 40, v0x84a850_0, 3;
    %mov 43, 0, 1;
    %mov 44, 0, 28;
    %sub 8, 40, 32;
    %ix/get/s 0, 8, 32;
    %jmp/1 t_0, 4;
    %set/x0 v0x84a480_0, 1, 1;
t_0 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File.v";
    "kbitwidthReg.v";
