#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 24 11:38:42 2024
# Process ID: 10516
# Current directory: D:/220110630/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13304 D:\220110630\proj_pipeline\proj_pipeline.xpr
# Log file: D:/220110630/proj_pipeline/vivado.log
# Journal file: D:/220110630/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/220110630/proj_pipeline/proj_pipeline.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.memory_type {rom}] [get_ips IROM]
generate_target {instantiation_template} [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
generate_target all [get_files  d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs -jobs 16 IROM_synth_1
export_simulation -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
generate_target {instantiation_template} [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
generate_target all [get_files  d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs -jobs 16 DRAM_synth_1
export_simulation -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/220110630/proj_pipeline/hex.coe}] [get_ips IROM]
generate_target all [get_files  d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
export_simulation -of_objects [get_files d:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
