[ START MERGED ]
I_SDA_OUT_OE_keep_N_355 U_I2C_SLAVE/I_SDA_OUT_OE
U_I2C_SLAVE/n5200 U_I2C_SLAVE/I_SDA_ACK_OUT
U_I2C_SLAVE/n10159 U_I2C_SLAVE/FF
[ END MERGED ]
[ START CLIPPED ]
GND_net
U_I2C_SLAVE/I_SCL_LOW
U_I2C_SLAVE/I_SDA_LOW
U_I2C_SLAVE/I_SDA_HIGH
clk_div_inst_1/add_7000_6/S1
clk_div_inst_1/add_7000_6/S0
clk_div_inst_1/add_7000_8/S1
clk_div_inst_1/add_7000_8/S0
clk_div_inst_1/add_7000_10/S1
clk_div_inst_1/add_7000_10/S0
clk_div_inst_1/add_7000_12/S1
clk_div_inst_1/add_7000_12/S0
clk_div_inst_1/add_7000_14/S1
clk_div_inst_1/add_7000_14/S0
clk_div_inst_1/add_7000_16/S1
clk_div_inst_1/add_7000_16/S0
clk_div_inst_1/add_7000_18/S1
clk_div_inst_1/add_7000_18/S0
clk_div_inst_1/add_7000_20/S1
clk_div_inst_1/add_7000_20/S0
clk_div_inst_1/pos_cnt_1480_add_4_1/S0
clk_div_inst_1/pos_cnt_1480_add_4_1/CI
clk_div_inst_1/add_7000_22/S1
clk_div_inst_1/add_7000_22/S0
clk_div_inst_1/add_7000_24/S1
clk_div_inst_1/add_7000_24/S0
clk_div_inst_1/add_7000_26/S1
clk_div_inst_1/add_7000_26/S0
clk_div_inst_1/add_7000_28/S1
clk_div_inst_1/add_7000_28/S0
clk_div_inst_1/add_7000_30/S0
clk_div_inst_1/add_7000_30/CO
clk_div_inst_1/pos_cnt_1480_add_4_33/S1
clk_div_inst_1/pos_cnt_1480_add_4_33/CO
clk_div_inst_1/add_7000_2/S1
clk_div_inst_1/add_7000_2/S0
clk_div_inst_1/add_7000_2/CI
clk_div_inst_1/add_7000_4/S1
clk_div_inst_1/add_7000_4/S0
clk_div_inst_2/pos_cnt_1481_add_4_33/S1
clk_div_inst_2/pos_cnt_1481_add_4_33/CO
clk_div_inst_2/add_6999_2/S1
clk_div_inst_2/add_6999_2/S0
clk_div_inst_2/add_6999_2/CI
clk_div_inst_2/add_6999_4/S1
clk_div_inst_2/add_6999_4/S0
clk_div_inst_2/add_6999_6/S1
clk_div_inst_2/add_6999_6/S0
clk_div_inst_2/add_6999_8/S1
clk_div_inst_2/add_6999_8/S0
clk_div_inst_2/add_6999_10/S1
clk_div_inst_2/add_6999_10/S0
clk_div_inst_2/add_6999_12/S1
clk_div_inst_2/add_6999_12/S0
clk_div_inst_2/add_6999_14/S1
clk_div_inst_2/add_6999_14/S0
clk_div_inst_2/add_6999_16/S1
clk_div_inst_2/add_6999_16/S0
clk_div_inst_2/add_6999_18/S1
clk_div_inst_2/add_6999_18/S0
clk_div_inst_2/add_6999_20/S1
clk_div_inst_2/add_6999_20/S0
clk_div_inst_2/add_6999_22/S1
clk_div_inst_2/add_6999_22/S0
clk_div_inst_2/pos_cnt_1481_add_4_1/S0
clk_div_inst_2/pos_cnt_1481_add_4_1/CI
clk_div_inst_2/add_6999_24/S1
clk_div_inst_2/add_6999_24/S0
clk_div_inst_2/add_6999_26/S1
clk_div_inst_2/add_6999_26/S0
clk_div_inst_2/add_6999_28/S1
clk_div_inst_2/add_6999_28/S0
clk_div_inst_2/add_6999_30/S0
clk_div_inst_2/add_6999_30/CO
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.9.0.99.2 -- WARNING: Map write only section -- Tue Dec  3 09:33:52 2019

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "pdata[15]" SITE "N8" ;
LOCATE COMP "i2c_sda" SITE "B8" ;
LOCATE COMP "pdata[14]" SITE "P8" ;
LOCATE COMP "pdata[13]" SITE "N7" ;
LOCATE COMP "pdata[12]" SITE "P7" ;
LOCATE COMP "pdata[11]" SITE "N6" ;
LOCATE COMP "pdata[10]" SITE "P6" ;
LOCATE COMP "pdata[9]" SITE "N5" ;
LOCATE COMP "pdata[8]" SITE "L3" ;
LOCATE COMP "pdata[7]" SITE "K3" ;
LOCATE COMP "pdata[6]" SITE "K2" ;
LOCATE COMP "pdata[5]" SITE "J3" ;
LOCATE COMP "pdata[4]" SITE "J2" ;
LOCATE COMP "pdata[3]" SITE "H3" ;
LOCATE COMP "pdata[2]" SITE "G3" ;
LOCATE COMP "pdata[1]" SITE "F3" ;
LOCATE COMP "pdata[0]" SITE "E3" ;
LOCATE COMP "IDLE_S" SITE "N13" ;
LOCATE COMP "READCTRL_S" SITE "M12" ;
LOCATE COMP "READREG_S" SITE "P12" ;
LOCATE COMP "READ_S" SITE "M11" ;
LOCATE COMP "WRITE_S" SITE "P11" ;
LOCATE COMP "STOP_S" SITE "N10" ;
LOCATE COMP "debug" SITE "P9" ;
LOCATE COMP "clk_out_1" SITE "E12" ;
LOCATE COMP "clk_out_2" SITE "F12" ;
LOCATE COMP "clk_in" SITE "C1" ;
LOCATE COMP "reset_n" SITE "L14" ;
LOCATE COMP "i2c_scl" SITE "C8" ;
LOCATE COMP "rd_en" SITE "J12" ;
LOCATE COMP "paddr[2]" SITE "K13" ;
LOCATE COMP "paddr[1]" SITE "K14" ;
LOCATE COMP "paddr[0]" SITE "K12" ;
FREQUENCY NET "clk_in_N" 12.000000 MHz ;
FREQUENCY NET "clk_out_1_pre" 396.000000 MHz ;
FREQUENCY NET "clk_out_2_pre" 49.500000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
