Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU
Version: F-2011.09-SP3
Date   : Wed Jun  8 00:43:00 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CPU_DP/RF_DATA_OUT2_REG_ID_EX/O_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: CPU_DP/ALU_OUT_REG_EX_MEM/O_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU                5K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CPU_DP/RF_DATA_OUT2_REG_ID_EX/O_reg[0]/CK (DFFR_X1)     0.00       0.00 r
  CPU_DP/RF_DATA_OUT2_REG_ID_EX/O_reg[0]/Q (DFFR_X1)      0.09       0.09 f
  CPU_DP/RF_DATA_OUT2_REG_ID_EX/O[0] (REG_BITS32_7)       0.00       0.09 f
  CPU_DP/ALU_MUX/IN0[0] (MUX21_NBIT32_5)                  0.00       0.09 f
  CPU_DP/ALU_MUX/U12/Z (MUX2_X2)                          0.08       0.17 f
  CPU_DP/ALU_MUX/O[0] (MUX21_NBIT32_5)                    0.00       0.17 f
  CPU_DP/ALU_DP/OP2[0] (ALU)                              0.00       0.17 f
  CPU_DP/ALU_DP/ADDER/B[0] (adder_generic_NBIT32_NBIT_PER_BLOCK16)
                                                          0.00       0.17 f
  CPU_DP/ALU_DP/ADDER/U44/ZN (XNOR2_X1)                   0.08       0.25 f
  CPU_DP/ALU_DP/ADDER/carry/B[0] (CLA_NBIT32_NBIT_PER_BLOCK16)
                                                          0.00       0.25 f
  CPU_DP/ALU_DP/ADDER/carry/PG_0_0/bi (pgb_0)             0.00       0.25 f
  CPU_DP/ALU_DP/ADDER/carry/PG_0_0/U2/Z (XOR2_X1)         0.08       0.33 f
  CPU_DP/ALU_DP/ADDER/carry/PG_0_0/p (pgb_0)              0.00       0.33 f
  CPU_DP/ALU_DP/ADDER/carry/G_0_0/Pik (G_0)               0.00       0.33 f
  CPU_DP/ALU_DP/ADDER/carry/G_0_0/U2/ZN (AOI21_X1)        0.04       0.37 r
  CPU_DP/ALU_DP/ADDER/carry/G_0_0/U1/ZN (INV_X1)          0.03       0.40 f
  CPU_DP/ALU_DP/ADDER/carry/G_0_0/Gij (G_0)               0.00       0.40 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_1/Gdkj (G_5)      0.00       0.40 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_1/U2/ZN (AOI21_X1)
                                                          0.04       0.44 r
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_1/U1/ZN (INV_X1)
                                                          0.03       0.47 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_1/Gij (G_5)       0.00       0.47 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_2/Gdkj (G_4)      0.00       0.47 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_2/U2/ZN (AOI21_X1)
                                                          0.04       0.51 r
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_2/U1/ZN (INV_X1)
                                                          0.03       0.53 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_2/Gij (G_4)       0.00       0.53 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_3/Gdkj (G_3)      0.00       0.53 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_3/U2/ZN (AOI21_X1)
                                                          0.04       0.57 r
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_3/U1/ZN (INV_X1)
                                                          0.03       0.60 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_3/Gij (G_3)       0.00       0.60 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_4/Gdkj (G_2)      0.00       0.60 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_4/U3/ZN (NAND2_X1)
                                                          0.03       0.63 r
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_4/U2/ZN (NAND2_X1)
                                                          0.03       0.66 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_4/U1/Z (BUF_X4)
                                                          0.07       0.73 f
  CPU_DP/ALU_DP/ADDER/carry/INITIAL_G_i_4/Gij (G_2)       0.00       0.73 f
  CPU_DP/ALU_DP/ADDER/carry/Co[0] (CLA_NBIT32_NBIT_PER_BLOCK16)
                                                          0.00       0.73 f
  CPU_DP/ALU_DP/ADDER/sum/Ci[1] (SUM_GENERATOR_GENERIC_NBIT_PER_BLOCK16_NBLOCKS2)
                                                          0.00       0.73 f
  CPU_DP/ALU_DP/ADDER/sum/CARRYSELBLOCK_i_2/C_IN (CARRY_SELECT_BLOCK_GENERIC_NBIT16_1)
                                                          0.00       0.73 f
  CPU_DP/ALU_DP/ADDER/sum/CARRYSELBLOCK_i_2/MUX/SEL (MUX21_GENERIC_NBIT16_1)
                                                          0.00       0.73 f
  CPU_DP/ALU_DP/ADDER/sum/CARRYSELBLOCK_i_2/MUX/U31/Z (MUX2_X1)
                                                          0.09       0.82 f
  CPU_DP/ALU_DP/ADDER/sum/CARRYSELBLOCK_i_2/MUX/Y[14] (MUX21_GENERIC_NBIT16_1)
                                                          0.00       0.82 f
  CPU_DP/ALU_DP/ADDER/sum/CARRYSELBLOCK_i_2/S[14] (CARRY_SELECT_BLOCK_GENERIC_NBIT16_1)
                                                          0.00       0.82 f
  CPU_DP/ALU_DP/ADDER/sum/S[30] (SUM_GENERATOR_GENERIC_NBIT_PER_BLOCK16_NBLOCKS2)
                                                          0.00       0.82 f
  CPU_DP/ALU_DP/ADDER/S[30] (adder_generic_NBIT32_NBIT_PER_BLOCK16)
                                                          0.00       0.82 f
  CPU_DP/ALU_DP/U109/ZN (AOI22_X1)                        0.06       0.88 r
  CPU_DP/ALU_DP/U110/ZN (OAI221_X1)                       0.06       0.93 f
  CPU_DP/ALU_DP/RES[30] (ALU)                             0.00       0.93 f
  CPU_DP/ALU_OUT_REG_EX_MEM/I[30] (REG_BITS32_5)          0.00       0.93 f
  CPU_DP/ALU_OUT_REG_EX_MEM/O_reg[30]/D (DFFR_X1)         0.01       0.95 f
  data arrival time                                                  0.95

  clock CLK (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  CPU_DP/ALU_OUT_REG_EX_MEM/O_reg[30]/CK (DFFR_X1)        0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
