
***[強制觸發 或 改變訊號]:***

```verilog

initial begin

force xxx_pgd = 1'b0;
release xxx_pgd;

end

```



