# Compile of tb_lab6.v was successful.
# Compile of ramOutput.v was successful.
# Compile of L6part2.v was successful.
# Compile of mac.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.tb_lab6
# vsim -gui work.tb_lab6 
# Start time: 13:42:49 on Mar 12,2025
# Loading work.tb_lab6
# Loading work.L6part2
# Loading work.RAMOUTPUT
# ** Error: (vsim-3033) C:/EEC 180/Lab6/synthesis/Part2/L6part2.v(51): Instantiation of 'RAMA' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab6/DUT File: C:/EEC 180/Lab6/synthesis/Part2/L6part2.v
#         Searched libraries:
#             C:/EEC 180/Lab6/simulation/tb_l6part2/work
# ** Error: (vsim-3033) C:/EEC 180/Lab6/synthesis/Part2/L6part2.v(61): Instantiation of 'RAMB' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab6/DUT File: C:/EEC 180/Lab6/synthesis/Part2/L6part2.v
#         Searched libraries:
#             C:/EEC 180/Lab6/simulation/tb_l6part2/work
# Loading work.MAC
# Error loading design
# End time: 14:40:43 on Mar 12,2025, Elapsed time: 0:57:54
# Errors: 4, Warnings: 3
# Compile of tb_lab6.v was successful.
# Compile of ramOutput.v was successful.
# Compile of L6part2.v was successful.
# Compile of mac.v was successful.
# Compile of ramA.v was successful.
# Compile of ramB.v was successful.
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb_lab6
# vsim -gui work.tb_lab6 
# Start time: 14:43:00 on Mar 12,2025
# Loading work.tb_lab6
# Loading work.L6part2
# Loading work.RAMOUTPUT
# Loading work.RAMA
# Loading work.RAMB
# Loading work.MAC
# ** Warning: (vsim-3017) C:/EEC 180/Lab6/test/Part2/tb_lab6.v(40): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab6/DUT File: C:/EEC 180/Lab6/synthesis/Part2/L6part2.v
# ** Warning: (vsim-3722) C:/EEC 180/Lab6/test/Part2/tb_lab6.v(40): [TFMPC] - Missing connection for port 'matCout'.
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_lab6/DUT/LEDR0'. 
run -all
# Matrix A
#  -12 -14 -71  63 122  53  44 -70
# -103-100 -82  46-116 -33  15-113
#  124   7  81  62 -20  -1-117 -87
#   59   8  69 105 -35-126-106-124
#  124-123 -16-118  96  95 -63 -14
#  -66  25-107  32  85 127  61 114
#  111  10  61 -57 107 -98  28  54
# -106  63  91 -71-123  -9   0  48
# 
#  Matrix B
# -114  19 -62  80 -24 -28 108 -39
# -100 -35-121-104-118 103-114  13
#  114 -93 -17   2  65-106 -66  -4
#   81-110 110-101   8   5 -80-110
#   84 115-113 -21  75 -45  -3 124
#  -44  16  30 -64  67 -59  40 -32
#   91 -76  -3-127 109 -50  18  39
#  -62 -98-107 107 -69  73 -61  94
# 
# Expected Result
#   16037  18329   5737 -25041  20156  -9192   6762   2208
#   16199    175  49104 -12098   7831   -326   8199 -25380
#   -7469   2860   8798   9126  -6358 -10569   5509 -27078
#    9491  -2959  19512   2414 -11100  -2360  -6773 -30121
#  -14199  39849 -11824  33005  17218 -22832  41142  11700
#   -4547    301 -11770 -16788   5602   9879  -6507  19378
#    1183   5673 -36292  19966    450  -5320   4351  24399
#   -2505 -23865  -1915    616 -12683   9026 -21875   1947
# 
# Generated Result
#       x  23157   1895  -4605  -2548   7744  -5610  12134
#    2964  -1388  46992  13944 -15597  18105  -7963  -8180
#  -12253 -19811  16556  13236   5942 -16818   1807 -11136
#   -1292 -25125  26134  15806  -7908  -1606 -16181  -8675
#  -25124  28824  -7351  28189  29622 -30861  43550  15193
#   -6803  14592 -15197 -33620  11270   3390   4621    427
#   15078  12293 -37850  11882   3346  -8536   9683  15441
#    6639 -22137  -1483  -9656  -4235   2210 -15443  -5493
# Mismatch at indices [1,0]
# Mismatch at indices [2,0]
# Mismatch at indices [3,0]
# Mismatch at indices [4,0]
# Mismatch at indices [5,0]
# Mismatch at indices [6,0]
# Mismatch at indices [7,0]
# Mismatch at indices [0,1]
# Mismatch at indices [1,1]
# Mismatch at indices [2,1]
# Mismatch at indices [3,1]
# Mismatch at indices [4,1]
# Mismatch at indices [5,1]
# Mismatch at indices [6,1]
# Mismatch at indices [7,1]
# Mismatch at indices [0,2]
# Mismatch at indices [1,2]
# Mismatch at indices [2,2]
# Mismatch at indices [3,2]
# Mismatch at indices [4,2]
# Mismatch at indices [5,2]
# Mismatch at indices [6,2]
# Mismatch at indices [7,2]
# Mismatch at indices [0,3]
# Mismatch at indices [1,3]
# Mismatch at indices [2,3]
# Mismatch at indices [3,3]
# Mismatch at indices [4,3]
# Mismatch at indices [5,3]
# Mismatch at indices [6,3]
# Mismatch at indices [7,3]
# Mismatch at indices [0,4]
# Mismatch at indices [1,4]
# Mismatch at indices [2,4]
# Mismatch at indices [3,4]
# Mismatch at indices [4,4]
# Mismatch at indices [5,4]
# Mismatch at indices [6,4]
# Mismatch at indices [7,4]
# Mismatch at indices [0,5]
# Mismatch at indices [1,5]
# Mismatch at indices [2,5]
# Mismatch at indices [3,5]
# Mismatch at indices [4,5]
# Mismatch at indices [5,5]
# Mismatch at indices [6,5]
# Mismatch at indices [7,5]
# Mismatch at indices [0,6]
# Mismatch at indices [1,6]
# Mismatch at indices [2,6]
# Mismatch at indices [3,6]
# Mismatch at indices [4,6]
# Mismatch at indices [5,6]
# Mismatch at indices [6,6]
# Mismatch at indices [7,6]
# Mismatch at indices [0,7]
# Mismatch at indices [1,7]
# Mismatch at indices [2,7]
# Mismatch at indices [3,7]
# Mismatch at indices [4,7]
# Mismatch at indices [5,7]
# Mismatch at indices [6,7]
# Mismatch at indices [7,7]
# Running Time =  515 clock cycles
# ** Note: $stop    : C:/EEC 180/Lab6/test/Part2/tb_lab6.v(160)
#    Time: 10410 ns  Iteration: 3  Instance: /tb_lab6
# Break in Module tb_lab6 at C:/EEC 180/Lab6/test/Part2/tb_lab6.v line 160
# End time: 15:09:12 on Mar 12,2025, Elapsed time: 0:26:12
# Errors: 1, Warnings: 2
