/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : wf_wtblon_top.h
//[Revision time]   : Thu Nov 11 16:12:57 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_WTBLON_TOP_REGS_H__
#define __WF_WTBLON_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_WTBLON_TOP CR Definitions                     
//
//****************************************************************************

#define WF_WTBLON_TOP_BASE                                     0x820d4000

#define WF_WTBLON_TOP_RVCDAR00_ADDR                            (WF_WTBLON_TOP_BASE + 0x0000) // 4000
#define WF_WTBLON_TOP_RVCDAR01_ADDR                            (WF_WTBLON_TOP_BASE + 0x0004) // 4004
#define WF_WTBLON_TOP_RVCDAR02_ADDR                            (WF_WTBLON_TOP_BASE + 0x0008) // 4008
#define WF_WTBLON_TOP_RVCDAR03_ADDR                            (WF_WTBLON_TOP_BASE + 0x000C) // 400C
#define WF_WTBLON_TOP_RVCDAR04_ADDR                            (WF_WTBLON_TOP_BASE + 0x0010) // 4010
#define WF_WTBLON_TOP_RVCDAR05_ADDR                            (WF_WTBLON_TOP_BASE + 0x0014) // 4014
#define WF_WTBLON_TOP_RVCDAR06_ADDR                            (WF_WTBLON_TOP_BASE + 0x0018) // 4018
#define WF_WTBLON_TOP_RVCDAR07_ADDR                            (WF_WTBLON_TOP_BASE + 0x001C) // 401C
#define WF_WTBLON_TOP_RVCDAR08_ADDR                            (WF_WTBLON_TOP_BASE + 0x0020) // 4020
#define WF_WTBLON_TOP_RVCDAR09_ADDR                            (WF_WTBLON_TOP_BASE + 0x0024) // 4024
#define WF_WTBLON_TOP_RVCDAR10_ADDR                            (WF_WTBLON_TOP_BASE + 0x0028) // 4028
#define WF_WTBLON_TOP_RVCDAR11_ADDR                            (WF_WTBLON_TOP_BASE + 0x002C) // 402C
#define WF_WTBLON_TOP_RVCDAR12_ADDR                            (WF_WTBLON_TOP_BASE + 0x0030) // 4030
#define WF_WTBLON_TOP_RVCDAR13_ADDR                            (WF_WTBLON_TOP_BASE + 0x0034) // 4034
#define WF_WTBLON_TOP_RVCDAR14_ADDR                            (WF_WTBLON_TOP_BASE + 0x0038) // 4038
#define WF_WTBLON_TOP_RVCDAR15_ADDR                            (WF_WTBLON_TOP_BASE + 0x003C) // 403C
#define WF_WTBLON_TOP_RVCDAR16_ADDR                            (WF_WTBLON_TOP_BASE + 0x0040) // 4040
#define WF_WTBLON_TOP_RVCDAR17_ADDR                            (WF_WTBLON_TOP_BASE + 0x0044) // 4044
#define WF_WTBLON_TOP_RVCDAR18_ADDR                            (WF_WTBLON_TOP_BASE + 0x0048) // 4048
#define WF_WTBLON_TOP_RVCDAR19_ADDR                            (WF_WTBLON_TOP_BASE + 0x004C) // 404C
#define WF_WTBLON_TOP_RVCDAR20_ADDR                            (WF_WTBLON_TOP_BASE + 0x0050) // 4050
#define WF_WTBLON_TOP_RVCDAR21_ADDR                            (WF_WTBLON_TOP_BASE + 0x0054) // 4054
#define WF_WTBLON_TOP_RVCDAR22_ADDR                            (WF_WTBLON_TOP_BASE + 0x0058) // 4058
#define WF_WTBLON_TOP_RVCDAR23_ADDR                            (WF_WTBLON_TOP_BASE + 0x005C) // 405C
#define WF_WTBLON_TOP_RVCDAR24_ADDR                            (WF_WTBLON_TOP_BASE + 0x0060) // 4060
#define WF_WTBLON_TOP_RVCDAR25_ADDR                            (WF_WTBLON_TOP_BASE + 0x0064) // 4064
#define WF_WTBLON_TOP_RVCDAR26_ADDR                            (WF_WTBLON_TOP_BASE + 0x0068) // 4068
#define WF_WTBLON_TOP_RVCDAR27_ADDR                            (WF_WTBLON_TOP_BASE + 0x006C) // 406C
#define WF_WTBLON_TOP_RVCDAR28_ADDR                            (WF_WTBLON_TOP_BASE + 0x0070) // 4070
#define WF_WTBLON_TOP_RVCDAR29_ADDR                            (WF_WTBLON_TOP_BASE + 0x0074) // 4074
#define WF_WTBLON_TOP_RVCDAR30_ADDR                            (WF_WTBLON_TOP_BASE + 0x0078) // 4078
#define WF_WTBLON_TOP_RVCDAR31_ADDR                            (WF_WTBLON_TOP_BASE + 0x007C) // 407C
#define WF_WTBLON_TOP_RVCDAR_EXT_00_ADDR                       (WF_WTBLON_TOP_BASE + 0x0080) // 4080
#define WF_WTBLON_TOP_RVCDAR_EXT_01_ADDR                       (WF_WTBLON_TOP_BASE + 0x0084) // 4084
#define WF_WTBLON_TOP_PSCDAR00_ADDR                            (WF_WTBLON_TOP_BASE + 0x0100) // 4100
#define WF_WTBLON_TOP_PSCDAR01_ADDR                            (WF_WTBLON_TOP_BASE + 0x0104) // 4104
#define WF_WTBLON_TOP_PSCDAR02_ADDR                            (WF_WTBLON_TOP_BASE + 0x0108) // 4108
#define WF_WTBLON_TOP_PSCDAR03_ADDR                            (WF_WTBLON_TOP_BASE + 0x010C) // 410C
#define WF_WTBLON_TOP_PSCDAR04_ADDR                            (WF_WTBLON_TOP_BASE + 0x0110) // 4110
#define WF_WTBLON_TOP_PSCDAR05_ADDR                            (WF_WTBLON_TOP_BASE + 0x0114) // 4114
#define WF_WTBLON_TOP_PSCDAR06_ADDR                            (WF_WTBLON_TOP_BASE + 0x0118) // 4118
#define WF_WTBLON_TOP_PSCDAR07_ADDR                            (WF_WTBLON_TOP_BASE + 0x011C) // 411C
#define WF_WTBLON_TOP_PSCDAR08_ADDR                            (WF_WTBLON_TOP_BASE + 0x0120) // 4120
#define WF_WTBLON_TOP_PSCDAR09_ADDR                            (WF_WTBLON_TOP_BASE + 0x0124) // 4124
#define WF_WTBLON_TOP_PSCDAR10_ADDR                            (WF_WTBLON_TOP_BASE + 0x0128) // 4128
#define WF_WTBLON_TOP_PSCDAR11_ADDR                            (WF_WTBLON_TOP_BASE + 0x012C) // 412C
#define WF_WTBLON_TOP_PSCDAR12_ADDR                            (WF_WTBLON_TOP_BASE + 0x0130) // 4130
#define WF_WTBLON_TOP_PSCDAR13_ADDR                            (WF_WTBLON_TOP_BASE + 0x0134) // 4134
#define WF_WTBLON_TOP_PSCDAR14_ADDR                            (WF_WTBLON_TOP_BASE + 0x0138) // 4138
#define WF_WTBLON_TOP_PSCDAR15_ADDR                            (WF_WTBLON_TOP_BASE + 0x013C) // 413C
#define WF_WTBLON_TOP_PSCDAR16_ADDR                            (WF_WTBLON_TOP_BASE + 0x0140) // 4140
#define WF_WTBLON_TOP_PSCDAR17_ADDR                            (WF_WTBLON_TOP_BASE + 0x0144) // 4144
#define WF_WTBLON_TOP_PSCDAR18_ADDR                            (WF_WTBLON_TOP_BASE + 0x0148) // 4148
#define WF_WTBLON_TOP_PSCDAR19_ADDR                            (WF_WTBLON_TOP_BASE + 0x014C) // 414C
#define WF_WTBLON_TOP_PSCDAR20_ADDR                            (WF_WTBLON_TOP_BASE + 0x0150) // 4150
#define WF_WTBLON_TOP_PSCDAR21_ADDR                            (WF_WTBLON_TOP_BASE + 0x0154) // 4154
#define WF_WTBLON_TOP_PSCDAR22_ADDR                            (WF_WTBLON_TOP_BASE + 0x0158) // 4158
#define WF_WTBLON_TOP_PSCDAR23_ADDR                            (WF_WTBLON_TOP_BASE + 0x015C) // 415C
#define WF_WTBLON_TOP_PSCDAR24_ADDR                            (WF_WTBLON_TOP_BASE + 0x0160) // 4160
#define WF_WTBLON_TOP_PSCDAR25_ADDR                            (WF_WTBLON_TOP_BASE + 0x0164) // 4164
#define WF_WTBLON_TOP_PSCDAR26_ADDR                            (WF_WTBLON_TOP_BASE + 0x0168) // 4168
#define WF_WTBLON_TOP_PSCDAR27_ADDR                            (WF_WTBLON_TOP_BASE + 0x016C) // 416C
#define WF_WTBLON_TOP_PSCDAR28_ADDR                            (WF_WTBLON_TOP_BASE + 0x0170) // 4170
#define WF_WTBLON_TOP_PSCDAR29_ADDR                            (WF_WTBLON_TOP_BASE + 0x0174) // 4174
#define WF_WTBLON_TOP_PSCDAR30_ADDR                            (WF_WTBLON_TOP_BASE + 0x0178) // 4178
#define WF_WTBLON_TOP_PSCDAR31_ADDR                            (WF_WTBLON_TOP_BASE + 0x017C) // 417C
#define WF_WTBLON_TOP_PSCDAR_EXT_00_ADDR                       (WF_WTBLON_TOP_BASE + 0x0180) // 4180
#define WF_WTBLON_TOP_PSCDAR_EXT_01_ADDR                       (WF_WTBLON_TOP_BASE + 0x0184) // 4184
#define WF_WTBLON_TOP_TCGSBR_ADDR                              (WF_WTBLON_TOP_BASE + 0x0300) // 4300
#define WF_WTBLON_TOP_TCGSBR1_ADDR                             (WF_WTBLON_TOP_BASE + 0x0304) // 4304
#define WF_WTBLON_TOP_TCGSBRe_ADDR                             (WF_WTBLON_TOP_BASE + 0x0308) // 4308
#define WF_WTBLON_TOP_ACGSBR_ADDR                              (WF_WTBLON_TOP_BASE + 0x0320) // 4320
#define WF_WTBLON_TOP_ACGSBR1_ADDR                             (WF_WTBLON_TOP_BASE + 0x0324) // 4324
#define WF_WTBLON_TOP_ACGSBRe_ADDR                             (WF_WTBLON_TOP_BASE + 0x0328) // 4328
#define WF_WTBLON_TOP_RCGSBR_ADDR                              (WF_WTBLON_TOP_BASE + 0x0340) // 4340
#define WF_WTBLON_TOP_RSCR_ADDR                                (WF_WTBLON_TOP_BASE + 0x0360) // 4360
#define WF_WTBLON_TOP_RDWLR0_ADDR                              (WF_WTBLON_TOP_BASE + 0x0364) // 4364
#define WF_WTBLON_TOP_RDWLR1_ADDR                              (WF_WTBLON_TOP_BASE + 0x0368) // 4368
#define WF_WTBLON_TOP_RDWLR2_ADDR                              (WF_WTBLON_TOP_BASE + 0x036C) // 436C
#define WF_WTBLON_TOP_WDUCR_ADDR                               (WF_WTBLON_TOP_BASE + 0x0370) // 4370
#define WF_WTBLON_TOP_WTBLOR_ADDR                              (WF_WTBLON_TOP_BASE + 0x0374) // 4374
#define WF_WTBLON_TOP_WIUCR_ADDR                               (WF_WTBLON_TOP_BASE + 0x0380) // 4380
#define WF_WTBLON_TOP_WMUDR_ADDR                               (WF_WTBLON_TOP_BASE + 0x0384) // 4384
#define WF_WTBLON_TOP_WMUMR_ADDR                               (WF_WTBLON_TOP_BASE + 0x0388) // 4388
#define WF_WTBLON_TOP_RICR0_ADDR                               (WF_WTBLON_TOP_BASE + 0x0390) // 4390
#define WF_WTBLON_TOP_RICR1_ADDR                               (WF_WTBLON_TOP_BASE + 0x0394) // 4394
#define WF_WTBLON_TOP_RIUCR0_ADDR                              (WF_WTBLON_TOP_BASE + 0x03A0) // 43A0
#define WF_WTBLON_TOP_RIUCR1_ADDR                              (WF_WTBLON_TOP_BASE + 0x03A4) // 43A4
#define WF_WTBLON_TOP_RIUCR2_ADDR                              (WF_WTBLON_TOP_BASE + 0x03A8) // 43A8
#define WF_WTBLON_TOP_RIUCR3_ADDR                              (WF_WTBLON_TOP_BASE + 0x03AC) // 43AC
#define WF_WTBLON_TOP_ITCR_ADDR                                (WF_WTBLON_TOP_BASE + 0x03B0) // 43B0
#define WF_WTBLON_TOP_ITDR0_ADDR                               (WF_WTBLON_TOP_BASE + 0x03B8) // 43B8
#define WF_WTBLON_TOP_ITDR1_ADDR                               (WF_WTBLON_TOP_BASE + 0x03BC) // 43BC
#define WF_WTBLON_TOP_MCR0_ADDR                                (WF_WTBLON_TOP_BASE + 0x03C0) // 43C0
#define WF_WTBLON_TOP_MCR1_ADDR                                (WF_WTBLON_TOP_BASE + 0x03C4) // 43C4
#define WF_WTBLON_TOP_MCR2_ADDR                                (WF_WTBLON_TOP_BASE + 0x03C8) // 43C8
#define WF_WTBLON_TOP_MBIST_0_ADDR                             (WF_WTBLON_TOP_BASE + 0x03D0) // 43D0
#define WF_WTBLON_TOP_MBIST_3_ADDR                             (WF_WTBLON_TOP_BASE + 0x03D4) // 43D4
#define WF_WTBLON_TOP_MBIST_4_ADDR                             (WF_WTBLON_TOP_BASE + 0x03D8) // 43D8
#define WF_WTBLON_TOP_MBIST_5_ADDR                             (WF_WTBLON_TOP_BASE + 0x03DC) // 43DC
#define WF_WTBLON_TOP_MBIST_11_ADDR                            (WF_WTBLON_TOP_BASE + 0x03E0) // 43E0
#define WF_WTBLON_TOP_MBIST_12_ADDR                            (WF_WTBLON_TOP_BASE + 0x03E4) // 43E4
#define WF_WTBLON_TOP_MBIST_13_ADDR                            (WF_WTBLON_TOP_BASE + 0x03E8) // 43E8
#define WF_WTBLON_TOP_MBIST_14_ADDR                            (WF_WTBLON_TOP_BASE + 0x03EC) // 43EC
#define WF_WTBLON_TOP_DMY0_ADDR                                (WF_WTBLON_TOP_BASE + 0x03F0) // 43F0
#define WF_WTBLON_TOP_DMY1_ADDR                                (WF_WTBLON_TOP_BASE + 0x03F4) // 43F4
#define WF_WTBLON_TOP_DFR_ADDR                                 (WF_WTBLON_TOP_BASE + 0x03F8) // 43F8
#define WF_WTBLON_TOP_DBG_ADDR                                 (WF_WTBLON_TOP_BASE + 0x03FC) // 43FC




/* =====================================================================================

  ---RVCDAR00 (0x820d4000 + 0x0000)---

    RVCDAR00[7..0]               - (RW) Each bit is mapped to RV bit in bit 28@WTBL.
                                     SW uses this CR to read/write RV bit when Wi-Fi enters deep sleep mode.
                                     If wlan_idx > 32, RVCDAR+0x4*i store RV for wlan_idx 32*i ~32*(i+1)-1
                                     HW will update WTBL.RV automatically when this flag is updated.
    RVCDAR00_01[15..8]           - (RW) The same as RVCDAR00
    RVCDAR00_02[31..16]          - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_02_ADDR                WF_WTBLON_TOP_RVCDAR00_ADDR
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_02_MASK                0xFFFF0000                // RVCDAR00_02[31..16]
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_02_SHFT                16
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_01_ADDR                WF_WTBLON_TOP_RVCDAR00_ADDR
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_01_MASK                0x0000FF00                // RVCDAR00_01[15..8]
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_01_SHFT                8
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_ADDR                   WF_WTBLON_TOP_RVCDAR00_ADDR
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_MASK                   0x000000FF                // RVCDAR00[7..0]
#define WF_WTBLON_TOP_RVCDAR00_RVCDAR00_SHFT                   0

/* =====================================================================================

  ---RVCDAR01 (0x820d4000 + 0x0004)---

    RVCDAR01[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR01_RVCDAR01_ADDR                   WF_WTBLON_TOP_RVCDAR01_ADDR
#define WF_WTBLON_TOP_RVCDAR01_RVCDAR01_MASK                   0xFFFFFFFF                // RVCDAR01[31..0]
#define WF_WTBLON_TOP_RVCDAR01_RVCDAR01_SHFT                   0

/* =====================================================================================

  ---RVCDAR02 (0x820d4000 + 0x0008)---

    RVCDAR02[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR02_RVCDAR02_ADDR                   WF_WTBLON_TOP_RVCDAR02_ADDR
#define WF_WTBLON_TOP_RVCDAR02_RVCDAR02_MASK                   0xFFFFFFFF                // RVCDAR02[31..0]
#define WF_WTBLON_TOP_RVCDAR02_RVCDAR02_SHFT                   0

/* =====================================================================================

  ---RVCDAR03 (0x820d4000 + 0x000C)---

    RVCDAR03[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR03_RVCDAR03_ADDR                   WF_WTBLON_TOP_RVCDAR03_ADDR
#define WF_WTBLON_TOP_RVCDAR03_RVCDAR03_MASK                   0xFFFFFFFF                // RVCDAR03[31..0]
#define WF_WTBLON_TOP_RVCDAR03_RVCDAR03_SHFT                   0

/* =====================================================================================

  ---RVCDAR04 (0x820d4000 + 0x0010)---

    RVCDAR04[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR04_RVCDAR04_ADDR                   WF_WTBLON_TOP_RVCDAR04_ADDR
#define WF_WTBLON_TOP_RVCDAR04_RVCDAR04_MASK                   0xFFFFFFFF                // RVCDAR04[31..0]
#define WF_WTBLON_TOP_RVCDAR04_RVCDAR04_SHFT                   0

/* =====================================================================================

  ---RVCDAR05 (0x820d4000 + 0x0014)---

    RVCDAR05[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR05_RVCDAR05_ADDR                   WF_WTBLON_TOP_RVCDAR05_ADDR
#define WF_WTBLON_TOP_RVCDAR05_RVCDAR05_MASK                   0xFFFFFFFF                // RVCDAR05[31..0]
#define WF_WTBLON_TOP_RVCDAR05_RVCDAR05_SHFT                   0

/* =====================================================================================

  ---RVCDAR06 (0x820d4000 + 0x0018)---

    RVCDAR06[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR06_RVCDAR06_ADDR                   WF_WTBLON_TOP_RVCDAR06_ADDR
#define WF_WTBLON_TOP_RVCDAR06_RVCDAR06_MASK                   0xFFFFFFFF                // RVCDAR06[31..0]
#define WF_WTBLON_TOP_RVCDAR06_RVCDAR06_SHFT                   0

/* =====================================================================================

  ---RVCDAR07 (0x820d4000 + 0x001C)---

    RVCDAR07[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR07_RVCDAR07_ADDR                   WF_WTBLON_TOP_RVCDAR07_ADDR
#define WF_WTBLON_TOP_RVCDAR07_RVCDAR07_MASK                   0xFFFFFFFF                // RVCDAR07[31..0]
#define WF_WTBLON_TOP_RVCDAR07_RVCDAR07_SHFT                   0

/* =====================================================================================

  ---RVCDAR08 (0x820d4000 + 0x0020)---

    RVCDAR08[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR08_RVCDAR08_ADDR                   WF_WTBLON_TOP_RVCDAR08_ADDR
#define WF_WTBLON_TOP_RVCDAR08_RVCDAR08_MASK                   0xFFFFFFFF                // RVCDAR08[31..0]
#define WF_WTBLON_TOP_RVCDAR08_RVCDAR08_SHFT                   0

/* =====================================================================================

  ---RVCDAR09 (0x820d4000 + 0x0024)---

    RVCDAR09[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR09_RVCDAR09_ADDR                   WF_WTBLON_TOP_RVCDAR09_ADDR
#define WF_WTBLON_TOP_RVCDAR09_RVCDAR09_MASK                   0xFFFFFFFF                // RVCDAR09[31..0]
#define WF_WTBLON_TOP_RVCDAR09_RVCDAR09_SHFT                   0

/* =====================================================================================

  ---RVCDAR10 (0x820d4000 + 0x0028)---

    RVCDAR10[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR10_RVCDAR10_ADDR                   WF_WTBLON_TOP_RVCDAR10_ADDR
#define WF_WTBLON_TOP_RVCDAR10_RVCDAR10_MASK                   0xFFFFFFFF                // RVCDAR10[31..0]
#define WF_WTBLON_TOP_RVCDAR10_RVCDAR10_SHFT                   0

/* =====================================================================================

  ---RVCDAR11 (0x820d4000 + 0x002C)---

    RVCDAR11[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR11_RVCDAR11_ADDR                   WF_WTBLON_TOP_RVCDAR11_ADDR
#define WF_WTBLON_TOP_RVCDAR11_RVCDAR11_MASK                   0xFFFFFFFF                // RVCDAR11[31..0]
#define WF_WTBLON_TOP_RVCDAR11_RVCDAR11_SHFT                   0

/* =====================================================================================

  ---RVCDAR12 (0x820d4000 + 0x0030)---

    RVCDAR12[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR12_RVCDAR12_ADDR                   WF_WTBLON_TOP_RVCDAR12_ADDR
#define WF_WTBLON_TOP_RVCDAR12_RVCDAR12_MASK                   0xFFFFFFFF                // RVCDAR12[31..0]
#define WF_WTBLON_TOP_RVCDAR12_RVCDAR12_SHFT                   0

/* =====================================================================================

  ---RVCDAR13 (0x820d4000 + 0x0034)---

    RVCDAR13[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR13_RVCDAR13_ADDR                   WF_WTBLON_TOP_RVCDAR13_ADDR
#define WF_WTBLON_TOP_RVCDAR13_RVCDAR13_MASK                   0xFFFFFFFF                // RVCDAR13[31..0]
#define WF_WTBLON_TOP_RVCDAR13_RVCDAR13_SHFT                   0

/* =====================================================================================

  ---RVCDAR14 (0x820d4000 + 0x0038)---

    RVCDAR14[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR14_RVCDAR14_ADDR                   WF_WTBLON_TOP_RVCDAR14_ADDR
#define WF_WTBLON_TOP_RVCDAR14_RVCDAR14_MASK                   0xFFFFFFFF                // RVCDAR14[31..0]
#define WF_WTBLON_TOP_RVCDAR14_RVCDAR14_SHFT                   0

/* =====================================================================================

  ---RVCDAR15 (0x820d4000 + 0x003C)---

    RVCDAR15[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR15_RVCDAR15_ADDR                   WF_WTBLON_TOP_RVCDAR15_ADDR
#define WF_WTBLON_TOP_RVCDAR15_RVCDAR15_MASK                   0xFFFFFFFF                // RVCDAR15[31..0]
#define WF_WTBLON_TOP_RVCDAR15_RVCDAR15_SHFT                   0

/* =====================================================================================

  ---RVCDAR16 (0x820d4000 + 0x0040)---

    RVCDAR16[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR16_RVCDAR16_ADDR                   WF_WTBLON_TOP_RVCDAR16_ADDR
#define WF_WTBLON_TOP_RVCDAR16_RVCDAR16_MASK                   0xFFFFFFFF                // RVCDAR16[31..0]
#define WF_WTBLON_TOP_RVCDAR16_RVCDAR16_SHFT                   0

/* =====================================================================================

  ---RVCDAR17 (0x820d4000 + 0x0044)---

    RVCDAR17[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR17_RVCDAR17_ADDR                   WF_WTBLON_TOP_RVCDAR17_ADDR
#define WF_WTBLON_TOP_RVCDAR17_RVCDAR17_MASK                   0xFFFFFFFF                // RVCDAR17[31..0]
#define WF_WTBLON_TOP_RVCDAR17_RVCDAR17_SHFT                   0

/* =====================================================================================

  ---RVCDAR18 (0x820d4000 + 0x0048)---

    RVCDAR18[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR18_RVCDAR18_ADDR                   WF_WTBLON_TOP_RVCDAR18_ADDR
#define WF_WTBLON_TOP_RVCDAR18_RVCDAR18_MASK                   0xFFFFFFFF                // RVCDAR18[31..0]
#define WF_WTBLON_TOP_RVCDAR18_RVCDAR18_SHFT                   0

/* =====================================================================================

  ---RVCDAR19 (0x820d4000 + 0x004C)---

    RVCDAR19[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR19_RVCDAR19_ADDR                   WF_WTBLON_TOP_RVCDAR19_ADDR
#define WF_WTBLON_TOP_RVCDAR19_RVCDAR19_MASK                   0xFFFFFFFF                // RVCDAR19[31..0]
#define WF_WTBLON_TOP_RVCDAR19_RVCDAR19_SHFT                   0

/* =====================================================================================

  ---RVCDAR20 (0x820d4000 + 0x0050)---

    RVCDAR20[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR20_RVCDAR20_ADDR                   WF_WTBLON_TOP_RVCDAR20_ADDR
#define WF_WTBLON_TOP_RVCDAR20_RVCDAR20_MASK                   0xFFFFFFFF                // RVCDAR20[31..0]
#define WF_WTBLON_TOP_RVCDAR20_RVCDAR20_SHFT                   0

/* =====================================================================================

  ---RVCDAR21 (0x820d4000 + 0x0054)---

    RVCDAR21[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR21_RVCDAR21_ADDR                   WF_WTBLON_TOP_RVCDAR21_ADDR
#define WF_WTBLON_TOP_RVCDAR21_RVCDAR21_MASK                   0xFFFFFFFF                // RVCDAR21[31..0]
#define WF_WTBLON_TOP_RVCDAR21_RVCDAR21_SHFT                   0

/* =====================================================================================

  ---RVCDAR22 (0x820d4000 + 0x0058)---

    RVCDAR22[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR22_RVCDAR22_ADDR                   WF_WTBLON_TOP_RVCDAR22_ADDR
#define WF_WTBLON_TOP_RVCDAR22_RVCDAR22_MASK                   0xFFFFFFFF                // RVCDAR22[31..0]
#define WF_WTBLON_TOP_RVCDAR22_RVCDAR22_SHFT                   0

/* =====================================================================================

  ---RVCDAR23 (0x820d4000 + 0x005C)---

    RVCDAR23[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR23_RVCDAR23_ADDR                   WF_WTBLON_TOP_RVCDAR23_ADDR
#define WF_WTBLON_TOP_RVCDAR23_RVCDAR23_MASK                   0xFFFFFFFF                // RVCDAR23[31..0]
#define WF_WTBLON_TOP_RVCDAR23_RVCDAR23_SHFT                   0

/* =====================================================================================

  ---RVCDAR24 (0x820d4000 + 0x0060)---

    RVCDAR24[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR24_RVCDAR24_ADDR                   WF_WTBLON_TOP_RVCDAR24_ADDR
#define WF_WTBLON_TOP_RVCDAR24_RVCDAR24_MASK                   0xFFFFFFFF                // RVCDAR24[31..0]
#define WF_WTBLON_TOP_RVCDAR24_RVCDAR24_SHFT                   0

/* =====================================================================================

  ---RVCDAR25 (0x820d4000 + 0x0064)---

    RVCDAR25[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR25_RVCDAR25_ADDR                   WF_WTBLON_TOP_RVCDAR25_ADDR
#define WF_WTBLON_TOP_RVCDAR25_RVCDAR25_MASK                   0xFFFFFFFF                // RVCDAR25[31..0]
#define WF_WTBLON_TOP_RVCDAR25_RVCDAR25_SHFT                   0

/* =====================================================================================

  ---RVCDAR26 (0x820d4000 + 0x0068)---

    RVCDAR26[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR26_RVCDAR26_ADDR                   WF_WTBLON_TOP_RVCDAR26_ADDR
#define WF_WTBLON_TOP_RVCDAR26_RVCDAR26_MASK                   0xFFFFFFFF                // RVCDAR26[31..0]
#define WF_WTBLON_TOP_RVCDAR26_RVCDAR26_SHFT                   0

/* =====================================================================================

  ---RVCDAR27 (0x820d4000 + 0x006C)---

    RVCDAR27[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR27_RVCDAR27_ADDR                   WF_WTBLON_TOP_RVCDAR27_ADDR
#define WF_WTBLON_TOP_RVCDAR27_RVCDAR27_MASK                   0xFFFFFFFF                // RVCDAR27[31..0]
#define WF_WTBLON_TOP_RVCDAR27_RVCDAR27_SHFT                   0

/* =====================================================================================

  ---RVCDAR28 (0x820d4000 + 0x0070)---

    RVCDAR28[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR28_RVCDAR28_ADDR                   WF_WTBLON_TOP_RVCDAR28_ADDR
#define WF_WTBLON_TOP_RVCDAR28_RVCDAR28_MASK                   0xFFFFFFFF                // RVCDAR28[31..0]
#define WF_WTBLON_TOP_RVCDAR28_RVCDAR28_SHFT                   0

/* =====================================================================================

  ---RVCDAR29 (0x820d4000 + 0x0074)---

    RVCDAR29[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR29_RVCDAR29_ADDR                   WF_WTBLON_TOP_RVCDAR29_ADDR
#define WF_WTBLON_TOP_RVCDAR29_RVCDAR29_MASK                   0xFFFFFFFF                // RVCDAR29[31..0]
#define WF_WTBLON_TOP_RVCDAR29_RVCDAR29_SHFT                   0

/* =====================================================================================

  ---RVCDAR30 (0x820d4000 + 0x0078)---

    RVCDAR30[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR30_RVCDAR30_ADDR                   WF_WTBLON_TOP_RVCDAR30_ADDR
#define WF_WTBLON_TOP_RVCDAR30_RVCDAR30_MASK                   0xFFFFFFFF                // RVCDAR30[31..0]
#define WF_WTBLON_TOP_RVCDAR30_RVCDAR30_SHFT                   0

/* =====================================================================================

  ---RVCDAR31 (0x820d4000 + 0x007C)---

    RVCDAR31[31..0]              - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR31_RVCDAR31_ADDR                   WF_WTBLON_TOP_RVCDAR31_ADDR
#define WF_WTBLON_TOP_RVCDAR31_RVCDAR31_MASK                   0xFFFFFFFF                // RVCDAR31[31..0]
#define WF_WTBLON_TOP_RVCDAR31_RVCDAR31_SHFT                   0

/* =====================================================================================

  ---RVCDAR_EXT_00 (0x820d4000 + 0x0080)---

    RVCDAR_EXT_00[3..0]          - (RW) The same as RVCDAR00
    RVCDAR_EXT_00_01[7..4]       - (RW) The same as RVCDAR00
    RVCDAR_EXT_00_02[15..8]      - (RW) The same as RVCDAR00
    RVCDAR_EXT_00_03[31..16]     - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_03_ADDR      WF_WTBLON_TOP_RVCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_03_MASK      0xFFFF0000                // RVCDAR_EXT_00_03[31..16]
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_03_SHFT      16
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_02_ADDR      WF_WTBLON_TOP_RVCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_02_MASK      0x0000FF00                // RVCDAR_EXT_00_02[15..8]
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_02_SHFT      8
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_01_ADDR      WF_WTBLON_TOP_RVCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_01_MASK      0x000000F0                // RVCDAR_EXT_00_01[7..4]
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_01_SHFT      4
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_ADDR         WF_WTBLON_TOP_RVCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_MASK         0x0000000F                // RVCDAR_EXT_00[3..0]
#define WF_WTBLON_TOP_RVCDAR_EXT_00_RVCDAR_EXT_00_SHFT         0

/* =====================================================================================

  ---RVCDAR_EXT_01 (0x820d4000 + 0x0084)---

    RVCDAR_EXT_01[31..0]         - (RW) The same as RVCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_RVCDAR_EXT_01_RVCDAR_EXT_01_ADDR         WF_WTBLON_TOP_RVCDAR_EXT_01_ADDR
#define WF_WTBLON_TOP_RVCDAR_EXT_01_RVCDAR_EXT_01_MASK         0xFFFFFFFF                // RVCDAR_EXT_01[31..0]
#define WF_WTBLON_TOP_RVCDAR_EXT_01_RVCDAR_EXT_01_SHFT         0

/* =====================================================================================

  ---PSCDAR00 (0x820d4000 + 0x0100)---

    PSCDAR00[7..0]               - (RW) Each bit is mapped to PS INFO bit (calculate by WTBL).
                                     SW uses this CR to read/write PS INFO bit when Wi-Fi enters deep sleep mode.
                                     If wlan_idx > 32, PSCDAR+0x4*i store PS for wlan_idx 32*i ~32*(i+1)-1
    PSCDAR00_01[15..8]           - (RW) The same as PSCDAR00
    PSCDAR00_02[31..16]          - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_02_ADDR                WF_WTBLON_TOP_PSCDAR00_ADDR
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_02_MASK                0xFFFF0000                // PSCDAR00_02[31..16]
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_02_SHFT                16
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_01_ADDR                WF_WTBLON_TOP_PSCDAR00_ADDR
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_01_MASK                0x0000FF00                // PSCDAR00_01[15..8]
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_01_SHFT                8
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_ADDR                   WF_WTBLON_TOP_PSCDAR00_ADDR
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_MASK                   0x000000FF                // PSCDAR00[7..0]
#define WF_WTBLON_TOP_PSCDAR00_PSCDAR00_SHFT                   0

/* =====================================================================================

  ---PSCDAR01 (0x820d4000 + 0x0104)---

    PSCDAR01[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR01_PSCDAR01_ADDR                   WF_WTBLON_TOP_PSCDAR01_ADDR
#define WF_WTBLON_TOP_PSCDAR01_PSCDAR01_MASK                   0xFFFFFFFF                // PSCDAR01[31..0]
#define WF_WTBLON_TOP_PSCDAR01_PSCDAR01_SHFT                   0

/* =====================================================================================

  ---PSCDAR02 (0x820d4000 + 0x0108)---

    PSCDAR02[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR02_PSCDAR02_ADDR                   WF_WTBLON_TOP_PSCDAR02_ADDR
#define WF_WTBLON_TOP_PSCDAR02_PSCDAR02_MASK                   0xFFFFFFFF                // PSCDAR02[31..0]
#define WF_WTBLON_TOP_PSCDAR02_PSCDAR02_SHFT                   0

/* =====================================================================================

  ---PSCDAR03 (0x820d4000 + 0x010C)---

    PSCDAR03[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR03_PSCDAR03_ADDR                   WF_WTBLON_TOP_PSCDAR03_ADDR
#define WF_WTBLON_TOP_PSCDAR03_PSCDAR03_MASK                   0xFFFFFFFF                // PSCDAR03[31..0]
#define WF_WTBLON_TOP_PSCDAR03_PSCDAR03_SHFT                   0

/* =====================================================================================

  ---PSCDAR04 (0x820d4000 + 0x0110)---

    PSCDAR04[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR04_PSCDAR04_ADDR                   WF_WTBLON_TOP_PSCDAR04_ADDR
#define WF_WTBLON_TOP_PSCDAR04_PSCDAR04_MASK                   0xFFFFFFFF                // PSCDAR04[31..0]
#define WF_WTBLON_TOP_PSCDAR04_PSCDAR04_SHFT                   0

/* =====================================================================================

  ---PSCDAR05 (0x820d4000 + 0x0114)---

    PSCDAR05[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR05_PSCDAR05_ADDR                   WF_WTBLON_TOP_PSCDAR05_ADDR
#define WF_WTBLON_TOP_PSCDAR05_PSCDAR05_MASK                   0xFFFFFFFF                // PSCDAR05[31..0]
#define WF_WTBLON_TOP_PSCDAR05_PSCDAR05_SHFT                   0

/* =====================================================================================

  ---PSCDAR06 (0x820d4000 + 0x0118)---

    PSCDAR06[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR06_PSCDAR06_ADDR                   WF_WTBLON_TOP_PSCDAR06_ADDR
#define WF_WTBLON_TOP_PSCDAR06_PSCDAR06_MASK                   0xFFFFFFFF                // PSCDAR06[31..0]
#define WF_WTBLON_TOP_PSCDAR06_PSCDAR06_SHFT                   0

/* =====================================================================================

  ---PSCDAR07 (0x820d4000 + 0x011C)---

    PSCDAR07[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR07_PSCDAR07_ADDR                   WF_WTBLON_TOP_PSCDAR07_ADDR
#define WF_WTBLON_TOP_PSCDAR07_PSCDAR07_MASK                   0xFFFFFFFF                // PSCDAR07[31..0]
#define WF_WTBLON_TOP_PSCDAR07_PSCDAR07_SHFT                   0

/* =====================================================================================

  ---PSCDAR08 (0x820d4000 + 0x0120)---

    PSCDAR08[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR08_PSCDAR08_ADDR                   WF_WTBLON_TOP_PSCDAR08_ADDR
#define WF_WTBLON_TOP_PSCDAR08_PSCDAR08_MASK                   0xFFFFFFFF                // PSCDAR08[31..0]
#define WF_WTBLON_TOP_PSCDAR08_PSCDAR08_SHFT                   0

/* =====================================================================================

  ---PSCDAR09 (0x820d4000 + 0x0124)---

    PSCDAR09[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR09_PSCDAR09_ADDR                   WF_WTBLON_TOP_PSCDAR09_ADDR
#define WF_WTBLON_TOP_PSCDAR09_PSCDAR09_MASK                   0xFFFFFFFF                // PSCDAR09[31..0]
#define WF_WTBLON_TOP_PSCDAR09_PSCDAR09_SHFT                   0

/* =====================================================================================

  ---PSCDAR10 (0x820d4000 + 0x0128)---

    PSCDAR10[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR10_PSCDAR10_ADDR                   WF_WTBLON_TOP_PSCDAR10_ADDR
#define WF_WTBLON_TOP_PSCDAR10_PSCDAR10_MASK                   0xFFFFFFFF                // PSCDAR10[31..0]
#define WF_WTBLON_TOP_PSCDAR10_PSCDAR10_SHFT                   0

/* =====================================================================================

  ---PSCDAR11 (0x820d4000 + 0x012C)---

    PSCDAR11[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR11_PSCDAR11_ADDR                   WF_WTBLON_TOP_PSCDAR11_ADDR
#define WF_WTBLON_TOP_PSCDAR11_PSCDAR11_MASK                   0xFFFFFFFF                // PSCDAR11[31..0]
#define WF_WTBLON_TOP_PSCDAR11_PSCDAR11_SHFT                   0

/* =====================================================================================

  ---PSCDAR12 (0x820d4000 + 0x0130)---

    PSCDAR12[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR12_PSCDAR12_ADDR                   WF_WTBLON_TOP_PSCDAR12_ADDR
#define WF_WTBLON_TOP_PSCDAR12_PSCDAR12_MASK                   0xFFFFFFFF                // PSCDAR12[31..0]
#define WF_WTBLON_TOP_PSCDAR12_PSCDAR12_SHFT                   0

/* =====================================================================================

  ---PSCDAR13 (0x820d4000 + 0x0134)---

    PSCDAR13[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR13_PSCDAR13_ADDR                   WF_WTBLON_TOP_PSCDAR13_ADDR
#define WF_WTBLON_TOP_PSCDAR13_PSCDAR13_MASK                   0xFFFFFFFF                // PSCDAR13[31..0]
#define WF_WTBLON_TOP_PSCDAR13_PSCDAR13_SHFT                   0

/* =====================================================================================

  ---PSCDAR14 (0x820d4000 + 0x0138)---

    PSCDAR14[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR14_PSCDAR14_ADDR                   WF_WTBLON_TOP_PSCDAR14_ADDR
#define WF_WTBLON_TOP_PSCDAR14_PSCDAR14_MASK                   0xFFFFFFFF                // PSCDAR14[31..0]
#define WF_WTBLON_TOP_PSCDAR14_PSCDAR14_SHFT                   0

/* =====================================================================================

  ---PSCDAR15 (0x820d4000 + 0x013C)---

    PSCDAR15[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR15_PSCDAR15_ADDR                   WF_WTBLON_TOP_PSCDAR15_ADDR
#define WF_WTBLON_TOP_PSCDAR15_PSCDAR15_MASK                   0xFFFFFFFF                // PSCDAR15[31..0]
#define WF_WTBLON_TOP_PSCDAR15_PSCDAR15_SHFT                   0

/* =====================================================================================

  ---PSCDAR16 (0x820d4000 + 0x0140)---

    PSCDAR16[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR16_PSCDAR16_ADDR                   WF_WTBLON_TOP_PSCDAR16_ADDR
#define WF_WTBLON_TOP_PSCDAR16_PSCDAR16_MASK                   0xFFFFFFFF                // PSCDAR16[31..0]
#define WF_WTBLON_TOP_PSCDAR16_PSCDAR16_SHFT                   0

/* =====================================================================================

  ---PSCDAR17 (0x820d4000 + 0x0144)---

    PSCDAR17[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR17_PSCDAR17_ADDR                   WF_WTBLON_TOP_PSCDAR17_ADDR
#define WF_WTBLON_TOP_PSCDAR17_PSCDAR17_MASK                   0xFFFFFFFF                // PSCDAR17[31..0]
#define WF_WTBLON_TOP_PSCDAR17_PSCDAR17_SHFT                   0

/* =====================================================================================

  ---PSCDAR18 (0x820d4000 + 0x0148)---

    PSCDAR18[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR18_PSCDAR18_ADDR                   WF_WTBLON_TOP_PSCDAR18_ADDR
#define WF_WTBLON_TOP_PSCDAR18_PSCDAR18_MASK                   0xFFFFFFFF                // PSCDAR18[31..0]
#define WF_WTBLON_TOP_PSCDAR18_PSCDAR18_SHFT                   0

/* =====================================================================================

  ---PSCDAR19 (0x820d4000 + 0x014C)---

    PSCDAR19[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR19_PSCDAR19_ADDR                   WF_WTBLON_TOP_PSCDAR19_ADDR
#define WF_WTBLON_TOP_PSCDAR19_PSCDAR19_MASK                   0xFFFFFFFF                // PSCDAR19[31..0]
#define WF_WTBLON_TOP_PSCDAR19_PSCDAR19_SHFT                   0

/* =====================================================================================

  ---PSCDAR20 (0x820d4000 + 0x0150)---

    PSCDAR20[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR20_PSCDAR20_ADDR                   WF_WTBLON_TOP_PSCDAR20_ADDR
#define WF_WTBLON_TOP_PSCDAR20_PSCDAR20_MASK                   0xFFFFFFFF                // PSCDAR20[31..0]
#define WF_WTBLON_TOP_PSCDAR20_PSCDAR20_SHFT                   0

/* =====================================================================================

  ---PSCDAR21 (0x820d4000 + 0x0154)---

    PSCDAR21[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR21_PSCDAR21_ADDR                   WF_WTBLON_TOP_PSCDAR21_ADDR
#define WF_WTBLON_TOP_PSCDAR21_PSCDAR21_MASK                   0xFFFFFFFF                // PSCDAR21[31..0]
#define WF_WTBLON_TOP_PSCDAR21_PSCDAR21_SHFT                   0

/* =====================================================================================

  ---PSCDAR22 (0x820d4000 + 0x0158)---

    PSCDAR22[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR22_PSCDAR22_ADDR                   WF_WTBLON_TOP_PSCDAR22_ADDR
#define WF_WTBLON_TOP_PSCDAR22_PSCDAR22_MASK                   0xFFFFFFFF                // PSCDAR22[31..0]
#define WF_WTBLON_TOP_PSCDAR22_PSCDAR22_SHFT                   0

/* =====================================================================================

  ---PSCDAR23 (0x820d4000 + 0x015C)---

    PSCDAR23[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR23_PSCDAR23_ADDR                   WF_WTBLON_TOP_PSCDAR23_ADDR
#define WF_WTBLON_TOP_PSCDAR23_PSCDAR23_MASK                   0xFFFFFFFF                // PSCDAR23[31..0]
#define WF_WTBLON_TOP_PSCDAR23_PSCDAR23_SHFT                   0

/* =====================================================================================

  ---PSCDAR24 (0x820d4000 + 0x0160)---

    PSCDAR24[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR24_PSCDAR24_ADDR                   WF_WTBLON_TOP_PSCDAR24_ADDR
#define WF_WTBLON_TOP_PSCDAR24_PSCDAR24_MASK                   0xFFFFFFFF                // PSCDAR24[31..0]
#define WF_WTBLON_TOP_PSCDAR24_PSCDAR24_SHFT                   0

/* =====================================================================================

  ---PSCDAR25 (0x820d4000 + 0x0164)---

    PSCDAR25[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR25_PSCDAR25_ADDR                   WF_WTBLON_TOP_PSCDAR25_ADDR
#define WF_WTBLON_TOP_PSCDAR25_PSCDAR25_MASK                   0xFFFFFFFF                // PSCDAR25[31..0]
#define WF_WTBLON_TOP_PSCDAR25_PSCDAR25_SHFT                   0

/* =====================================================================================

  ---PSCDAR26 (0x820d4000 + 0x0168)---

    PSCDAR26[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR26_PSCDAR26_ADDR                   WF_WTBLON_TOP_PSCDAR26_ADDR
#define WF_WTBLON_TOP_PSCDAR26_PSCDAR26_MASK                   0xFFFFFFFF                // PSCDAR26[31..0]
#define WF_WTBLON_TOP_PSCDAR26_PSCDAR26_SHFT                   0

/* =====================================================================================

  ---PSCDAR27 (0x820d4000 + 0x016C)---

    PSCDAR27[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR27_PSCDAR27_ADDR                   WF_WTBLON_TOP_PSCDAR27_ADDR
#define WF_WTBLON_TOP_PSCDAR27_PSCDAR27_MASK                   0xFFFFFFFF                // PSCDAR27[31..0]
#define WF_WTBLON_TOP_PSCDAR27_PSCDAR27_SHFT                   0

/* =====================================================================================

  ---PSCDAR28 (0x820d4000 + 0x0170)---

    PSCDAR28[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR28_PSCDAR28_ADDR                   WF_WTBLON_TOP_PSCDAR28_ADDR
#define WF_WTBLON_TOP_PSCDAR28_PSCDAR28_MASK                   0xFFFFFFFF                // PSCDAR28[31..0]
#define WF_WTBLON_TOP_PSCDAR28_PSCDAR28_SHFT                   0

/* =====================================================================================

  ---PSCDAR29 (0x820d4000 + 0x0174)---

    PSCDAR29[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR29_PSCDAR29_ADDR                   WF_WTBLON_TOP_PSCDAR29_ADDR
#define WF_WTBLON_TOP_PSCDAR29_PSCDAR29_MASK                   0xFFFFFFFF                // PSCDAR29[31..0]
#define WF_WTBLON_TOP_PSCDAR29_PSCDAR29_SHFT                   0

/* =====================================================================================

  ---PSCDAR30 (0x820d4000 + 0x0178)---

    PSCDAR30[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR30_PSCDAR30_ADDR                   WF_WTBLON_TOP_PSCDAR30_ADDR
#define WF_WTBLON_TOP_PSCDAR30_PSCDAR30_MASK                   0xFFFFFFFF                // PSCDAR30[31..0]
#define WF_WTBLON_TOP_PSCDAR30_PSCDAR30_SHFT                   0

/* =====================================================================================

  ---PSCDAR31 (0x820d4000 + 0x017C)---

    PSCDAR31[31..0]              - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR31_PSCDAR31_ADDR                   WF_WTBLON_TOP_PSCDAR31_ADDR
#define WF_WTBLON_TOP_PSCDAR31_PSCDAR31_MASK                   0xFFFFFFFF                // PSCDAR31[31..0]
#define WF_WTBLON_TOP_PSCDAR31_PSCDAR31_SHFT                   0

/* =====================================================================================

  ---PSCDAR_EXT_00 (0x820d4000 + 0x0180)---

    PSCDAR_EXT_00[3..0]          - (RW) The same as PSCDAR00
    PSCDAR_EXT_00_01[7..4]       - (RW) The same as PSCDAR00
    PSCDAR_EXT_00_02[15..8]      - (RW) The same as PSCDAR00
    PSCDAR_EXT_00_03[31..16]     - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_03_ADDR      WF_WTBLON_TOP_PSCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_03_MASK      0xFFFF0000                // PSCDAR_EXT_00_03[31..16]
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_03_SHFT      16
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_02_ADDR      WF_WTBLON_TOP_PSCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_02_MASK      0x0000FF00                // PSCDAR_EXT_00_02[15..8]
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_02_SHFT      8
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_01_ADDR      WF_WTBLON_TOP_PSCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_01_MASK      0x000000F0                // PSCDAR_EXT_00_01[7..4]
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_01_SHFT      4
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_ADDR         WF_WTBLON_TOP_PSCDAR_EXT_00_ADDR
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_MASK         0x0000000F                // PSCDAR_EXT_00[3..0]
#define WF_WTBLON_TOP_PSCDAR_EXT_00_PSCDAR_EXT_00_SHFT         0

/* =====================================================================================

  ---PSCDAR_EXT_01 (0x820d4000 + 0x0184)---

    PSCDAR_EXT_01[31..0]         - (RW) The same as PSCDAR00

 =====================================================================================*/
#define WF_WTBLON_TOP_PSCDAR_EXT_01_PSCDAR_EXT_01_ADDR         WF_WTBLON_TOP_PSCDAR_EXT_01_ADDR
#define WF_WTBLON_TOP_PSCDAR_EXT_01_PSCDAR_EXT_01_MASK         0xFFFFFFFF                // PSCDAR_EXT_01[31..0]
#define WF_WTBLON_TOP_PSCDAR_EXT_01_PSCDAR_EXT_01_SHFT         0

/* =====================================================================================

  ---TCGSBR (0x820d4000 + 0x0300)---

    TX_CNT_STATUS_BITMAP_0_7[0]  - (RW) Group bitmap for TX count status
                                     Each bit is mapped to 8 entries in WLAN entry. For example, bit0 -> WLAN entry 0~7; bit1 -> WLAN entry 8~15, etc. SW should read to clear the bitmap when interrupt occurs.
                                     If the entries are absent (i.e. STA mode does not have WLAN entry 33~255), the mapping group bits will be invalid.
    TX_CNT_STATUS_BITMAP_8_15[1] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_16_31[3..2] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_32_63[7..4] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_64_127[15..8] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_128_255[31..16] - (RW) same as TX_CNT_STATUS_BITMAP_0_7

 =====================================================================================*/
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_128_255_ADDR WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_128_255_MASK 0xFFFF0000                // TX_CNT_STATUS_BITMAP_128_255[31..16]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_128_255_SHFT 16
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_64_127_ADDR  WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_64_127_MASK  0x0000FF00                // TX_CNT_STATUS_BITMAP_64_127[15..8]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_64_127_SHFT  8
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_32_63_ADDR   WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_32_63_MASK   0x000000F0                // TX_CNT_STATUS_BITMAP_32_63[7..4]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_32_63_SHFT   4
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_16_31_ADDR   WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_16_31_MASK   0x0000000C                // TX_CNT_STATUS_BITMAP_16_31[3..2]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_16_31_SHFT   2
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_8_15_ADDR    WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_8_15_MASK    0x00000002                // TX_CNT_STATUS_BITMAP_8_15[1]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_8_15_SHFT    1
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_0_7_ADDR     WF_WTBLON_TOP_TCGSBR_ADDR
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_0_7_MASK     0x00000001                // TX_CNT_STATUS_BITMAP_0_7[0]
#define WF_WTBLON_TOP_TCGSBR_TX_CNT_STATUS_BITMAP_0_7_SHFT     0

/* =====================================================================================

  ---TCGSBR1 (0x820d4000 + 0x0304)---

    TX_CNT_STATUS_BITMAP_256_511[31..0] - (RW) Group bitmap for TX count status
                                     Each bit is mapped to 8 entries in WLAN entry. For example, bit0 -> WLAN entry 0~7; bit1 -> WLAN entry 8~15, etc. SW should read to clear the bitmap when interrupt occurs.
                                     If the entries are absent (i.e. STA mode does not have WLAN entry 33~255), the mapping group bits will be invalid.

 =====================================================================================*/
#define WF_WTBLON_TOP_TCGSBR1_TX_CNT_STATUS_BITMAP_256_511_ADDR WF_WTBLON_TOP_TCGSBR1_ADDR
#define WF_WTBLON_TOP_TCGSBR1_TX_CNT_STATUS_BITMAP_256_511_MASK 0xFFFFFFFF                // TX_CNT_STATUS_BITMAP_256_511[31..0]
#define WF_WTBLON_TOP_TCGSBR1_TX_CNT_STATUS_BITMAP_256_511_SHFT 0

/* =====================================================================================

  ---TCGSBRe (0x820d4000 + 0x0308)---

    TX_CNT_STATUS_BITMAP_e0_7[0] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_e8_15[1] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_e16_31[3..2] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    TX_CNT_STATUS_BITMAP_e32_63[7..4] - (RW) same as TX_CNT_STATUS_BITMAP_0_7
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e32_63_ADDR WF_WTBLON_TOP_TCGSBRe_ADDR
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e32_63_MASK 0x000000F0                // TX_CNT_STATUS_BITMAP_e32_63[7..4]
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e32_63_SHFT 4
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e16_31_ADDR WF_WTBLON_TOP_TCGSBRe_ADDR
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e16_31_MASK 0x0000000C                // TX_CNT_STATUS_BITMAP_e16_31[3..2]
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e16_31_SHFT 2
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e8_15_ADDR  WF_WTBLON_TOP_TCGSBRe_ADDR
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e8_15_MASK  0x00000002                // TX_CNT_STATUS_BITMAP_e8_15[1]
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e8_15_SHFT  1
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e0_7_ADDR   WF_WTBLON_TOP_TCGSBRe_ADDR
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e0_7_MASK   0x00000001                // TX_CNT_STATUS_BITMAP_e0_7[0]
#define WF_WTBLON_TOP_TCGSBRe_TX_CNT_STATUS_BITMAP_e0_7_SHFT   0

/* =====================================================================================

  ---ACGSBR (0x820d4000 + 0x0320)---

    ADM_CNT_STATUS_BITMAP_0_7[0] - (RW) Group bitmap for ADM count status
                                     Each bit is mapped to 8 entries in WLAN entry. For example, bit0 -> WLAN entry 0~7; bit1 -> WLAN entry 8~15, etc. SW should read to clear the bitmap when interrupt occurs.
                                     If the entries are absent (i.e. STA mode does not have WLAN entry 33~255), the mapping group bits will be invalid.
    ADM_CNT_STATUS_BITMAP_8_15[1] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_16_31[3..2] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_32_63[7..4] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_64_127[15..8] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_128_255[31..16] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7

 =====================================================================================*/
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_128_255_ADDR WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_128_255_MASK 0xFFFF0000                // ADM_CNT_STATUS_BITMAP_128_255[31..16]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_128_255_SHFT 16
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_64_127_ADDR WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_64_127_MASK 0x0000FF00                // ADM_CNT_STATUS_BITMAP_64_127[15..8]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_64_127_SHFT 8
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_32_63_ADDR  WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_32_63_MASK  0x000000F0                // ADM_CNT_STATUS_BITMAP_32_63[7..4]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_32_63_SHFT  4
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_16_31_ADDR  WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_16_31_MASK  0x0000000C                // ADM_CNT_STATUS_BITMAP_16_31[3..2]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_16_31_SHFT  2
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_8_15_ADDR   WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_8_15_MASK   0x00000002                // ADM_CNT_STATUS_BITMAP_8_15[1]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_8_15_SHFT   1
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_0_7_ADDR    WF_WTBLON_TOP_ACGSBR_ADDR
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_0_7_MASK    0x00000001                // ADM_CNT_STATUS_BITMAP_0_7[0]
#define WF_WTBLON_TOP_ACGSBR_ADM_CNT_STATUS_BITMAP_0_7_SHFT    0

/* =====================================================================================

  ---ACGSBR1 (0x820d4000 + 0x0324)---

    ADM_CNT_STATUS_BITMAP_256_511[31..0] - (RW) Group bitmap for ADM count status
                                     Each bit is mapped to 8 entries in WLAN entry. For example, bit0 -> WLAN entry 0~7; bit1 -> WLAN entry 8~15, etc. SW should read to clear the bitmap when interrupt occurs.
                                     If the entries are absent (i.e. STA mode does not have WLAN entry 33~255), the mapping group bits will be invalid.

 =====================================================================================*/
#define WF_WTBLON_TOP_ACGSBR1_ADM_CNT_STATUS_BITMAP_256_511_ADDR WF_WTBLON_TOP_ACGSBR1_ADDR
#define WF_WTBLON_TOP_ACGSBR1_ADM_CNT_STATUS_BITMAP_256_511_MASK 0xFFFFFFFF                // ADM_CNT_STATUS_BITMAP_256_511[31..0]
#define WF_WTBLON_TOP_ACGSBR1_ADM_CNT_STATUS_BITMAP_256_511_SHFT 0

/* =====================================================================================

  ---ACGSBRe (0x820d4000 + 0x0328)---

    ADM_CNT_STATUS_BITMAP_e0_7[0] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_e8_15[1] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_e16_31[3..2] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    ADM_CNT_STATUS_BITMAP_e32_63[7..4] - (RW) same as ADM_CNT_STATUS_BITMAP_0_7
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e32_63_ADDR WF_WTBLON_TOP_ACGSBRe_ADDR
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e32_63_MASK 0x000000F0                // ADM_CNT_STATUS_BITMAP_e32_63[7..4]
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e32_63_SHFT 4
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e16_31_ADDR WF_WTBLON_TOP_ACGSBRe_ADDR
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e16_31_MASK 0x0000000C                // ADM_CNT_STATUS_BITMAP_e16_31[3..2]
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e16_31_SHFT 2
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e8_15_ADDR WF_WTBLON_TOP_ACGSBRe_ADDR
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e8_15_MASK 0x00000002                // ADM_CNT_STATUS_BITMAP_e8_15[1]
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e8_15_SHFT 1
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e0_7_ADDR  WF_WTBLON_TOP_ACGSBRe_ADDR
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e0_7_MASK  0x00000001                // ADM_CNT_STATUS_BITMAP_e0_7[0]
#define WF_WTBLON_TOP_ACGSBRe_ADM_CNT_STATUS_BITMAP_e0_7_SHFT  0

/* =====================================================================================

  ---RCGSBR (0x820d4000 + 0x0340)---

    RATE_CHANGE_STATUS_BITMAP[31..0] - (RW) Group bitmap for rate change status
                                     Each bit is mapped to 8 entries in WLAN entry.
                                     For example,
                                     a = WTBL_NO/8.
                                     bit 0->WLAN entry a*n,
                                     bit 1->WLAN entry a*n+1,
                                     ...
                                     bit m->WLAN entry a*n+m (m <= a).
                                     SW should read to clear the bitmap when interrupt occurs.
                                     If the entries are absent (i.e. STA mode does not have WLAN entry 33~255), the mapping group bits will be invalid.

 =====================================================================================*/
#define WF_WTBLON_TOP_RCGSBR_RATE_CHANGE_STATUS_BITMAP_ADDR    WF_WTBLON_TOP_RCGSBR_ADDR
#define WF_WTBLON_TOP_RCGSBR_RATE_CHANGE_STATUS_BITMAP_MASK    0xFFFFFFFF                // RATE_CHANGE_STATUS_BITMAP[31..0]
#define WF_WTBLON_TOP_RCGSBR_RATE_CHANGE_STATUS_BITMAP_SHFT    0

/* =====================================================================================

  ---RSCR (0x820d4000 + 0x0360)---

    WTBL_SU_SEARCH[0]            - (RW) WTBL search mode
    WTBL_PRECISE_MATCH[1]        - (RW) Precise match when checking peer address
                                     WTBL do NOT ignore individual/group bit in address check when comparing the peer address with A2
    WTBL_MISS_NOTIFY[2]          - (RW) WTBL miss indicator
                                     available in AP mode
    WTBL_TA_SEARCH_CHECK_BAND[3] - (RW) WTBL search should check band id
                                     for TA search only
    WTBL_RA_SEARCH_CHECK_BAND[4] - (RW) WTBL search should check band id
                                     for RA search only
    WTBL_ENABLE_RA_SEARCH[5]     - (RW) RA search mode
    WTBL_RXD_REPORT_LINK_ID[6]   - (RW) target id for reporting to RXD
    WTBL_CHARGE_RX_DRR_BY_LINK_ID[7] - (RW) target id for charging DRR RX airtime
    WTBL_CHARGE_WTBL_BY_LINK_ID[8] - (RW) target id for charging WTBL TX/RX airtime
    RESERVED9[30..9]             - (RO) Reserved bits
    WTBL_ACCESS_CONCURRENT[31]   - (RW) WTBL allows non-ID table access & ID table access in the same time to reduce the processing time

 =====================================================================================*/
#define WF_WTBLON_TOP_RSCR_WTBL_ACCESS_CONCURRENT_ADDR         WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_ACCESS_CONCURRENT_MASK         0x80000000                // WTBL_ACCESS_CONCURRENT[31]
#define WF_WTBLON_TOP_RSCR_WTBL_ACCESS_CONCURRENT_SHFT         31
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_WTBL_BY_LINK_ID_ADDR    WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_WTBL_BY_LINK_ID_MASK    0x00000100                // WTBL_CHARGE_WTBL_BY_LINK_ID[8]
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_WTBL_BY_LINK_ID_SHFT    8
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_RX_DRR_BY_LINK_ID_ADDR  WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_RX_DRR_BY_LINK_ID_MASK  0x00000080                // WTBL_CHARGE_RX_DRR_BY_LINK_ID[7]
#define WF_WTBLON_TOP_RSCR_WTBL_CHARGE_RX_DRR_BY_LINK_ID_SHFT  7
#define WF_WTBLON_TOP_RSCR_WTBL_RXD_REPORT_LINK_ID_ADDR        WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_RXD_REPORT_LINK_ID_MASK        0x00000040                // WTBL_RXD_REPORT_LINK_ID[6]
#define WF_WTBLON_TOP_RSCR_WTBL_RXD_REPORT_LINK_ID_SHFT        6
#define WF_WTBLON_TOP_RSCR_WTBL_ENABLE_RA_SEARCH_ADDR          WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_ENABLE_RA_SEARCH_MASK          0x00000020                // WTBL_ENABLE_RA_SEARCH[5]
#define WF_WTBLON_TOP_RSCR_WTBL_ENABLE_RA_SEARCH_SHFT          5
#define WF_WTBLON_TOP_RSCR_WTBL_RA_SEARCH_CHECK_BAND_ADDR      WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_RA_SEARCH_CHECK_BAND_MASK      0x00000010                // WTBL_RA_SEARCH_CHECK_BAND[4]
#define WF_WTBLON_TOP_RSCR_WTBL_RA_SEARCH_CHECK_BAND_SHFT      4
#define WF_WTBLON_TOP_RSCR_WTBL_TA_SEARCH_CHECK_BAND_ADDR      WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_TA_SEARCH_CHECK_BAND_MASK      0x00000008                // WTBL_TA_SEARCH_CHECK_BAND[3]
#define WF_WTBLON_TOP_RSCR_WTBL_TA_SEARCH_CHECK_BAND_SHFT      3
#define WF_WTBLON_TOP_RSCR_WTBL_MISS_NOTIFY_ADDR               WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_MISS_NOTIFY_MASK               0x00000004                // WTBL_MISS_NOTIFY[2]
#define WF_WTBLON_TOP_RSCR_WTBL_MISS_NOTIFY_SHFT               2
#define WF_WTBLON_TOP_RSCR_WTBL_PRECISE_MATCH_ADDR             WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_PRECISE_MATCH_MASK             0x00000002                // WTBL_PRECISE_MATCH[1]
#define WF_WTBLON_TOP_RSCR_WTBL_PRECISE_MATCH_SHFT             1
#define WF_WTBLON_TOP_RSCR_WTBL_SU_SEARCH_ADDR                 WF_WTBLON_TOP_RSCR_ADDR
#define WF_WTBLON_TOP_RSCR_WTBL_SU_SEARCH_MASK                 0x00000001                // WTBL_SU_SEARCH[0]
#define WF_WTBLON_TOP_RSCR_WTBL_SU_SEARCH_SHFT                 0

/* =====================================================================================

  ---RDWLR0 (0x820d4000 + 0x0364)---

    RXD_DUP_WHITE_LIST0[7..0]    - (RW) White list for RXD duplication
                                     |07|06|05|04|03|02|01|00|
                                     |AC      |SUBTYPE        | TYPE |
                                     AC field is valid when TYPE = DATA and SUBTYPE = QOS*
                                     The rule is enabled when the correspounding WTBL.RXD_DUP_WHITE_LIST[i] = 1, i = 0~11
    RXD_DUP_WHITE_LIST1[15..8]   - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST2[23..16]  - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST3[31..24]  - (RW) The same as RXD_DUP_WHITE_LIST0

 =====================================================================================*/
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST3_ADDR          WF_WTBLON_TOP_RDWLR0_ADDR
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST3_MASK          0xFF000000                // RXD_DUP_WHITE_LIST3[31..24]
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST3_SHFT          24
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST2_ADDR          WF_WTBLON_TOP_RDWLR0_ADDR
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST2_MASK          0x00FF0000                // RXD_DUP_WHITE_LIST2[23..16]
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST2_SHFT          16
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST1_ADDR          WF_WTBLON_TOP_RDWLR0_ADDR
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST1_MASK          0x0000FF00                // RXD_DUP_WHITE_LIST1[15..8]
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST1_SHFT          8
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST0_ADDR          WF_WTBLON_TOP_RDWLR0_ADDR
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST0_MASK          0x000000FF                // RXD_DUP_WHITE_LIST0[7..0]
#define WF_WTBLON_TOP_RDWLR0_RXD_DUP_WHITE_LIST0_SHFT          0

/* =====================================================================================

  ---RDWLR1 (0x820d4000 + 0x0368)---

    RXD_DUP_WHITE_LIST4[7..0]    - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST5[15..8]   - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST6[23..16]  - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST7[31..24]  - (RW) The same as RXD_DUP_WHITE_LIST0

 =====================================================================================*/
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST7_ADDR          WF_WTBLON_TOP_RDWLR1_ADDR
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST7_MASK          0xFF000000                // RXD_DUP_WHITE_LIST7[31..24]
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST7_SHFT          24
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST6_ADDR          WF_WTBLON_TOP_RDWLR1_ADDR
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST6_MASK          0x00FF0000                // RXD_DUP_WHITE_LIST6[23..16]
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST6_SHFT          16
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST5_ADDR          WF_WTBLON_TOP_RDWLR1_ADDR
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST5_MASK          0x0000FF00                // RXD_DUP_WHITE_LIST5[15..8]
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST5_SHFT          8
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST4_ADDR          WF_WTBLON_TOP_RDWLR1_ADDR
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST4_MASK          0x000000FF                // RXD_DUP_WHITE_LIST4[7..0]
#define WF_WTBLON_TOP_RDWLR1_RXD_DUP_WHITE_LIST4_SHFT          0

/* =====================================================================================

  ---RDWLR2 (0x820d4000 + 0x036C)---

    RXD_DUP_WHITE_LIST8[7..0]    - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST9[15..8]   - (RW) The same as RXD_DUP_WHITE_LIST0
    RXD_DUP_WHITE_LIST10[23..16] - (RW) The same as RXD_DUP_WHITE_LIST0
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST10_ADDR         WF_WTBLON_TOP_RDWLR2_ADDR
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST10_MASK         0x00FF0000                // RXD_DUP_WHITE_LIST10[23..16]
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST10_SHFT         16
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST9_ADDR          WF_WTBLON_TOP_RDWLR2_ADDR
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST9_MASK          0x0000FF00                // RXD_DUP_WHITE_LIST9[15..8]
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST9_SHFT          8
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST8_ADDR          WF_WTBLON_TOP_RDWLR2_ADDR
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST8_MASK          0x000000FF                // RXD_DUP_WHITE_LIST8[7..0]
#define WF_WTBLON_TOP_RDWLR2_RXD_DUP_WHITE_LIST8_SHFT          0

/* =====================================================================================

  ---WDUCR (0x820d4000 + 0x0370)---

    GROUP[4..0]                  - (RW) The selected group of wtbl
                                     128 entries for each group
    RESERVED5[15..5]             - (RO) Reserved bits
    SET_I_PSM_W_FLAG[16]         - (RW) Update I_PSM flag by SW
                                     SW can overwrite I_PSM in WTBL only when this bit is set.
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_WDUCR_SET_I_PSM_W_FLAG_ADDR              WF_WTBLON_TOP_WDUCR_ADDR
#define WF_WTBLON_TOP_WDUCR_SET_I_PSM_W_FLAG_MASK              0x00010000                // SET_I_PSM_W_FLAG[16]
#define WF_WTBLON_TOP_WDUCR_SET_I_PSM_W_FLAG_SHFT              16
#define WF_WTBLON_TOP_WDUCR_GROUP_ADDR                         WF_WTBLON_TOP_WDUCR_ADDR
#define WF_WTBLON_TOP_WDUCR_GROUP_MASK                         0x0000001F                // GROUP[4..0]
#define WF_WTBLON_TOP_WDUCR_GROUP_SHFT                         0

/* =====================================================================================

  ---WTBLOR (0x820d4000 + 0x0374)---

    LOCK_WLAN_IDX[11..0]         - (RW) Target for locking
    LOCK_RATE[12]                - (RW) Lock rate update
                                     Read this flag to know if it is locked or not.
    RESERVED13[19..13]           - (RO) Reserved bits
    LOCK_ADM_CNT[20]             - (RW) Lock admission control counter update
                                     Read this flag to know if it is locked or not.
    RESERVED21[23..21]           - (RO) Reserved bits
    LOCK_TX_CNT[24]              - (RW) Lock TX/RTS/retry counter update
                                     Read this flag to know if it is locked or not.
    RESERVED25[27..25]           - (RO) Reserved bits
    LOCK_RX_STAT_CNT[28]         - (RW) Lock RX counter update
                                     Read this flag to know if it is locked or not.
    RESERVED29[31..29]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_WTBLOR_LOCK_RX_STAT_CNT_ADDR             WF_WTBLON_TOP_WTBLOR_ADDR
#define WF_WTBLON_TOP_WTBLOR_LOCK_RX_STAT_CNT_MASK             0x10000000                // LOCK_RX_STAT_CNT[28]
#define WF_WTBLON_TOP_WTBLOR_LOCK_RX_STAT_CNT_SHFT             28
#define WF_WTBLON_TOP_WTBLOR_LOCK_TX_CNT_ADDR                  WF_WTBLON_TOP_WTBLOR_ADDR
#define WF_WTBLON_TOP_WTBLOR_LOCK_TX_CNT_MASK                  0x01000000                // LOCK_TX_CNT[24]
#define WF_WTBLON_TOP_WTBLOR_LOCK_TX_CNT_SHFT                  24
#define WF_WTBLON_TOP_WTBLOR_LOCK_ADM_CNT_ADDR                 WF_WTBLON_TOP_WTBLOR_ADDR
#define WF_WTBLON_TOP_WTBLOR_LOCK_ADM_CNT_MASK                 0x00100000                // LOCK_ADM_CNT[20]
#define WF_WTBLON_TOP_WTBLOR_LOCK_ADM_CNT_SHFT                 20
#define WF_WTBLON_TOP_WTBLOR_LOCK_RATE_ADDR                    WF_WTBLON_TOP_WTBLOR_ADDR
#define WF_WTBLON_TOP_WTBLOR_LOCK_RATE_MASK                    0x00001000                // LOCK_RATE[12]
#define WF_WTBLON_TOP_WTBLOR_LOCK_RATE_SHFT                    12
#define WF_WTBLON_TOP_WTBLOR_LOCK_WLAN_IDX_ADDR                WF_WTBLON_TOP_WTBLOR_ADDR
#define WF_WTBLON_TOP_WTBLOR_LOCK_WLAN_IDX_MASK                0x00000FFF                // LOCK_WLAN_IDX[11..0]
#define WF_WTBLON_TOP_WTBLOR_LOCK_WLAN_IDX_SHFT                0

/* =====================================================================================

  ---WIUCR (0x820d4000 + 0x0380)---

    WLAN_IDX[11..0]              - (RW) Target index for indirect update
    RESERVED12[12]               - (RO) Reserved bits
    PEERINFO_UPDATE[13]          - (W1) Updates Peer information according to the value of RICRn (n=0~1)
    ADM_CNT_CLEAR[14]            - (W1) Clear ADM counter to 0
    RATE_UPDATE[15]              - (W1) Updates rate information according to the value of RIUCRn (n=0~3) and clears rate_idx, mpdu_cnt
    TX_RATE_CNT_CLEAR[16]        - (W1) Clear TX rate/BW CNTs and CHK_PER to 0
    RX_CNT_CLEAR[17]             - (W1) Sets RCPI, RSSI, SNR to initial value.
    RTS_CNT_CLEAR[18]            - (W1) Clear RTS counter & RTS_FAIL_CNT_AC* to 0
    RETRY_CNT_CLEAR[19]          - (W1) Clear retry counter to 0
    MASK_UPDATE[20]              - (W1) Mask Update
                                     WTBL loads target wlan_idx & dw and update the target field by WMUDR & WMUMR
    RESERVED21[23..21]           - (RO) Reserved bits
    DW[29..24]                   - (RW) Target double word
    RESERVED30[30]               - (RO) Reserved bits
    IU_BUSY[31]                  - (RO) Indirect update status
                                     HW will set up this bit when it is updating WTBL.

 =====================================================================================*/
#define WF_WTBLON_TOP_WIUCR_IU_BUSY_ADDR                       WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_IU_BUSY_MASK                       0x80000000                // IU_BUSY[31]
#define WF_WTBLON_TOP_WIUCR_IU_BUSY_SHFT                       31
#define WF_WTBLON_TOP_WIUCR_DW_ADDR                            WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_DW_MASK                            0x3F000000                // DW[29..24]
#define WF_WTBLON_TOP_WIUCR_DW_SHFT                            24
#define WF_WTBLON_TOP_WIUCR_MASK_UPDATE_ADDR                   WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_MASK_UPDATE_MASK                   0x00100000                // MASK_UPDATE[20]
#define WF_WTBLON_TOP_WIUCR_MASK_UPDATE_SHFT                   20
#define WF_WTBLON_TOP_WIUCR_RETRY_CNT_CLEAR_ADDR               WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_RETRY_CNT_CLEAR_MASK               0x00080000                // RETRY_CNT_CLEAR[19]
#define WF_WTBLON_TOP_WIUCR_RETRY_CNT_CLEAR_SHFT               19
#define WF_WTBLON_TOP_WIUCR_RTS_CNT_CLEAR_ADDR                 WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_RTS_CNT_CLEAR_MASK                 0x00040000                // RTS_CNT_CLEAR[18]
#define WF_WTBLON_TOP_WIUCR_RTS_CNT_CLEAR_SHFT                 18
#define WF_WTBLON_TOP_WIUCR_RX_CNT_CLEAR_ADDR                  WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_RX_CNT_CLEAR_MASK                  0x00020000                // RX_CNT_CLEAR[17]
#define WF_WTBLON_TOP_WIUCR_RX_CNT_CLEAR_SHFT                  17
#define WF_WTBLON_TOP_WIUCR_TX_RATE_CNT_CLEAR_ADDR             WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_TX_RATE_CNT_CLEAR_MASK             0x00010000                // TX_RATE_CNT_CLEAR[16]
#define WF_WTBLON_TOP_WIUCR_TX_RATE_CNT_CLEAR_SHFT             16
#define WF_WTBLON_TOP_WIUCR_RATE_UPDATE_ADDR                   WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_RATE_UPDATE_MASK                   0x00008000                // RATE_UPDATE[15]
#define WF_WTBLON_TOP_WIUCR_RATE_UPDATE_SHFT                   15
#define WF_WTBLON_TOP_WIUCR_ADM_CNT_CLEAR_ADDR                 WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_ADM_CNT_CLEAR_MASK                 0x00004000                // ADM_CNT_CLEAR[14]
#define WF_WTBLON_TOP_WIUCR_ADM_CNT_CLEAR_SHFT                 14
#define WF_WTBLON_TOP_WIUCR_PEERINFO_UPDATE_ADDR               WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_PEERINFO_UPDATE_MASK               0x00002000                // PEERINFO_UPDATE[13]
#define WF_WTBLON_TOP_WIUCR_PEERINFO_UPDATE_SHFT               13
#define WF_WTBLON_TOP_WIUCR_WLAN_IDX_ADDR                      WF_WTBLON_TOP_WIUCR_ADDR
#define WF_WTBLON_TOP_WIUCR_WLAN_IDX_MASK                      0x00000FFF                // WLAN_IDX[11..0]
#define WF_WTBLON_TOP_WIUCR_WLAN_IDX_SHFT                      0

/* =====================================================================================

  ---WMUDR (0x820d4000 + 0x0384)---

    UPDATE_DATA[31..0]           - (RW) Data to update wlan entry

 =====================================================================================*/
#define WF_WTBLON_TOP_WMUDR_UPDATE_DATA_ADDR                   WF_WTBLON_TOP_WMUDR_ADDR
#define WF_WTBLON_TOP_WMUDR_UPDATE_DATA_MASK                   0xFFFFFFFF                // UPDATE_DATA[31..0]
#define WF_WTBLON_TOP_WMUDR_UPDATE_DATA_SHFT                   0

/* =====================================================================================

  ---WMUMR (0x820d4000 + 0x0388)---

    UPDATE_MASK[31..0]           - (RW) Mask of data to update wlan entry

 =====================================================================================*/
#define WF_WTBLON_TOP_WMUMR_UPDATE_MASK_ADDR                   WF_WTBLON_TOP_WMUMR_ADDR
#define WF_WTBLON_TOP_WMUMR_UPDATE_MASK_MASK                   0xFFFFFFFF                // UPDATE_MASK[31..0]
#define WF_WTBLON_TOP_WMUMR_UPDATE_MASK_SHFT                   0

/* =====================================================================================

  ---RICR0 (0x820d4000 + 0x0390)---

    DW0_WTBL[31..0]              - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.PEERINFO_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RICR0_DW0_WTBL_ADDR                      WF_WTBLON_TOP_RICR0_ADDR
#define WF_WTBLON_TOP_RICR0_DW0_WTBL_MASK                      0xFFFFFFFF                // DW0_WTBL[31..0]
#define WF_WTBLON_TOP_RICR0_DW0_WTBL_SHFT                      0

/* =====================================================================================

  ---RICR1 (0x820d4000 + 0x0394)---

    DW1_WTBL[31..0]              - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.PEERINFO_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RICR1_DW1_WTBL_ADDR                      WF_WTBLON_TOP_RICR1_ADDR
#define WF_WTBLON_TOP_RICR1_DW1_WTBL_MASK                      0xFFFFFFFF                // DW1_WTBL[31..0]
#define WF_WTBLON_TOP_RICR1_DW1_WTBL_SHFT                      0

/* =====================================================================================

  ---RIUCR0 (0x820d4000 + 0x03A0)---

    DW10_WTBL[31..0]             - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.RATE_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RIUCR0_DW10_WTBL_ADDR                    WF_WTBLON_TOP_RIUCR0_ADDR
#define WF_WTBLON_TOP_RIUCR0_DW10_WTBL_MASK                    0xFFFFFFFF                // DW10_WTBL[31..0]
#define WF_WTBLON_TOP_RIUCR0_DW10_WTBL_SHFT                    0

/* =====================================================================================

  ---RIUCR1 (0x820d4000 + 0x03A4)---

    DW11_WTBL[31..0]             - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.RATE_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RIUCR1_DW11_WTBL_ADDR                    WF_WTBLON_TOP_RIUCR1_ADDR
#define WF_WTBLON_TOP_RIUCR1_DW11_WTBL_MASK                    0xFFFFFFFF                // DW11_WTBL[31..0]
#define WF_WTBLON_TOP_RIUCR1_DW11_WTBL_SHFT                    0

/* =====================================================================================

  ---RIUCR2 (0x820d4000 + 0x03A8)---

    DW12_WTBL[31..0]             - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.RATE_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RIUCR2_DW12_WTBL_ADDR                    WF_WTBLON_TOP_RIUCR2_ADDR
#define WF_WTBLON_TOP_RIUCR2_DW12_WTBL_MASK                    0xFFFFFFFF                // DW12_WTBL[31..0]
#define WF_WTBLON_TOP_RIUCR2_DW12_WTBL_SHFT                    0

/* =====================================================================================

  ---RIUCR3 (0x820d4000 + 0x03AC)---

    DW13_WTBL[31..0]             - (RW) The value of DW in WTBL for updating
                                     the data are updated to WTBL when WIUCR.RATE_UPDATE is asserted.

 =====================================================================================*/
#define WF_WTBLON_TOP_RIUCR3_DW13_WTBL_ADDR                    WF_WTBLON_TOP_RIUCR3_ADDR
#define WF_WTBLON_TOP_RIUCR3_DW13_WTBL_MASK                    0xFFFFFFFF                // DW13_WTBL[31..0]
#define WF_WTBLON_TOP_RIUCR3_DW13_WTBL_SHFT                    0

/* =====================================================================================

  ---ITCR (0x820d4000 + 0x03B0)---

    INDEX[5..0]                  - (RW) index
    RESERVED6[15..6]             - (RO) Reserved bits
    OP[16]                       - (RW) Operation
    RESERVED17[23..17]           - (RO) Reserved bits
    SELECT[25..24]               - (RW) indirect table select
    RESERVED26[30..26]           - (RO) Reserved bits
    EXECUTE[31]                  - (WO) execute the command

 =====================================================================================*/
#define WF_WTBLON_TOP_ITCR_EXECUTE_ADDR                        WF_WTBLON_TOP_ITCR_ADDR
#define WF_WTBLON_TOP_ITCR_EXECUTE_MASK                        0x80000000                // EXECUTE[31]
#define WF_WTBLON_TOP_ITCR_EXECUTE_SHFT                        31
#define WF_WTBLON_TOP_ITCR_SELECT_ADDR                         WF_WTBLON_TOP_ITCR_ADDR
#define WF_WTBLON_TOP_ITCR_SELECT_MASK                         0x03000000                // SELECT[25..24]
#define WF_WTBLON_TOP_ITCR_SELECT_SHFT                         24
#define WF_WTBLON_TOP_ITCR_OP_ADDR                             WF_WTBLON_TOP_ITCR_ADDR
#define WF_WTBLON_TOP_ITCR_OP_MASK                             0x00010000                // OP[16]
#define WF_WTBLON_TOP_ITCR_OP_SHFT                             16
#define WF_WTBLON_TOP_ITCR_INDEX_ADDR                          WF_WTBLON_TOP_ITCR_ADDR
#define WF_WTBLON_TOP_ITCR_INDEX_MASK                          0x0000003F                // INDEX[5..0]
#define WF_WTBLON_TOP_ITCR_INDEX_SHFT                          0

/* =====================================================================================

  ---ITDR0 (0x820d4000 + 0x03B8)---

    INDIRECT_TABLE_DATA[31..0]   - (RW) data for updating indirect table

 =====================================================================================*/
#define WF_WTBLON_TOP_ITDR0_INDIRECT_TABLE_DATA_ADDR           WF_WTBLON_TOP_ITDR0_ADDR
#define WF_WTBLON_TOP_ITDR0_INDIRECT_TABLE_DATA_MASK           0xFFFFFFFF                // INDIRECT_TABLE_DATA[31..0]
#define WF_WTBLON_TOP_ITDR0_INDIRECT_TABLE_DATA_SHFT           0

/* =====================================================================================

  ---ITDR1 (0x820d4000 + 0x03BC)---

    INDIRECT_TABLE_DATA[31..0]   - (RW) data for updating indirect table

 =====================================================================================*/
#define WF_WTBLON_TOP_ITDR1_INDIRECT_TABLE_DATA_ADDR           WF_WTBLON_TOP_ITDR1_ADDR
#define WF_WTBLON_TOP_ITDR1_INDIRECT_TABLE_DATA_MASK           0xFFFFFFFF                // INDIRECT_TABLE_DATA[31..0]
#define WF_WTBLON_TOP_ITDR1_INDIRECT_TABLE_DATA_SHFT           0

/* =====================================================================================

  ---MCR0 (0x820d4000 + 0x03C0)---

    MISS_CACHE_DW0[31..0]        - (RO) Miss Cache DW0
                                     When WTBL search miss is occurred, it records the oldest info for the missed STA.

 =====================================================================================*/
#define WF_WTBLON_TOP_MCR0_MISS_CACHE_DW0_ADDR                 WF_WTBLON_TOP_MCR0_ADDR
#define WF_WTBLON_TOP_MCR0_MISS_CACHE_DW0_MASK                 0xFFFFFFFF                // MISS_CACHE_DW0[31..0]
#define WF_WTBLON_TOP_MCR0_MISS_CACHE_DW0_SHFT                 0

/* =====================================================================================

  ---MCR1 (0x820d4000 + 0x03C4)---

    MISS_CACHE_DW1[31..0]        - (RO) Miss Cache DW1
                                     When WTBL search miss is occurred, it records the oldest info for the missed STA.
                                     After reading this DW, WTBL pops up the last entry in Miss Cache

 =====================================================================================*/
#define WF_WTBLON_TOP_MCR1_MISS_CACHE_DW1_ADDR                 WF_WTBLON_TOP_MCR1_ADDR
#define WF_WTBLON_TOP_MCR1_MISS_CACHE_DW1_MASK                 0xFFFFFFFF                // MISS_CACHE_DW1[31..0]
#define WF_WTBLON_TOP_MCR1_MISS_CACHE_DW1_SHFT                 0

/* =====================================================================================

  ---MCR2 (0x820d4000 + 0x03C8)---

    MISS_CACHE_LOSS_COUNT[7..0]  - (RO) # of loss event for WTBL search miss notifier
                                     This counter is increased when WTBL search miss is occurred but miss cache unable to push any info(full)
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MCR2_MISS_CACHE_LOSS_COUNT_ADDR          WF_WTBLON_TOP_MCR2_ADDR
#define WF_WTBLON_TOP_MCR2_MISS_CACHE_LOSS_COUNT_MASK          0x000000FF                // MISS_CACHE_LOSS_COUNT[7..0]
#define WF_WTBLON_TOP_MCR2_MISS_CACHE_LOSS_COUNT_SHFT          0

/* =====================================================================================

  ---MBIST_0 (0x820d4000 + 0x03D0)---

    RESERVED0[2..0]              - (RO) Reserved bits
    MEM_USE_DEFAULT_DELSEL[3]    - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_0_MEM_USE_DEFAULT_DELSEL_ADDR      WF_WTBLON_TOP_MBIST_0_ADDR
#define WF_WTBLON_TOP_MBIST_0_MEM_USE_DEFAULT_DELSEL_MASK      0x00000008                // MEM_USE_DEFAULT_DELSEL[3]
#define WF_WTBLON_TOP_MBIST_0_MEM_USE_DEFAULT_DELSEL_SHFT      3

/* =====================================================================================

  ---MBIST_3 (0x820d4000 + 0x03D4)---

    MEM_DELSEL_0[31..0]          - (RW)  xxx 

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_3_MEM_DELSEL_0_ADDR                WF_WTBLON_TOP_MBIST_3_ADDR
#define WF_WTBLON_TOP_MBIST_3_MEM_DELSEL_0_MASK                0xFFFFFFFF                // MEM_DELSEL_0[31..0]
#define WF_WTBLON_TOP_MBIST_3_MEM_DELSEL_0_SHFT                0

/* =====================================================================================

  ---MBIST_4 (0x820d4000 + 0x03D8)---

    MEM_DELSEL_1[31..0]          - (RW)  xxx 

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_4_MEM_DELSEL_1_ADDR                WF_WTBLON_TOP_MBIST_4_ADDR
#define WF_WTBLON_TOP_MBIST_4_MEM_DELSEL_1_MASK                0xFFFFFFFF                // MEM_DELSEL_1[31..0]
#define WF_WTBLON_TOP_MBIST_4_MEM_DELSEL_1_SHFT                0

/* =====================================================================================

  ---MBIST_5 (0x820d4000 + 0x03DC)---

    MEM_DELSEL_2[31..0]          - (RW)  xxx 

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_5_MEM_DELSEL_2_ADDR                WF_WTBLON_TOP_MBIST_5_ADDR
#define WF_WTBLON_TOP_MBIST_5_MEM_DELSEL_2_MASK                0xFFFFFFFF                // MEM_DELSEL_2[31..0]
#define WF_WTBLON_TOP_MBIST_5_MEM_DELSEL_2_SHFT                0

/* =====================================================================================

  ---MBIST_11 (0x820d4000 + 0x03E0)---

    MBIST_REG_FUSE_SEL[0]        - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_11_MBIST_REG_FUSE_SEL_ADDR         WF_WTBLON_TOP_MBIST_11_ADDR
#define WF_WTBLON_TOP_MBIST_11_MBIST_REG_FUSE_SEL_MASK         0x00000001                // MBIST_REG_FUSE_SEL[0]
#define WF_WTBLON_TOP_MBIST_11_MBIST_REG_FUSE_SEL_SHFT         0

/* =====================================================================================

  ---MBIST_12 (0x820d4000 + 0x03E4)---

    LMACON_MBIST_PREFUSE_0[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_12_LMACON_MBIST_PREFUSE_0_ADDR     WF_WTBLON_TOP_MBIST_12_ADDR
#define WF_WTBLON_TOP_MBIST_12_LMACON_MBIST_PREFUSE_0_MASK     0x0000FFFF                // LMACON_MBIST_PREFUSE_0[15..0]
#define WF_WTBLON_TOP_MBIST_12_LMACON_MBIST_PREFUSE_0_SHFT     0

/* =====================================================================================

  ---MBIST_13 (0x820d4000 + 0x03E8)---

    LMACON_MBIST_PREFUSE_D_0[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_13_LMACON_MBIST_PREFUSE_D_0_ADDR   WF_WTBLON_TOP_MBIST_13_ADDR
#define WF_WTBLON_TOP_MBIST_13_LMACON_MBIST_PREFUSE_D_0_MASK   0x0000FFFF                // LMACON_MBIST_PREFUSE_D_0[15..0]
#define WF_WTBLON_TOP_MBIST_13_LMACON_MBIST_PREFUSE_D_0_SHFT   0

/* =====================================================================================

  ---MBIST_14 (0x820d4000 + 0x03EC)---

    FUSE_LOAD_SEL[0]             - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_MBIST_14_FUSE_LOAD_SEL_ADDR              WF_WTBLON_TOP_MBIST_14_ADDR
#define WF_WTBLON_TOP_MBIST_14_FUSE_LOAD_SEL_MASK              0x00000001                // FUSE_LOAD_SEL[0]
#define WF_WTBLON_TOP_MBIST_14_FUSE_LOAD_SEL_SHFT              0

/* =====================================================================================

  ---DMY0 (0x820d4000 + 0x03F0)---

    DMY0[31..0]                  - (RW) Dummy Register with default value 0 for ECO purpose
                                     [31:16] : wtbloff
                                     [15:0] : wtblon

 =====================================================================================*/
#define WF_WTBLON_TOP_DMY0_DMY0_ADDR                           WF_WTBLON_TOP_DMY0_ADDR
#define WF_WTBLON_TOP_DMY0_DMY0_MASK                           0xFFFFFFFF                // DMY0[31..0]
#define WF_WTBLON_TOP_DMY0_DMY0_SHFT                           0

/* =====================================================================================

  ---DMY1 (0x820d4000 + 0x03F4)---

    DMY1[31..0]                  - (RW) Dummy Register with default value 1 for ECO purpose
                                     [31:16] : wtbloff
                                     [15:0] : wtblon

 =====================================================================================*/
#define WF_WTBLON_TOP_DMY1_DMY1_ADDR                           WF_WTBLON_TOP_DMY1_ADDR
#define WF_WTBLON_TOP_DMY1_DMY1_MASK                           0xFFFFFFFF                // DMY1[31..0]
#define WF_WTBLON_TOP_DMY1_DMY1_SHFT                           0

/* =====================================================================================

  ---DFR (0x820d4000 + 0x03F8)---

    SRAMIF_CS[15..0]             - (RO) SRAM interface FSM
    RESERVED16[19..16]           - (RO) Reserved bits
    MLOIF_DBG[23..20]            - (RO) MDP interface debug
    RESERVED24[27..24]           - (RO) Reserved bits
    SIFIF_CS[30..28]             - (RO) SIF interface FSM
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define WF_WTBLON_TOP_DFR_SIFIF_CS_ADDR                        WF_WTBLON_TOP_DFR_ADDR
#define WF_WTBLON_TOP_DFR_SIFIF_CS_MASK                        0x70000000                // SIFIF_CS[30..28]
#define WF_WTBLON_TOP_DFR_SIFIF_CS_SHFT                        28
#define WF_WTBLON_TOP_DFR_MLOIF_DBG_ADDR                       WF_WTBLON_TOP_DFR_ADDR
#define WF_WTBLON_TOP_DFR_MLOIF_DBG_MASK                       0x00F00000                // MLOIF_DBG[23..20]
#define WF_WTBLON_TOP_DFR_MLOIF_DBG_SHFT                       20
#define WF_WTBLON_TOP_DFR_SRAMIF_CS_ADDR                       WF_WTBLON_TOP_DFR_ADDR
#define WF_WTBLON_TOP_DFR_SRAMIF_CS_MASK                       0x0000FFFF                // SRAMIF_CS[15..0]
#define WF_WTBLON_TOP_DFR_SRAMIF_CS_SHFT                       0

/* =====================================================================================

  ---DBG (0x820d4000 + 0x03FC)---

    DBG_USER_SEL[5..0]           - (RW) Select the user for debug flag
    RESERVED6[14..6]             - (RO) Reserved bits
    DBG_MODE[15]                 - (RW) debug mode
    RESERVED16[30..16]           - (RO) Reserved bits
    CKEN_ERROR[31]               - (RO) HW debug info

 =====================================================================================*/
#define WF_WTBLON_TOP_DBG_CKEN_ERROR_ADDR                      WF_WTBLON_TOP_DBG_ADDR
#define WF_WTBLON_TOP_DBG_CKEN_ERROR_MASK                      0x80000000                // CKEN_ERROR[31]
#define WF_WTBLON_TOP_DBG_CKEN_ERROR_SHFT                      31
#define WF_WTBLON_TOP_DBG_DBG_MODE_ADDR                        WF_WTBLON_TOP_DBG_ADDR
#define WF_WTBLON_TOP_DBG_DBG_MODE_MASK                        0x00008000                // DBG_MODE[15]
#define WF_WTBLON_TOP_DBG_DBG_MODE_SHFT                        15
#define WF_WTBLON_TOP_DBG_DBG_USER_SEL_ADDR                    WF_WTBLON_TOP_DBG_ADDR
#define WF_WTBLON_TOP_DBG_DBG_USER_SEL_MASK                    0x0000003F                // DBG_USER_SEL[5..0]
#define WF_WTBLON_TOP_DBG_DBG_USER_SEL_SHFT                    0

#ifdef __cplusplus
}
#endif

#endif // __WF_WTBLON_TOP_REGS_H__
