#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b2c4f12ee40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b2c4f12efd0 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5b2c4f1b1450 .param/l "CPSR_C_BIT" 0 3 109, +C4<00000000000000000000000000011101>;
P_0x5b2c4f1b1490 .param/l "CPSR_F_BIT" 0 3 112, +C4<00000000000000000000000000000110>;
P_0x5b2c4f1b14d0 .param/l "CPSR_I_BIT" 0 3 111, +C4<00000000000000000000000000000111>;
P_0x5b2c4f1b1510 .param/l "CPSR_N_BIT" 0 3 107, +C4<00000000000000000000000000011111>;
P_0x5b2c4f1b1550 .param/l "CPSR_T_BIT" 0 3 113, +C4<00000000000000000000000000000101>;
P_0x5b2c4f1b1590 .param/l "CPSR_V_BIT" 0 3 110, +C4<00000000000000000000000000011100>;
P_0x5b2c4f1b15d0 .param/l "CPSR_Z_BIT" 0 3 108, +C4<00000000000000000000000000011110>;
P_0x5b2c4f1b1610 .param/l "R0" 0 3 89, C4<0000>;
P_0x5b2c4f1b1650 .param/l "R1" 0 3 90, C4<0001>;
P_0x5b2c4f1b1690 .param/l "R10" 0 3 99, C4<1010>;
P_0x5b2c4f1b16d0 .param/l "R11" 0 3 100, C4<1011>;
P_0x5b2c4f1b1710 .param/l "R12" 0 3 101, C4<1100>;
P_0x5b2c4f1b1750 .param/l "R13" 0 3 102, C4<1101>;
P_0x5b2c4f1b1790 .param/l "R14" 0 3 103, C4<1110>;
P_0x5b2c4f1b17d0 .param/l "R15" 0 3 104, C4<1111>;
P_0x5b2c4f1b1810 .param/l "R2" 0 3 91, C4<0010>;
P_0x5b2c4f1b1850 .param/l "R3" 0 3 92, C4<0011>;
P_0x5b2c4f1b1890 .param/l "R4" 0 3 93, C4<0100>;
P_0x5b2c4f1b18d0 .param/l "R5" 0 3 94, C4<0101>;
P_0x5b2c4f1b1910 .param/l "R6" 0 3 95, C4<0110>;
P_0x5b2c4f1b1950 .param/l "R7" 0 3 96, C4<0111>;
P_0x5b2c4f1b1990 .param/l "R8" 0 3 97, C4<1000>;
P_0x5b2c4f1b19d0 .param/l "R9" 0 3 98, C4<1001>;
enum0x5b2c4f0bbb80 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5b2c4f0bc4e0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5b2c4f0f20e0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011,
   "INSTR_PSR_TRANSFER" 4'b1100
 ;
enum0x5b2c4f1556f0 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5b2c4f1572a0 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5b2c4f158e50 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
enum0x5b2c4f1596e0 .enum4 (3)
   "CP_CDP" 3'b000,
   "CP_LDC" 3'b001,
   "CP_STC" 3'b010,
   "CP_MCR" 3'b011,
   "CP_MRC" 3'b100
 ;
enum0x5b2c4f15a150 .enum4 (5)
   "THUMB_ALU_IMM" 5'b00000,
   "THUMB_ALU_REG" 5'b00001,
   "THUMB_SHIFT" 5'b00010,
   "THUMB_CMP_MOV_IMM" 5'b00011,
   "THUMB_ALU_HI" 5'b00100,
   "THUMB_PC_REL_LOAD" 5'b00101,
   "THUMB_LOAD_STORE" 5'b00110,
   "THUMB_LOAD_STORE_IMM" 5'b00111,
   "THUMB_LOAD_STORE_HW" 5'b01000,
   "THUMB_SP_REL_LOAD" 5'b01001,
   "THUMB_GET_REL_ADDR" 5'b01010,
   "THUMB_ADD_SUB_SP" 5'b01011,
   "THUMB_PUSH_POP" 5'b01100,
   "THUMB_LOAD_STORE_MULT" 5'b01101,
   "THUMB_BRANCH_COND" 5'b01110,
   "THUMB_BRANCH_UNCOND" 5'b01111,
   "THUMB_BL_HIGH" 5'b10000,
   "THUMB_BL_LOW" 5'b10001,
   "THUMB_SWI" 5'b10010
 ;
S_0x5b2c4f12f160 .scope module, "dcache_test_tb" "dcache_test_tb" 4 8;
 .timescale -9 -12;
P_0x5b2c4f16e1d0 .param/l "ADDR_WIDTH" 1 4 13, +C4<00000000000000000000000000100000>;
P_0x5b2c4f16e210 .param/l "CACHE_LINES" 1 4 14, +C4<00000000000000000000000001000000>;
P_0x5b2c4f16e250 .param/l "CACHE_LINE_SIZE" 1 4 12, +C4<00000000000000000000000000010000>;
P_0x5b2c4f16e290 .param/l "CACHE_SIZE_BYTES" 1 4 11, +C4<00000000000000000000010000000000>;
P_0x5b2c4f16e2d0 .param/l "WORDS_PER_LINE" 1 4 15, +C4<00000000000000000000000000000100>;
v0x5b2c4f1d30d0_0 .net "cache_busy", 0 0, L_0x5b2c4f1e5430;  1 drivers
v0x5b2c4f1d31c0_0 .var "cache_enable", 0 0;
v0x5b2c4f1d3290_0 .var "cache_flush", 0 0;
v0x5b2c4f1d3390_0 .net "cache_hits", 31 0, v0x5b2c4f1d0fb0_0;  1 drivers
v0x5b2c4f1d3460_0 .net "cache_misses", 31 0, v0x5b2c4f1d1090_0;  1 drivers
v0x5b2c4f1d3550_0 .var "clk", 0 0;
v0x5b2c4f1d3620_0 .var "cpu_addr", 31 0;
v0x5b2c4f1d36f0_0 .var "cpu_byte_en", 3 0;
v0x5b2c4f1d37c0_0 .net "cpu_hit", 0 0, L_0x5b2c4f171610;  1 drivers
v0x5b2c4f1d3890_0 .net "cpu_rdata", 31 0, v0x5b2c4f1d1680_0;  1 drivers
v0x5b2c4f1d3960_0 .net "cpu_ready", 0 0, L_0x5b2c4f16f680;  1 drivers
v0x5b2c4f1d3a30_0 .var "cpu_req", 0 0;
v0x5b2c4f1d3b00_0 .var "cpu_size", 1 0;
v0x5b2c4f1d3bd0_0 .var "cpu_wdata", 31 0;
v0x5b2c4f1d3ca0_0 .var "cpu_write", 0 0;
v0x5b2c4f1d3d70_0 .net "mem_addr", 31 0, v0x5b2c4f1d1c40_0;  1 drivers
v0x5b2c4f1d3e40_0 .net "mem_byte_en", 3 0, v0x5b2c4f1d1d20_0;  1 drivers
v0x5b2c4f1d3f10_0 .var "mem_rdata", 31 0;
v0x5b2c4f1d3fe0_0 .var "mem_ready", 0 0;
v0x5b2c4f1d40b0_0 .net "mem_req", 0 0, v0x5b2c4f1d1fa0_0;  1 drivers
v0x5b2c4f1d4180_0 .net "mem_wdata", 31 0, v0x5b2c4f1d2060_0;  1 drivers
v0x5b2c4f1d4250_0 .net "mem_write", 0 0, v0x5b2c4f1d2140_0;  1 drivers
v0x5b2c4f1d4320 .array "memory", 65535 0, 31 0;
v0x5b2c4f1d43c0_0 .var "rst_n", 0 0;
v0x5b2c4f1d4490_0 .var/2s "test_count", 31 0;
v0x5b2c4f1d4530_0 .var/2s "test_passed", 31 0;
S_0x5b2c4f0fb970 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 62, 4 62 0, S_0x5b2c4f12f160;
 .timescale -9 -12;
v0x5b2c4f1add40_0 .var/2s "i", 31 0;
S_0x5b2c4f1cdc00 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 263, 4 263 0, S_0x5b2c4f12f160;
 .timescale -9 -12;
v0x5b2c4f170700_0 .var/2s "i", 31 0;
S_0x5b2c4f1cde00 .scope begin, "$unm_blk_69" "$unm_blk_69" 4 263, 4 263 0, S_0x5b2c4f1cdc00;
 .timescale -9 -12;
v0x5b2c4f171730_0 .var "test_addr", 31 0;
v0x5b2c4f170570_0 .var/str "test_desc";
S_0x5b2c4f1ce0c0 .scope task, "test_read_request" "test_read_request" 4 121, 4 121 0, S_0x5b2c4f12f160;
 .timescale -9 -12;
v0x5b2c4f1713f0_0 .var "addr", 31 0;
v0x5b2c4f160c60_0 .var "expect_hit", 0 0;
v0x5b2c4f16d390_0 .var "expected_data", 31 0;
v0x5b2c4f1ce390_0 .var "size", 1 0;
v0x5b2c4f1ce470_0 .var/str "test_name";
E_0x5b2c4f103430 .event posedge, v0x5b2c4f1d1340_0;
TD_dcache_test_tb.test_read_request ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %vpi_call/w 4 129 "$display", "Test %d: %s", v0x5b2c4f1d4490_0, v0x5b2c4f1ce470_0 {0 0 0};
    %vpi_call/w 4 130 "$display", "  Address: 0x%08x, Size: %d", v0x5b2c4f1713f0_0, v0x5b2c4f1ce390_0 {0 0 0};
    %load/vec4 v0x5b2c4f1713f0_0;
    %store/vec4 v0x5b2c4f1d3620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d3a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3ca0_0, 0, 1;
    %load/vec4 v0x5b2c4f1ce390_0;
    %store/vec4 v0x5b2c4f1d3b00_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d3bd0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1d36f0_0, 0, 4;
T_0.0 ;
    %load/vec4 v0x5b2c4f1d3960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5b2c4f103430;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 146 "$display", "  Expected: 0x%08x, Got: 0x%08x", v0x5b2c4f16d390_0, v0x5b2c4f1d3890_0 {0 0 0};
    %vpi_call/w 4 147 "$display", "  Hit: %b (expected: %b), Ready: %b", v0x5b2c4f1d37c0_0, v0x5b2c4f160c60_0, v0x5b2c4f1d3960_0 {0 0 0};
    %load/vec4 v0x5b2c4f1d3890_0;
    %load/vec4 v0x5b2c4f16d390_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4530_0, 0, 32;
    %vpi_call/w 4 151 "$display", "  \342\234\205 PASS" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 4 153 "$display", "  \342\235\214 FAIL" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3a30_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 158 "$display", "\000" {0 0 0};
    %end;
S_0x5b2c4f1ce580 .scope task, "test_write_request" "test_write_request" 4 161, 4 161 0, S_0x5b2c4f12f160;
 .timescale -9 -12;
v0x5b2c4f1ce760_0 .var "addr", 31 0;
v0x5b2c4f1ce860_0 .var "byte_en", 3 0;
v0x5b2c4f1ce940_0 .var "expect_hit", 0 0;
v0x5b2c4f1ce9e0_0 .var "size", 1 0;
v0x5b2c4f1ceac0_0 .var/str "test_name";
v0x5b2c4f1cebd0_0 .var "wdata", 31 0;
TD_dcache_test_tb.test_write_request ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %vpi_call/w 4 170 "$display", "Test %d: %s", v0x5b2c4f1d4490_0, v0x5b2c4f1ceac0_0 {0 0 0};
    %vpi_call/w 4 171 "$display", "  Address: 0x%08x, Size: %d, Data: 0x%08x, BE: %b", v0x5b2c4f1ce760_0, v0x5b2c4f1ce9e0_0, v0x5b2c4f1cebd0_0, v0x5b2c4f1ce860_0 {0 0 0};
    %load/vec4 v0x5b2c4f1ce760_0;
    %store/vec4 v0x5b2c4f1d3620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d3a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d3ca0_0, 0, 1;
    %load/vec4 v0x5b2c4f1ce9e0_0;
    %store/vec4 v0x5b2c4f1d3b00_0, 0, 2;
    %load/vec4 v0x5b2c4f1cebd0_0;
    %store/vec4 v0x5b2c4f1d3bd0_0, 0, 32;
    %load/vec4 v0x5b2c4f1ce860_0;
    %store/vec4 v0x5b2c4f1d36f0_0, 0, 4;
T_1.4 ;
    %load/vec4 v0x5b2c4f1d3960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x5b2c4f103430;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 187 "$display", "  Hit: %b (expected: %b), Ready: %b", v0x5b2c4f1d37c0_0, v0x5b2c4f1ce940_0, v0x5b2c4f1d3960_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4530_0, 0, 32;
    %vpi_call/w 4 189 "$display", "  \342\234\205 PASS" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3a30_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 193 "$display", "\000" {0 0 0};
    %end;
S_0x5b2c4f1cecb0 .scope module, "u_dcache" "arm7tdmi_dcache_simple" 4 94, 5 7 0, S_0x5b2c4f12f160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_req";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 2 "cpu_size";
    .port_info 6 /INPUT 32 "cpu_wdata";
    .port_info 7 /INPUT 4 "cpu_byte_en";
    .port_info 8 /OUTPUT 32 "cpu_rdata";
    .port_info 9 /OUTPUT 1 "cpu_hit";
    .port_info 10 /OUTPUT 1 "cpu_ready";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /OUTPUT 1 "mem_req";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 32 "mem_wdata";
    .port_info 15 /OUTPUT 4 "mem_byte_en";
    .port_info 16 /INPUT 32 "mem_rdata";
    .port_info 17 /INPUT 1 "mem_ready";
    .port_info 18 /INPUT 1 "cache_enable";
    .port_info 19 /INPUT 1 "cache_flush";
    .port_info 20 /OUTPUT 32 "cache_hits";
    .port_info 21 /OUTPUT 32 "cache_misses";
    .port_info 22 /OUTPUT 1 "cache_busy";
P_0x5b2c4f199a40 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x5b2c4f199a80 .param/l "CACHE_LINES" 1 5 46, +C4<00000000000000000000000001000000>;
P_0x5b2c4f199ac0 .param/l "CACHE_LINE_SIZE" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5b2c4f199b00 .param/l "CACHE_SIZE_BYTES" 0 5 8, +C4<00000000000000000000010000000000>;
P_0x5b2c4f199b40 .param/l "INDEX_BITS" 1 5 49, +C4<00000000000000000000000000000110>;
P_0x5b2c4f199b80 .param/l "OFFSET_BITS" 1 5 48, +C4<00000000000000000000000000000100>;
P_0x5b2c4f199bc0 .param/l "TAG_BITS" 1 5 50, +C4<0000000000000000000000000000010110>;
P_0x5b2c4f199c00 .param/l "WORDS_PER_LINE" 1 5 47, +C4<00000000000000000000000000000100>;
P_0x5b2c4f199c40 .param/l "WORD_OFFSET_BITS" 1 5 51, +C4<00000000000000000000000000000010>;
enum0x5b2c4f15d800 .enum4 (3)
   "CACHE_IDLE" 3'b000,
   "CACHE_LOOKUP" 3'b001,
   "CACHE_WRITEBACK" 3'b010,
   "CACHE_FILL" 3'b011,
   "CACHE_COMPLETE" 3'b100
 ;
L_0x5b2c4f1adb60 .functor AND 1, L_0x5b2c4f1d49b0, L_0x5b2c4f1e4ef0, C4<1>, C4<1>;
L_0x5b2c4f171610 .functor AND 1, L_0x5b2c4f1adb60, L_0x5b2c4f1e50e0, C4<1>, C4<1>;
L_0x5b2c4f16f610 .functor AND 1, L_0x5b2c4f1e54a0, v0x5b2c4f1d3fe0_0, C4<1>, C4<1>;
L_0x5b2c4f16f680 .functor OR 1, L_0x5b2c4f1e52f0, L_0x5b2c4f16f610, C4<0>, C4<0>;
L_0x5b2c4f1e5430 .functor AND 1, L_0x5b2c4f1e5770, L_0x5b2c4f1e58e0, C4<1>, C4<1>;
v0x5b2c4f1cf670_0 .net *"_ivl_11", 0 0, L_0x5b2c4f1d49b0;  1 drivers
v0x5b2c4f1cf770_0 .net *"_ivl_12", 10 0, L_0x5b2c4f1d4b40;  1 drivers
L_0x7be26d834018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1cf850_0 .net *"_ivl_15", 4 0, L_0x7be26d834018;  1 drivers
L_0x7be26d834060 .functor BUFT 1, C4<00000010110>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1cf910_0 .net/2u *"_ivl_16", 10 0, L_0x7be26d834060;  1 drivers
v0x5b2c4f1cf9f0_0 .net *"_ivl_19", 10 0, L_0x5b2c4f1e4c40;  1 drivers
v0x5b2c4f1cfb20_0 .net *"_ivl_21", 21 0, L_0x5b2c4f1e4e00;  1 drivers
v0x5b2c4f1cfc00_0 .net *"_ivl_22", 0 0, L_0x5b2c4f1e4ef0;  1 drivers
L_0x7be26d8340a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1cfcc0_0 .net/2u *"_ivl_26", 2 0, L_0x7be26d8340a8;  1 drivers
v0x5b2c4f1cfda0_0 .net *"_ivl_28", 0 0, L_0x5b2c4f1e50e0;  1 drivers
L_0x7be26d8340f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1cfe60_0 .net/2u *"_ivl_32", 2 0, L_0x7be26d8340f0;  1 drivers
v0x5b2c4f1cff40_0 .net *"_ivl_34", 0 0, L_0x5b2c4f1e52f0;  1 drivers
v0x5b2c4f1d0000_0 .net *"_ivl_37", 0 0, L_0x5b2c4f1e54a0;  1 drivers
v0x5b2c4f1d00c0_0 .net *"_ivl_39", 0 0, L_0x5b2c4f16f610;  1 drivers
L_0x7be26d834138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1d0180_0 .net/2u *"_ivl_42", 2 0, L_0x7be26d834138;  1 drivers
v0x5b2c4f1d0260_0 .net *"_ivl_44", 0 0, L_0x5b2c4f1e5770;  1 drivers
L_0x7be26d834180 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5b2c4f1d0320_0 .net/2u *"_ivl_46", 2 0, L_0x7be26d834180;  1 drivers
v0x5b2c4f1d0400_0 .net *"_ivl_48", 0 0, L_0x5b2c4f1e58e0;  1 drivers
v0x5b2c4f1d04c0_0 .net "addr_index", 5 0, L_0x5b2c4f1d46a0;  1 drivers
v0x5b2c4f1d05a0_0 .net "addr_offset", 3 0, L_0x5b2c4f1d4740;  1 drivers
v0x5b2c4f1d0680_0 .net "addr_tag", 21 0, L_0x5b2c4f1d45d0;  1 drivers
v0x5b2c4f1d0760_0 .net "byte_offset", 1 0, L_0x5b2c4f1d4910;  1 drivers
v0x5b2c4f1d0840_0 .net "cache_busy", 0 0, L_0x5b2c4f1e5430;  alias, 1 drivers
v0x5b2c4f1d0900_0 .var "cache_data_word0", 2047 0;
v0x5b2c4f1d09c0_0 .var "cache_data_word1", 2047 0;
v0x5b2c4f1d0ab0_0 .var "cache_data_word2", 2047 0;
v0x5b2c4f1d0ba0_0 .var "cache_data_word3", 2047 0;
v0x5b2c4f1d0c90_0 .var "cache_dirty", 63 0;
v0x5b2c4f1d0d70_0 .net "cache_enable", 0 0, v0x5b2c4f1d31c0_0;  1 drivers
v0x5b2c4f1d0e30_0 .net "cache_flush", 0 0, v0x5b2c4f1d3290_0;  1 drivers
v0x5b2c4f1d0ef0_0 .net "cache_hit_internal", 0 0, L_0x5b2c4f1adb60;  1 drivers
v0x5b2c4f1d0fb0_0 .var "cache_hits", 31 0;
v0x5b2c4f1d1090_0 .var "cache_misses", 31 0;
v0x5b2c4f1d1170_0 .var "cache_tags", 1407 0;
v0x5b2c4f1d1260_0 .var "cache_valid", 63 0;
v0x5b2c4f1d1340_0 .net "clk", 0 0, v0x5b2c4f1d3550_0;  1 drivers
v0x5b2c4f1d1400_0 .net "cpu_addr", 31 0, v0x5b2c4f1d3620_0;  1 drivers
v0x5b2c4f1d14e0_0 .net "cpu_byte_en", 3 0, v0x5b2c4f1d36f0_0;  1 drivers
v0x5b2c4f1d15c0_0 .net "cpu_hit", 0 0, L_0x5b2c4f171610;  alias, 1 drivers
v0x5b2c4f1d1680_0 .var "cpu_rdata", 31 0;
v0x5b2c4f1d1760_0 .net "cpu_ready", 0 0, L_0x5b2c4f16f680;  alias, 1 drivers
v0x5b2c4f1d1820_0 .net "cpu_req", 0 0, v0x5b2c4f1d3a30_0;  1 drivers
v0x5b2c4f1d18e0_0 .net "cpu_size", 1 0, v0x5b2c4f1d3b00_0;  1 drivers
v0x5b2c4f1d19c0_0 .net "cpu_wdata", 31 0, v0x5b2c4f1d3bd0_0;  1 drivers
v0x5b2c4f1d1aa0_0 .net "cpu_write", 0 0, v0x5b2c4f1d3ca0_0;  1 drivers
v0x5b2c4f1d1b60_0 .var "fill_counter", 1 0;
v0x5b2c4f1d1c40_0 .var "mem_addr", 31 0;
v0x5b2c4f1d1d20_0 .var "mem_byte_en", 3 0;
v0x5b2c4f1d1e00_0 .net "mem_rdata", 31 0, v0x5b2c4f1d3f10_0;  1 drivers
v0x5b2c4f1d1ee0_0 .net "mem_ready", 0 0, v0x5b2c4f1d3fe0_0;  1 drivers
v0x5b2c4f1d1fa0_0 .var "mem_req", 0 0;
v0x5b2c4f1d2060_0 .var "mem_wdata", 31 0;
v0x5b2c4f1d2140_0 .var "mem_write", 0 0;
v0x5b2c4f1d2200_0 .var "miss_index", 5 0;
v0x5b2c4f1d22e0_0 .var "miss_tag", 21 0;
v0x5b2c4f1d23c0_0 .var "miss_word_offset", 1 0;
v0x5b2c4f1d24a0_0 .var "next_state", 2 0;
v0x5b2c4f1d2580_0 .net "rst_n", 0 0, v0x5b2c4f1d43c0_0;  1 drivers
v0x5b2c4f1d2640_0 .var "selected_word", 31 0;
v0x5b2c4f1d2720_0 .var "state", 2 0;
v0x5b2c4f1d2800_0 .net "word_offset", 1 0, L_0x5b2c4f1d4810;  1 drivers
v0x5b2c4f1d28e0_0 .var "write_data_masked", 31 0;
v0x5b2c4f1d29c0_0 .var "writeback_counter", 1 0;
v0x5b2c4f1d2aa0_0 .var "writeback_index", 5 0;
v0x5b2c4f1d2b80_0 .var "writeback_tag", 21 0;
E_0x5b2c4f109410/0 .event edge, v0x5b2c4f1d0d70_0, v0x5b2c4f1d1e00_0, v0x5b2c4f1d18e0_0, v0x5b2c4f1d0760_0;
E_0x5b2c4f109410/1 .event edge, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0;
E_0x5b2c4f109410/2 .event edge, v0x5b2c4f1d0760_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0;
E_0x5b2c4f109410 .event/or E_0x5b2c4f109410/0, E_0x5b2c4f109410/1, E_0x5b2c4f109410/2;
E_0x5b2c4f108d70/0 .event edge, v0x5b2c4f1d1400_0, v0x5b2c4f1d19c0_0, v0x5b2c4f1d14e0_0, v0x5b2c4f1d2720_0;
E_0x5b2c4f108d70/1 .event edge, v0x5b2c4f1d2b80_0, v0x5b2c4f1d2aa0_0, v0x5b2c4f1d29c0_0, v0x5b2c4f1d0900_0;
E_0x5b2c4f108d70/2 .event edge, v0x5b2c4f1d09c0_0, v0x5b2c4f1d0ab0_0, v0x5b2c4f1d0ba0_0, v0x5b2c4f1d22e0_0;
E_0x5b2c4f108d70/3 .event edge, v0x5b2c4f1d2200_0, v0x5b2c4f1d1b60_0, v0x5b2c4f1d0d70_0, v0x5b2c4f1d1820_0;
E_0x5b2c4f108d70/4 .event edge, v0x5b2c4f1d1aa0_0;
E_0x5b2c4f108d70 .event/or E_0x5b2c4f108d70/0, E_0x5b2c4f108d70/1, E_0x5b2c4f108d70/2, E_0x5b2c4f108d70/3, E_0x5b2c4f108d70/4;
E_0x5b2c4f109c70/0 .event edge, v0x5b2c4f1d2720_0, v0x5b2c4f1d1820_0, v0x5b2c4f1d0d70_0, v0x5b2c4f1d0ef0_0;
E_0x5b2c4f109c70/1 .event edge, v0x5b2c4f1d04c0_0, v0x5b2c4f1d1260_0, v0x5b2c4f1d0c90_0, v0x5b2c4f1d1ee0_0;
E_0x5b2c4f109c70/2 .event edge, v0x5b2c4f1d29c0_0, v0x5b2c4f1d1b60_0, v0x5b2c4f1d0e30_0;
E_0x5b2c4f109c70 .event/or E_0x5b2c4f109c70/0, E_0x5b2c4f109c70/1, E_0x5b2c4f109c70/2;
E_0x5b2c4f109840/0 .event negedge, v0x5b2c4f1d2580_0;
E_0x5b2c4f109840/1 .event posedge, v0x5b2c4f1d1340_0;
E_0x5b2c4f109840 .event/or E_0x5b2c4f109840/0, E_0x5b2c4f109840/1;
E_0x5b2c4f0def90/0 .event edge, v0x5b2c4f1d2640_0, v0x5b2c4f1d18e0_0, v0x5b2c4f1d0760_0, v0x5b2c4f1d14e0_0;
E_0x5b2c4f0def90/1 .event edge, v0x5b2c4f1d2640_0, v0x5b2c4f1d19c0_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0;
E_0x5b2c4f0def90/2 .event edge, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d2640_0, v0x5b2c4f1d0760_0;
E_0x5b2c4f0def90/3 .event edge, v0x5b2c4f1d14e0_0, v0x5b2c4f1d19c0_0, v0x5b2c4f1d28e0_0, v0x5b2c4f1d14e0_0;
E_0x5b2c4f0def90/4 .event edge, v0x5b2c4f1d28e0_0, v0x5b2c4f1d19c0_0, v0x5b2c4f1d28e0_0, v0x5b2c4f1d14e0_0;
E_0x5b2c4f0def90/5 .event edge, v0x5b2c4f1d28e0_0, v0x5b2c4f1d19c0_0, v0x5b2c4f1d28e0_0, v0x5b2c4f1d14e0_0;
E_0x5b2c4f0def90/6 .event edge, v0x5b2c4f1d19c0_0, v0x5b2c4f1d28e0_0;
E_0x5b2c4f0def90 .event/or E_0x5b2c4f0def90/0, E_0x5b2c4f0def90/1, E_0x5b2c4f0def90/2, E_0x5b2c4f0def90/3, E_0x5b2c4f0def90/4, E_0x5b2c4f0def90/5, E_0x5b2c4f0def90/6;
E_0x5b2c4f1cf5b0/0 .event edge, v0x5b2c4f1d2800_0, v0x5b2c4f1d04c0_0, v0x5b2c4f1d0900_0, v0x5b2c4f1d09c0_0;
E_0x5b2c4f1cf5b0/1 .event edge, v0x5b2c4f1d0ab0_0, v0x5b2c4f1d0ba0_0;
E_0x5b2c4f1cf5b0 .event/or E_0x5b2c4f1cf5b0/0, E_0x5b2c4f1cf5b0/1;
L_0x5b2c4f1d45d0 .part v0x5b2c4f1d3620_0, 10, 22;
L_0x5b2c4f1d46a0 .part v0x5b2c4f1d3620_0, 4, 6;
L_0x5b2c4f1d4740 .part v0x5b2c4f1d3620_0, 0, 4;
L_0x5b2c4f1d4810 .part L_0x5b2c4f1d4740, 2, 2;
L_0x5b2c4f1d4910 .part L_0x5b2c4f1d4740, 0, 2;
L_0x5b2c4f1d49b0 .part/v v0x5b2c4f1d1260_0, L_0x5b2c4f1d46a0, 1;
L_0x5b2c4f1d4b40 .concat [ 6 5 0 0], L_0x5b2c4f1d46a0, L_0x7be26d834018;
L_0x5b2c4f1e4c40 .arith/mult 11, L_0x5b2c4f1d4b40, L_0x7be26d834060;
L_0x5b2c4f1e4e00 .part/v v0x5b2c4f1d1170_0, L_0x5b2c4f1e4c40, 22;
L_0x5b2c4f1e4ef0 .cmp/eq 22, L_0x5b2c4f1e4e00, L_0x5b2c4f1d45d0;
L_0x5b2c4f1e50e0 .cmp/eq 3, v0x5b2c4f1d2720_0, L_0x7be26d8340a8;
L_0x5b2c4f1e52f0 .cmp/eq 3, v0x5b2c4f1d2720_0, L_0x7be26d8340f0;
L_0x5b2c4f1e54a0 .reduce/nor v0x5b2c4f1d31c0_0;
L_0x5b2c4f1e5770 .cmp/ne 3, v0x5b2c4f1d2720_0, L_0x7be26d834138;
L_0x5b2c4f1e58e0 .cmp/ne 3, v0x5b2c4f1d2720_0, L_0x7be26d834180;
S_0x5b2c4f1d2f40 .scope task, "wait_cache_ready" "wait_cache_ready" 4 196, 4 196 0, S_0x5b2c4f12f160;
 .timescale -9 -12;
TD_dcache_test_tb.wait_cache_ready ;
T_2.6 ;
    %load/vec4 v0x5b2c4f1d30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_2.7, 8;
    %wait E_0x5b2c4f103430;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x5b2c4f1cecb0;
T_3 ;
Ewait_0 .event/or E_0x5b2c4f1cf5b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5b2c4f1d2800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5b2c4f1d0900_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2640_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5b2c4f1d09c0_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2640_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5b2c4f1d0ab0_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2640_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x5b2c4f1d0ba0_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2640_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b2c4f1cecb0;
T_4 ;
Ewait_1 .event/or E_0x5b2c4f0def90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5b2c4f1d2640_0;
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
    %load/vec4 v0x5b2c4f1d18e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5b2c4f1d0760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.9 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.11 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.13 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.15 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5b2c4f1d0760_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.17, 4;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.19, 4;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.19 ;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.21 ;
T_4.18 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5b2c4f1d2640_0;
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.23 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.27 ;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d28e0_0, 0, 32;
T_4.29 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b2c4f1cecb0;
T_5 ;
    %wait E_0x5b2c4f109840;
    %load/vec4 v0x5b2c4f1d2580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b2c4f1d2720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b2c4f1d0fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b2c4f1d1090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d1b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d29c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b2c4f1d1260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b2c4f1d0c90_0, 0;
    %pushi/vec4 0, 0, 1408;
    %assign/vec4 v0x5b2c4f1d1170_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0x5b2c4f1d0900_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0x5b2c4f1d09c0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0x5b2c4f1d0ab0_0, 0;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0x5b2c4f1d0ba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5b2c4f1d24a0_0;
    %assign/vec4 v0x5b2c4f1d2720_0, 0;
    %load/vec4 v0x5b2c4f1d2720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5b2c4f1d0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5b2c4f1d0fb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b2c4f1d0fb0_0, 0;
    %load/vec4 v0x5b2c4f1d1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x5b2c4f1d2800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.14;
T_5.10 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0900_0, 4, 5;
    %jmp T_5.14;
T_5.11 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d09c0_0, 4, 5;
    %jmp T_5.14;
T_5.12 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ab0_0, 4, 5;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ba0_0, 4, 5;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5b2c4f1d04c0_0;
    %assign/vec4/off/d v0x5b2c4f1d0c90_0, 4, 5;
T_5.8 ;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x5b2c4f1d1090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b2c4f1d1090_0, 0;
    %load/vec4 v0x5b2c4f1d0680_0;
    %assign/vec4 v0x5b2c4f1d22e0_0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %assign/vec4 v0x5b2c4f1d2200_0, 0;
    %load/vec4 v0x5b2c4f1d2800_0;
    %assign/vec4 v0x5b2c4f1d23c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d1b60_0, 0;
    %load/vec4 v0x5b2c4f1d1260_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %part/u 1;
    %load/vec4 v0x5b2c4f1d0c90_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x5b2c4f1d1170_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %pad/u 11;
    %muli 22, 0, 11;
    %part/u 22;
    %assign/vec4 v0x5b2c4f1d2b80_0, 0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %assign/vec4 v0x5b2c4f1d2aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d29c0_0, 0;
T_5.15 ;
T_5.7 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5b2c4f1d1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %load/vec4 v0x5b2c4f1d29c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5b2c4f1d2aa0_0;
    %assign/vec4/off/d v0x5b2c4f1d0c90_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d29c0_0, 0;
    %jmp T_5.20;
T_5.19 ;
    %load/vec4 v0x5b2c4f1d29c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5b2c4f1d29c0_0, 0;
T_5.20 ;
T_5.17 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5b2c4f1d1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %load/vec4 v0x5b2c4f1d1b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %jmp T_5.27;
T_5.23 ;
    %load/vec4 v0x5b2c4f1d1e00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0900_0, 4, 5;
    %jmp T_5.27;
T_5.24 ;
    %load/vec4 v0x5b2c4f1d1e00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d09c0_0, 4, 5;
    %jmp T_5.27;
T_5.25 ;
    %load/vec4 v0x5b2c4f1d1e00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ab0_0, 4, 5;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x5b2c4f1d1e00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ba0_0, 4, 5;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %load/vec4 v0x5b2c4f1d1b60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5b2c4f1d2200_0;
    %assign/vec4/off/d v0x5b2c4f1d1260_0, 4, 5;
    %load/vec4 v0x5b2c4f1d22e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 22, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d1170_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b2c4f1d1b60_0, 0;
    %load/vec4 v0x5b2c4f1d1aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %load/vec4 v0x5b2c4f1d23c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.32 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0900_0, 4, 5;
    %jmp T_5.36;
T_5.33 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d09c0_0, 4, 5;
    %jmp T_5.36;
T_5.34 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ab0_0, 4, 5;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x5b2c4f1d28e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b2c4f1d0ba0_0, 4, 5;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5b2c4f1d2200_0;
    %assign/vec4/off/d v0x5b2c4f1d0c90_0, 4, 5;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5b2c4f1d2200_0;
    %assign/vec4/off/d v0x5b2c4f1d0c90_0, 4, 5;
T_5.31 ;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x5b2c4f1d1b60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5b2c4f1d1b60_0, 0;
T_5.29 ;
T_5.21 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5b2c4f1d0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.37, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b2c4f1d1260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5b2c4f1d0c90_0, 0;
T_5.37 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b2c4f1cecb0;
T_6 ;
Ewait_2 .event/or E_0x5b2c4f109c70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5b2c4f1d2720_0;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
    %load/vec4 v0x5b2c4f1d2720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x5b2c4f1d1820_0;
    %load/vec4 v0x5b2c4f1d0d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
T_6.6 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x5b2c4f1d0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5b2c4f1d1260_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %part/u 1;
    %load/vec4 v0x5b2c4f1d0c90_0;
    %load/vec4 v0x5b2c4f1d04c0_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
T_6.11 ;
T_6.9 ;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x5b2c4f1d1ee0_0;
    %load/vec4 v0x5b2c4f1d29c0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
T_6.12 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x5b2c4f1d1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x5b2c4f1d1b60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
T_6.16 ;
T_6.14 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5b2c4f1d0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b2c4f1d24a0_0, 0, 3;
T_6.18 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5b2c4f1cecb0;
T_7 ;
Ewait_3 .event/or E_0x5b2c4f108d70, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d2140_0, 0, 1;
    %load/vec4 v0x5b2c4f1d1400_0;
    %store/vec4 v0x5b2c4f1d1c40_0, 0, 32;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %store/vec4 v0x5b2c4f1d1d20_0, 0, 4;
    %load/vec4 v0x5b2c4f1d2720_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0x5b2c4f1d0d70_0;
    %nor/r;
    %load/vec4 v0x5b2c4f1d1820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5b2c4f1d1820_0;
    %store/vec4 v0x5b2c4f1d1fa0_0, 0, 1;
    %load/vec4 v0x5b2c4f1d1aa0_0;
    %store/vec4 v0x5b2c4f1d2140_0, 0, 1;
    %load/vec4 v0x5b2c4f1d1400_0;
    %store/vec4 v0x5b2c4f1d1c40_0, 0, 32;
    %load/vec4 v0x5b2c4f1d19c0_0;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %load/vec4 v0x5b2c4f1d14e0_0;
    %store/vec4 v0x5b2c4f1d1d20_0, 0, 4;
T_7.4 ;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d1fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d2140_0, 0, 1;
    %load/vec4 v0x5b2c4f1d2b80_0;
    %load/vec4 v0x5b2c4f1d2aa0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5b2c4f1d29c0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5b2c4f1d1c40_0, 0, 32;
    %load/vec4 v0x5b2c4f1d29c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x5b2c4f1d0900_0;
    %load/vec4 v0x5b2c4f1d2aa0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x5b2c4f1d09c0_0;
    %load/vec4 v0x5b2c4f1d2aa0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x5b2c4f1d0ab0_0;
    %load/vec4 v0x5b2c4f1d2aa0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x5b2c4f1d0ba0_0;
    %load/vec4 v0x5b2c4f1d2aa0_0;
    %pad/u 11;
    %muli 32, 0, 11;
    %part/u 32;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1d1d20_0, 0, 4;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d1fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d2140_0, 0, 1;
    %load/vec4 v0x5b2c4f1d22e0_0;
    %load/vec4 v0x5b2c4f1d2200_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x5b2c4f1d1b60_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %add;
    %store/vec4 v0x5b2c4f1d1c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d2060_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1d1d20_0, 0, 4;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b2c4f1cecb0;
T_8 ;
Ewait_4 .event/or E_0x5b2c4f109410, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5b2c4f1d0d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b2c4f1d1e00_0;
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b2c4f1d18e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %load/vec4 v0x5b2c4f1d2640_0;
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x5b2c4f1d0760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x5b2c4f1d0760_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5b2c4f1d2640_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
T_8.13 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x5b2c4f1d2640_0;
    %store/vec4 v0x5b2c4f1d1680_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b2c4f12f160;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d43c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d4530_0, 0, 32;
    %end;
    .thread T_9, $init;
    .scope S_0x5b2c4f12f160;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0x5b2c4f1d3550_0;
    %inv;
    %store/vec4 v0x5b2c4f1d3550_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b2c4f12f160;
T_11 ;
    %fork t_1, S_0x5b2c4f0fb970;
    %jmp t_0;
    .scope S_0x5b2c4f0fb970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1add40_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5b2c4f1add40_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 3405643776, 0, 32;
    %load/vec4 v0x5b2c4f1add40_0;
    %add;
    %ix/getv/s 4, v0x5b2c4f1add40_0;
    %store/vec4a v0x5b2c4f1d4320, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1add40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1add40_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x5b2c4f12f160;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x5b2c4f12f160;
T_12 ;
    %wait E_0x5b2c4f109840;
    %load/vec4 v0x5b2c4f1d43c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b2c4f1d3fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b2c4f1d3f10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b2c4f1d3fe0_0, 0;
    %load/vec4 v0x5b2c4f1d40b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5b2c4f1d4250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5b2c4f1d3e40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x5b2c4f1d4180_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b2c4f1d3d70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b2c4f1d4320, 4, 5;
T_12.6 ;
    %load/vec4 v0x5b2c4f1d3e40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x5b2c4f1d4180_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b2c4f1d3d70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b2c4f1d4320, 4, 5;
T_12.8 ;
    %load/vec4 v0x5b2c4f1d3e40_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5b2c4f1d4180_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5b2c4f1d3d70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b2c4f1d4320, 4, 5;
T_12.10 ;
    %load/vec4 v0x5b2c4f1d3e40_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x5b2c4f1d4180_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b2c4f1d3d70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b2c4f1d4320, 4, 5;
T_12.12 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5b2c4f1d3d70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %assign/vec4 v0x5b2c4f1d3f10_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b2c4f12f160;
T_13 ;
    %vpi_call/w 4 204 "$dumpfile", "dcache_test_tb.vcd" {0 0 0};
    %vpi_call/w 4 205 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b2c4f12f160 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d3620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3ca0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1d3b00_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f1d3bd0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1d36f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d43c0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b2c4f103430;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d43c0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b2c4f103430;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 223 "$display", "=== ARM7TDMI Data Cache Test ===" {0 0 0};
    %vpi_call/w 4 224 "$display", "Cache Size: %d bytes, Line Size: %d bytes", P_0x5b2c4f16e290, P_0x5b2c4f16e250 {0 0 0};
    %vpi_call/w 4 225 "$display", "Cache Lines: %d, Words per Line: %d\012", P_0x5b2c4f16e210, P_0x5b2c4f16e2d0 {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Basic read miss - word";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %fork TD_dcache_test_tb.wait_cache_ready, S_0x5b2c4f1d2f40;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read hit - same address";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 4100, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read hit - same line, next word";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Byte read - hit";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 4098, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Halfword read - hit";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5b2c4f1ce760_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce9e0_0, 0, 2;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5b2c4f1cebd0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1ce860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1ce940_0, 0, 1;
    %pushi/str "Write miss - word, should allocate";
    %store/str v0x5b2c4f1ceac0_0;
    %fork TD_dcache_test_tb.test_write_request, S_0x5b2c4f1ce580;
    %join;
    %fork TD_dcache_test_tb.wait_cache_ready, S_0x5b2c4f1d2f40;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read back written data";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 8196, 0, 32;
    %store/vec4 v0x5b2c4f1ce760_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b2c4f1ce9e0_0, 0, 2;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x5b2c4f1cebd0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b2c4f1ce860_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1ce940_0, 0, 1;
    %pushi/str "Byte write - hit";
    %store/str v0x5b2c4f1ceac0_0;
    %fork TD_dcache_test_tb.test_write_request, S_0x5b2c4f1ce580;
    %join;
    %pushi/vec4 8196, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %pushi/vec4 170, 0, 32;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read back byte data";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 8198, 0, 32;
    %store/vec4 v0x5b2c4f1ce760_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b2c4f1ce9e0_0, 0, 2;
    %pushi/vec4 48076, 0, 32;
    %store/vec4 v0x5b2c4f1cebd0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5b2c4f1ce860_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1ce940_0, 0, 1;
    %pushi/str "Halfword write - hit";
    %store/str v0x5b2c4f1ceac0_0;
    %fork TD_dcache_test_tb.test_write_request, S_0x5b2c4f1ce580;
    %join;
    %pushi/vec4 8198, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %pushi/vec4 48076, 0, 32;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read back halfword data";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %fork t_3, S_0x5b2c4f1cdc00;
    %jmp t_2;
    .scope S_0x5b2c4f1cdc00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b2c4f170700_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5b2c4f170700_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_13.5, 5;
    %fork t_5, S_0x5b2c4f1cde00;
    %jmp t_4;
    .scope S_0x5b2c4f1cde00;
t_5 ;
    %pushi/vec4 12288, 0, 32;
    %load/vec4 v0x5b2c4f170700_0;
    %muli 32, 0, 32;
    %add;
    %store/vec4 v0x5b2c4f171730_0, 0, 32;
    %vpi_func/s 4 267 "$sformatf", "Cache eviction test %d", v0x5b2c4f170700_0 {0 0 0};
    %store/str v0x5b2c4f170570_0;
    %load/vec4 v0x5b2c4f171730_0;
    %store/vec4 v0x5b2c4f1ce760_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce9e0_0, 0, 2;
    %pushi/vec4 305397760, 0, 32;
    %load/vec4 v0x5b2c4f170700_0;
    %add;
    %store/vec4 v0x5b2c4f1cebd0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5b2c4f1ce860_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1ce940_0, 0, 1;
    %load/str v0x5b2c4f170570_0;
    %store/str v0x5b2c4f1ceac0_0;
    %fork TD_dcache_test_tb.test_write_request, S_0x5b2c4f1ce580;
    %join;
    %fork TD_dcache_test_tb.wait_cache_ready, S_0x5b2c4f1d2f40;
    %join;
    %load/vec4 v0x5b2c4f170700_0;
    %pushi/vec4 50, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_call/w 4 270 "$display", "  Progress: %d/300 eviction tests", v0x5b2c4f170700_0 {0 0 0};
T_13.6 ;
    %end;
    .scope S_0x5b2c4f1cdc00;
t_4 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f170700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f170700_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5b2c4f12f160;
t_2 %join;
    %load/vec4 v0x5b2c4f1d4490_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 274 "$display", "Test %d: Cache flush test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d3290_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3290_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 280 "$display", "  Cache flushed" {0 0 0};
    %vpi_call/w 4 281 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4530_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Read after flush - should miss";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %fork TD_dcache_test_tb.wait_cache_ready, S_0x5b2c4f1d2f40;
    %join;
    %load/vec4 v0x5b2c4f1d4490_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 289 "$display", "Test %d: Additional cache flush test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d3290_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d3290_0, 0, 1;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 295 "$display", "  Cache flushed again" {0 0 0};
    %vpi_call/w 4 296 "$display", "  \342\234\205 PASS\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4530_0, 0, 32;
    %load/vec4 v0x5b2c4f1d4490_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 300 "$display", "Test %d: Cache disabled test", S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b2c4f1d4490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b2c4f1d4490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f1d31c0_0, 0, 1;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 4096, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Cache disabled - direct memory access";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f1d31c0_0, 0, 1;
    %vpi_call/w 4 307 "$display", "\012=== Unaligned Access Tests ===" {0 0 0};
    %pushi/vec4 20481, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 5120, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Unaligned byte read";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %fork TD_dcache_test_tb.wait_cache_ready, S_0x5b2c4f1d2f40;
    %join;
    %pushi/vec4 20482, 0, 32;
    %store/vec4 v0x5b2c4f1713f0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b2c4f1ce390_0, 0, 2;
    %ix/load 4, 5120, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b2c4f1d4320, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 65535, 0, 32;
    %and;
    %store/vec4 v0x5b2c4f16d390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2c4f160c60_0, 0, 1;
    %pushi/str "Unaligned halfword read";
    %store/str v0x5b2c4f1ce470_0;
    %fork TD_dcache_test_tb.test_read_request, S_0x5b2c4f1ce0c0;
    %join;
    %wait E_0x5b2c4f103430;
    %vpi_call/w 4 315 "$display", "\012=== Test Results ===" {0 0 0};
    %vpi_call/w 4 316 "$display", "Tests Run: %d", v0x5b2c4f1d4490_0 {0 0 0};
    %vpi_call/w 4 317 "$display", "Tests Passed: %d", v0x5b2c4f1d4530_0 {0 0 0};
    %load/vec4 v0x5b2c4f1d4530_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5b2c4f1d4490_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 318 "$display", "Pass Rate: %.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 320 "$display", "\012=== Cache Statistics ===" {0 0 0};
    %vpi_call/w 4 321 "$display", "Cache Hits: %d", v0x5b2c4f1d3390_0 {0 0 0};
    %vpi_call/w 4 322 "$display", "Cache Misses: %d", v0x5b2c4f1d3460_0 {0 0 0};
    %load/vec4 v0x5b2c4f1d3390_0;
    %cvt/rv;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5b2c4f1d3390_0;
    %load/vec4 v0x5b2c4f1d3460_0;
    %add;
    %cvt/rv;
    %div/wr;
    %vpi_call/w 4 323 "$display", "Hit Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x5b2c4f1d4530_0;
    %load/vec4 v0x5b2c4f1d4490_0;
    %cmp/e;
    %jmp/0xz  T_13.8, 4;
    %vpi_call/w 4 326 "$display", "\012\342\234\205 ALL DATA CACHE TESTS PASSED!" {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 4 328 "$display", "\012\342\235\214 SOME DATA CACHE TESTS FAILED" {0 0 0};
T_13.9 ;
    %vpi_call/w 4 331 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5b2c4f12f160;
T_14 ;
    %delay 200000000, 0;
    %vpi_call/w 4 337 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 4 338 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "dcache_test_tb.sv";
    "../rtl/arm7tdmi_dcache_simple.sv";
