<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMSubtarget.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMSubtarget.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMSubtarget_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMSubtarget.cpp - ARM Subtarget Information ----------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the ARM specific subclass of TargetSubtargetInfo.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMCallLowering_8h.html">ARMCallLowering.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMLegalizerInfo_8h.html">ARMLegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMRegisterBankInfo_8h.html">ARMRegisterBankInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMInstrInfo_8h.html">ARMInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMCTargetDesc_8h.html">MCTargetDesc/ARMMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Thumb1FrameLowering_8h.html">Thumb1FrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Thumb1InstrInfo_8h.html">Thumb1InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Thumb2InstrInfo_8h.html">Thumb2InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/ADT/Triple.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelect_8h.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GlobalValue_8h.html">llvm/IR/GlobalValue.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetOptions_8h.html">llvm/MC/MCTargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetParser_8h.html">llvm/Support/TargetParser.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   43</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-subtarget&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#a9edcf2eb5fb8161f71f0b6540ad9cf95">   45</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_TARGET_DESC</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#aa7e319f7bba8b140ee2d876cc3f8308b">   46</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_CTOR</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;ARMGenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<a class="code" href="ARMSubtarget_8cpp.html#a3f0aa13c7ee69585e9a848f475a4a814">UseFusedMulOps</a>(<span class="stringliteral">&quot;arm-use-mulops&quot;</span>,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;               <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2">   53</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2">ITMode</a> {</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">   54</a></span>&#160;  <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">DefaultIT</a>,</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42">   55</a></span>&#160;  <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42">RestrictedIT</a>,</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203">   56</a></span>&#160;  <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203">NoRestrictedIT</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;ITMode&gt;</a></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<a class="code" href="ARMSubtarget_8cpp.html#a98c6fde4aa00137c116fa5eea675b4ec">IT</a>(<a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;IT block support&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">DefaultIT</a>),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;   <a class="code" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">cl::ZeroOrMore</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;   <a class="code" href="namespacellvm_1_1cl.html#a8fa743aa76b6902028f8a643dfb87171">cl::values</a>(<a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">DefaultIT</a>, <span class="stringliteral">&quot;arm-default-it&quot;</span>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                         <span class="stringliteral">&quot;Generate IT block based on arch&quot;</span>),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;              <a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42">RestrictedIT</a>, <span class="stringliteral">&quot;arm-restrict-it&quot;</span>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                         <span class="stringliteral">&quot;Disallow deprecated IT based on ARMv8&quot;</span>),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;              <a class="code" href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a>(<a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203">NoRestrictedIT</a>, <span class="stringliteral">&quot;arm-no-restrict-it&quot;</span>,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                         <span class="stringliteral">&quot;Allow IT blocks based on ARMv7&quot;</span>)));</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// ForceFastISel - Use the fast-isel, even for subtargets where it is not</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/// currently supported (for testing only).</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="ARMSubtarget_8cpp.html#a4770761f6abfb5c6e20e1ef9df9441c4">ForceFastISel</a>(<span class="stringliteral">&quot;arm-force-fast-isel&quot;</span>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;               <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="ARMSubtarget_8cpp.html#aa4d45afd38f4448b26f7614767bf6fd8">EnableSubRegLiveness</a>(<span class="stringliteral">&quot;arm-enable-subreg-liveness&quot;</span>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/// initializeSubtargetDependencies - Initializes using a CPU and feature string</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// so that we can use initializer lists for subtarget initialization.</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#ab350a605a0177796108c2364c678ccdb">   80</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;<a class="code" href="classllvm_1_1ARMSubtarget.html#ab350a605a0177796108c2364c678ccdb">ARMSubtarget::initializeSubtargetDependencies</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  initializeEnvironment();</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  initSubtargetFeatures(CPU, FS);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *ARMSubtarget::initializeFrameLowering(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                                        <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI = <a class="code" href="classllvm_1_1ARMSubtarget.html#ab350a605a0177796108c2364c678ccdb">initializeSubtargetDependencies</a>(CPU, FS);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>())</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *)<span class="keyword">new</span> <a class="code" href="classllvm_1_1Thumb1FrameLowering.html">Thumb1FrameLowering</a>(STI);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a>(STI);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a16350880c9e7c3b3c6f960644b0abd6c">   96</a></span>&#160;<a class="code" href="classllvm_1_1ARMSubtarget.html#a16350880c9e7c3b3c6f960644b0abd6c">ARMSubtarget::ARMSubtarget</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <span class="keyword">const</span> std::string &amp;CPU,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                           <span class="keyword">const</span> std::string &amp;FS,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html">ARMBaseTargetMachine</a> &amp;<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>, <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a0a1a6e0eefe6c7dc18a625e2e8514143">IsLittle</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                           <span class="keywordtype">bool</span> MinSize)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    : <a class="code" href="classARMGenSubtargetInfo.html">ARMGenSubtargetInfo</a>(TT, CPU, FS), <a class="code" href="classllvm_1_1ARMSubtarget.html#ac598e25a4489f49f0edcfd929e0fedd4">UseMulOps</a>(<a class="code" href="ARMSubtarget_8cpp.html#a3f0aa13c7ee69585e9a848f475a4a814">UseFusedMulOps</a>),</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>(CPU), <a class="code" href="classllvm_1_1ARMSubtarget.html#a6551f0a9aa4e4f8b96dcc6961b337cd9">OptMinSize</a>(MinSize), IsLittle(IsLittle),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <a class="code" href="classllvm_1_1ARMSubtarget.html#a5869c3a07ea856e0df85ac190af3c02e">TargetTriple</a>(TT), <a class="code" href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">Options</a>(TM.<a class="code" href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">Options</a>), TM(TM),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      FrameLowering(initializeFrameLowering(CPU, FS)),</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="comment">// At this point initializeSubtargetDependencies has been called so</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="comment">// we can query directly.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      InstrInfo(<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>()</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                    ? (<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *)new <a class="code" href="classllvm_1_1Thumb1InstrInfo.html">Thumb1InstrInfo</a>(*this)</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                    : !<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                          ? (<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *)new <a class="code" href="classllvm_1_1ARMInstrInfo.html">ARMInstrInfo</a>(*this)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                          : (<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> *)new <a class="code" href="classllvm_1_1Thumb2InstrInfo.html">Thumb2InstrInfo</a>(*this)),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      TLInfo(TM, *this) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  CallLoweringInfo.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1ARMCallLowering.html">ARMCallLowering</a>(*<a class="code" href="classllvm_1_1ARMSubtarget.html#a859d3c4c875106913786abb95ff3351c">getTargetLowering</a>()));</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1ARMLegalizerInfo.html">ARMLegalizerInfo</a>(*<span class="keyword">this</span>));</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">auto</span> *RBI = <span class="keyword">new</span> <a class="code" href="classllvm_1_1ARMRegisterBankInfo.html">ARMRegisterBankInfo</a>(*<a class="code" href="classllvm_1_1ARMSubtarget.html#a5485dfe9e347ea47856fb5e305e90d73">getRegisterInfo</a>());</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// FIXME: At this point, we can&#39;t rely on Subtarget having RBI.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// It&#39;s awkward to mix passing RBI and the Subtarget; should we pass</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="comment">// TII/TRI as well?</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  InstSelector.reset(<a class="code" href="namespacellvm.html#a1b5635f4f0c8888f850fccb4769d8bff">createARMInstructionSelector</a>(</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      *static_cast&lt;const ARMBaseTargetMachine *&gt;(&amp;TM), *<span class="keyword">this</span>, *RBI));</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  RegBankInfo.reset(RBI);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;}</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#aa7235be90dc59a51a6bb25bd8827144f">  127</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a> *<a class="code" href="classllvm_1_1ARMSubtarget.html#aa7235be90dc59a51a6bb25bd8827144f">ARMSubtarget::getCallLowering</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">return</span> CallLoweringInfo.get();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a8c3b13f075bc8f93ee480941b2318bfd">  131</a></span>&#160;<a class="code" href="classllvm_1_1InstructionSelector.html">InstructionSelector</a> *<a class="code" href="classllvm_1_1ARMSubtarget.html#a8c3b13f075bc8f93ee480941b2318bfd">ARMSubtarget::getInstructionSelector</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">return</span> InstSelector.get();</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#adb6ef96fd0574f7a6225ceee6cb63081">  135</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *<a class="code" href="classllvm_1_1ARMSubtarget.html#adb6ef96fd0574f7a6225ceee6cb63081">ARMSubtarget::getLegalizerInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>.get();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a204ddbcb57192f931789f22e835aa26e">  139</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> *<a class="code" href="classllvm_1_1ARMSubtarget.html#a204ddbcb57192f931789f22e835aa26e">ARMSubtarget::getRegBankInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">return</span> RegBankInfo.get();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#aa4a9faae0101445ec286f433ec4e2629">  143</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#aa4a9faae0101445ec286f433ec4e2629">ARMSubtarget::isXRaySupported</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// We don&#39;t currently suppport Thumb, but Windows requires Thumb.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#a18ff0b01bdb57bf15f1879917450bba6">hasARMOps</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#a3f058939ca1c84b29fba5c96ff4a0f02">isTargetWindows</a>();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span> ARMSubtarget::initializeEnvironment() {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// MCAsmInfo isn&#39;t always present (e.g. in opt) so we can&#39;t initialize this</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// directly from it, but we can try to make sure they&#39;re consistent when both</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// available.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html#a1ef1ab2ddea61481fc5d146420e6a736">UseSjLjEH</a> = (<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#abda7127aefed4c41b1aee1143325191e">isTargetWatchABI</a>() &amp;&amp;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;               <a class="code" href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#af929c73622bbdd55d4190551fa813a9b">ExceptionModel</a> == <a class="code" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a6adf97f83acf6453d4a6a4b1070f3754">ExceptionHandling::None</a>) ||</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;              <a class="code" href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#af929c73622bbdd55d4190551fa813a9b">ExceptionModel</a> == <a class="code" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">ExceptionHandling::SjLj</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>() ||</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;          (<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>()-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#af2741cb32381997a1e0f074f63d977ae">getExceptionHandlingType</a>() ==</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;           <a class="code" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">ExceptionHandling::SjLj</a>) == <a class="code" href="classllvm_1_1ARMSubtarget.html#a1ef1ab2ddea61481fc5d146420e6a736">UseSjLjEH</a>) &amp;&amp;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;         <span class="stringliteral">&quot;inconsistent sjlj choice between CodeGen and MC&quot;</span>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span> ARMSubtarget::initSubtargetFeatures(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> FS) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>.empty()) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a> = <span class="stringliteral">&quot;generic&quot;</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>()) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ArchName = <a class="code" href="classllvm_1_1ARMSubtarget.html#a5869c3a07ea856e0df85ac190af3c02e">TargetTriple</a>.<a class="code" href="classllvm_1_1Triple.html#ad2d9e5a5c22d594a05d4feae337de252">getArchName</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <a class="code" href="namespacellvm_1_1ARM.html#a251fc5156cdf171e44a7a4463609fe8a">ARM::ArchKind</a> AK = <a class="code" href="namespacellvm_1_1ARM.html#a75e18d4bc8fef7e89c1222c6b6cf8638">ARM::parseArch</a>(ArchName);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">if</span> (AK == ARM::ArchKind::ARMV7S)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="comment">// Default to the Swift CPU when targeting armv7s/thumbv7s.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a> = <span class="stringliteral">&quot;swift&quot;</span>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AK == ARM::ArchKind::ARMV7K)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="comment">// Default to the Cortex-a7 CPU when targeting armv7k/thumbv7k.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="comment">// ARMv7k does not use SjLj exception handling.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a> = <span class="stringliteral">&quot;cortex-a7&quot;</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Insert the architecture feature derived from the target triple into the</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// feature string. This is important for setting features that are implied</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// based on the architecture version.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  std::string ArchFS = <a class="code" href="namespacellvm_1_1ARM__MC.html#a75ddefa73424c22bf38f9b6f4620dab4">ARM_MC::ParseARMTriple</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#a5869c3a07ea856e0df85ac190af3c02e">TargetTriple</a>, <a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (!FS.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>()) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">if</span> (!ArchFS.empty())</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      ArchFS = (<a class="code" href="classllvm_1_1Twine.html">Twine</a>(ArchFS) + <span class="stringliteral">&quot;,&quot;</span> + <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>).str();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      ArchFS = <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html#a1a70f0c9b3f37e8e70a1242c394ed46e">ParseSubtargetFeatures</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>, ArchFS);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// FIXME: This used enable V6T2 support implicitly for Thumb2 mode.</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// Assert this for now to make the change obvious.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">hasV6T2Ops</a>() || !<a class="code" href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">hasThumb2</a>());</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Execute only support requires movt support</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#afac35bfcdae299033363b8ad6dad936c">genExecuteOnly</a>()) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aab3b6afb94ee2f1cad40d112c460603a">NoMovt</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">hasV8MBaselineOps</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot generate execute-only code for this target&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// Keep a pointer to static instruction cost data for the specified CPU.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html#a4cd3222767747226351eebf8488f74c2">SchedModel</a> = getSchedModelForCPU(<a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// Initialize scheduling itinerary for the specified CPU.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html#a62b68a81d2aae79d68d64fac49cbe252">InstrItins</a> = getInstrItineraryForCPU(<a class="code" href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">CPUString</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// FIXME: this is invalid for WindowsCE</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a3f058939ca1c84b29fba5c96ff4a0f02">isTargetWindows</a>())</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a9081780df48b178e62a7c9290f27bfb6">NoARM</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#ad0b122c9e993cea45116667c05e04988">isAAPCS_ABI</a>())</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a7349230a719441eff31e1c8651ae9e21">stackAlignment</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(8);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#abc057142d9cff01f1e8a6e6d64c0b082">isTargetNaCl</a>() || <a class="code" href="classllvm_1_1ARMSubtarget.html#a3bda6b04debe6e44dc3f255e069c01e8">isAAPCS16_ABI</a>())</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a7349230a719441eff31e1c8651ae9e21">stackAlignment</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// FIXME: Completely disable sibcall for Thumb1 since ThumbRegisterInfo::</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// emitEpilogue is not ready for them. Thumb tail calls also use t2B, as</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// the Thumb1 16-bit unconditional branch doesn&#39;t have sufficient relocation</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// support in the assembler and linker to be used. This would need to be</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">// fixed to fully support tail calls in Thumb1.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// For ARMv8-M, we /do/ implement tail calls.  Doing this is tricky for v8-M</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// baseline, since the LDM/POP instruction on Thumb doesn&#39;t take LR.  This</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// means if we need to reload LR, it takes extra instructions, which outweighs</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// the value of the tail call; but here we don&#39;t know yet whether LR is going</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// to be used. We take the optimistic approach of generating the tail call and</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// perhaps taking a hit if we need to restore the LR.</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// Thumb1 PIC calls to external symbols use BX, so they can be tail calls,</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// but we need to make sure there are enough registers; the only valid</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// registers are the 4 used for parameters.  We don&#39;t currently do this</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// case.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classllvm_1_1ARMSubtarget.html#ae97e07d14d7e5aec61a9f299f9793036">SupportsTailCall</a> = !<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>() || <a class="code" href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">hasV8MBaselineOps</a>();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a0456a35c1b666bd1b89defc942aed435">isTargetMachO</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#ab72e4138f74d00bef2662c937b4feb98">isTargetIOS</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#a0fc3f4bcdd9062a6c5ba8562de01df55">getTargetTriple</a>().isOSVersionLT(5, 0))</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#ae97e07d14d7e5aec61a9f299f9793036">SupportsTailCall</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="ARMSubtarget_8cpp.html#a98c6fde4aa00137c116fa5eea675b4ec">IT</a>) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">DefaultIT</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a65ffddf9935139cf113d2a4b43173bc0">RestrictIT</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#a04a7a2673be4369255e3f448111bf5e8">hasV8Ops</a>();</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42">RestrictedIT</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a65ffddf9935139cf113d2a4b43173bc0">RestrictIT</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203">NoRestrictedIT</a>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a65ffddf9935139cf113d2a4b43173bc0">RestrictIT</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// NEON f32 ops are non-IEEE 754 compliant. Darwin is ok with it by default.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a> = getFeatureBits();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">if</span> ((Bits[ARM::ProcA5] || Bits[ARM::ProcA8]) &amp;&amp; <span class="comment">// Where this matters</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      (<a class="code" href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> || <a class="code" href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">isTargetDarwin</a>()))</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aab5e686b161f46270b42d9289c40c48b">UseNEONForSinglePrecisionFP</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#ad3a88643e75be7b1d422605b591ab291">isRWPI</a>())</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a3e862bf1af875e84e9920cec2fc9c473">ReserveR9</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// If MVEVectorCostFactor is still 0 (has not been set to anything else), default it to 2</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a44372fedd70001a500198ddf6f28edc3">MVEVectorCostFactor</a> == 0)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a44372fedd70001a500198ddf6f28edc3">MVEVectorCostFactor</a> = 2;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// FIXME: Teach TableGen to deal with these instead of doing it manually here.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a305f7bdd75fb674c665306eed2a6dcde">ARMProcFamily</a>) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faeb05712cf7ca7c7cdb51e33fc266a5b3">Others</a>:</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac30cfa627fe12dfefdb3f2b571d6556f">CortexA5</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad0c5ac531a314cd4a6fb96af8fdc37f3">CortexA7</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">LdStMultipleTiming</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5a97d6452d484864e16c59e4c1032af8dc">DoubleIssue</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa2e21ba39b133eae979ecb9c5a4c0bdf4">CortexA8</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">LdStMultipleTiming</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5a97d6452d484864e16c59e4c1032af8dc">DoubleIssue</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fae2e25bb56010b38dc7c75b21f2769b01">CortexA9</a>:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">LdStMultipleTiming</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5a15d56a42a3f8569bb24a0cdc215d9729">DoubleIssueCheckUnalignedAccess</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aec40a1e3aa8d47e424dd1db21dfbbce0">PreISelOperandLatencyAdjustment</a> = 1;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6f4f391fd7401945f295668a1c4c8762">CortexA12</a>:</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa3373f0bdfd7887b24199addde527321d">CortexA15</a>:</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a2087132740838f877daf6cf7e33ce756">MaxInterleaveFactor</a> = 2;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aec40a1e3aa8d47e424dd1db21dfbbce0">PreISelOperandLatencyAdjustment</a> = 1;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a7afee8c81c6cada000d6ed7e3b7f2044">PartialUpdateClearance</a> = 12;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa458c38915432ff79a4443e71c012532e">CortexA17</a>:</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa3183646ce288d6cb225bb476286721d8">CortexA32</a>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faa4866d06e67f249c766f1d491b3a8bc4">CortexA35</a>:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa5c034d7a2cab10c0350f429a30ede257">CortexA53</a>:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa59b87afb22ca1300f34bb3f29e860408">CortexA55</a>:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad9d5c3607bccffd81125ad4307b137a5">CortexA57</a>:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6701ce168fa37daf66af6417c1729f28">CortexA72</a>:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac51daa1177ae4cd24e36e50f8d70f023">CortexA73</a>:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fab3fe7dd772b83fe486e6eac19095c073">CortexA75</a>:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faaa3685757e500acfe0e495a22b547017">CortexA76</a>:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fae082d91d48d27c3fc2cb2242b3f49ca6">CortexR4</a>:</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac43289f5140f74364be5bae088ae4023">CortexR4F</a>:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fafd61f5f5ce118434a3a2aad3a8f161c6">CortexR5</a>:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa5798c75d9ca6aec65be0469c555e9cf1">CortexR7</a>:</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad957be321bf7525f62401c32df5c2877">CortexM3</a>:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa7546debf01dd481e024c1dbacf2da4a6">CortexR52</a>:</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faeb9b87ed91131d7fc3694aab4bfc89a6">Exynos</a>:</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">LdStMultipleTiming</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5aeeb858b21b645dd260c1c4b16ccb5e23">SingleIssuePlusExtras</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a2087132740838f877daf6cf7e33ce756">MaxInterleaveFactor</a> = 4;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>())</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <a class="code" href="classllvm_1_1ARMSubtarget.html#a6bbefdb51faf1628994f66f72e89b124">PrefLoopLogAlignment</a> = 3;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa4ac004e331c1a8b197f1fc601759f70d">Kryo</a>:</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa72e68545a167dc75fe982803d4e84731">Krait</a>:</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aec40a1e3aa8d47e424dd1db21dfbbce0">PreISelOperandLatencyAdjustment</a> = 1;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa666f4227c096d21807836b1ee8b9d96f">NeoverseN1</a>:</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6db6196ad75d8696334fedb49fa93408">Swift</a>:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a2087132740838f877daf6cf7e33ce756">MaxInterleaveFactor</a> = 2;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">LdStMultipleTiming</a> = <a class="code" href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5aeeb858b21b645dd260c1c4b16ccb5e23">SingleIssuePlusExtras</a>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#aec40a1e3aa8d47e424dd1db21dfbbce0">PreISelOperandLatencyAdjustment</a> = 1;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="classllvm_1_1ARMSubtarget.html#a7afee8c81c6cada000d6ed7e3b7f2044">PartialUpdateClearance</a> = 12;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#aef9cc9ded3318f987b2d3a623a4ae584">  324</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#aef9cc9ded3318f987b2d3a623a4ae584">ARMSubtarget::isTargetHardFloat</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a30cb863799efd80f6d23e2ac3612cf2b">isTargetHardFloat</a>(); }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a90ff14194f77a2cd0afb651a97acf27f">  326</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a90ff14194f77a2cd0afb651a97acf27f">ARMSubtarget::isAPCS_ABI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> != <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a5db5a8ac18cb47ad6f78ed8b3694b462">ARMBaseTargetMachine::ARM_ABI_UNKNOWN</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> == <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a7424602c00cf8320e081c29111bdeef7">ARMBaseTargetMachine::ARM_ABI_APCS</a>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;}</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#ad0b122c9e993cea45116667c05e04988">  330</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#ad0b122c9e993cea45116667c05e04988">ARMSubtarget::isAAPCS_ABI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> != <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a5db5a8ac18cb47ad6f78ed8b3694b462">ARMBaseTargetMachine::ARM_ABI_UNKNOWN</a>);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> == <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a686afcd1d06fbc117abe52c54c5a3798">ARMBaseTargetMachine::ARM_ABI_AAPCS</a> ||</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> == <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102af871cdc1efbb58999dd6b201aeb9f28a">ARMBaseTargetMachine::ARM_ABI_AAPCS16</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a3bda6b04debe6e44dc3f255e069c01e8">  335</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a3bda6b04debe6e44dc3f255e069c01e8">ARMSubtarget::isAAPCS16_ABI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> != <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a5db5a8ac18cb47ad6f78ed8b3694b462">ARMBaseTargetMachine::ARM_ABI_UNKNOWN</a>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">TargetABI</a> == <a class="code" href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102af871cdc1efbb58999dd6b201aeb9f28a">ARMBaseTargetMachine::ARM_ABI_AAPCS16</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a717186a2492b294d33a8a33fd85be6bf">  340</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a717186a2492b294d33a8a33fd85be6bf">ARMSubtarget::isROPI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a846a6b6b666a842d3a17f128e1826bc4">getRelocationModel</a>() == <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a5580e4c06cf7c1cc2d1c2ef00534ac17">Reloc::ROPI</a> ||</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;         <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a846a6b6b666a842d3a17f128e1826bc4">getRelocationModel</a>() == <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a593b80c5ddf9a5f0c06860e6711955d5">Reloc::ROPI_RWPI</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;}</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#ad3a88643e75be7b1d422605b591ab291">  344</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#ad3a88643e75be7b1d422605b591ab291">ARMSubtarget::isRWPI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a846a6b6b666a842d3a17f128e1826bc4">getRelocationModel</a>() == <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a33108d181242a6b5c92f1bdb81d38128">Reloc::RWPI</a> ||</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;         <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a846a6b6b666a842d3a17f128e1826bc4">getRelocationModel</a>() == <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a593b80c5ddf9a5f0c06860e6711955d5">Reloc::ROPI_RWPI</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a43deb1b2c2e73ff4adac8e70e91b672b">  349</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a43deb1b2c2e73ff4adac8e70e91b672b">ARMSubtarget::isGVIndirectSymbol</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad4237b7a757b3c371d97e268a4ff83b6">shouldAssumeDSOLocal</a>(*GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>(), GV))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">// 32 bit macho has no relocation for a-b if a is undefined, even if b is in</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">// the section that is being relocated. This means we have to use o load even</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// for GVs that are known to be local to the dso.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a0456a35c1b666bd1b89defc942aed435">isTargetMachO</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>() &amp;&amp;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a6b66f492cbea5f4b4f434d7178477116">isDeclarationForLinker</a>() || GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#ac10ac4576e030b231e1fbb5a8272f01f">hasCommonLinkage</a>()))</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#abb09db483ec58bc265994fd4924592d5">  363</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#abb09db483ec58bc265994fd4924592d5">ARMSubtarget::isGVInGOT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#af12f0426ec29a607f20c3fd5164c5f28">isTargetELF</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">isPositionIndependent</a>() &amp;&amp;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;         !<a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad4237b7a757b3c371d97e268a4ff83b6">shouldAssumeDSOLocal</a>(*GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>(), GV);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a4f7d9339ba6fd6b1cd9dedc400378355">  368</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a4f7d9339ba6fd6b1cd9dedc400378355">ARMSubtarget::getMispredictionPenalty</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a4cd3222767747226351eebf8488f74c2">SchedModel</a>.<a class="code" href="structllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">MispredictPenalty</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a5b31f085b2d49f1fccf00f5109307a51">  372</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a5b31f085b2d49f1fccf00f5109307a51">ARMSubtarget::enableMachineScheduler</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// The MachineScheduler can increase register usage, so we use more high</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// registers and end up with more T2 instructions that cannot be converted to</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">// T1 instructions. At least until we do better at converting to thumb1</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">// instructions, on cortex-m at Oz where we are size-paranoid, don&#39;t use the</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Machine scheduler, relying on the DAG register pressure scheduler instead.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">isMClass</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#aae326d7c694f98af61c453f4a9a5098a">hasMinSize</a>())</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">// Enable the MachineScheduler before register allocation for subtargets</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// with the use-misched feature.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#ad0b49699b3961f3ffc391633d3d975de">useMachineScheduler</a>();</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a41f0a90bcbd2fdd8a141ca48a8f05810">  385</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a41f0a90bcbd2fdd8a141ca48a8f05810">ARMSubtarget::enableSubRegLiveness</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="ARMSubtarget_8cpp.html#aa4d45afd38f4448b26f7614767bf6fd8">EnableSubRegLiveness</a>; }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">// This overrides the PostRAScheduler bit in the SchedModel for any CPU.</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a1531f96825254c3ef8b1b9272894290f">  388</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a1531f96825254c3ef8b1b9272894290f">ARMSubtarget::enablePostRAScheduler</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a5b31f085b2d49f1fccf00f5109307a51">enableMachineScheduler</a>())</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a8bf3fec58f4eb414cd6e316b3b877d43">disablePostRAScheduler</a>())</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">// Thumb1 cores will generally not benefit from post-ra scheduling</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>();</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a7cad87ded3b08ef87a178e7189c084c5">  397</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a7cad87ded3b08ef87a178e7189c084c5">ARMSubtarget::enablePostRAMachineScheduler</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMSubtarget.html#a5b31f085b2d49f1fccf00f5109307a51">enableMachineScheduler</a>())</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a8bf3fec58f4eb414cd6e316b3b877d43">disablePostRAScheduler</a>())</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>();</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a3a836d13054c955936239198ed1a5bce">  405</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a3a836d13054c955936239198ed1a5bce">ARMSubtarget::enableAtomicExpand</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#acbbb330e8817f52f88262fac3e887600">hasAnyDataBarrier</a>(); }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a63af308efea4b9571d7a8aaf419fa2ee">  407</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a63af308efea4b9571d7a8aaf419fa2ee">ARMSubtarget::useStride4VFPs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// For general targets, the prologue can grow when VFPs are allocated with</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="comment">// stride 4 (more vpush instructions). But WatchOS uses a compact unwind</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">// format which it&#39;s more important to get right.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#abda7127aefed4c41b1aee1143325191e">isTargetWatchABI</a>() ||</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;         (<a class="code" href="classllvm_1_1ARMSubtarget.html#a28022a656eb8dc55e5a2d9e59300181d">useWideStrideVFP</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#a6551f0a9aa4e4f8b96dcc6961b337cd9">OptMinSize</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a0d600261ff016d44ce2c769ba0726224">  415</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a0d600261ff016d44ce2c769ba0726224">ARMSubtarget::useMovt</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// NOTE Windows on ARM needs to use mov.w/mov.t pairs to materialise 32-bit</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="comment">// immediates as it is inherently position independent, and may be out of</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">// range otherwise.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1ARMSubtarget.html#aab3b6afb94ee2f1cad40d112c460603a">NoMovt</a> &amp;&amp; <a class="code" href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">hasV8MBaselineOps</a>() &amp;&amp;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;         (<a class="code" href="classllvm_1_1ARMSubtarget.html#a3f058939ca1c84b29fba5c96ff4a0f02">isTargetWindows</a>() || !<a class="code" href="classllvm_1_1ARMSubtarget.html#a6551f0a9aa4e4f8b96dcc6961b337cd9">OptMinSize</a> || <a class="code" href="classllvm_1_1ARMSubtarget.html#afac35bfcdae299033363b8ad6dad936c">genExecuteOnly</a>());</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a02f4499189ec049069fb68de00a7b551">  423</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a02f4499189ec049069fb68de00a7b551">ARMSubtarget::useFastISel</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">// Enable fast-isel for any target, for testing only.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="ARMSubtarget_8cpp.html#a4770761f6abfb5c6e20e1ef9df9441c4">ForceFastISel</a>)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">// Limit fast-isel to the targets that are or have been tested.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">hasV6Ops</a>())</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// Thumb2 support on iOS; ARM support on iOS, Linux and NaCl.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ab26d50483184808463759bea1da917f8">EnableFastISel</a> &amp;&amp;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;         ((<a class="code" href="classllvm_1_1ARMSubtarget.html#a0456a35c1b666bd1b89defc942aed435">isTargetMachO</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>()) ||</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;          (<a class="code" href="classllvm_1_1ARMSubtarget.html#adc1b5e30ed9bf38be74c079ac97b2f44">isTargetLinux</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()) || (<a class="code" href="classllvm_1_1ARMSubtarget.html#abc057142d9cff01f1e8a6e6d64c0b082">isTargetNaCl</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">isThumb</a>()));</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a20228b431bb0e2852055ea7815a46743">  438</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a20228b431bb0e2852055ea7815a46743">ARMSubtarget::getGPRAllocationOrder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="comment">// The GPR register class has multiple possible allocation orders, with</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// tradeoffs preferred by different sub-architectures and optimisation goals.</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">// The allocation orders are:</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="comment">// 0: (the default tablegen order, not used)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">// 1: r14, r0-r13</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="comment">// 2: r0-r7</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="comment">// 3: r0-r7, r12, lr, r8-r11</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">// Note that the register allocator will change this order so that</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="comment">// callee-saved registers are used later, as they require extra work in the</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">// prologue/epilogue (though we sometimes override that).</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="comment">// For thumb1-only targets, only the low registers are allocatable.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">isThumb1Only</a>())</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// Allocate low registers first, so we can select more 16-bit instructions.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="comment">// We also (in ignoreCSRForAllocationOrder) override  the default behaviour</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">// with regards to callee-saved registers, because pushing extra registers is</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="comment">// much cheaper (in terms of code size) than using high registers. After</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">// that, we allocate r12 (doesn&#39;t need to be saved), lr (saving it means we</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// can return with the pop, don&#39;t need an extra &quot;bx lr&quot;) and then the rest of</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// the high registers.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>() &amp;&amp; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// Otherwise, allocate in the default order, using LR first because saving it</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="comment">// allows a shorter epilogue sequence.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMSubtarget.html#a3950c4fb58605b0318d22b785ec0f47b">  469</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a3950c4fb58605b0318d22b785ec0f47b">ARMSubtarget::ignoreCSRForAllocationOrder</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                                               <span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="comment">// To minimize code size in Thumb2, we prefer the usage of low regs (lower</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">// cost per use) so we can  use narrow encoding. By default, caller-saved</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="comment">// registers (e.g. lr, r12) are always  allocated first, regardless of</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">// their cost per use. When optForMinSize, we prefer the low regs even if</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">// they are CSR because usually push/pop can be folded into existing ones.</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">isThumb2</a>() &amp;&amp; MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>() &amp;&amp;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;         ARM::GPRRegClass.contains(PhysReg);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="ttc" id="classllvm_1_1ARMSubtarget_html_aab3b6afb94ee2f1cad40d112c460603a"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aab3b6afb94ee2f1cad40d112c460603a">llvm::ARMSubtarget::NoMovt</a></div><div class="ttdeci">bool NoMovt</div><div class="ttdoc">NoMovt - True if MOVT / MOVW pairs are not used for materialization of 32-bit imms (including global ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00241">ARMSubtarget.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a6b66f492cbea5f4b4f434d7178477116"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a6b66f492cbea5f4b4f434d7178477116">llvm::GlobalValue::isDeclarationForLinker</a></div><div class="ttdeci">bool isDeclarationForLinker() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00533">GlobalValue.h:533</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0d600261ff016d44ce2c769ba0726224"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0d600261ff016d44ce2c769ba0726224">llvm::ARMSubtarget::useMovt</a></div><div class="ttdeci">bool useMovt() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00415">ARMSubtarget.cpp:415</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_af664056329bd39a8610479a584e4b2f7"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">llvm::MCSchedModel::MispredictPenalty</a></div><div class="ttdeci">unsigned MispredictPenalty</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00297">MCSchedule.h:297</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa6f4f391fd7401945f295668a1c4c8762"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6f4f391fd7401945f295668a1c4c8762">llvm::ARMSubtarget::CortexA12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00049">ARMSubtarget.h:49</a></div></div>
<div class="ttc" id="ARMInstrInfo_8h_html"><div class="ttname"><a href="ARMInstrInfo_8h.html">ARMInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a35fea9990d0205966c516f00e0f84102a686afcd1d06fbc117abe52c54c5a3798"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a686afcd1d06fbc117abe52c54c5a3798">llvm::ARMBaseTargetMachine::ARM_ABI_AAPCS</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00032">ARMTargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a5869c3a07ea856e0df85ac190af3c02e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a5869c3a07ea856e0df85ac190af3c02e">llvm::ARMSubtarget::TargetTriple</a></div><div class="ttdeci">Triple TargetTriple</div><div class="ttdoc">TargetTriple - What processor and OS we&amp;#39;re targeting. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00487">ARMSubtarget.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a5b31f085b2d49f1fccf00f5109307a51"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a5b31f085b2d49f1fccf00f5109307a51">llvm::ARMSubtarget::enableMachineScheduler</a></div><div class="ttdeci">bool enableMachineScheduler() const override</div><div class="ttdoc">Returns true if machine scheduler should be enabled. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00372">ARMSubtarget.cpp:372</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fad957be321bf7525f62401c32df5c2877"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad957be321bf7525f62401c32df5c2877">llvm::ARMSubtarget::CortexM3</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00065">ARMSubtarget.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a09018a90261158c134a4912e42615217"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a09018a90261158c134a4912e42615217">llvm::ARMSubtarget::isThumb</a></div><div class="ttdeci">bool isThumb() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00765">ARMSubtarget.h:765</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_ab26d50483184808463759bea1da917f8"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#ab26d50483184808463759bea1da917f8">llvm::TargetOptions::EnableFastISel</a></div><div class="ttdeci">unsigned EnableFastISel</div><div class="ttdoc">EnableFastISel - This flag enables fast-path instruction selection which trades away generated code q...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00198">TargetOptions.h:198</a></div></div>
<div class="ttc" id="Thumb1FrameLowering_8h_html"><div class="ttname"><a href="Thumb1FrameLowering_8h.html">Thumb1FrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a02f4499189ec049069fb68de00a7b551"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a02f4499189ec049069fb68de00a7b551">llvm::ARMSubtarget::useFastISel</a></div><div class="ttdeci">bool useFastISel() const</div><div class="ttdoc">True if fast-isel is used. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00423">ARMSubtarget.cpp:423</a></div></div>
<div class="ttc" id="namespacellvm_html_a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b"><div class="ttname"><a href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">llvm::ExceptionHandling::SjLj</a></div><div class="ttdoc">setjmp/longjmp based exceptions </div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_abc057142d9cff01f1e8a6e6d64c0b082"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#abc057142d9cff01f1e8a6e6d64c0b082">llvm::ARMSubtarget::isTargetNaCl</a></div><div class="ttdeci">bool isTargetNaCl() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00705">ARMSubtarget.h:705</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a859d3c4c875106913786abb95ff3351c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a859d3c4c875106913786abb95ff3351c">llvm::ARMSubtarget::getTargetLowering</a></div><div class="ttdeci">const ARMTargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00530">ARMSubtarget.h:530</a></div></div>
<div class="ttc" id="Triple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="ARMMCTargetDesc_8h_html"><div class="ttname"><a href="ARMMCTargetDesc_8h.html">ARMMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMLegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1ARMLegalizerInfo.html">llvm::ARMLegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="ARMLegalizerInfo_8h_source.html#l00027">ARMLegalizerInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fae082d91d48d27c3fc2cb2242b3f49ca6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fae082d91d48d27c3fc2cb2242b3f49ca6">llvm::ARMSubtarget::CortexR4</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00066">ARMSubtarget.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1InstrInfo_html"><div class="ttname"><a href="classllvm_1_1Thumb1InstrInfo.html">llvm::Thumb1InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="Thumb1InstrInfo_8h_source.html#l00022">Thumb1InstrInfo.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a6551f0a9aa4e4f8b96dcc6961b337cd9"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a6551f0a9aa4e4f8b96dcc6961b337cd9">llvm::ARMSubtarget::OptMinSize</a></div><div class="ttdeci">bool OptMinSize</div><div class="ttdoc">OptMinSize - True if we&amp;#39;re optimising for minimum code size, equal to the function attribute...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00481">ARMSubtarget.h:481</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a145d01cda478613c330c4fe25ded73b0"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a145d01cda478613c330c4fe25ded73b0">llvm::ARMSubtarget::hasV6Ops</a></div><div class="ttdeci">bool hasV6Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00571">ARMSubtarget.h:571</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a52313874a77ab06905ab1b9ded95b404"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a52313874a77ab06905ab1b9ded95b404">llvm::ARMBaseTargetMachine::TargetABI</a></div><div class="ttdeci">enum llvm::ARMBaseTargetMachine::ARMABI TargetABI</div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a2dc8447e2cf1376dbeebf919c0cddc9a"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a2dc8447e2cf1376dbeebf919c0cddc9a">llvm::ARMSubtarget::isThumb1Only</a></div><div class="ttdeci">bool isThumb1Only() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00767">ARMSubtarget.h:767</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_adb6ef96fd0574f7a6225ceee6cb63081"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#adb6ef96fd0574f7a6225ceee6cb63081">llvm::ARMSubtarget::getLegalizerInfo</a></div><div class="ttdeci">const LegalizerInfo * getLegalizerInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00135">ARMSubtarget.cpp:135</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb2InstrInfo_html"><div class="ttname"><a href="classllvm_1_1Thumb2InstrInfo.html">llvm::Thumb2InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8h_source.html#l00023">Thumb2InstrInfo.h:23</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a24d45118cad8c395285772b053965420"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a24d45118cad8c395285772b053965420">llvm::ARMSubtarget::TM</a></div><div class="ttdeci">const ARMBaseTargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00498">ARMSubtarget.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aef9cc9ded3318f987b2d3a623a4ae584"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aef9cc9ded3318f987b2d3a623a4ae584">llvm::ARMSubtarget::isTargetHardFloat</a></div><div class="ttdeci">bool isTargetHardFloat() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00324">ARMSubtarget.cpp:324</a></div></div>
<div class="ttc" id="namespacellvm_html_a1b5635f4f0c8888f850fccb4769d8bff"><div class="ttname"><a href="namespacellvm.html#a1b5635f4f0c8888f850fccb4769d8bff">llvm::createARMInstructionSelector</a></div><div class="ttdeci">InstructionSelector * createARMInstructionSelector(const ARMBaseTargetMachine &amp;TM, const ARMSubtarget &amp;STI, const ARMRegisterBankInfo &amp;RBI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMInstructionSelector_8cpp_source.html#l00160">ARMInstructionSelector.cpp:160</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae97e07d14d7e5aec61a9f299f9793036"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae97e07d14d7e5aec61a9f299f9793036">llvm::ARMSubtarget::SupportsTailCall</a></div><div class="ttdeci">bool SupportsTailCall</div><div class="ttdoc">SupportsTailCall - True if the OS supports tail call. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00246">ARMSubtarget.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a7cad87ded3b08ef87a178e7189c084c5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a7cad87ded3b08ef87a178e7189c084c5">llvm::ARMSubtarget::enablePostRAMachineScheduler</a></div><div class="ttdeci">bool enablePostRAMachineScheduler() const override</div><div class="ttdoc">True for some subtargets at &gt; -O0. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00397">ARMSubtarget.cpp:397</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_afac35bfcdae299033363b8ad6dad936c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#afac35bfcdae299033363b8ad6dad936c">llvm::ARMSubtarget::genExecuteOnly</a></div><div class="ttdeci">bool genExecuteOnly() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00680">ARMSubtarget.h:680</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac598e25a4489f49f0edcfd929e0fedd4"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac598e25a4489f49f0edcfd929e0fedd4">llvm::ARMSubtarget::UseMulOps</a></div><div class="ttdeci">bool UseMulOps</div><div class="ttdoc">UseMulOps - True if non-microcoded fused integer multiply-add and multiply-subtract instructions shou...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00200">ARMSubtarget.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_af19c8878fcc5a35f80d46d90a1bd77fe"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#af19c8878fcc5a35f80d46d90a1bd77fe">llvm::ARMSubtarget::hasV8MBaselineOps</a></div><div class="ttdeci">bool hasV8MBaselineOps() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00582">ARMSubtarget.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_af12f0426ec29a607f20c3fd5164c5f28"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#af12f0426ec29a607f20c3fd5164c5f28">llvm::ARMSubtarget::isTargetELF</a></div><div class="ttdeci">bool isTargetELF() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00710">ARMSubtarget.h:710</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471faaa3685757e500acfe0e495a22b547017"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faaa3685757e500acfe0e495a22b547017">llvm::ARMSubtarget::CortexA76</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00062">ARMSubtarget.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00039">RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="InstructionSelect_8h_html"><div class="ttname"><a href="InstructionSelect_8h.html">InstructionSelect.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html">llvm::ARMFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8h_source.html#l00022">ARMFrameLowering.h:22</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a593b80c5ddf9a5f0c06860e6711955d5"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a593b80c5ddf9a5f0c06860e6711955d5">llvm::Reloc::ROPI_RWPI</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa2e21ba39b133eae979ecb9c5a4c0bdf4"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa2e21ba39b133eae979ecb9c5a4c0bdf4">llvm::ARMSubtarget::CortexA8</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00063">ARMSubtarget.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a3950c4fb58605b0318d22b785ec0f47b"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a3950c4fb58605b0318d22b785ec0f47b">llvm::ARMSubtarget::ignoreCSRForAllocationOrder</a></div><div class="ttdeci">bool ignoreCSRForAllocationOrder(const MachineFunction &amp;MF, unsigned PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00469">ARMSubtarget.cpp:469</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a18ff0b01bdb57bf15f1879917450bba6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a18ff0b01bdb57bf15f1879917450bba6">llvm::ARMSubtarget::hasARMOps</a></div><div class="ttdeci">bool hasARMOps() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00606">ARMSubtarget.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fab3fe7dd772b83fe486e6eac19095c073"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fab3fe7dd772b83fe486e6eac19095c073">llvm::ARMSubtarget::CortexA75</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00061">ARMSubtarget.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa7546debf01dd481e024c1dbacf2da4a6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa7546debf01dd481e024c1dbacf2da4a6">llvm::ARMSubtarget::CortexR52</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00069">ARMSubtarget.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fac30cfa627fe12dfefdb3f2b571d6556f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac30cfa627fe12dfefdb3f2b571d6556f">llvm::ARMSubtarget::CortexA5</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00054">ARMSubtarget.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a04a7a2673be4369255e3f448111bf5e8"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a04a7a2673be4369255e3f448111bf5e8">llvm::ARMSubtarget::hasV8Ops</a></div><div class="ttdeci">bool hasV8Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00576">ARMSubtarget.h:576</a></div></div>
<div class="ttc" id="Thumb2InstrInfo_8h_html"><div class="ttname"><a href="Thumb2InstrInfo_8h.html">Thumb2InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_af929c73622bbdd55d4190551fa813a9b"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#af929c73622bbdd55d4190551fa813a9b">llvm::TargetOptions::ExceptionModel</a></div><div class="ttdeci">ExceptionHandling ExceptionModel</div><div class="ttdoc">What exception model to use. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00306">TargetOptions.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00035">ARMBaseInstrInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_ac10ac4576e030b231e1fbb5a8272f01f"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#ac10ac4576e030b231e1fbb5a8272f01f">llvm::GlobalValue::hasCommonLinkage</a></div><div class="ttdeci">bool hasCommonLinkage() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00449">GlobalValue.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a43deb1b2c2e73ff4adac8e70e91b672b"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a43deb1b2c2e73ff4adac8e70e91b672b">llvm::ARMSubtarget::isGVIndirectSymbol</a></div><div class="ttdeci">bool isGVIndirectSymbol(const GlobalValue *GV) const</div><div class="ttdoc">True if the GV will be accessed via an indirect symbol. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00349">ARMSubtarget.cpp:349</a></div></div>
<div class="ttc" id="CodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0a1a6e0eefe6c7dc18a625e2e8514143"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0a1a6e0eefe6c7dc18a625e2e8514143">llvm::ARMSubtarget::IsLittle</a></div><div class="ttdeci">bool IsLittle</div><div class="ttdoc">IsLittle - The target is Little Endian. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00484">ARMSubtarget.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa5c034d7a2cab10c0350f429a30ede257"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa5c034d7a2cab10c0350f429a30ede257">llvm::ARMSubtarget::CortexA53</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00055">ARMSubtarget.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a3a836d13054c955936239198ed1a5bce"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a3a836d13054c955936239198ed1a5bce">llvm::ARMSubtarget::enableAtomicExpand</a></div><div class="ttdeci">bool enableAtomicExpand() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00405">ARMSubtarget.cpp:405</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac7324b67d7e3be270177e6590f0bb1e5a15d56a42a3f8569bb24a0cdc215d9729"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5a15d56a42a3f8569bb24a0cdc215d9729">llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess</a></div><div class="ttdoc">Can load/store 2 registers/cycle, but needs an extra cycle if the access is not 64-bit aligned...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00125">ARMSubtarget.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aa4a9faae0101445ec286f433ec4e2629"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aa4a9faae0101445ec286f433ec4e2629">llvm::ARMSubtarget::isXRaySupported</a></div><div class="ttdeci">bool isXRaySupported() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00143">ARMSubtarget.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a9081780df48b178e62a7c9290f27bfb6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a9081780df48b178e62a7c9290f27bfb6">llvm::ARMSubtarget::NoARM</a></div><div class="ttdeci">bool NoARM</div><div class="ttdoc">NoARM - True if subtarget does not support ARM mode execution. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00234">ARMSubtarget.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae9b7a94d4fd590c312063ba16b72c8a5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae9b7a94d4fd590c312063ba16b72c8a5">llvm::ARMSubtarget::hasV6T2Ops</a></div><div class="ttdeci">bool hasV6T2Ops() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00574">ARMSubtarget.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1ARMRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1ARMRegisterBankInfo.html">llvm::ARMRegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks. </div><div class="ttdef"><b>Definition:</b> <a href="ARMRegisterBankInfo_8h_source.html#l00031">ARMRegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a60b8559634130214660d6f0270369838"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a60b8559634130214660d6f0270369838">llvm::ARMSubtarget::isTargetDarwin</a></div><div class="ttdeci">bool isTargetDarwin() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00700">ARMSubtarget.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aec40a1e3aa8d47e424dd1db21dfbbce0"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aec40a1e3aa8d47e424dd1db21dfbbce0">llvm::ARMSubtarget::PreISelOperandLatencyAdjustment</a></div><div class="ttdeci">int PreISelOperandLatencyAdjustment</div><div class="ttdoc">The adjustment that we need to apply to get the operand latency from the operand cycle returned by th...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00469">ARMSubtarget.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a846a6b6b666a842d3a17f128e1826bc4"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a846a6b6b666a842d3a17f128e1826bc4">llvm::TargetMachine::getRelocationModel</a></div><div class="ttdeci">Reloc::Model getRelocationModel() const</div><div class="ttdoc">Returns the code generation relocation model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00070">TargetMachine.cpp:70</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471faa4866d06e67f249c766f1d491b3a8bc4"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faa4866d06e67f249c766f1d491b3a8bc4">llvm::ARMSubtarget::CortexA35</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00053">ARMSubtarget.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00044">ARMSubtarget.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_abda7127aefed4c41b1aee1143325191e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#abda7127aefed4c41b1aee1143325191e">llvm::ARMSubtarget::isTargetWatchABI</a></div><div class="ttdeci">bool isTargetWatchABI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00703">ARMSubtarget.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fac43289f5140f74364be5bae088ae4023"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac43289f5140f74364be5bae088ae4023">llvm::ARMSubtarget::CortexR4F</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00067">ARMSubtarget.h:67</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00030">Legalizer.h:30</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203"><div class="ttname"><a href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a7c3b28ac22b54846d8fed24da8ac8203">NoRestrictedIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00056">ARMSubtarget.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="GlobalValue_8h_html"><div class="ttname"><a href="GlobalValue_8h.html">GlobalValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a305f7bdd75fb674c665306eed2a6dcde"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a305f7bdd75fb674c665306eed2a6dcde">llvm::ARMSubtarget::ARMProcFamily</a></div><div class="ttdeci">ARMProcFamilyEnum ARMProcFamily</div><div class="ttdoc">ARMProcFamily - ARM processor family: Cortex-A8, Cortex-A9, and others. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00135">ARMSubtarget.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a65ffddf9935139cf113d2a4b43173bc0"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a65ffddf9935139cf113d2a4b43173bc0">llvm::ARMSubtarget::RestrictIT</a></div><div class="ttdeci">bool RestrictIT</div><div class="ttdoc">RestrictIT - If true, the subtarget disallows generation of deprecated IT blocks to conform to ARMv8 ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00423">ARMSubtarget.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad4237b7a757b3c371d97e268a4ff83b6"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad4237b7a757b3c371d97e268a4ff83b6">llvm::TargetMachine::shouldAssumeDSOLocal</a></div><div class="ttdeci">bool shouldAssumeDSOLocal(const Module &amp;M, const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00094">TargetMachine.cpp:94</a></div></div>
<div class="ttc" id="ARMRegisterBankInfo_8h_html"><div class="ttname"><a href="ARMRegisterBankInfo_8h.html">ARMRegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for ARM. </div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a3f0aa13c7ee69585e9a848f475a4a814"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a3f0aa13c7ee69585e9a848f475a4a814">UseFusedMulOps</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseFusedMulOps(&quot;arm-use-mulops&quot;, cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a7349230a719441eff31e1c8651ae9e21"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a7349230a719441eff31e1c8651ae9e21">llvm::ARMSubtarget::stackAlignment</a></div><div class="ttdeci">Align stackAlignment</div><div class="ttdoc">stackAlignment - The minimum alignment known to hold of the stack frame on entry to the function and ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00453">ARMSubtarget.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae477aca96efeb96f5ad038393073a70c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae477aca96efeb96f5ad038393073a70c">llvm::ARMSubtarget::isMClass</a></div><div class="ttdeci">bool isMClass() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00770">ARMSubtarget.h:770</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_aa4d45afd38f4448b26f7614767bf6fd8"><div class="ttname"><a href="ARMSubtarget_8cpp.html#aa4d45afd38f4448b26f7614767bf6fd8">EnableSubRegLiveness</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSubRegLiveness(&quot;arm-enable-subreg-liveness&quot;, cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a8fa743aa76b6902028f8a643dfb87171"><div class="ttname"><a href="namespacellvm_1_1cl.html#a8fa743aa76b6902028f8a643dfb87171">llvm::cl::values</a></div><div class="ttdeci">ValuesClass values(OptsTy... Options)</div><div class="ttdoc">Helper to build a ValuesClass by forwarding a variable number of arguments as an initializer list to ...</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00692">CommandLine.h:692</a></div></div>
<div class="ttc" id="ARMLegalizerInfo_8h_html"><div class="ttname"><a href="ARMLegalizerInfo_8h.html">ARMLegalizerInfo.h</a></div><div class="ttdoc">This file declares the targeting of the Machinelegalizer class for ARM. </div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fad9d5c3607bccffd81125ad4307b137a5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad9d5c3607bccffd81125ad4307b137a5">llvm::ARMSubtarget::CortexA57</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00057">ARMSubtarget.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ad0b49699b3961f3ffc391633d3d975de"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ad0b49699b3961f3ffc391633d3d975de">llvm::ARMSubtarget::useMachineScheduler</a></div><div class="ttdeci">bool useMachineScheduler() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00762">ARMSubtarget.h:762</a></div></div>
<div class="ttc" id="ARMFrameLowering_8h_html"><div class="ttname"><a href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a></div></div>
<div class="ttc" id="ARMTargetMachine_8h_html"><div class="ttname"><a href="ARMTargetMachine_8h.html">ARMTargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a35fea9990d0205966c516f00e0f84102a7424602c00cf8320e081c29111bdeef7"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a7424602c00cf8320e081c29111bdeef7">llvm::ARMBaseTargetMachine::ARM_ABI_APCS</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00031">ARMTargetMachine.h:31</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6"><div class="ttname"><a href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2ab849f8954237a1de889c7720af9ae6d6">DefaultIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00054">ARMSubtarget.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9"><div class="ttname"><a href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00125">CommandLine.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_abb09db483ec58bc265994fd4924592d5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#abb09db483ec58bc265994fd4924592d5">llvm::ARMSubtarget::isGVInGOT</a></div><div class="ttdeci">bool isGVInGOT(const GlobalValue *GV) const</div><div class="ttdoc">Returns the constant pool modifier needed to access the GV. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00363">ARMSubtarget.cpp:363</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a251fc5156cdf171e44a7a4463609fe8a"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a251fc5156cdf171e44a7a4463609fe8a">llvm::ARM::ArchKind</a></div><div class="ttdeci">ArchKind</div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetParser_8h_source.html#l00090">ARMTargetParser.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a4f7d9339ba6fd6b1cd9dedc400378355"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a4f7d9339ba6fd6b1cd9dedc400378355">llvm::ARMSubtarget::getMispredictionPenalty</a></div><div class="ttdeci">unsigned getMispredictionPenalty() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00368">ARMSubtarget.cpp:368</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a16350880c9e7c3b3c6f960644b0abd6c"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a16350880c9e7c3b3c6f960644b0abd6c">llvm::ARMSubtarget::ARMSubtarget</a></div><div class="ttdeci">ARMSubtarget(const Triple &amp;TT, const std::string &amp;CPU, const std::string &amp;FS, const ARMBaseTargetMachine &amp;TM, bool IsLittle, bool MinSize=false)</div><div class="ttdoc">This constructor initializes the data members to match that of the specified triple. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00096">ARMSubtarget.cpp:96</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a6bbefdb51faf1628994f66f72e89b124"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a6bbefdb51faf1628994f66f72e89b124">llvm::ARMSubtarget::PrefLoopLogAlignment</a></div><div class="ttdeci">unsigned PrefLoopLogAlignment</div><div class="ttdoc">What alignment is preferred for loop bodies, in log2(bytes). </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00472">ARMSubtarget.h:472</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a33108d181242a6b5c92f1bdb81d38128"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a33108d181242a6b5c92f1bdb81d38128">llvm::Reloc::RWPI</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a90ff14194f77a2cd0afb651a97acf27f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a90ff14194f77a2cd0afb651a97acf27f">llvm::ARMSubtarget::isAPCS_ABI</a></div><div class="ttdeci">bool isAPCS_ABI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00326">ARMSubtarget.cpp:326</a></div></div>
<div class="ttc" id="classARMGenSubtargetInfo_html"><div class="ttname"><a href="classARMGenSubtargetInfo.html">ARMGenSubtargetInfo</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aa7235be90dc59a51a6bb25bd8827144f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aa7235be90dc59a51a6bb25bd8827144f">llvm::ARMSubtarget::getCallLowering</a></div><div class="ttdeci">const CallLowering * getCallLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00127">ARMSubtarget.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a28022a656eb8dc55e5a2d9e59300181d"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a28022a656eb8dc55e5a2d9e59300181d">llvm::ARMSubtarget::useWideStrideVFP</a></div><div class="ttdeci">bool useWideStrideVFP() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00661">ARMSubtarget.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa4ac004e331c1a8b197f1fc601759f70d"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa4ac004e331c1a8b197f1fc601759f70d">llvm::ARMSubtarget::Kryo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00073">ARMSubtarget.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_ad2d9e5a5c22d594a05d4feae337de252"><div class="ttname"><a href="classllvm_1_1Triple.html#ad2d9e5a5c22d594a05d4feae337de252">llvm::Triple::getArchName</a></div><div class="ttdeci">StringRef getArchName() const</div><div class="ttdoc">getArchName - Get the architecture (first) component of the triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8cpp_source.html#l00994">Triple.cpp:994</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1a70f0c9b3f37e8e70a1242c394ed46e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1a70f0c9b3f37e8e70a1242c394ed46e">llvm::ARMSubtarget::ParseSubtargetFeatures</a></div><div class="ttdeci">void ParseSubtargetFeatures(StringRef CPU, StringRef FS)</div><div class="ttdoc">ParseSubtargetFeatures - Parses features string setting specified subtarget options. </div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMInstrInfo.html">llvm::ARMInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMInstrInfo_8h_source.html#l00022">ARMInstrInfo.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa666f4227c096d21807836b1ee8b9d96f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa666f4227c096d21807836b1ee8b9d96f">llvm::ARMSubtarget::NeoverseN1</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00074">ARMSubtarget.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM_html_a75e18d4bc8fef7e89c1222c6b6cf8638"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a75e18d4bc8fef7e89c1222c6b6cf8638">llvm::ARM::parseArch</a></div><div class="ttdeci">ArchKind parseArch(StringRef Arch)</div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetParser_8cpp_source.html#l00027">ARMTargetParser.cpp:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_adc1b5e30ed9bf38be74c079ac97b2f44"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#adc1b5e30ed9bf38be74c079ac97b2f44">llvm::ARMSubtarget::isTargetLinux</a></div><div class="ttdeci">bool isTargetLinux() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00704">ARMSubtarget.h:704</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a20228b431bb0e2852055ea7815a46743"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a20228b431bb0e2852055ea7815a46743">llvm::ARMSubtarget::getGPRAllocationOrder</a></div><div class="ttdeci">unsigned getGPRAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00438">ARMSubtarget.cpp:438</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html">llvm::ARMBaseTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00027">ARMTargetMachine.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fae2e25bb56010b38dc7c75b21f2769b01"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fae2e25bb56010b38dc7c75b21f2769b01">llvm::ARMSubtarget::CortexA9</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00064">ARMSubtarget.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a4cd3222767747226351eebf8488f74c2"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a4cd3222767747226351eebf8488f74c2">llvm::ARMSubtarget::SchedModel</a></div><div class="ttdeci">MCSchedModel SchedModel</div><div class="ttdoc">SchedModel - Processor specific instruction costs. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00490">ARMSubtarget.h:490</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a8bf3fec58f4eb414cd6e316b3b877d43"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a8bf3fec58f4eb414cd6e316b3b877d43">llvm::ARMSubtarget::disablePostRAScheduler</a></div><div class="ttdeci">bool disablePostRAScheduler() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00763">ARMSubtarget.h:763</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa458c38915432ff79a4443e71c012532e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa458c38915432ff79a4443e71c012532e">llvm::ARMSubtarget::CortexA17</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00051">ARMSubtarget.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac5c330415d1cbbde2aff5b41aca13880"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac5c330415d1cbbde2aff5b41aca13880">llvm::ARMSubtarget::Options</a></div><div class="ttdeci">const TargetOptions &amp; Options</div><div class="ttdoc">Options passed via command line that could influence the target. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00496">ARMSubtarget.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a30cb863799efd80f6d23e2ac3612cf2b"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a30cb863799efd80f6d23e2ac3612cf2b">llvm::ARMBaseTargetMachine::isTargetHardFloat</a></div><div class="ttdeci">bool isTargetHardFloat() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00064">ARMTargetMachine.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ab350a605a0177796108c2364c678ccdb"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ab350a605a0177796108c2364c678ccdb">llvm::ARMSubtarget::initializeSubtargetDependencies</a></div><div class="ttdeci">ARMSubtarget &amp; initializeSubtargetDependencies(StringRef CPU, StringRef FS)</div><div class="ttdoc">initializeSubtargetDependencies - Initializes using a CPU and feature string so that we can use initi...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00080">ARMSubtarget.cpp:80</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a63af308efea4b9571d7a8aaf419fa2ee"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a63af308efea4b9571d7a8aaf419fa2ee">llvm::ARMSubtarget::useStride4VFPs</a></div><div class="ttdeci">bool useStride4VFPs() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00407">ARMSubtarget.cpp:407</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a35fea9990d0205966c516f00e0f84102a5db5a8ac18cb47ad6f78ed8b3694b462"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102a5db5a8ac18cb47ad6f78ed8b3694b462">llvm::ARMBaseTargetMachine::ARM_ABI_UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00030">ARMTargetMachine.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a717186a2492b294d33a8a33fd85be6bf"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a717186a2492b294d33a8a33fd85be6bf">llvm::ARMSubtarget::isROPI</a></div><div class="ttdeci">bool isROPI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00340">ARMSubtarget.cpp:340</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="CommandLine_8h_html_a187fd767976b311c09dff5e05ac0c1bc"><div class="ttname"><a href="CommandLine_8h.html#a187fd767976b311c09dff5e05ac0c1bc">clEnumValN</a></div><div class="ttdeci">#define clEnumValN(ENUMVAL, FLAGNAME, DESC)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00667">CommandLine.h:667</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00929">LegalizerInfo.h:929</a></div></div>
<div class="ttc" id="TargetParser_8h_html"><div class="ttname"><a href="TargetParser_8h.html">TargetParser.h</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a98c6fde4aa00137c116fa5eea675b4ec"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a98c6fde4aa00137c116fa5eea675b4ec">IT</a></div><div class="ttdeci">static cl::opt&lt; ITMode &gt; IT(cl::desc(&quot;IT block support&quot;), cl::Hidden, cl::init(DefaultIT), cl::ZeroOrMore, cl::values(clEnumValN(DefaultIT, &quot;arm-default-it&quot;, &quot;Generate IT block based on arch&quot;), clEnumValN(RestrictedIT, &quot;arm-restrict-it&quot;, &quot;Disallow deprecated IT based on ARMv8&quot;), clEnumValN(NoRestrictedIT, &quot;arm-no-restrict-it&quot;, &quot;Allow IT blocks based on ARMv7&quot;)))</div></div>
<div class="ttc" id="classllvm_1_1InstructionSelector_html"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html">llvm::InstructionSelector</a></div><div class="ttdoc">Provides the logic to select generic machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelector_8h_source.html#l00381">InstructionSelector.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a366b7fda111b63c2bf86c1b81a9cc362"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a366b7fda111b63c2bf86c1b81a9cc362">llvm::ARMSubtarget::isThumb2</a></div><div class="ttdeci">bool isThumb2() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00768">ARMSubtarget.h:768</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0fc3f4bcdd9062a6c5ba8562de01df55"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0fc3f4bcdd9062a6c5ba8562de01df55">llvm::ARMSubtarget::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00698">ARMSubtarget.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ab72e4138f74d00bef2662c937b4feb98"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ab72e4138f74d00bef2662c937b4feb98">llvm::ARMSubtarget::isTargetIOS</a></div><div class="ttdeci">bool isTargetIOS() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00701">ARMSubtarget.h:701</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa6701ce168fa37daf66af6417c1729f28"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6701ce168fa37daf66af6417c1729f28">llvm::ARMSubtarget::CortexA72</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00059">ARMSubtarget.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa72e68545a167dc75fe982803d4e84731"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa72e68545a167dc75fe982803d4e84731">llvm::ARMSubtarget::Krait</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00072">ARMSubtarget.h:72</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42"><div class="ttname"><a href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2a37501381a8242efe2f26219eead4ef42">RestrictedIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00055">ARMSubtarget.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a0e5ffac7fd84af772a216629f8bd6da9"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a0e5ffac7fd84af772a216629f8bd6da9">llvm::TargetMachine::isPositionIndependent</a></div><div class="ttdeci">bool isPositionIndependent() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00044">TargetMachine.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa59b87afb22ca1300f34bb3f29e860408"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa59b87afb22ca1300f34bb3f29e860408">llvm::ARMSubtarget::CortexA55</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00056">ARMSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a3e862bf1af875e84e9920cec2fc9c473"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a3e862bf1af875e84e9920cec2fc9c473">llvm::ARMSubtarget::ReserveR9</a></div><div class="ttdeci">bool ReserveR9</div><div class="ttdoc">ReserveR9 - True if R9 is not available as a general purpose register. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00237">ARMSubtarget.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="MCTargetOptions_8h_html"><div class="ttname"><a href="MCTargetOptions_8h.html">MCTargetOptions.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a2ca3855108426698ff21517a7c884c84a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a6adf97f83acf6453d4a6a4b1070f3754">llvm::ExceptionHandling::None</a></div><div class="ttdoc">No exception support. </div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a62b68a81d2aae79d68d64fac49cbe252"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a62b68a81d2aae79d68d64fac49cbe252">llvm::ARMSubtarget::InstrItins</a></div><div class="ttdeci">InstrItineraryData InstrItins</div><div class="ttdoc">Selected instruction itineraries (one entry per itinerary class.) </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00493">ARMSubtarget.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aab5e686b161f46270b42d9289c40c48b"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aab5e686b161f46270b42d9289c40c48b">llvm::ARMSubtarget::UseNEONForSinglePrecisionFP</a></div><div class="ttdeci">bool UseNEONForSinglePrecisionFP</div><div class="ttdoc">UseNEONForSinglePrecisionFP - if the NEONFP attribute has been specified. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00196">ARMSubtarget.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471faeb9b87ed91131d7fc3694aab4bfc89a6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faeb9b87ed91131d7fc3694aab4bfc89a6">llvm::ARMSubtarget::Exynos</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00071">ARMSubtarget.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a5485dfe9e347ea47856fb5e305e90d73"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a5485dfe9e347ea47856fb5e305e90d73">llvm::ARMSubtarget::getRegisterInfo</a></div><div class="ttdeci">const ARMBaseRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00538">ARMSubtarget.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz). </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00630">Function.h:630</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a7afee8c81c6cada000d6ed7e3b7f2044"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a7afee8c81c6cada000d6ed7e3b7f2044">llvm::ARMSubtarget::PartialUpdateClearance</a></div><div class="ttdeci">unsigned PartialUpdateClearance</div><div class="ttdoc">Clearance before partial register updates (in number of instructions) </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00461">ARMSubtarget.h:461</a></div></div>
<div class="ttc" id="classllvm_1_1ARMCallLowering_html"><div class="ttname"><a href="classllvm_1_1ARMCallLowering.html">llvm::ARMCallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMCallLowering_8h_source.html#l00031">ARMCallLowering.h:31</a></div></div>
<div class="ttc" id="Thumb1InstrInfo_8h_html"><div class="ttname"><a href="Thumb1InstrInfo_8h.html">Thumb1InstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aae326d7c694f98af61c453f4a9a5098a"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aae326d7c694f98af61c453f4a9a5098a">llvm::ARMSubtarget::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00766">ARMSubtarget.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa6db6196ad75d8696334fedb49fa93408"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa6db6196ad75d8696334fedb49fa93408">llvm::ARMSubtarget::Swift</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00075">ARMSubtarget.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a0456a35c1b666bd1b89defc942aed435"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a0456a35c1b666bd1b89defc942aed435">llvm::ARMSubtarget::isTargetMachO</a></div><div class="ttdeci">bool isTargetMachO() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00711">ARMSubtarget.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a41f0a90bcbd2fdd8a141ca48a8f05810"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a41f0a90bcbd2fdd8a141ca48a8f05810">llvm::ARMSubtarget::enableSubRegLiveness</a></div><div class="ttdeci">bool enableSubRegLiveness() const override</div><div class="ttdoc">Check whether this subtarget wants to use subregister liveness. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00385">ARMSubtarget.cpp:385</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a44372fedd70001a500198ddf6f28edc3"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a44372fedd70001a500198ddf6f28edc3">llvm::ARMSubtarget::MVEVectorCostFactor</a></div><div class="ttdeci">unsigned MVEVectorCostFactor</div><div class="ttdoc">The cost factor for MVE instructions, representing the multiple beats an. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00477">ARMSubtarget.h:477</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a154d5066ba40a202a471928dd415c9c2"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a154d5066ba40a202a471928dd415c9c2">llvm::ARMSubtarget::LdStMultipleTiming</a></div><div class="ttdeci">ARMLdStMultipleTiming LdStMultipleTiming</div><div class="ttdoc">What kind of timing do load multiple/store multiple have (double issue, single issue etc)...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00465">ARMSubtarget.h:465</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fac51daa1177ae4cd24e36e50f8d70f023"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fac51daa1177ae4cd24e36e50f8d70f023">llvm::ARMSubtarget::CortexA73</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00060">ARMSubtarget.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseTargetMachine_html_a35fea9990d0205966c516f00e0f84102af871cdc1efbb58999dd6b201aeb9f28a"><div class="ttname"><a href="classllvm_1_1ARMBaseTargetMachine.html#a35fea9990d0205966c516f00e0f84102af871cdc1efbb58999dd6b201aeb9f28a">llvm::ARMBaseTargetMachine::ARM_ABI_AAPCS16</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMTargetMachine_8h_source.html#l00033">ARMTargetMachine.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1531f96825254c3ef8b1b9272894290f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1531f96825254c3ef8b1b9272894290f">llvm::ARMSubtarget::enablePostRAScheduler</a></div><div class="ttdeci">bool enablePostRAScheduler() const override</div><div class="ttdoc">True for some subtargets at &gt; -O0. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00388">ARMSubtarget.cpp:388</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac7324b67d7e3be270177e6590f0bb1e5aeeb858b21b645dd260c1c4b16ccb5e23"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5aeeb858b21b645dd260c1c4b16ccb5e23">llvm::ARMSubtarget::SingleIssuePlusExtras</a></div><div class="ttdoc">Can load/store 1 register/cycle, but needs an extra cycle for address computation and potentially als...</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00130">ARMSubtarget.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a8c3b13f075bc8f93ee480941b2318bfd"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a8c3b13f075bc8f93ee480941b2318bfd">llvm::ARMSubtarget::getInstructionSelector</a></div><div class="ttdeci">InstructionSelector * getInstructionSelector() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00131">ARMSubtarget.cpp:131</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_af2741cb32381997a1e0f074f63d977ae"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#af2741cb32381997a1e0f074f63d977ae">llvm::MCAsmInfo::getExceptionHandlingType</a></div><div class="ttdeci">ExceptionHandling getExceptionHandlingType() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00602">MCAsmInfo.h:602</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MC_html_a75ddefa73424c22bf38f9b6f4620dab4"><div class="ttname"><a href="namespacellvm_1_1ARM__MC.html#a75ddefa73424c22bf38f9b6f4620dab4">llvm::ARM_MC::ParseARMTriple</a></div><div class="ttdeci">std::string ParseARMTriple(const Triple &amp;TT, StringRef CPU)</div><div class="ttdef"><b>Definition:</b> <a href="ARMMCTargetDesc_8cpp_source.html#l00136">ARMMCTargetDesc.cpp:136</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ad3a88643e75be7b1d422605b591ab291"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ad3a88643e75be7b1d422605b591ab291">llvm::ARMSubtarget::isRWPI</a></div><div class="ttdeci">bool isRWPI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00344">ARMSubtarget.cpp:344</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ac7324b67d7e3be270177e6590f0bb1e5a97d6452d484864e16c59e4c1032af8dc"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ac7324b67d7e3be270177e6590f0bb1e5a97d6452d484864e16c59e4c1032af8dc">llvm::ARMSubtarget::DoubleIssue</a></div><div class="ttdoc">Can load/store 2 registers/cycle. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00122">ARMSubtarget.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a3f058939ca1c84b29fba5c96ff4a0f02"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a3f058939ca1c84b29fba5c96ff4a0f02">llvm::ARMSubtarget::isTargetWindows</a></div><div class="ttdeci">bool isTargetWindows() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00707">ARMSubtarget.h:707</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a4e77a418bcc57002a5041ac7c98ddcb2"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a4e77a418bcc57002a5041ac7c98ddcb2">llvm::ARMSubtarget::CPUString</a></div><div class="ttdeci">std::string CPUString</div><div class="ttdoc">CPUString - String name of used CPU. </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00456">ARMSubtarget.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="ARMCallLowering_8h_html"><div class="ttname"><a href="ARMCallLowering_8h.html">ARMCallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_acbbb330e8817f52f88262fac3e887600"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#acbbb330e8817f52f88262fac3e887600">llvm::ARMSubtarget::hasAnyDataBarrier</a></div><div class="ttdeci">bool hasAnyDataBarrier() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00633">ARMSubtarget.h:633</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a4770761f6abfb5c6e20e1ef9df9441c4"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a4770761f6abfb5c6e20e1ef9df9441c4">ForceFastISel</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ForceFastISel(&quot;arm-force-fast-isel&quot;, cl::init(false), cl::Hidden)</div><div class="ttdoc">ForceFastISel - Use the fast-isel, even for subtargets where it is not currently supported (for testi...</div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a5580e4c06cf7c1cc2d1c2ef00534ac17"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a5580e4c06cf7c1cc2d1c2ef00534ac17">llvm::Reloc::ROPI</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_acd10987f88cf72d75845f32397f768a2"><div class="ttname"><a href="ARMSubtarget_8cpp.html#acd10987f88cf72d75845f32397f768a2">ITMode</a></div><div class="ttdeci">ITMode</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00053">ARMSubtarget.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471faeb05712cf7ca7c7cdb51e33fc266a5b3"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471faeb05712cf7ca7c7cdb51e33fc266a5b3">llvm::ARMSubtarget::Others</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00047">ARMSubtarget.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ad0b122c9e993cea45116667c05e04988"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ad0b122c9e993cea45116667c05e04988">llvm::ARMSubtarget::isAAPCS_ABI</a></div><div class="ttdeci">bool isAAPCS_ABI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00330">ARMSubtarget.cpp:330</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fafd61f5f5ce118434a3a2aad3a8f161c6"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fafd61f5f5ce118434a3a2aad3a8f161c6">llvm::ARMSubtarget::CortexR5</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00068">ARMSubtarget.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1Thumb1FrameLowering_html"><div class="ttname"><a href="classllvm_1_1Thumb1FrameLowering.html">llvm::Thumb1FrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="Thumb1FrameLowering_8h_source.html#l00019">Thumb1FrameLowering.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa3373f0bdfd7887b24199addde527321d"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa3373f0bdfd7887b24199addde527321d">llvm::ARMSubtarget::CortexA15</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00050">ARMSubtarget.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa3183646ce288d6cb225bb476286721d8"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa3183646ce288d6cb225bb476286721d8">llvm::ARMSubtarget::CortexA32</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00052">ARMSubtarget.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a304b3291f41e0b13f4d09cab42f77a3f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a304b3291f41e0b13f4d09cab42f77a3f">llvm::ARMSubtarget::hasThumb2</a></div><div class="ttdeci">bool hasThumb2() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00769">ARMSubtarget.h:769</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a204ddbcb57192f931789f22e835aa26e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a204ddbcb57192f931789f22e835aa26e">llvm::ARMSubtarget::getRegBankInfo</a></div><div class="ttdeci">const RegisterBankInfo * getRegBankInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00139">ARMSubtarget.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a3bda6b04debe6e44dc3f255e069c01e8"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a3bda6b04debe6e44dc3f255e069c01e8">llvm::ARMSubtarget::isAAPCS16_ABI</a></div><div class="ttdeci">bool isAAPCS16_ABI() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8cpp_source.html#l00335">ARMSubtarget.cpp:335</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1ef1ab2ddea61481fc5d146420e6a736"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1ef1ab2ddea61481fc5d146420e6a736">llvm::ARMSubtarget::UseSjLjEH</a></div><div class="ttdeci">bool UseSjLjEH</div><div class="ttdoc">UseSjLjEH - If true, the target uses SjLj exception handling (e.g. iOS). </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00442">ARMSubtarget.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fa5798c75d9ca6aec65be0469c555e9cf1"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fa5798c75d9ca6aec65be0469c555e9cf1">llvm::ARMSubtarget::CortexR7</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00070">ARMSubtarget.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a2087132740838f877daf6cf7e33ce756"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a2087132740838f877daf6cf7e33ce756">llvm::ARMSubtarget::MaxInterleaveFactor</a></div><div class="ttdeci">unsigned MaxInterleaveFactor</div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00458">ARMSubtarget.h:458</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a1f30745dc0351a55935d08768ad5471fad0c5ac531a314cd4a6fb96af8fdc37f3"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a1f30745dc0351a55935d08768ad5471fad0c5ac531a314cd4a6fb96af8fdc37f3">llvm::ARMSubtarget::CortexA7</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00058">ARMSubtarget.h:58</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:55 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
