
####################################################
# Sites
sites - DSP48_X0Y10 DSP48_X0Y11 DSP48_X0Y12 DSP48_X0Y13 DSP48_X0Y4 DSP48_X0Y5 DSP48_X0Y6 DSP48_X0Y7 DSP48_X0Y8 DSP48_X0Y9 RAMB18_X0Y10 RAMB18_X0Y11 RAMB18_X0Y12 RAMB18_X0Y13 RAMB18_X0Y4 RAMB18_X0Y5 RAMB18_X0Y6 RAMB18_X0Y7 RAMB18_X0Y8 RAMB18_X0Y9 RAMB36_X0Y2 RAMB36_X0Y3 RAMB36_X0Y4 RAMB36_X0Y5 RAMB36_X0Y6 SLICE_X10Y10 SLICE_X10Y11 SLICE_X10Y12 SLICE_X10Y13 SLICE_X10Y14 SLICE_X10Y15 SLICE_X10Y16 SLICE_X10Y17 SLICE_X10Y18 SLICE_X10Y19 SLICE_X10Y20 SLICE_X10Y21 SLICE_X10Y22 SLICE_X10Y23 SLICE_X10Y24 SLICE_X10Y25 SLICE_X10Y26 SLICE_X10Y27 SLICE_X10Y28 SLICE_X10Y29 SLICE_X10Y30 SLICE_X10Y31 SLICE_X10Y32 SLICE_X10Y33 SLICE_X10Y34 SLICE_X10Y35 SLICE_X10Y36 SLICE_X10Y8 SLICE_X10Y9 SLICE_X11Y10 SLICE_X11Y11 SLICE_X11Y12 SLICE_X11Y13 SLICE_X11Y14 SLICE_X11Y15 SLICE_X11Y16 SLICE_X11Y17 SLICE_X11Y18 SLICE_X11Y19 SLICE_X11Y20 SLICE_X11Y21 SLICE_X11Y22 SLICE_X11Y23 SLICE_X11Y24 SLICE_X11Y25 SLICE_X11Y26 SLICE_X11Y27 SLICE_X11Y28 SLICE_X11Y29 SLICE_X11Y30 SLICE_X11Y31 SLICE_X11Y32 SLICE_X11Y33 SLICE_X11Y34 SLICE_X11Y35 SLICE_X11Y36 SLICE_X11Y8 SLICE_X11Y9 SLICE_X12Y10 SLICE_X12Y11 SLICE_X12Y12 SLICE_X12Y13 SLICE_X12Y14 SLICE_X12Y15 SLICE_X12Y16 SLICE_X12Y17 SLICE_X12Y18 SLICE_X12Y19 SLICE_X12Y20 SLICE_X12Y21 SLICE_X12Y22 SLICE_X12Y23 SLICE_X12Y24 SLICE_X12Y25 SLICE_X12Y26 SLICE_X12Y27 SLICE_X12Y28 SLICE_X12Y29 SLICE_X12Y30 SLICE_X12Y31 SLICE_X12Y32 SLICE_X12Y33 SLICE_X12Y34 SLICE_X12Y35 SLICE_X12Y36 SLICE_X12Y8 SLICE_X12Y9 SLICE_X13Y10 SLICE_X13Y11 SLICE_X13Y12 SLICE_X13Y13 SLICE_X13Y14 SLICE_X13Y15 SLICE_X13Y16 SLICE_X13Y17 SLICE_X13Y18 SLICE_X13Y19 SLICE_X13Y20 SLICE_X13Y21 SLICE_X13Y22 SLICE_X13Y23 SLICE_X13Y24 SLICE_X13Y25 SLICE_X13Y26 SLICE_X13Y27 SLICE_X13Y28 SLICE_X13Y29 SLICE_X13Y30 SLICE_X13Y31 SLICE_X13Y32 SLICE_X13Y33 SLICE_X13Y34 SLICE_X13Y35 SLICE_X13Y36 SLICE_X13Y8 SLICE_X13Y9 SLICE_X14Y10 SLICE_X14Y11 SLICE_X14Y12 SLICE_X14Y13 SLICE_X14Y14 SLICE_X14Y15 SLICE_X14Y16 SLICE_X14Y17 SLICE_X14Y18 SLICE_X14Y19 SLICE_X14Y20 SLICE_X14Y21 SLICE_X14Y22 SLICE_X14Y23 SLICE_X14Y24 SLICE_X14Y25 SLICE_X14Y26 SLICE_X14Y27 SLICE_X14Y28 SLICE_X14Y29 SLICE_X14Y30 SLICE_X14Y31 SLICE_X14Y32 SLICE_X14Y33 SLICE_X14Y34 SLICE_X14Y35 SLICE_X14Y36 SLICE_X14Y8 SLICE_X14Y9 SLICE_X15Y10 SLICE_X15Y11 SLICE_X15Y12 SLICE_X15Y13 SLICE_X15Y14 SLICE_X15Y15 SLICE_X15Y16 SLICE_X15Y17 SLICE_X15Y18 SLICE_X15Y19 SLICE_X15Y20 SLICE_X15Y21 SLICE_X15Y22 SLICE_X15Y23 SLICE_X15Y24 SLICE_X15Y25 SLICE_X15Y26 SLICE_X15Y27 SLICE_X15Y28 SLICE_X15Y29 SLICE_X15Y30 SLICE_X15Y31 SLICE_X15Y32 SLICE_X15Y33 SLICE_X15Y34 SLICE_X15Y35 SLICE_X15Y36 SLICE_X15Y8 SLICE_X15Y9 SLICE_X16Y10 SLICE_X16Y11 SLICE_X16Y12 SLICE_X16Y13 SLICE_X16Y14 SLICE_X16Y15 SLICE_X16Y16 SLICE_X16Y17 SLICE_X16Y18 SLICE_X16Y19 SLICE_X16Y20 SLICE_X16Y21 SLICE_X16Y22 SLICE_X16Y23 SLICE_X16Y24 SLICE_X16Y25 SLICE_X16Y26 SLICE_X16Y27 SLICE_X16Y28 SLICE_X16Y29 SLICE_X16Y30 SLICE_X16Y31 SLICE_X16Y32 SLICE_X16Y33 SLICE_X16Y34 SLICE_X16Y35 SLICE_X16Y36 SLICE_X16Y8 SLICE_X16Y9 SLICE_X17Y10 SLICE_X17Y11 SLICE_X17Y12 SLICE_X17Y13 SLICE_X17Y14 SLICE_X17Y15 SLICE_X17Y16 SLICE_X17Y17 SLICE_X17Y18 SLICE_X17Y19 SLICE_X17Y20 SLICE_X17Y21 SLICE_X17Y22 SLICE_X17Y23 SLICE_X17Y24 SLICE_X17Y25 SLICE_X17Y26 SLICE_X17Y27 SLICE_X17Y28 SLICE_X17Y29 SLICE_X17Y30 SLICE_X17Y31 SLICE_X17Y32 SLICE_X17Y33 SLICE_X17Y34 SLICE_X17Y35 SLICE_X17Y36 SLICE_X17Y8 SLICE_X17Y9 SLICE_X18Y10 SLICE_X18Y11 SLICE_X18Y12 SLICE_X18Y13 SLICE_X18Y14 SLICE_X18Y15 SLICE_X18Y16 SLICE_X18Y17 SLICE_X18Y18 SLICE_X18Y19 SLICE_X18Y20 SLICE_X18Y21 SLICE_X18Y22 SLICE_X18Y23 SLICE_X18Y24 SLICE_X18Y25 SLICE_X18Y26 SLICE_X18Y27 SLICE_X18Y28 SLICE_X18Y29 SLICE_X18Y30 SLICE_X18Y31 SLICE_X18Y32 SLICE_X18Y33 SLICE_X18Y34 SLICE_X18Y35 SLICE_X18Y36 SLICE_X18Y8 SLICE_X18Y9 SLICE_X19Y10 SLICE_X19Y11 SLICE_X19Y12 SLICE_X19Y13 SLICE_X19Y14 SLICE_X19Y15 SLICE_X19Y16 SLICE_X19Y17 SLICE_X19Y18 SLICE_X19Y19 SLICE_X19Y20 SLICE_X19Y21 SLICE_X19Y22 SLICE_X19Y23 SLICE_X19Y24 SLICE_X19Y25 SLICE_X19Y26 SLICE_X19Y27 SLICE_X19Y28 SLICE_X19Y29 SLICE_X19Y30 SLICE_X19Y31 SLICE_X19Y32 SLICE_X19Y33 SLICE_X19Y34 SLICE_X19Y35 SLICE_X19Y36 SLICE_X19Y8 SLICE_X19Y9 SLICE_X20Y10 SLICE_X20Y11 SLICE_X20Y12 SLICE_X20Y13 SLICE_X20Y14 SLICE_X20Y15 SLICE_X20Y16 SLICE_X20Y17 SLICE_X20Y18 SLICE_X20Y19 SLICE_X20Y20 SLICE_X20Y21 SLICE_X20Y22 SLICE_X20Y23 SLICE_X20Y24 SLICE_X20Y25 SLICE_X20Y26 SLICE_X20Y27 SLICE_X20Y28 SLICE_X20Y29 SLICE_X20Y30 SLICE_X20Y31 SLICE_X20Y32 SLICE_X20Y33 SLICE_X20Y34 SLICE_X20Y35 SLICE_X20Y36 SLICE_X20Y8 SLICE_X20Y9 SLICE_X21Y10 SLICE_X21Y11 SLICE_X21Y12 SLICE_X21Y13 SLICE_X21Y14 SLICE_X21Y15 SLICE_X21Y16 SLICE_X21Y17 SLICE_X21Y18 SLICE_X21Y19 SLICE_X21Y20 SLICE_X21Y21 SLICE_X21Y22 SLICE_X21Y23 SLICE_X21Y24 SLICE_X21Y25 SLICE_X21Y26 SLICE_X21Y27 SLICE_X21Y28 SLICE_X21Y29 SLICE_X21Y30 SLICE_X21Y31 SLICE_X21Y32 SLICE_X21Y33 SLICE_X21Y34 SLICE_X21Y35 SLICE_X21Y36 SLICE_X21Y8 SLICE_X21Y9 SLICE_X22Y10 SLICE_X22Y11 SLICE_X22Y12 SLICE_X22Y13 SLICE_X22Y14 SLICE_X22Y15 SLICE_X22Y16 SLICE_X22Y17 SLICE_X22Y18 SLICE_X22Y19 SLICE_X22Y20 SLICE_X22Y21 SLICE_X22Y22 SLICE_X22Y23 SLICE_X22Y24 SLICE_X22Y25 SLICE_X22Y26 SLICE_X22Y27 SLICE_X22Y28 SLICE_X22Y29 SLICE_X22Y30 SLICE_X22Y31 SLICE_X22Y32 SLICE_X22Y33 SLICE_X22Y34 SLICE_X22Y35 SLICE_X22Y36 SLICE_X22Y8 SLICE_X22Y9 SLICE_X23Y10 SLICE_X23Y11 SLICE_X23Y12 SLICE_X23Y13 SLICE_X23Y14 SLICE_X23Y15 SLICE_X23Y16 SLICE_X23Y17 SLICE_X23Y18 SLICE_X23Y19 SLICE_X23Y20 SLICE_X23Y21 SLICE_X23Y22 SLICE_X23Y23 SLICE_X23Y24 SLICE_X23Y25 SLICE_X23Y26 SLICE_X23Y27 SLICE_X23Y28 SLICE_X23Y29 SLICE_X23Y30 SLICE_X23Y31 SLICE_X23Y32 SLICE_X23Y33 SLICE_X23Y34 SLICE_X23Y35 SLICE_X23Y36 SLICE_X23Y8 SLICE_X23Y9 SLICE_X24Y10 SLICE_X24Y11 SLICE_X24Y12 SLICE_X24Y13 SLICE_X24Y14 SLICE_X24Y15 SLICE_X24Y16 SLICE_X24Y17 SLICE_X24Y18 SLICE_X24Y19 SLICE_X24Y20 SLICE_X24Y21 SLICE_X24Y22 SLICE_X24Y23 SLICE_X24Y24 SLICE_X24Y25 SLICE_X24Y26 SLICE_X24Y27 SLICE_X24Y28 SLICE_X24Y29 SLICE_X24Y30 SLICE_X24Y31 SLICE_X24Y32 SLICE_X24Y33 SLICE_X24Y34 SLICE_X24Y35 SLICE_X24Y36 SLICE_X24Y8 SLICE_X24Y9 SLICE_X25Y10 SLICE_X25Y11 SLICE_X25Y12 SLICE_X25Y13 SLICE_X25Y14 SLICE_X25Y15 SLICE_X25Y16 SLICE_X25Y17 SLICE_X25Y18 SLICE_X25Y19 SLICE_X25Y20 SLICE_X25Y21 SLICE_X25Y22 SLICE_X25Y23 SLICE_X25Y24 SLICE_X25Y25 SLICE_X25Y26 SLICE_X25Y27 SLICE_X25Y28 SLICE_X25Y29 SLICE_X25Y30 SLICE_X25Y31 SLICE_X25Y32 SLICE_X25Y33 SLICE_X25Y34 SLICE_X25Y35 SLICE_X25Y36 SLICE_X25Y8 SLICE_X25Y9 SLICE_X26Y10 SLICE_X26Y11 SLICE_X26Y12 SLICE_X26Y13 SLICE_X26Y14 SLICE_X26Y15 SLICE_X26Y16 SLICE_X26Y17 SLICE_X26Y18 SLICE_X26Y19 SLICE_X26Y20 SLICE_X26Y21 SLICE_X26Y22 SLICE_X26Y23 SLICE_X26Y24 SLICE_X26Y25 SLICE_X26Y26 SLICE_X26Y27 SLICE_X26Y28 SLICE_X26Y29 SLICE_X26Y30 SLICE_X26Y31 SLICE_X26Y32 SLICE_X26Y33 SLICE_X26Y34 SLICE_X26Y35 SLICE_X26Y36 SLICE_X26Y8 SLICE_X26Y9 SLICE_X27Y10 SLICE_X27Y11 SLICE_X27Y12 SLICE_X27Y13 SLICE_X27Y14 SLICE_X27Y15 SLICE_X27Y16 SLICE_X27Y17 SLICE_X27Y18 SLICE_X27Y19 SLICE_X27Y20 SLICE_X27Y21 SLICE_X27Y22 SLICE_X27Y23 SLICE_X27Y24 SLICE_X27Y25 SLICE_X27Y26 SLICE_X27Y27 SLICE_X27Y28 SLICE_X27Y29 SLICE_X27Y30 SLICE_X27Y31 SLICE_X27Y32 SLICE_X27Y33 SLICE_X27Y34 SLICE_X27Y35 SLICE_X27Y36 SLICE_X27Y8 SLICE_X27Y9 SLICE_X2Y10 SLICE_X2Y11 SLICE_X2Y12 SLICE_X2Y13 SLICE_X2Y14 SLICE_X2Y15 SLICE_X2Y16 SLICE_X2Y17 SLICE_X2Y18 SLICE_X2Y19 SLICE_X2Y20 SLICE_X2Y21 SLICE_X2Y22 SLICE_X2Y23 SLICE_X2Y24 SLICE_X2Y25 SLICE_X2Y26 SLICE_X2Y27 SLICE_X2Y28 SLICE_X2Y29 SLICE_X2Y30 SLICE_X2Y31 SLICE_X2Y32 SLICE_X2Y33 SLICE_X2Y34 SLICE_X2Y35 SLICE_X2Y36 SLICE_X2Y8 SLICE_X2Y9 SLICE_X3Y10 SLICE_X3Y11 SLICE_X3Y12 SLICE_X3Y13 SLICE_X3Y14 SLICE_X3Y15 SLICE_X3Y16 SLICE_X3Y17 SLICE_X3Y18 SLICE_X3Y19 SLICE_X3Y20 SLICE_X3Y21 SLICE_X3Y22 SLICE_X3Y23 SLICE_X3Y24 SLICE_X3Y25 SLICE_X3Y26 SLICE_X3Y27 SLICE_X3Y28 SLICE_X3Y29 SLICE_X3Y30 SLICE_X3Y31 SLICE_X3Y32 SLICE_X3Y33 SLICE_X3Y34 SLICE_X3Y35 SLICE_X3Y36 SLICE_X3Y8 SLICE_X3Y9 SLICE_X4Y10 SLICE_X4Y11 SLICE_X4Y12 SLICE_X4Y13 SLICE_X4Y14 SLICE_X4Y15 SLICE_X4Y16 SLICE_X4Y17 SLICE_X4Y18 SLICE_X4Y19 SLICE_X4Y20 SLICE_X4Y21 SLICE_X4Y22 SLICE_X4Y23 SLICE_X4Y24 SLICE_X4Y25 SLICE_X4Y26 SLICE_X4Y27 SLICE_X4Y28 SLICE_X4Y29 SLICE_X4Y30 SLICE_X4Y31 SLICE_X4Y32 SLICE_X4Y33 SLICE_X4Y34 SLICE_X4Y35 SLICE_X4Y36 SLICE_X4Y8 SLICE_X4Y9 SLICE_X5Y10 SLICE_X5Y11 SLICE_X5Y12 SLICE_X5Y13 SLICE_X5Y14 SLICE_X5Y15 SLICE_X5Y16 SLICE_X5Y17 SLICE_X5Y18 SLICE_X5Y19 SLICE_X5Y20 SLICE_X5Y21 SLICE_X5Y22 SLICE_X5Y23 SLICE_X5Y24 SLICE_X5Y25 SLICE_X5Y26 SLICE_X5Y27 SLICE_X5Y28 SLICE_X5Y29 SLICE_X5Y30 SLICE_X5Y31 SLICE_X5Y32 SLICE_X5Y33 SLICE_X5Y34 SLICE_X5Y35 SLICE_X5Y36 SLICE_X5Y8 SLICE_X5Y9 SLICE_X6Y10 SLICE_X6Y11 SLICE_X6Y12 SLICE_X6Y13 SLICE_X6Y14 SLICE_X6Y15 SLICE_X6Y16 SLICE_X6Y17 SLICE_X6Y18 SLICE_X6Y19 SLICE_X6Y20 SLICE_X6Y21 SLICE_X6Y22 SLICE_X6Y23 SLICE_X6Y24 SLICE_X6Y25 SLICE_X6Y26 SLICE_X6Y27 SLICE_X6Y28 SLICE_X6Y29 SLICE_X6Y30 SLICE_X6Y31 SLICE_X6Y32 SLICE_X6Y33 SLICE_X6Y34 SLICE_X6Y35 SLICE_X6Y36 SLICE_X6Y8 SLICE_X6Y9 SLICE_X7Y10 SLICE_X7Y11 SLICE_X7Y12 SLICE_X7Y13 SLICE_X7Y14 SLICE_X7Y15 SLICE_X7Y16 SLICE_X7Y17 SLICE_X7Y18 SLICE_X7Y19 SLICE_X7Y20 SLICE_X7Y21 SLICE_X7Y22 SLICE_X7Y23 SLICE_X7Y24 SLICE_X7Y25 SLICE_X7Y26 SLICE_X7Y27 SLICE_X7Y28 SLICE_X7Y29 SLICE_X7Y30 SLICE_X7Y31 SLICE_X7Y32 SLICE_X7Y33 SLICE_X7Y34 SLICE_X7Y35 SLICE_X7Y36 SLICE_X7Y8 SLICE_X7Y9 SLICE_X8Y10 SLICE_X8Y11 SLICE_X8Y12 SLICE_X8Y13 SLICE_X8Y14 SLICE_X8Y15 SLICE_X8Y16 SLICE_X8Y17 SLICE_X8Y18 SLICE_X8Y19 SLICE_X8Y20 SLICE_X8Y21 SLICE_X8Y22 SLICE_X8Y23 SLICE_X8Y24 SLICE_X8Y25 SLICE_X8Y26 SLICE_X8Y27 SLICE_X8Y28 SLICE_X8Y29 SLICE_X8Y30 SLICE_X8Y31 SLICE_X8Y32 SLICE_X8Y33 SLICE_X8Y34 SLICE_X8Y35 SLICE_X8Y36 SLICE_X8Y8 SLICE_X8Y9 SLICE_X9Y10 SLICE_X9Y11 SLICE_X9Y12 SLICE_X9Y13 SLICE_X9Y14 SLICE_X9Y15 SLICE_X9Y16 SLICE_X9Y17 SLICE_X9Y18 SLICE_X9Y19 SLICE_X9Y20 SLICE_X9Y21 SLICE_X9Y22 SLICE_X9Y23 SLICE_X9Y24 SLICE_X9Y25 SLICE_X9Y26 SLICE_X9Y27 SLICE_X9Y28 SLICE_X9Y29 SLICE_X9Y30 SLICE_X9Y31 SLICE_X9Y32 SLICE_X9Y33 SLICE_X9Y34 SLICE_X9Y35 SLICE_X9Y36 SLICE_X9Y8 SLICE_X9Y9

####################################################
# Cells
RS_i_1 - 
nets: {RS_i_1_n_0 RS_i_1/O}, {i_wb_adr[3] RS_i_1/I0}, {i_wb_adr[2] RS_i_1/I1}, {i_wb_adr[4] RS_i_1/I2}, {RS_i_2_n_0 RS_i_1/I3}, {RS_i_3_n_0 RS_i_1/I4}, {RS_i_4_n_0 RS_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000080000, 
LOC: SLICE_X20Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RS_i_10 - 
nets: {RS_i_10_n_0 RS_i_10/O}, {i_wb_data[8] RS_i_10/I0}, {i_wb_data[6] RS_i_10/I1}, {i_wb_data[30] RS_i_10/I2}, {i_wb_data[17] RS_i_10/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RS_i_2 - 
nets: {RS_i_2_n_0 RS_i_2/O}, {i_wb_data[31] RS_i_2/I0}, {i_wb_data[20] RS_i_2/I1}, {i_wb_data[29] RS_i_2/I2}, {i_wb_data[23] RS_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X19Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RS_i_3 - 
nets: {RS_i_3_n_0 RS_i_3/O}, {wla_reg_n_0 RS_i_3/I0}, {i_wb_data[11] RS_i_3/I1}, {i_wb_data[19] RS_i_3/I2}, {i_wb_data[12] RS_i_3/I3}, {RS_i_5_n_0 RS_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

RS_i_4 - 
nets: {RS_i_4_n_0 RS_i_4/O}, {RS_i_6_n_0 RS_i_4/I0}, {i_wb_data[0] RS_i_4/I1}, {rlb_reg_n_0 RS_i_4/I2}, {i_wb_data[2] RS_i_4/I3}, {i_wb_data[1] RS_i_4/I4}, {RS_i_7_n_0 RS_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RS_i_5 - 
nets: {RS_i_5_n_0 RS_i_5/O}, {i_wb_data[9] RS_i_5/I0}, {i_wb_data[16] RS_i_5/I1}, {i_wb_data[28] RS_i_5/I2}, {i_wb_data[18] RS_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X27Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RS_i_6 - 
nets: {RS_i_6_n_0 RS_i_6/O}, {i_wb_data[10] RS_i_6/I0}, {i_wb_data[15] RS_i_6/I1}, {i_wb_data[7] RS_i_6/I2}, {i_wb_data[4] RS_i_6/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RS_i_7 - 
nets: {RS_i_7_n_0 RS_i_7/O}, {RS_i_8_n_0 RS_i_7/I0}, {i_wb_adr[5] RS_i_7/I1}, {i_wb_data[3] RS_i_7/I2}, {i_wb_data[26] RS_i_7/I3}, {i_wb_data[22] RS_i_7/I4}, {RS_i_9_n_0 RS_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFB, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

RS_i_8 - 
nets: {RS_i_8_n_0 RS_i_8/O}, {i_wb_data[27] RS_i_8/I0}, {i_wb_data[25] RS_i_8/I1}, {state_0_reg_n_0 RS_i_8/I2}, {i_wb_data[13] RS_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFEF, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

RS_i_9 - 
nets: {RS_i_9_n_0 RS_i_9/O}, {i_wb_data[21] RS_i_9/I0}, {i_wb_data[24] RS_i_9/I1}, {i_wb_data[14] RS_i_9/I2}, {i_wb_data[5] RS_i_9/I3}, {RS_i_10_n_0 RS_i_9/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

RS_reg - 
nets: {RS_reg_n_0 RS_reg/Q}, {i_clk RS_reg/C}, {<const1> RS_reg/CE}, {i_rst RS_reg/CLR}, {RS_i_1_n_0 RS_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a[0]_i_1 - 
nets: {a[0] a[0]_i_1/O}, {adder_32bit_0/o_s0 a[0]_i_1/I0}, {state_1_reg_n_0_[8] a[0]_i_1/I1}, {state_1_reg_n_0_[7] a[0]_i_1/I2}, {state_1_reg_n_0_[6] a[0]_i_1/I3}, {sigma_reg_n_0_[0] a[0]_i_1/I4}, {a[0]_i_2_n_0 a[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hABABA8ABA8A8A8A8, 
LOC: SLICE_X14Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[0]_i_2 - 
nets: {a[0]_i_2_n_0 a[0]_i_2/O}, {kd[0] a[0]_i_2/I0}, {pv[0] a[0]_i_2/I1}, {state_1_reg_n_0_[3] a[0]_i_2/I2}, {state_1_reg_n_0_[6] a[0]_i_2/I3}, {state_1_reg_n_0_[4] a[0]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFF3A, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[10]_i_1 - 
nets: {a[10] a[10]_i_1/O}, {a[10]_i_2_n_0 a[10]_i_1/I0}, {state_1_reg_n_0_[7] a[10]_i_1/I1}, {state_1_reg_n_0_[8] a[10]_i_1/I2}, {adder_32bit_0/o_s09_out a[10]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X26Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[10]_i_2 - 
nets: {a[10]_i_2_n_0 a[10]_i_2/O}, {sigma_reg_n_0_[10] a[10]_i_2/I0}, {state_1_reg_n_0_[4] a[10]_i_2/I1}, {state_1_reg_n_0_[6] a[10]_i_2/I2}, {pv[10] a[10]_i_2/I3}, {state_1_reg_n_0_[3] a[10]_i_2/I4}, {kd[10] a[10]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA0A3A3A3A0A3A0A0, 
LOC: SLICE_X26Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[11]_i_1 - 
nets: {a[11] a[11]_i_1/O}, {a[11]_i_2_n_0 a[11]_i_1/I0}, {state_1_reg_n_0_[7] a[11]_i_1/I1}, {state_1_reg_n_0_[8] a[11]_i_1/I2}, {adder_32bit_0/o_s010_out a[11]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X24Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[11]_i_2 - 
nets: {a[11]_i_2_n_0 a[11]_i_2/O}, {state_1_reg_n_0_[3] a[11]_i_2/I0}, {pv[11] a[11]_i_2/I1}, {state_1_reg_n_0_[4] a[11]_i_2/I2}, {kd[11] a[11]_i_2/I3}, {sigma_reg_n_0_[11] a[11]_i_2/I4}, {state_1_reg_n_0_[6] a[11]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000007020702, 
LOC: SLICE_X25Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[12]_i_1 - 
nets: {a[12] a[12]_i_1/O}, {a[12]_i_2_n_0 a[12]_i_1/I0}, {state_1_reg_n_0_[7] a[12]_i_1/I1}, {state_1_reg_n_0_[8] a[12]_i_1/I2}, {adder_32bit_0/o_s011_out a[12]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X22Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[12]_i_2 - 
nets: {a[12]_i_2_n_0 a[12]_i_2/O}, {sigma_reg_n_0_[12] a[12]_i_2/I0}, {state_1_reg_n_0_[4] a[12]_i_2/I1}, {state_1_reg_n_0_[6] a[12]_i_2/I2}, {pv[12] a[12]_i_2/I3}, {state_1_reg_n_0_[3] a[12]_i_2/I4}, {kd[12] a[12]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA0A3A3A3A0A3A0A0, 
LOC: SLICE_X22Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[13]_i_1 - 
nets: {a[13] a[13]_i_1/O}, {a[13]_i_2_n_0 a[13]_i_1/I0}, {state_1_reg_n_0_[7] a[13]_i_1/I1}, {state_1_reg_n_0_[8] a[13]_i_1/I2}, {adder_32bit_0/o_s012_out a[13]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[13]_i_2 - 
nets: {a[13]_i_2_n_0 a[13]_i_2/O}, {state_1_reg_n_0_[3] a[13]_i_2/I0}, {pv[13] a[13]_i_2/I1}, {state_1_reg_n_0_[4] a[13]_i_2/I2}, {kd[13] a[13]_i_2/I3}, {sigma_reg_n_0_[13] a[13]_i_2/I4}, {state_1_reg_n_0_[6] a[13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000007020702, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[14]_i_1 - 
nets: {a[14] a[14]_i_1/O}, {a[14]_i_2_n_0 a[14]_i_1/I0}, {state_1_reg_n_0_[7] a[14]_i_1/I1}, {state_1_reg_n_0_[8] a[14]_i_1/I2}, {sum[14] a[14]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[14]_i_2 - 
nets: {a[14]_i_2_n_0 a[14]_i_2/O}, {sigma_reg_n_0_[14] a[14]_i_2/I0}, {state_1_reg_n_0_[4] a[14]_i_2/I1}, {state_1_reg_n_0_[6] a[14]_i_2/I2}, {pv[14] a[14]_i_2/I3}, {state_1_reg_n_0_[3] a[14]_i_2/I4}, {kd[14] a[14]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A3A3A3A0A3A0A0, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[15]_i_1 - 
nets: {a[15] a[15]_i_1/O}, {state_1_reg_n_0_[6] a[15]_i_1/I0}, {sigma_reg_n_0_[15] a[15]_i_1/I1}, {a[30]_i_2_n_0 a[15]_i_1/I2}, {state_1_reg_n_0_[7] a[15]_i_1/I3}, {state_1_reg_n_0_[8] a[15]_i_1/I4}, {sum[15] a[15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF8F8F8F8000000F8, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[16]_i_1 - 
nets: {a[16] a[16]_i_1/O}, {state_1_reg_n_0_[6] a[16]_i_1/I0}, {sigma_reg_n_0_[16] a[16]_i_1/I1}, {a[30]_i_2_n_0 a[16]_i_1/I2}, {state_1_reg_n_0_[7] a[16]_i_1/I3}, {state_1_reg_n_0_[8] a[16]_i_1/I4}, {un[16]_i_2_n_0 a[16]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[17]_i_1 - 
nets: {a[17] a[17]_i_1/O}, {state_1_reg_n_0_[6] a[17]_i_1/I0}, {sigma_reg_n_0_[17] a[17]_i_1/I1}, {a[30]_i_2_n_0 a[17]_i_1/I2}, {state_1_reg_n_0_[7] a[17]_i_1/I3}, {state_1_reg_n_0_[8] a[17]_i_1/I4}, {un[17]_i_2_n_0 a[17]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[18]_i_1 - 
nets: {a[18] a[18]_i_1/O}, {state_1_reg_n_0_[6] a[18]_i_1/I0}, {sigma_reg_n_0_[18] a[18]_i_1/I1}, {a[30]_i_2_n_0 a[18]_i_1/I2}, {state_1_reg_n_0_[7] a[18]_i_1/I3}, {state_1_reg_n_0_[8] a[18]_i_1/I4}, {un[18]_i_2_n_0 a[18]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[19]_i_1 - 
nets: {a[19] a[19]_i_1/O}, {state_1_reg_n_0_[6] a[19]_i_1/I0}, {sigma_reg_n_0_[19] a[19]_i_1/I1}, {a[30]_i_2_n_0 a[19]_i_1/I2}, {state_1_reg_n_0_[7] a[19]_i_1/I3}, {state_1_reg_n_0_[8] a[19]_i_1/I4}, {un[19]_i_2_n_0 a[19]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[1]_i_1 - 
nets: {a[1] a[1]_i_1/O}, {a[1]_i_2_n_0 a[1]_i_1/I0}, {state_1_reg_n_0_[7] a[1]_i_1/I1}, {state_1_reg_n_0_[8] a[1]_i_1/I2}, {adder_32bit_0/o_s00_out a[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X14Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[1]_i_2 - 
nets: {a[1]_i_2_n_0 a[1]_i_2/O}, {state_1_reg_n_0_[4] a[1]_i_2/I0}, {pv[1] a[1]_i_2/I1}, {state_1_reg_n_0_[3] a[1]_i_2/I2}, {kd[1] a[1]_i_2/I3}, {sigma_reg_n_0_[1] a[1]_i_2/I4}, {state_1_reg_n_0_[6] a[1]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000015101510, 
LOC: SLICE_X14Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[20]_i_1 - 
nets: {a[20] a[20]_i_1/O}, {state_1_reg_n_0_[6] a[20]_i_1/I0}, {sigma_reg_n_0_[20] a[20]_i_1/I1}, {a[30]_i_2_n_0 a[20]_i_1/I2}, {un[20]_i_2_n_0 a[20]_i_1/I3}, {state_1_reg_n_0_[7] a[20]_i_1/I4}, {state_1_reg_n_0_[8] a[20]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF800F800F800F8F8, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[21]_i_1 - 
nets: {a[21] a[21]_i_1/O}, {state_1_reg_n_0_[6] a[21]_i_1/I0}, {sigma_reg_n_0_[21] a[21]_i_1/I1}, {a[30]_i_2_n_0 a[21]_i_1/I2}, {un[31]_i_5_n_0 a[21]_i_1/I3}, {a[21]_i_2_n_0 a[21]_i_1/I4}, {un[22]_i_2_n_0 a[21]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF8F8F800F800F8F8, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[21]_i_2 - 
nets: {a[21]_i_2_n_0 a[21]_i_2/O}, {p_reg_n_0_[21] a[21]_i_2/I0}, {a_reg_n_0_[21] a[21]_i_2/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[22]_i_1 - 
nets: {a[22] a[22]_i_1/O}, {state_1_reg_n_0_[6] a[22]_i_1/I0}, {sigma_reg_n_0_[22] a[22]_i_1/I1}, {a[30]_i_2_n_0 a[22]_i_1/I2}, {a[22]_i_2_n_0 a[22]_i_1/I3}, {state_1_reg_n_0_[7] a[22]_i_1/I4}, {state_1_reg_n_0_[8] a[22]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF800F800F800F8F8, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[22]_i_2 - 
nets: {a[22]_i_2_n_0 a[22]_i_2/O}, {a[22]_i_3_n_0 a[22]_i_2/I0}, {p_reg_n_0_[21] a[22]_i_2/I1}, {a_reg_n_0_[21] a[22]_i_2/I2}, {un[29]_i_3_n_0 a[22]_i_2/I3}, {un[26]_i_5_n_0 a[22]_i_2/I4}, {un[26]_i_4_n_0 a[22]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h6A6A566A56565656, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[22]_i_3 - 
nets: {a[22]_i_3_n_0 a[22]_i_3/O}, {p_reg_n_0_[22] a[22]_i_3/I0}, {a_reg_n_0_[22] a[22]_i_3/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[23]_i_1 - 
nets: {a[23] a[23]_i_1/O}, {state_1_reg_n_0_[6] a[23]_i_1/I0}, {sigma_reg_n_0_[23] a[23]_i_1/I1}, {a[30]_i_2_n_0 a[23]_i_1/I2}, {state_1_reg_n_0_[7] a[23]_i_1/I3}, {state_1_reg_n_0_[8] a[23]_i_1/I4}, {un[23]_i_2_n_0 a[23]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[24]_i_1 - 
nets: {a[24] a[24]_i_1/O}, {a[24]_i_2_n_0 a[24]_i_1/I0}, {un[31]_i_5_n_0 a[24]_i_1/I1}, {a[24]_i_3_n_0 a[24]_i_1/I2}, {a_reg_n_0_[23] a[24]_i_1/I3}, {p_reg_n_0_[23] a[24]_i_1/I4}, {un[24]_i_2_n_0 a[24]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8AA8A8A88A8A8AA8, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[24]_i_2 - 
nets: {a[24]_i_2_n_0 a[24]_i_2/O}, {a[30]_i_2_n_0 a[24]_i_2/I0}, {sigma_reg_n_0_[24] a[24]_i_2/I1}, {state_1_reg_n_0_[6] a[24]_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

a[24]_i_3 - 
nets: {a[24]_i_3_n_0 a[24]_i_3/O}, {p_reg_n_0_[24] a[24]_i_3/I0}, {a_reg_n_0_[24] a[24]_i_3/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[25]_i_1 - 
nets: {a[25] a[25]_i_1/O}, {state_1_reg_n_0_[6] a[25]_i_1/I0}, {sigma_reg_n_0_[25] a[25]_i_1/I1}, {a[30]_i_2_n_0 a[25]_i_1/I2}, {state_1_reg_n_0_[7] a[25]_i_1/I3}, {state_1_reg_n_0_[8] a[25]_i_1/I4}, {un[25]_i_2_n_0 a[25]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[26]_i_1 - 
nets: {a[26] a[26]_i_1/O}, {a[26]_i_2_n_0 a[26]_i_1/I0}, {un[31]_i_5_n_0 a[26]_i_1/I1}, {a[26]_i_3_n_0 a[26]_i_1/I2}, {a_reg_n_0_[25] a[26]_i_1/I3}, {p_reg_n_0_[25] a[26]_i_1/I4}, {un[26]_i_2_n_0 a[26]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8AA8A8A88A8A8AA8, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[26]_i_2 - 
nets: {a[26]_i_2_n_0 a[26]_i_2/O}, {a[30]_i_2_n_0 a[26]_i_2/I0}, {sigma_reg_n_0_[26] a[26]_i_2/I1}, {state_1_reg_n_0_[6] a[26]_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hEA, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

a[26]_i_3 - 
nets: {a[26]_i_3_n_0 a[26]_i_3/O}, {p_reg_n_0_[26] a[26]_i_3/I0}, {a_reg_n_0_[26] a[26]_i_3/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[27]_i_1 - 
nets: {a[27] a[27]_i_1/O}, {state_1_reg_n_0_[6] a[27]_i_1/I0}, {sigma_reg_n_0_[27] a[27]_i_1/I1}, {a[30]_i_2_n_0 a[27]_i_1/I2}, {un[31]_i_5_n_0 a[27]_i_1/I3}, {a[27]_i_2_n_0 a[27]_i_1/I4}, {un[27]_i_2_n_0 a[27]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hF8F8F800F800F8F8, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[27]_i_2 - 
nets: {a[27]_i_2_n_0 a[27]_i_2/O}, {p_reg_n_0_[27] a[27]_i_2/I0}, {a_reg_n_0_[27] a[27]_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[28]_i_1 - 
nets: {a[28] a[28]_i_1/O}, {state_1_reg_n_0_[6] a[28]_i_1/I0}, {sigma_reg_n_0_[28] a[28]_i_1/I1}, {a[30]_i_2_n_0 a[28]_i_1/I2}, {un[28]_i_2_n_0 a[28]_i_1/I3}, {state_1_reg_n_0_[7] a[28]_i_1/I4}, {state_1_reg_n_0_[8] a[28]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF800F800F800F8F8, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[29]_i_1 - 
nets: {a[29] a[29]_i_1/O}, {state_1_reg_n_0_[6] a[29]_i_1/I0}, {sigma_reg_n_0_[29] a[29]_i_1/I1}, {a[30]_i_2_n_0 a[29]_i_1/I2}, {un[31]_i_5_n_0 a[29]_i_1/I3}, {a[29]_i_2_n_0 a[29]_i_1/I4}, {un[29]_i_2_n_0 a[29]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF8F8F800F800F8F8, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[29]_i_2 - 
nets: {a[29]_i_2_n_0 a[29]_i_2/O}, {p_reg_n_0_[29] a[29]_i_2/I0}, {a_reg_n_0_[29] a[29]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

a[2]_i_1 - 
nets: {a[2] a[2]_i_1/O}, {sigma_reg_n_0_[2] a[2]_i_1/I0}, {state_1_reg_n_0_[6] a[2]_i_1/I1}, {a[2]_i_2_n_0 a[2]_i_1/I2}, {state_1_reg_n_0_[7] a[2]_i_1/I3}, {state_1_reg_n_0_[8] a[2]_i_1/I4}, {md[2]_i_2_n_0 a[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000F8FFFFFFF8, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[2]_i_2 - 
nets: {a[2]_i_2_n_0 a[2]_i_2/O}, {kd[2] a[2]_i_2/I0}, {state_1_reg_n_0_[3] a[2]_i_2/I1}, {pv[2] a[2]_i_2/I2}, {state_1_reg_n_0_[6] a[2]_i_2/I3}, {state_1_reg_n_0_[4] a[2]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0000002E, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[30]_i_1 - 
nets: {a[30] a[30]_i_1/O}, {state_1_reg_n_0_[6] a[30]_i_1/I0}, {sigma_reg_n_0_[30] a[30]_i_1/I1}, {a[30]_i_2_n_0 a[30]_i_1/I2}, {state_1_reg_n_0_[7] a[30]_i_1/I3}, {state_1_reg_n_0_[8] a[30]_i_1/I4}, {un[30]_i_2_n_0 a[30]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h000000F8F8F8F8F8, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[30]_i_2 - 
nets: {a[30]_i_2_n_0 a[30]_i_2/O}, {state_1_reg_n_0_[4] a[30]_i_2/I0}, {state_1_reg_n_0_[6] a[30]_i_2/I1}, {kd[15] a[30]_i_2/I2}, {state_1_reg_n_0_[3] a[30]_i_2/I3}, {pv[15] a[30]_i_2/I4}, {un[31]_i_5_n_0 a[30]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00101110FFFFFFFF, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[31]_i_1 - 
nets: {p a[31]_i_1/O}, {a[31]_i_3_n_0 a[31]_i_1/I0}, {state_1_reg_n_0_[0] a[31]_i_1/I1}, {state_1_reg_n_0_[5] a[31]_i_1/I2}, {state_1_reg_n_0_[9] a[31]_i_1/I3}, {state_1_reg_n_0_[2] a[31]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000002, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[31]_i_2 - 
nets: {a[31] a[31]_i_2/O}, {a[31]_i_4_n_0 a[31]_i_2/I0}, {state_1_reg_n_0_[7] a[31]_i_2/I1}, {state_1_reg_n_0_[8] a[31]_i_2/I2}, {un[31]_i_6_n_0 a[31]_i_2/I3}, {p_1_in8_in a[31]_i_2/I4}, {p_0_in7_in a[31]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAA0202AA02AAAA02, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[31]_i_3 - 
nets: {a[31]_i_3_n_0 a[31]_i_3/O}, {state_1_reg_n_0_[6] a[31]_i_3/I0}, {state_1_reg_n_0_[7] a[31]_i_3/I1}, {state_1_reg_n_0_[8] a[31]_i_3/I2}, {state_1_reg_n_0_[1] a[31]_i_3/I3}, {state_1_reg_n_0_[3] a[31]_i_3/I4}, {state_1_reg_n_0_[4] a[31]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000100010116, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[31]_i_4 - 
nets: {a[31]_i_4_n_0 a[31]_i_4/O}, {sigma_reg_n_0_[31] a[31]_i_4/I0}, {state_1_reg_n_0_[6] a[31]_i_4/I1}, {a[30]_i_2_n_0 a[31]_i_4/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hF8, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

a[3]_i_1 - 
nets: {a[3] a[3]_i_1/O}, {a[3]_i_2_n_0 a[3]_i_1/I0}, {state_1_reg_n_0_[7] a[3]_i_1/I1}, {state_1_reg_n_0_[8] a[3]_i_1/I2}, {adder_32bit_0/o_s02_out a[3]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[3]_i_2 - 
nets: {a[3]_i_2_n_0 a[3]_i_2/O}, {state_1_reg_n_0_[4] a[3]_i_2/I0}, {kd[3] a[3]_i_2/I1}, {state_1_reg_n_0_[3] a[3]_i_2/I2}, {pv[3] a[3]_i_2/I3}, {sigma_reg_n_0_[3] a[3]_i_2/I4}, {state_1_reg_n_0_[6] a[3]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000004540454, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[4]_i_1 - 
nets: {a[4] a[4]_i_1/O}, {sigma_reg_n_0_[4] a[4]_i_1/I0}, {state_1_reg_n_0_[6] a[4]_i_1/I1}, {a[4]_i_2_n_0 a[4]_i_1/I2}, {state_1_reg_n_0_[7] a[4]_i_1/I3}, {state_1_reg_n_0_[8] a[4]_i_1/I4}, {adder_32bit_0/o_s03_out a[4]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF8000000F8, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[4]_i_2 - 
nets: {a[4]_i_2_n_0 a[4]_i_2/O}, {pv[4] a[4]_i_2/I0}, {state_1_reg_n_0_[3] a[4]_i_2/I1}, {kd[4] a[4]_i_2/I2}, {state_1_reg_n_0_[6] a[4]_i_2/I3}, {state_1_reg_n_0_[4] a[4]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000074, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[5]_i_1 - 
nets: {a[5] a[5]_i_1/O}, {adder_32bit_0/o_s04_out a[5]_i_1/I0}, {a[5]_i_2_n_0 a[5]_i_1/I1}, {state_1_reg_n_0_[7] a[5]_i_1/I2}, {state_1_reg_n_0_[8] a[5]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hAAAC, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[5]_i_2 - 
nets: {a[5]_i_2_n_0 a[5]_i_2/O}, {state_1_reg_n_0_[4] a[5]_i_2/I0}, {kd[5] a[5]_i_2/I1}, {state_1_reg_n_0_[3] a[5]_i_2/I2}, {pv[5] a[5]_i_2/I3}, {sigma_reg_n_0_[5] a[5]_i_2/I4}, {state_1_reg_n_0_[6] a[5]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000004540454, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[6]_i_1 - 
nets: {a[6] a[6]_i_1/O}, {sigma_reg_n_0_[6] a[6]_i_1/I0}, {state_1_reg_n_0_[6] a[6]_i_1/I1}, {a[6]_i_2_n_0 a[6]_i_1/I2}, {state_1_reg_n_0_[7] a[6]_i_1/I3}, {state_1_reg_n_0_[8] a[6]_i_1/I4}, {adder_32bit_0/o_s05_out a[6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF8000000F8, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[6]_i_2 - 
nets: {a[6]_i_2_n_0 a[6]_i_2/O}, {kd[6] a[6]_i_2/I0}, {state_1_reg_n_0_[6] a[6]_i_2/I1}, {state_1_reg_n_0_[4] a[6]_i_2/I2}, {pv[6] a[6]_i_2/I3}, {state_1_reg_n_0_[3] a[6]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00030202, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[7]_i_1 - 
nets: {a[7] a[7]_i_1/O}, {a[7]_i_2_n_0 a[7]_i_1/I0}, {state_1_reg_n_0_[7] a[7]_i_1/I1}, {state_1_reg_n_0_[8] a[7]_i_1/I2}, {adder_32bit_0/o_s06_out a[7]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X24Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[7]_i_2 - 
nets: {a[7]_i_2_n_0 a[7]_i_2/O}, {state_1_reg_n_0_[3] a[7]_i_2/I0}, {pv[7] a[7]_i_2/I1}, {state_1_reg_n_0_[4] a[7]_i_2/I2}, {kd[7] a[7]_i_2/I3}, {sigma_reg_n_0_[7] a[7]_i_2/I4}, {state_1_reg_n_0_[6] a[7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000007020702, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[8]_i_1 - 
nets: {a[8] a[8]_i_1/O}, {sigma_reg_n_0_[8] a[8]_i_1/I0}, {state_1_reg_n_0_[6] a[8]_i_1/I1}, {a[8]_i_2_n_0 a[8]_i_1/I2}, {state_1_reg_n_0_[7] a[8]_i_1/I3}, {state_1_reg_n_0_[8] a[8]_i_1/I4}, {adder_32bit_0/o_s07_out a[8]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF8000000F8, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a[8]_i_2 - 
nets: {a[8]_i_2_n_0 a[8]_i_2/O}, {kd[8] a[8]_i_2/I0}, {state_1_reg_n_0_[3] a[8]_i_2/I1}, {pv[8] a[8]_i_2/I2}, {state_1_reg_n_0_[6] a[8]_i_2/I3}, {state_1_reg_n_0_[4] a[8]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0000002E, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a[9]_i_1 - 
nets: {a[9] a[9]_i_1/O}, {a[9]_i_2_n_0 a[9]_i_1/I0}, {state_1_reg_n_0_[7] a[9]_i_1/I1}, {state_1_reg_n_0_[8] a[9]_i_1/I2}, {adder_32bit_0/o_s08_out a[9]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFE02, 
LOC: SLICE_X27Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a[9]_i_2 - 
nets: {a[9]_i_2_n_0 a[9]_i_2/O}, {state_1_reg_n_0_[3] a[9]_i_2/I0}, {pv[9] a[9]_i_2/I1}, {state_1_reg_n_0_[4] a[9]_i_2/I2}, {kd[9] a[9]_i_2/I3}, {sigma_reg_n_0_[9] a[9]_i_2/I4}, {state_1_reg_n_0_[6] a[9]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFF000007020702, 
LOC: SLICE_X23Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a_reg[0] - 
nets: {a_reg_n_0_[0] a_reg[0]/Q}, {i_clk a_reg[0]/C}, {p a_reg[0]/CE}, {i_rst a_reg[0]/CLR}, {a[0] a_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[10] - 
nets: {a_reg_n_0_[10] a_reg[10]/Q}, {i_clk a_reg[10]/C}, {p a_reg[10]/CE}, {i_rst a_reg[10]/CLR}, {a[10] a_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[11] - 
nets: {a_reg_n_0_[11] a_reg[11]/Q}, {i_clk a_reg[11]/C}, {p a_reg[11]/CE}, {i_rst a_reg[11]/CLR}, {a[11] a_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[12] - 
nets: {a_reg_n_0_[12] a_reg[12]/Q}, {i_clk a_reg[12]/C}, {p a_reg[12]/CE}, {i_rst a_reg[12]/CLR}, {a[12] a_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[13] - 
nets: {a_reg_n_0_[13] a_reg[13]/Q}, {i_clk a_reg[13]/C}, {p a_reg[13]/CE}, {i_rst a_reg[13]/CLR}, {a[13] a_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[14] - 
nets: {a_reg_n_0_[14] a_reg[14]/Q}, {i_clk a_reg[14]/C}, {p a_reg[14]/CE}, {i_rst a_reg[14]/CLR}, {a[14] a_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[15] - 
nets: {p_0_in12_in a_reg[15]/Q}, {i_clk a_reg[15]/C}, {p a_reg[15]/CE}, {i_rst a_reg[15]/CLR}, {a[15] a_reg[15]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[16] - 
nets: {a_reg_n_0_[16] a_reg[16]/Q}, {i_clk a_reg[16]/C}, {p a_reg[16]/CE}, {i_rst a_reg[16]/CLR}, {a[16] a_reg[16]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[17] - 
nets: {a_reg_n_0_[17] a_reg[17]/Q}, {i_clk a_reg[17]/C}, {p a_reg[17]/CE}, {i_rst a_reg[17]/CLR}, {a[17] a_reg[17]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[18] - 
nets: {a_reg_n_0_[18] a_reg[18]/Q}, {i_clk a_reg[18]/C}, {p a_reg[18]/CE}, {i_rst a_reg[18]/CLR}, {a[18] a_reg[18]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[19] - 
nets: {a_reg_n_0_[19] a_reg[19]/Q}, {i_clk a_reg[19]/C}, {p a_reg[19]/CE}, {i_rst a_reg[19]/CLR}, {a[19] a_reg[19]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[1] - 
nets: {a_reg_n_0_[1] a_reg[1]/Q}, {i_clk a_reg[1]/C}, {p a_reg[1]/CE}, {i_rst a_reg[1]/CLR}, {a[1] a_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[20] - 
nets: {a_reg_n_0_[20] a_reg[20]/Q}, {i_clk a_reg[20]/C}, {p a_reg[20]/CE}, {i_rst a_reg[20]/CLR}, {a[20] a_reg[20]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[21] - 
nets: {a_reg_n_0_[21] a_reg[21]/Q}, {i_clk a_reg[21]/C}, {p a_reg[21]/CE}, {i_rst a_reg[21]/CLR}, {a[21] a_reg[21]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[22] - 
nets: {a_reg_n_0_[22] a_reg[22]/Q}, {i_clk a_reg[22]/C}, {p a_reg[22]/CE}, {i_rst a_reg[22]/CLR}, {a[22] a_reg[22]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[23] - 
nets: {a_reg_n_0_[23] a_reg[23]/Q}, {i_clk a_reg[23]/C}, {p a_reg[23]/CE}, {i_rst a_reg[23]/CLR}, {a[23] a_reg[23]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[24] - 
nets: {a_reg_n_0_[24] a_reg[24]/Q}, {i_clk a_reg[24]/C}, {p a_reg[24]/CE}, {i_rst a_reg[24]/CLR}, {a[24] a_reg[24]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[25] - 
nets: {a_reg_n_0_[25] a_reg[25]/Q}, {i_clk a_reg[25]/C}, {p a_reg[25]/CE}, {i_rst a_reg[25]/CLR}, {a[25] a_reg[25]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[26] - 
nets: {a_reg_n_0_[26] a_reg[26]/Q}, {i_clk a_reg[26]/C}, {p a_reg[26]/CE}, {i_rst a_reg[26]/CLR}, {a[26] a_reg[26]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[27] - 
nets: {a_reg_n_0_[27] a_reg[27]/Q}, {i_clk a_reg[27]/C}, {p a_reg[27]/CE}, {i_rst a_reg[27]/CLR}, {a[27] a_reg[27]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[28] - 
nets: {a_reg_n_0_[28] a_reg[28]/Q}, {i_clk a_reg[28]/C}, {p a_reg[28]/CE}, {i_rst a_reg[28]/CLR}, {a[28] a_reg[28]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[29] - 
nets: {a_reg_n_0_[29] a_reg[29]/Q}, {i_clk a_reg[29]/C}, {p a_reg[29]/CE}, {i_rst a_reg[29]/CLR}, {a[29] a_reg[29]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[2] - 
nets: {a_reg_n_0_[2] a_reg[2]/Q}, {i_clk a_reg[2]/C}, {p a_reg[2]/CE}, {i_rst a_reg[2]/CLR}, {a[2] a_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[30] - 
nets: {a_reg_n_0_[30] a_reg[30]/Q}, {i_clk a_reg[30]/C}, {p a_reg[30]/CE}, {i_rst a_reg[30]/CLR}, {a[30] a_reg[30]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[31] - 
nets: {p_0_in7_in a_reg[31]/Q}, {i_clk a_reg[31]/C}, {p a_reg[31]/CE}, {i_rst a_reg[31]/CLR}, {a[31] a_reg[31]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[3] - 
nets: {a_reg_n_0_[3] a_reg[3]/Q}, {i_clk a_reg[3]/C}, {p a_reg[3]/CE}, {i_rst a_reg[3]/CLR}, {a[3] a_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[4] - 
nets: {a_reg_n_0_[4] a_reg[4]/Q}, {i_clk a_reg[4]/C}, {p a_reg[4]/CE}, {i_rst a_reg[4]/CLR}, {a[4] a_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[5] - 
nets: {a_reg_n_0_[5] a_reg[5]/Q}, {i_clk a_reg[5]/C}, {p a_reg[5]/CE}, {i_rst a_reg[5]/CLR}, {a[5] a_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[6] - 
nets: {a_reg_n_0_[6] a_reg[6]/Q}, {i_clk a_reg[6]/C}, {p a_reg[6]/CE}, {i_rst a_reg[6]/CLR}, {a[6] a_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[7] - 
nets: {a_reg_n_0_[7] a_reg[7]/Q}, {i_clk a_reg[7]/C}, {p a_reg[7]/CE}, {i_rst a_reg[7]/CLR}, {a[7] a_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[8] - 
nets: {a_reg_n_0_[8] a_reg[8]/Q}, {i_clk a_reg[8]/C}, {p a_reg[8]/CE}, {i_rst a_reg[8]/CLR}, {a[8] a_reg[8]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a_reg[9] - 
nets: {a_reg_n_0_[9] a_reg[9]/Q}, {i_clk a_reg[9]/C}, {p a_reg[9]/CE}, {i_rst a_reg[9]/CLR}, {a[9] a_reg[9]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

cout_i_1 - 
nets: {cout_i_1_n_0 cout_i_1/O}, {state_1_reg_n_0_[2] cout_i_1/I0}, {state_1_reg_n_0_[4] cout_i_1/I1}, {state_1_reg_n_0_[3] cout_i_1/I2}, {cout_i_2_n_0 cout_i_1/I3}, {cout_reg_n_0 cout_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFB0010, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cout_i_2 - 
nets: {cout_i_2_n_0 cout_i_2/O}, {state_1_reg_n_0_[6] cout_i_2/I0}, {state_1_reg_n_0_[7] cout_i_2/I1}, {of[3]_i_3_n_0 cout_i_2/I2}, {state_1_reg_n_0_[1] cout_i_2/I3}, {state_1_reg_n_0_[5] cout_i_2/I4}, {state_1_reg_n_0_[0] cout_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cout_reg - 
nets: {cout_reg_n_0 cout_reg/Q}, {i_clk cout_reg/C}, {<const1> cout_reg/CE}, {i_rst cout_reg/CLR}, {cout_i_1_n_0 cout_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err[0][0]_i_1 - 
nets: {err[0][0]_i_1_n_0 err[0][0]_i_1/O}, {p_reg_n_0_[0] err[0][0]_i_1/I0}, {a_reg_n_0_[0] err[0][0]_i_1/I1}, {cout_reg_n_0 err[0][0]_i_1/I2}, {state_1_reg_n_0_[4] err[0][0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9600, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

err[0][10]_i_1 - 
nets: {err[0][10]_i_1_n_0 err[0][10]_i_1/O}, {state_1_reg_n_0_[4] err[0][10]_i_1/I0}, {un[10]_i_2_n_0 err[0][10]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][11]_i_1 - 
nets: {err[0][11]_i_1_n_0 err[0][11]_i_1/O}, {a_reg_n_0_[11] err[0][11]_i_1/I0}, {p_reg_n_0_[11] err[0][11]_i_1/I1}, {un[11]_i_2_n_0 err[0][11]_i_1/I2}, {state_1_reg_n_0_[4] err[0][11]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6900, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

err[0][12]_i_1 - 
nets: {err[0][12]_i_1_n_0 err[0][12]_i_1/O}, {state_1_reg_n_0_[4] err[0][12]_i_1/I0}, {adder_32bit_0/o_s011_out err[0][12]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][13]_i_1 - 
nets: {err[0][13]_i_1_n_0 err[0][13]_i_1/O}, {adder_32bit_0/o_s012_out err[0][13]_i_1/I0}, {state_1_reg_n_0_[4] err[0][13]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][14]_i_1 - 
nets: {err[0][14]_i_1_n_0 err[0][14]_i_1/O}, {state_1_reg_n_0_[4] err[0][14]_i_1/I0}, {sum[14] err[0][14]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][15]_i_1 - 
nets: {err err[0][15]_i_1/O}, {sigma[31]_i_3_n_0 err[0][15]_i_1/I0}, {state_1_reg_n_0_[5] err[0][15]_i_1/I1}, {state_1_reg_n_0_[6] err[0][15]_i_1/I2}, {state_1_reg_n_0_[4] err[0][15]_i_1/I3}, {state_1_reg_n_0_[0] err[0][15]_i_1/I4}, {err[0][15]_i_3_n_0 err[0][15]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000020302, 
LOC: SLICE_X18Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

err[0][15]_i_2 - 
nets: {err[0][15]_i_2_n_0 err[0][15]_i_2/O}, {state_1_reg_n_0_[4] err[0][15]_i_2/I0}, {sum[15] err[0][15]_i_2/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][15]_i_3 - 
nets: {err[0][15]_i_3_n_0 err[0][15]_i_3/O}, {state_1_reg_n_0_[9] err[0][15]_i_3/I0}, {state_1_reg_n_0_[2] err[0][15]_i_3/I1}, {state_1_reg_n_0_[3] err[0][15]_i_3/I2}, {state_1_reg_n_0_[1] err[0][15]_i_3/I3}, {state_1_reg_n_0_[8] err[0][15]_i_3/I4}, {state_1_reg_n_0_[7] err[0][15]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

err[0][1]_i_1 - 
nets: {err[0][1]_i_1_n_0 err[0][1]_i_1/O}, {p_reg_n_0_[1] err[0][1]_i_1/I0}, {a_reg_n_0_[1] err[0][1]_i_1/I1}, {p_reg_n_0_[0] err[0][1]_i_1/I2}, {a_reg_n_0_[0] err[0][1]_i_1/I3}, {cout_reg_n_0 err[0][1]_i_1/I4}, {state_1_reg_n_0_[4] err[0][1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h9996966600000000, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

err[0][2]_i_1 - 
nets: {err[0][2]_i_1_n_0 err[0][2]_i_1/O}, {state_1_reg_n_0_[4] err[0][2]_i_1/I0}, {p_reg_n_0_[1] err[0][2]_i_1/I1}, {a_reg_n_0_[1] err[0][2]_i_1/I2}, {un[2]_i_2_n_0 err[0][2]_i_1/I3}, {p_reg_n_0_[2] err[0][2]_i_1/I4}, {a_reg_n_0_[2] err[0][2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA880022A022AA880, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

err[0][3]_i_1 - 
nets: {err[0][3]_i_1_n_0 err[0][3]_i_1/O}, {adder_32bit_0/o_s02_out err[0][3]_i_1/I0}, {state_1_reg_n_0_[4] err[0][3]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X27Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][4]_i_1 - 
nets: {err[0][4]_i_1_n_0 err[0][4]_i_1/O}, {state_1_reg_n_0_[4] err[0][4]_i_1/I0}, {adder_32bit_0/o_s03_out err[0][4]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][5]_i_1 - 
nets: {err[0][5]_i_1_n_0 err[0][5]_i_1/O}, {state_1_reg_n_0_[4] err[0][5]_i_1/I0}, {adder_32bit_0/o_s04_out err[0][5]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X24Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][6]_i_1 - 
nets: {err[0][6]_i_1_n_0 err[0][6]_i_1/O}, {state_1_reg_n_0_[4] err[0][6]_i_1/I0}, {adder_32bit_0/o_s05_out err[0][6]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][7]_i_1 - 
nets: {err[0][7]_i_1_n_0 err[0][7]_i_1/O}, {adder_32bit_0/o_s06_out err[0][7]_i_1/I0}, {state_1_reg_n_0_[4] err[0][7]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X27Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][8]_i_1 - 
nets: {err[0][8]_i_1_n_0 err[0][8]_i_1/O}, {state_1_reg_n_0_[4] err[0][8]_i_1/I0}, {adder_32bit_0/o_s07_out err[0][8]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X24Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[0][9]_i_1 - 
nets: {err[0][9]_i_1_n_0 err[0][9]_i_1/O}, {adder_32bit_0/o_s08_out err[0][9]_i_1/I0}, {state_1_reg_n_0_[4] err[0][9]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

err[1][15]_i_1 - 
nets: {err[1][15]_i_1_n_0 err[1][15]_i_1/O}, {err[0][15]_i_3_n_0 err[1][15]_i_1/I0}, {state_1_reg_n_0_[5] err[1][15]_i_1/I1}, {state_1_reg_n_0_[6] err[1][15]_i_1/I2}, {state_1_reg_n_0_[0] err[1][15]_i_1/I3}, {state_1_reg_n_0_[4] err[1][15]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000004, 
LOC: SLICE_X18Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

err_reg[0][0] - 
nets: {err_reg[0]__0[0] err_reg[0][0]/Q}, {i_clk err_reg[0][0]/C}, {err err_reg[0][0]/CE}, {i_rst err_reg[0][0]/CLR}, {err[0][0]_i_1_n_0 err_reg[0][0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][10] - 
nets: {err_reg[0]__0[10] err_reg[0][10]/Q}, {i_clk err_reg[0][10]/C}, {err err_reg[0][10]/CE}, {i_rst err_reg[0][10]/CLR}, {err[0][10]_i_1_n_0 err_reg[0][10]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][11] - 
nets: {err_reg[0]__0[11] err_reg[0][11]/Q}, {i_clk err_reg[0][11]/C}, {err err_reg[0][11]/CE}, {i_rst err_reg[0][11]/CLR}, {err[0][11]_i_1_n_0 err_reg[0][11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][12] - 
nets: {err_reg[0]__0[12] err_reg[0][12]/Q}, {i_clk err_reg[0][12]/C}, {err err_reg[0][12]/CE}, {i_rst err_reg[0][12]/CLR}, {err[0][12]_i_1_n_0 err_reg[0][12]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][13] - 
nets: {err_reg[0]__0[13] err_reg[0][13]/Q}, {i_clk err_reg[0][13]/C}, {err err_reg[0][13]/CE}, {i_rst err_reg[0][13]/CLR}, {err[0][13]_i_1_n_0 err_reg[0][13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][14] - 
nets: {err_reg[0]__0[14] err_reg[0][14]/Q}, {i_clk err_reg[0][14]/C}, {err err_reg[0][14]/CE}, {i_rst err_reg[0][14]/CLR}, {err[0][14]_i_1_n_0 err_reg[0][14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][15] - 
nets: {err_reg[0]__0[15] err_reg[0][15]/Q}, {i_clk err_reg[0][15]/C}, {err err_reg[0][15]/CE}, {i_rst err_reg[0][15]/CLR}, {err[0][15]_i_2_n_0 err_reg[0][15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][1] - 
nets: {err_reg[0]__0[1] err_reg[0][1]/Q}, {i_clk err_reg[0][1]/C}, {err err_reg[0][1]/CE}, {i_rst err_reg[0][1]/CLR}, {err[0][1]_i_1_n_0 err_reg[0][1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][2] - 
nets: {err_reg[0]__0[2] err_reg[0][2]/Q}, {i_clk err_reg[0][2]/C}, {err err_reg[0][2]/CE}, {i_rst err_reg[0][2]/CLR}, {err[0][2]_i_1_n_0 err_reg[0][2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][3] - 
nets: {err_reg[0]__0[3] err_reg[0][3]/Q}, {i_clk err_reg[0][3]/C}, {err err_reg[0][3]/CE}, {i_rst err_reg[0][3]/CLR}, {err[0][3]_i_1_n_0 err_reg[0][3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][4] - 
nets: {err_reg[0]__0[4] err_reg[0][4]/Q}, {i_clk err_reg[0][4]/C}, {err err_reg[0][4]/CE}, {i_rst err_reg[0][4]/CLR}, {err[0][4]_i_1_n_0 err_reg[0][4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][5] - 
nets: {err_reg[0]__0[5] err_reg[0][5]/Q}, {i_clk err_reg[0][5]/C}, {err err_reg[0][5]/CE}, {i_rst err_reg[0][5]/CLR}, {err[0][5]_i_1_n_0 err_reg[0][5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][6] - 
nets: {err_reg[0]__0[6] err_reg[0][6]/Q}, {i_clk err_reg[0][6]/C}, {err err_reg[0][6]/CE}, {i_rst err_reg[0][6]/CLR}, {err[0][6]_i_1_n_0 err_reg[0][6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][7] - 
nets: {err_reg[0]__0[7] err_reg[0][7]/Q}, {i_clk err_reg[0][7]/C}, {err err_reg[0][7]/CE}, {i_rst err_reg[0][7]/CLR}, {err[0][7]_i_1_n_0 err_reg[0][7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][8] - 
nets: {err_reg[0]__0[8] err_reg[0][8]/Q}, {i_clk err_reg[0][8]/C}, {err err_reg[0][8]/CE}, {i_rst err_reg[0][8]/CLR}, {err[0][8]_i_1_n_0 err_reg[0][8]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[0][9] - 
nets: {err_reg[0]__0[9] err_reg[0][9]/Q}, {i_clk err_reg[0][9]/C}, {err err_reg[0][9]/CE}, {i_rst err_reg[0][9]/CLR}, {err[0][9]_i_1_n_0 err_reg[0][9]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][0] - 
nets: {err_reg[1]__0[0] err_reg[1][0]/Q}, {i_clk err_reg[1][0]/C}, {err[1][15]_i_1_n_0 err_reg[1][0]/CE}, {i_rst err_reg[1][0]/CLR}, {adder_32bit_0/o_s0 err_reg[1][0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][10] - 
nets: {err_reg[1]__0[10] err_reg[1][10]/Q}, {i_clk err_reg[1][10]/C}, {err[1][15]_i_1_n_0 err_reg[1][10]/CE}, {i_rst err_reg[1][10]/CLR}, {adder_32bit_0/o_s09_out err_reg[1][10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][11] - 
nets: {err_reg[1]__0[11] err_reg[1][11]/Q}, {i_clk err_reg[1][11]/C}, {err[1][15]_i_1_n_0 err_reg[1][11]/CE}, {i_rst err_reg[1][11]/CLR}, {adder_32bit_0/o_s010_out err_reg[1][11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][12] - 
nets: {err_reg[1]__0[12] err_reg[1][12]/Q}, {i_clk err_reg[1][12]/C}, {err[1][15]_i_1_n_0 err_reg[1][12]/CE}, {i_rst err_reg[1][12]/CLR}, {adder_32bit_0/o_s011_out err_reg[1][12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][13] - 
nets: {err_reg[1]__0[13] err_reg[1][13]/Q}, {i_clk err_reg[1][13]/C}, {err[1][15]_i_1_n_0 err_reg[1][13]/CE}, {i_rst err_reg[1][13]/CLR}, {adder_32bit_0/o_s012_out err_reg[1][13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][14] - 
nets: {err_reg[1]__0[14] err_reg[1][14]/Q}, {i_clk err_reg[1][14]/C}, {err[1][15]_i_1_n_0 err_reg[1][14]/CE}, {i_rst err_reg[1][14]/CLR}, {sum[14] err_reg[1][14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][15] - 
nets: {err_reg[1]__0[15] err_reg[1][15]/Q}, {i_clk err_reg[1][15]/C}, {err[1][15]_i_1_n_0 err_reg[1][15]/CE}, {i_rst err_reg[1][15]/CLR}, {sum[15] err_reg[1][15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][1] - 
nets: {err_reg[1]__0[1] err_reg[1][1]/Q}, {i_clk err_reg[1][1]/C}, {err[1][15]_i_1_n_0 err_reg[1][1]/CE}, {i_rst err_reg[1][1]/CLR}, {adder_32bit_0/o_s00_out err_reg[1][1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][2] - 
nets: {err_reg[1]__0[2] err_reg[1][2]/Q}, {i_clk err_reg[1][2]/C}, {err[1][15]_i_1_n_0 err_reg[1][2]/CE}, {i_rst err_reg[1][2]/CLR}, {adder_32bit_0/o_s01_out err_reg[1][2]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][3] - 
nets: {err_reg[1]__0[3] err_reg[1][3]/Q}, {i_clk err_reg[1][3]/C}, {err[1][15]_i_1_n_0 err_reg[1][3]/CE}, {i_rst err_reg[1][3]/CLR}, {adder_32bit_0/o_s02_out err_reg[1][3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][4] - 
nets: {err_reg[1]__0[4] err_reg[1][4]/Q}, {i_clk err_reg[1][4]/C}, {err[1][15]_i_1_n_0 err_reg[1][4]/CE}, {i_rst err_reg[1][4]/CLR}, {adder_32bit_0/o_s03_out err_reg[1][4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][5] - 
nets: {err_reg[1]__0[5] err_reg[1][5]/Q}, {i_clk err_reg[1][5]/C}, {err[1][15]_i_1_n_0 err_reg[1][5]/CE}, {i_rst err_reg[1][5]/CLR}, {adder_32bit_0/o_s04_out err_reg[1][5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][6] - 
nets: {err_reg[1]__0[6] err_reg[1][6]/Q}, {i_clk err_reg[1][6]/C}, {err[1][15]_i_1_n_0 err_reg[1][6]/CE}, {i_rst err_reg[1][6]/CLR}, {adder_32bit_0/o_s05_out err_reg[1][6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][7] - 
nets: {err_reg[1]__0[7] err_reg[1][7]/Q}, {i_clk err_reg[1][7]/C}, {err[1][15]_i_1_n_0 err_reg[1][7]/CE}, {i_rst err_reg[1][7]/CLR}, {adder_32bit_0/o_s06_out err_reg[1][7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][8] - 
nets: {err_reg[1]__0[8] err_reg[1][8]/Q}, {i_clk err_reg[1][8]/C}, {err[1][15]_i_1_n_0 err_reg[1][8]/CE}, {i_rst err_reg[1][8]/CLR}, {adder_32bit_0/o_s07_out err_reg[1][8]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

err_reg[1][9] - 
nets: {err_reg[1]__0[9] err_reg[1][9]/Q}, {i_clk err_reg[1][9]/C}, {err[1][15]_i_1_n_0 err_reg[1][9]/CE}, {i_rst err_reg[1][9]/CLR}, {adder_32bit_0/o_s08_out err_reg[1][9]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd[15]_i_1 - 
nets: {kd[15]_i_1_n_0 kd[15]_i_1/O}, {o_wb_ack_INST_0_i_1_n_0 kd[15]_i_1/I0}, {i_wb_adr[2] kd[15]_i_1/I1}, {i_wb_adr[4] kd[15]_i_1/I2}, {i_wb_adr[5] kd[15]_i_1/I3}, {kd[15]_i_2_n_0 kd[15]_i_1/I4}, {i_wb_adr[3] kd[15]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0002000000000000, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kd[15]_i_2 - 
nets: {kd[15]_i_2_n_0 kd[15]_i_2/O}, {state_0_reg_n_0 kd[15]_i_2/I0}, {i_wb_adr[4] kd[15]_i_2/I1}, {wla_reg_n_0 kd[15]_i_2/I2}, {i_wb_adr[2] kd[15]_i_2/I3}, {i_wb_adr[3] kd[15]_i_2/I4}, {rlb_reg_n_0 kd[15]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h888A8A02AA8A8A8A, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kd_reg[0] - 
nets: {kd[0] kd_reg[0]/Q}, {i_clk kd_reg[0]/C}, {kd[15]_i_1_n_0 kd_reg[0]/CE}, {i_rst kd_reg[0]/CLR}, {i_wb_data[0] kd_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[10] - 
nets: {kd[10] kd_reg[10]/Q}, {i_clk kd_reg[10]/C}, {kd[15]_i_1_n_0 kd_reg[10]/CE}, {i_rst kd_reg[10]/CLR}, {i_wb_data[10] kd_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[11] - 
nets: {kd[11] kd_reg[11]/Q}, {i_clk kd_reg[11]/C}, {kd[15]_i_1_n_0 kd_reg[11]/CE}, {i_rst kd_reg[11]/CLR}, {i_wb_data[11] kd_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[12] - 
nets: {kd[12] kd_reg[12]/Q}, {i_clk kd_reg[12]/C}, {kd[15]_i_1_n_0 kd_reg[12]/CE}, {i_rst kd_reg[12]/CLR}, {i_wb_data[12] kd_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[13] - 
nets: {kd[13] kd_reg[13]/Q}, {i_clk kd_reg[13]/C}, {kd[15]_i_1_n_0 kd_reg[13]/CE}, {i_rst kd_reg[13]/CLR}, {i_wb_data[13] kd_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[14] - 
nets: {kd[14] kd_reg[14]/Q}, {i_clk kd_reg[14]/C}, {kd[15]_i_1_n_0 kd_reg[14]/CE}, {i_rst kd_reg[14]/CLR}, {i_wb_data[14] kd_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[15] - 
nets: {kd[15] kd_reg[15]/Q}, {i_clk kd_reg[15]/C}, {kd[15]_i_1_n_0 kd_reg[15]/CE}, {i_rst kd_reg[15]/CLR}, {i_wb_data[15] kd_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[1] - 
nets: {kd[1] kd_reg[1]/Q}, {i_clk kd_reg[1]/C}, {kd[15]_i_1_n_0 kd_reg[1]/CE}, {i_rst kd_reg[1]/CLR}, {i_wb_data[1] kd_reg[1]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[2] - 
nets: {kd[2] kd_reg[2]/Q}, {i_clk kd_reg[2]/C}, {kd[15]_i_1_n_0 kd_reg[2]/CE}, {i_rst kd_reg[2]/CLR}, {i_wb_data[2] kd_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[3] - 
nets: {kd[3] kd_reg[3]/Q}, {i_clk kd_reg[3]/C}, {kd[15]_i_1_n_0 kd_reg[3]/CE}, {i_rst kd_reg[3]/CLR}, {i_wb_data[3] kd_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[4] - 
nets: {kd[4] kd_reg[4]/Q}, {i_clk kd_reg[4]/C}, {kd[15]_i_1_n_0 kd_reg[4]/CE}, {i_rst kd_reg[4]/CLR}, {i_wb_data[4] kd_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[5] - 
nets: {kd[5] kd_reg[5]/Q}, {i_clk kd_reg[5]/C}, {kd[15]_i_1_n_0 kd_reg[5]/CE}, {i_rst kd_reg[5]/CLR}, {i_wb_data[5] kd_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[6] - 
nets: {kd[6] kd_reg[6]/Q}, {i_clk kd_reg[6]/C}, {kd[15]_i_1_n_0 kd_reg[6]/CE}, {i_rst kd_reg[6]/CLR}, {i_wb_data[6] kd_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[7] - 
nets: {kd[7] kd_reg[7]/Q}, {i_clk kd_reg[7]/C}, {kd[15]_i_1_n_0 kd_reg[7]/CE}, {i_rst kd_reg[7]/CLR}, {i_wb_data[7] kd_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[8] - 
nets: {kd[8] kd_reg[8]/Q}, {i_clk kd_reg[8]/C}, {kd[15]_i_1_n_0 kd_reg[8]/CE}, {i_rst kd_reg[8]/CLR}, {i_wb_data[8] kd_reg[8]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kd_reg[9] - 
nets: {kd[9] kd_reg[9]/Q}, {i_clk kd_reg[9]/C}, {kd[15]_i_1_n_0 kd_reg[9]/CE}, {i_rst kd_reg[9]/CLR}, {i_wb_data[9] kd_reg[9]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki[15]_i_1 - 
nets: {ki[15]_i_1_n_0 ki[15]_i_1/O}, {i_wb_adr[3] ki[15]_i_1/I0}, {kd[15]_i_2_n_0 ki[15]_i_1/I1}, {i_wb_adr[2] ki[15]_i_1/I2}, {i_wb_adr[4] ki[15]_i_1/I3}, {i_wb_adr[5] ki[15]_i_1/I4}, {o_wb_ack_INST_0_i_1_n_0 ki[15]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000004000000000, 
LOC: SLICE_X20Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ki_reg[0] - 
nets: {ki[0] ki_reg[0]/Q}, {i_clk ki_reg[0]/C}, {ki[15]_i_1_n_0 ki_reg[0]/CE}, {i_rst ki_reg[0]/CLR}, {i_wb_data[0] ki_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[10] - 
nets: {ki[10] ki_reg[10]/Q}, {i_clk ki_reg[10]/C}, {ki[15]_i_1_n_0 ki_reg[10]/CE}, {i_rst ki_reg[10]/CLR}, {i_wb_data[10] ki_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[11] - 
nets: {ki[11] ki_reg[11]/Q}, {i_clk ki_reg[11]/C}, {ki[15]_i_1_n_0 ki_reg[11]/CE}, {i_rst ki_reg[11]/CLR}, {i_wb_data[11] ki_reg[11]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[12] - 
nets: {ki[12] ki_reg[12]/Q}, {i_clk ki_reg[12]/C}, {ki[15]_i_1_n_0 ki_reg[12]/CE}, {i_rst ki_reg[12]/CLR}, {i_wb_data[12] ki_reg[12]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[13] - 
nets: {ki[13] ki_reg[13]/Q}, {i_clk ki_reg[13]/C}, {ki[15]_i_1_n_0 ki_reg[13]/CE}, {i_rst ki_reg[13]/CLR}, {i_wb_data[13] ki_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[14] - 
nets: {ki[14] ki_reg[14]/Q}, {i_clk ki_reg[14]/C}, {ki[15]_i_1_n_0 ki_reg[14]/CE}, {i_rst ki_reg[14]/CLR}, {i_wb_data[14] ki_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[15] - 
nets: {ki[15] ki_reg[15]/Q}, {i_clk ki_reg[15]/C}, {ki[15]_i_1_n_0 ki_reg[15]/CE}, {i_rst ki_reg[15]/CLR}, {i_wb_data[15] ki_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[1] - 
nets: {ki[1] ki_reg[1]/Q}, {i_clk ki_reg[1]/C}, {ki[15]_i_1_n_0 ki_reg[1]/CE}, {i_rst ki_reg[1]/CLR}, {i_wb_data[1] ki_reg[1]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[2] - 
nets: {ki[2] ki_reg[2]/Q}, {i_clk ki_reg[2]/C}, {ki[15]_i_1_n_0 ki_reg[2]/CE}, {i_rst ki_reg[2]/CLR}, {i_wb_data[2] ki_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[3] - 
nets: {ki[3] ki_reg[3]/Q}, {i_clk ki_reg[3]/C}, {ki[15]_i_1_n_0 ki_reg[3]/CE}, {i_rst ki_reg[3]/CLR}, {i_wb_data[3] ki_reg[3]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[4] - 
nets: {ki[4] ki_reg[4]/Q}, {i_clk ki_reg[4]/C}, {ki[15]_i_1_n_0 ki_reg[4]/CE}, {i_rst ki_reg[4]/CLR}, {i_wb_data[4] ki_reg[4]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[5] - 
nets: {ki[5] ki_reg[5]/Q}, {i_clk ki_reg[5]/C}, {ki[15]_i_1_n_0 ki_reg[5]/CE}, {i_rst ki_reg[5]/CLR}, {i_wb_data[5] ki_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[6] - 
nets: {ki[6] ki_reg[6]/Q}, {i_clk ki_reg[6]/C}, {ki[15]_i_1_n_0 ki_reg[6]/CE}, {i_rst ki_reg[6]/CLR}, {i_wb_data[6] ki_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[7] - 
nets: {ki[7] ki_reg[7]/Q}, {i_clk ki_reg[7]/C}, {ki[15]_i_1_n_0 ki_reg[7]/CE}, {i_rst ki_reg[7]/CLR}, {i_wb_data[7] ki_reg[7]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[8] - 
nets: {ki[8] ki_reg[8]/Q}, {i_clk ki_reg[8]/C}, {ki[15]_i_1_n_0 ki_reg[8]/CE}, {i_rst ki_reg[8]/CLR}, {i_wb_data[8] ki_reg[8]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ki_reg[9] - 
nets: {ki[9] ki_reg[9]/Q}, {i_clk ki_reg[9]/C}, {ki[15]_i_1_n_0 ki_reg[9]/CE}, {i_rst ki_reg[9]/CLR}, {i_wb_data[9] ki_reg[9]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp[15]_i_1 - 
nets: {kp[15]_i_1_n_0 kp[15]_i_1/O}, {i_wb_adr[3] kp[15]_i_1/I0}, {kd[15]_i_2_n_0 kp[15]_i_1/I1}, {o_wb_ack_INST_0_i_1_n_0 kp[15]_i_1/I2}, {i_wb_adr[2] kp[15]_i_1/I3}, {i_wb_adr[4] kp[15]_i_1/I4}, {i_wb_adr[5] kp[15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000040, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kp_reg[0] - 
nets: {kp[0] kp_reg[0]/Q}, {i_clk kp_reg[0]/C}, {kp[15]_i_1_n_0 kp_reg[0]/CE}, {i_rst kp_reg[0]/CLR}, {i_wb_data[0] kp_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[10] - 
nets: {kp[10] kp_reg[10]/Q}, {i_clk kp_reg[10]/C}, {kp[15]_i_1_n_0 kp_reg[10]/CE}, {i_rst kp_reg[10]/CLR}, {i_wb_data[10] kp_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[11] - 
nets: {kp[11] kp_reg[11]/Q}, {i_clk kp_reg[11]/C}, {kp[15]_i_1_n_0 kp_reg[11]/CE}, {i_rst kp_reg[11]/CLR}, {i_wb_data[11] kp_reg[11]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[12] - 
nets: {kp[12] kp_reg[12]/Q}, {i_clk kp_reg[12]/C}, {kp[15]_i_1_n_0 kp_reg[12]/CE}, {i_rst kp_reg[12]/CLR}, {i_wb_data[12] kp_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[13] - 
nets: {kp[13] kp_reg[13]/Q}, {i_clk kp_reg[13]/C}, {kp[15]_i_1_n_0 kp_reg[13]/CE}, {i_rst kp_reg[13]/CLR}, {i_wb_data[13] kp_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[14] - 
nets: {kp[14] kp_reg[14]/Q}, {i_clk kp_reg[14]/C}, {kp[15]_i_1_n_0 kp_reg[14]/CE}, {i_rst kp_reg[14]/CLR}, {i_wb_data[14] kp_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[15] - 
nets: {kp[15] kp_reg[15]/Q}, {i_clk kp_reg[15]/C}, {kp[15]_i_1_n_0 kp_reg[15]/CE}, {i_rst kp_reg[15]/CLR}, {i_wb_data[15] kp_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[1] - 
nets: {kp[1] kp_reg[1]/Q}, {i_clk kp_reg[1]/C}, {kp[15]_i_1_n_0 kp_reg[1]/CE}, {i_rst kp_reg[1]/CLR}, {i_wb_data[1] kp_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[2] - 
nets: {kp[2] kp_reg[2]/Q}, {i_clk kp_reg[2]/C}, {kp[15]_i_1_n_0 kp_reg[2]/CE}, {i_rst kp_reg[2]/CLR}, {i_wb_data[2] kp_reg[2]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[3] - 
nets: {kp[3] kp_reg[3]/Q}, {i_clk kp_reg[3]/C}, {kp[15]_i_1_n_0 kp_reg[3]/CE}, {i_rst kp_reg[3]/CLR}, {i_wb_data[3] kp_reg[3]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[4] - 
nets: {kp[4] kp_reg[4]/Q}, {i_clk kp_reg[4]/C}, {kp[15]_i_1_n_0 kp_reg[4]/CE}, {i_rst kp_reg[4]/CLR}, {i_wb_data[4] kp_reg[4]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[5] - 
nets: {kp[5] kp_reg[5]/Q}, {i_clk kp_reg[5]/C}, {kp[15]_i_1_n_0 kp_reg[5]/CE}, {i_rst kp_reg[5]/CLR}, {i_wb_data[5] kp_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[6] - 
nets: {kp[6] kp_reg[6]/Q}, {i_clk kp_reg[6]/C}, {kp[15]_i_1_n_0 kp_reg[6]/CE}, {i_rst kp_reg[6]/CLR}, {i_wb_data[6] kp_reg[6]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[7] - 
nets: {kp[7] kp_reg[7]/Q}, {i_clk kp_reg[7]/C}, {kp[15]_i_1_n_0 kp_reg[7]/CE}, {i_rst kp_reg[7]/CLR}, {i_wb_data[7] kp_reg[7]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[8] - 
nets: {kp[8] kp_reg[8]/Q}, {i_clk kp_reg[8]/C}, {kp[15]_i_1_n_0 kp_reg[8]/CE}, {i_rst kp_reg[8]/CLR}, {i_wb_data[8] kp_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kp_reg[9] - 
nets: {kp[9] kp_reg[9]/Q}, {i_clk kp_reg[9]/C}, {kp[15]_i_1_n_0 kp_reg[9]/CE}, {i_rst kp_reg[9]/CLR}, {i_wb_data[9] kp_reg[9]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd[0]_i_1 - 
nets: {adder_32bit_0/o_s0 kpd[0]_i_1/O}, {cout_reg_n_0 kpd[0]_i_1/I0}, {a_reg_n_0_[0] kpd[0]_i_1/I1}, {p_reg_n_0_[0] kpd[0]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

kpd[10]_i_1 - 
nets: {adder_32bit_0/o_s09_out kpd[10]_i_1/O}, {kpd[10]_i_2_n_0 kpd[10]_i_1/I0}, {kpd[10]_i_3_n_0 kpd[10]_i_1/I1}, {kpd[10]_i_4_n_0 kpd[10]_i_1/I2}, {p_reg_n_0_[9] kpd[10]_i_1/I3}, {a_reg_n_0_[9] kpd[10]_i_1/I4}, {kpd[10]_i_5_n_0 kpd[10]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00F8F8FFFF070700, 
LOC: SLICE_X25Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[10]_i_2 - 
nets: {kpd[10]_i_2_n_0 kpd[10]_i_2/O}, {a_reg_n_0_[8] kpd[10]_i_2/I0}, {p_reg_n_0_[8] kpd[10]_i_2/I1}, {a_reg_n_0_[7] kpd[10]_i_2/I2}, {p_reg_n_0_[7] kpd[10]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X22Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

kpd[10]_i_3 - 
nets: {kpd[10]_i_3_n_0 kpd[10]_i_3/O}, {p_reg_n_0_[7] kpd[10]_i_3/I0}, {a_reg_n_0_[7] kpd[10]_i_3/I1}, {p_reg_n_0_[8] kpd[10]_i_3/I2}, {a_reg_n_0_[8] kpd[10]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h077F, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

kpd[10]_i_4 - 
nets: {kpd[10]_i_4_n_0 kpd[10]_i_4/O}, {kpd[10]_i_3_n_0 kpd[10]_i_4/I0}, {un[11]_i_6_n_0 kpd[10]_i_4/I1}, {a_reg_n_0_[6] kpd[10]_i_4/I2}, {p_reg_n_0_[6] kpd[10]_i_4/I3}, {a_reg_n_0_[5] kpd[10]_i_4/I4}, {p_reg_n_0_[5] kpd[10]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000A088A088A0AAA, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[10]_i_5 - 
nets: {kpd[10]_i_5_n_0 kpd[10]_i_5/O}, {p_reg_n_0_[10] kpd[10]_i_5/I0}, {a_reg_n_0_[10] kpd[10]_i_5/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X25Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

kpd[11]_i_1 - 
nets: {adder_32bit_0/o_s010_out kpd[11]_i_1/O}, {un[11]_i_2_n_0 kpd[11]_i_1/I0}, {p_reg_n_0_[11] kpd[11]_i_1/I1}, {a_reg_n_0_[11] kpd[11]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h69, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

kpd[13]_i_1 - 
nets: {adder_32bit_0/o_s012_out kpd[13]_i_1/O}, {a_reg_n_0_[13] kpd[13]_i_1/I0}, {p_reg_n_0_[13] kpd[13]_i_1/I1}, {kpd[13]_i_2_n_0 kpd[13]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

kpd[13]_i_2 - 
nets: {kpd[13]_i_2_n_0 kpd[13]_i_2/O}, {kpd[10]_i_2_n_0 kpd[13]_i_2/I0}, {un[11]_i_7_n_0 kpd[13]_i_2/I1}, {un[11]_i_6_n_0 kpd[13]_i_2/I2}, {kpd[13]_i_3_n_0 kpd[13]_i_2/I3}, {kpd[13]_i_4_n_0 kpd[13]_i_2/I4}, {kpd[13]_i_5_n_0 kpd[13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF0100FF00, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[13]_i_3 - 
nets: {kpd[13]_i_3_n_0 kpd[13]_i_3/O}, {p_reg_n_0_[11] kpd[13]_i_3/I0}, {a_reg_n_0_[11] kpd[13]_i_3/I1}, {p_reg_n_0_[12] kpd[13]_i_3/I2}, {a_reg_n_0_[12] kpd[13]_i_3/I3}, {un[11]_i_4_n_0 kpd[13]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000660, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[13]_i_4 - 
nets: {kpd[13]_i_4_n_0 kpd[13]_i_4/O}, {a_reg_n_0_[8] kpd[13]_i_4/I0}, {p_reg_n_0_[8] kpd[13]_i_4/I1}, {a_reg_n_0_[7] kpd[13]_i_4/I2}, {p_reg_n_0_[7] kpd[13]_i_4/I3}, {un[11]_i_5_n_0 kpd[13]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h11171777, 
LOC: SLICE_X22Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[13]_i_5 - 
nets: {kpd[13]_i_5_n_0 kpd[13]_i_5/O}, {a_reg_n_0_[12] kpd[13]_i_5/I0}, {p_reg_n_0_[12] kpd[13]_i_5/I1}, {a_reg_n_0_[11] kpd[13]_i_5/I2}, {p_reg_n_0_[11] kpd[13]_i_5/I3}, {kpd[13]_i_6_n_0 kpd[13]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEEE8E888, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[13]_i_6 - 
nets: {kpd[13]_i_6_n_0 kpd[13]_i_6/O}, {p_reg_n_0_[9] kpd[13]_i_6/I0}, {a_reg_n_0_[9] kpd[13]_i_6/I1}, {p_reg_n_0_[10] kpd[13]_i_6/I2}, {a_reg_n_0_[10] kpd[13]_i_6/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

kpd[15]_i_1 - 
nets: {kpd kpd[15]_i_1/O}, {state_1_reg_n_0_[5] kpd[15]_i_1/I0}, {state_1_reg_n_0_[1] kpd[15]_i_1/I1}, {p[30]_i_4_n_0 kpd[15]_i_1/I2}, {kpd[15]_i_3_n_0 kpd[15]_i_1/I3}, {state_1_reg_n_0_[2] kpd[15]_i_1/I4}, {state_1_reg_n_0_[0] kpd[15]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000100000, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[15]_i_3 - 
nets: {kpd[15]_i_3_n_0 kpd[15]_i_3/O}, {state_1_reg_n_0_[9] kpd[15]_i_3/I0}, {state_1_reg_n_0_[8] kpd[15]_i_3/I1}, {state_1_reg_n_0_[7] kpd[15]_i_3/I2}, {state_1_reg_n_0_[6] kpd[15]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X19Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

kpd[1]_i_1 - 
nets: {adder_32bit_0/o_s00_out kpd[1]_i_1/O}, {cout_reg_n_0 kpd[1]_i_1/I0}, {a_reg_n_0_[0] kpd[1]_i_1/I1}, {p_reg_n_0_[0] kpd[1]_i_1/I2}, {a_reg_n_0_[1] kpd[1]_i_1/I3}, {p_reg_n_0_[1] kpd[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hE81717E8, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[2]_i_1 - 
nets: {adder_32bit_0/o_s01_out kpd[2]_i_1/O}, {p_reg_n_0_[1] kpd[2]_i_1/I0}, {a_reg_n_0_[1] kpd[2]_i_1/I1}, {un[2]_i_2_n_0 kpd[2]_i_1/I2}, {p_reg_n_0_[2] kpd[2]_i_1/I3}, {a_reg_n_0_[2] kpd[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hE81717E8, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[3]_i_1 - 
nets: {adder_32bit_0/o_s02_out kpd[3]_i_1/O}, {p_reg_n_0_[1] kpd[3]_i_1/I0}, {a_reg_n_0_[1] kpd[3]_i_1/I1}, {p_reg_n_0_[2] kpd[3]_i_1/I2}, {a_reg_n_0_[2] kpd[3]_i_1/I3}, {un[2]_i_2_n_0 kpd[3]_i_1/I4}, {kpd[3]_i_2_n_0 kpd[3]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h011F077FFEE0F880, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[3]_i_2 - 
nets: {kpd[3]_i_2_n_0 kpd[3]_i_2/O}, {p_reg_n_0_[3] kpd[3]_i_2/I0}, {a_reg_n_0_[3] kpd[3]_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

kpd[7]_i_1 - 
nets: {adder_32bit_0/o_s06_out kpd[7]_i_1/O}, {kpd[7]_i_2_n_0 kpd[7]_i_1/I0}, {a_reg_n_0_[7] kpd[7]_i_1/I1}, {p_reg_n_0_[7] kpd[7]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X24Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

kpd[7]_i_2 - 
nets: {kpd[7]_i_2_n_0 kpd[7]_i_2/O}, {un[11]_i_6_n_0 kpd[7]_i_2/I0}, {a_reg_n_0_[6] kpd[7]_i_2/I1}, {p_reg_n_0_[6] kpd[7]_i_2/I2}, {a_reg_n_0_[5] kpd[7]_i_2/I3}, {p_reg_n_0_[5] kpd[7]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hFCD4D4C0, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

kpd[9]_i_1 - 
nets: {adder_32bit_0/o_s08_out kpd[9]_i_1/O}, {kpd[9]_i_2_n_0 kpd[9]_i_1/I0}, {kpd[10]_i_4_n_0 kpd[9]_i_1/I1}, {p_reg_n_0_[7] kpd[9]_i_1/I2}, {a_reg_n_0_[7] kpd[9]_i_1/I3}, {p_reg_n_0_[8] kpd[9]_i_1/I4}, {a_reg_n_0_[8] kpd[9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h9999999A999AAAAA, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

kpd[9]_i_2 - 
nets: {kpd[9]_i_2_n_0 kpd[9]_i_2/O}, {p_reg_n_0_[9] kpd[9]_i_2/I0}, {a_reg_n_0_[9] kpd[9]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X25Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

kpd_reg[0] - 
nets: {kpd_reg_n_0_[0] kpd_reg[0]/Q}, {i_clk kpd_reg[0]/C}, {kpd kpd_reg[0]/CE}, {i_rst kpd_reg[0]/CLR}, {adder_32bit_0/o_s0 kpd_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[10] - 
nets: {kpd_reg_n_0_[10] kpd_reg[10]/Q}, {i_clk kpd_reg[10]/C}, {kpd kpd_reg[10]/CE}, {i_rst kpd_reg[10]/CLR}, {adder_32bit_0/o_s09_out kpd_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[11] - 
nets: {kpd_reg_n_0_[11] kpd_reg[11]/Q}, {i_clk kpd_reg[11]/C}, {kpd kpd_reg[11]/CE}, {i_rst kpd_reg[11]/CLR}, {adder_32bit_0/o_s010_out kpd_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[12] - 
nets: {kpd_reg_n_0_[12] kpd_reg[12]/Q}, {i_clk kpd_reg[12]/C}, {kpd kpd_reg[12]/CE}, {i_rst kpd_reg[12]/CLR}, {adder_32bit_0/o_s011_out kpd_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[13] - 
nets: {kpd_reg_n_0_[13] kpd_reg[13]/Q}, {i_clk kpd_reg[13]/C}, {kpd kpd_reg[13]/CE}, {i_rst kpd_reg[13]/CLR}, {adder_32bit_0/o_s012_out kpd_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[14] - 
nets: {kpd_reg_n_0_[14] kpd_reg[14]/Q}, {i_clk kpd_reg[14]/C}, {kpd kpd_reg[14]/CE}, {i_rst kpd_reg[14]/CLR}, {sum[14] kpd_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[15] - 
nets: {kpd_reg_n_0_[15] kpd_reg[15]/Q}, {i_clk kpd_reg[15]/C}, {kpd kpd_reg[15]/CE}, {i_rst kpd_reg[15]/CLR}, {sum[15] kpd_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[1] - 
nets: {kpd_reg_n_0_[1] kpd_reg[1]/Q}, {i_clk kpd_reg[1]/C}, {kpd kpd_reg[1]/CE}, {i_rst kpd_reg[1]/CLR}, {adder_32bit_0/o_s00_out kpd_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[2] - 
nets: {kpd_reg_n_0_[2] kpd_reg[2]/Q}, {i_clk kpd_reg[2]/C}, {kpd kpd_reg[2]/CE}, {i_rst kpd_reg[2]/CLR}, {adder_32bit_0/o_s01_out kpd_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[3] - 
nets: {kpd_reg_n_0_[3] kpd_reg[3]/Q}, {i_clk kpd_reg[3]/C}, {kpd kpd_reg[3]/CE}, {i_rst kpd_reg[3]/CLR}, {adder_32bit_0/o_s02_out kpd_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[4] - 
nets: {kpd_reg_n_0_[4] kpd_reg[4]/Q}, {i_clk kpd_reg[4]/C}, {kpd kpd_reg[4]/CE}, {i_rst kpd_reg[4]/CLR}, {adder_32bit_0/o_s03_out kpd_reg[4]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[5] - 
nets: {kpd_reg_n_0_[5] kpd_reg[5]/Q}, {i_clk kpd_reg[5]/C}, {kpd kpd_reg[5]/CE}, {i_rst kpd_reg[5]/CLR}, {adder_32bit_0/o_s04_out kpd_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[6] - 
nets: {kpd_reg_n_0_[6] kpd_reg[6]/Q}, {i_clk kpd_reg[6]/C}, {kpd kpd_reg[6]/CE}, {i_rst kpd_reg[6]/CLR}, {adder_32bit_0/o_s05_out kpd_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[7] - 
nets: {kpd_reg_n_0_[7] kpd_reg[7]/Q}, {i_clk kpd_reg[7]/C}, {kpd kpd_reg[7]/CE}, {i_rst kpd_reg[7]/CLR}, {adder_32bit_0/o_s06_out kpd_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[8] - 
nets: {kpd_reg_n_0_[8] kpd_reg[8]/Q}, {i_clk kpd_reg[8]/C}, {kpd kpd_reg[8]/CE}, {i_rst kpd_reg[8]/CLR}, {adder_32bit_0/o_s07_out kpd_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

kpd_reg[9] - 
nets: {kpd_reg_n_0_[9] kpd_reg[9]/Q}, {i_clk kpd_reg[9]/C}, {kpd kpd_reg[9]/CE}, {i_rst kpd_reg[9]/CLR}, {adder_32bit_0/o_s08_out kpd_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

md[0]_i_1 - 
nets: {md[0] md[0]_i_1/O}, {err_reg[0]__0[0] md[0]_i_1/I0}, {md_index[0] md[0]_i_1/I1}, {err_reg[1]__0[0] md[0]_i_1/I2}, {md_index[1] md[0]_i_1/I3}, {adder_32bit_0/o_s0 md[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[10]_i_1 - 
nets: {md[10] md[10]_i_1/O}, {err_reg[0]__0[10] md[10]_i_1/I0}, {md_index[0] md[10]_i_1/I1}, {err_reg[1]__0[10] md[10]_i_1/I2}, {md_index[1] md[10]_i_1/I3}, {adder_32bit_0/o_s09_out md[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X25Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[11]_i_1 - 
nets: {md[11] md[11]_i_1/O}, {err_reg[0]__0[11] md[11]_i_1/I0}, {md_index[0] md[11]_i_1/I1}, {err_reg[1]__0[11] md[11]_i_1/I2}, {md_index[1] md[11]_i_1/I3}, {adder_32bit_0/o_s010_out md[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[12]_i_1 - 
nets: {md[12] md[12]_i_1/O}, {err_reg[0]__0[12] md[12]_i_1/I0}, {md_index[0] md[12]_i_1/I1}, {err_reg[1]__0[12] md[12]_i_1/I2}, {md_index[1] md[12]_i_1/I3}, {adder_32bit_0/o_s011_out md[12]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[13]_i_1 - 
nets: {md[13] md[13]_i_1/O}, {err_reg[0]__0[13] md[13]_i_1/I0}, {md_index[0] md[13]_i_1/I1}, {err_reg[1]__0[13] md[13]_i_1/I2}, {md_index[1] md[13]_i_1/I3}, {adder_32bit_0/o_s012_out md[13]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[14]_i_1 - 
nets: {md[14] md[14]_i_1/O}, {err_reg[0]__0[14] md[14]_i_1/I0}, {md_index[0] md[14]_i_1/I1}, {err_reg[1]__0[14] md[14]_i_1/I2}, {md_index[1] md[14]_i_1/I3}, {sum[14] md[14]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[15]_i_1 - 
nets: {md[15] md[15]_i_1/O}, {sum[15] md[15]_i_1/I0}, {err_reg[0]__0[15] md[15]_i_1/I1}, {md_index[0] md[15]_i_1/I2}, {err_reg[1]__0[15] md[15]_i_1/I3}, {md_index[1] md[15]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAFA0CACA, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[1]_i_1 - 
nets: {md[1] md[1]_i_1/O}, {err_reg[0]__0[1] md[1]_i_1/I0}, {md_index[0] md[1]_i_1/I1}, {err_reg[1]__0[1] md[1]_i_1/I2}, {md_index[1] md[1]_i_1/I3}, {adder_32bit_0/o_s00_out md[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[2]_i_1 - 
nets: {md[2] md[2]_i_1/O}, {err_reg[0]__0[2] md[2]_i_1/I0}, {md_index[0] md[2]_i_1/I1}, {err_reg[1]__0[2] md[2]_i_1/I2}, {md_index[1] md[2]_i_1/I3}, {md[2]_i_2_n_0 md[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h3088FCBB, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[2]_i_2 - 
nets: {md[2]_i_2_n_0 md[2]_i_2/O}, {a_reg_n_0_[2] md[2]_i_2/I0}, {p_reg_n_0_[2] md[2]_i_2/I1}, {un[2]_i_2_n_0 md[2]_i_2/I2}, {a_reg_n_0_[1] md[2]_i_2/I3}, {p_reg_n_0_[1] md[2]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h66696999, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[3]_i_1 - 
nets: {md[3] md[3]_i_1/O}, {err_reg[0]__0[3] md[3]_i_1/I0}, {md_index[0] md[3]_i_1/I1}, {err_reg[1]__0[3] md[3]_i_1/I2}, {md_index[1] md[3]_i_1/I3}, {adder_32bit_0/o_s02_out md[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[4]_i_1 - 
nets: {md[4] md[4]_i_1/O}, {err_reg[0]__0[4] md[4]_i_1/I0}, {md_index[0] md[4]_i_1/I1}, {err_reg[1]__0[4] md[4]_i_1/I2}, {md_index[1] md[4]_i_1/I3}, {adder_32bit_0/o_s03_out md[4]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[5]_i_1 - 
nets: {md[5] md[5]_i_1/O}, {adder_32bit_0/o_s04_out md[5]_i_1/I0}, {err_reg[0]__0[5] md[5]_i_1/I1}, {md_index[0] md[5]_i_1/I2}, {err_reg[1]__0[5] md[5]_i_1/I3}, {md_index[1] md[5]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAFA0CACA, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[6]_i_1 - 
nets: {md[6] md[6]_i_1/O}, {adder_32bit_0/o_s05_out md[6]_i_1/I0}, {err_reg[0]__0[6] md[6]_i_1/I1}, {md_index[0] md[6]_i_1/I2}, {err_reg[1]__0[6] md[6]_i_1/I3}, {md_index[1] md[6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAFA0CACA, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[7]_i_1 - 
nets: {md[7] md[7]_i_1/O}, {err_reg[0]__0[7] md[7]_i_1/I0}, {md_index[0] md[7]_i_1/I1}, {err_reg[1]__0[7] md[7]_i_1/I2}, {md_index[1] md[7]_i_1/I3}, {adder_32bit_0/o_s06_out md[7]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X26Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[8]_i_1 - 
nets: {md[8] md[8]_i_1/O}, {err_reg[0]__0[8] md[8]_i_1/I0}, {md_index[0] md[8]_i_1/I1}, {err_reg[1]__0[8] md[8]_i_1/I2}, {md_index[1] md[8]_i_1/I3}, {adder_32bit_0/o_s07_out md[8]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

md[9]_i_1 - 
nets: {md[9] md[9]_i_1/O}, {err_reg[0]__0[9] md[9]_i_1/I0}, {md_index[0] md[9]_i_1/I1}, {err_reg[1]__0[9] md[9]_i_1/I2}, {md_index[1] md[9]_i_1/I3}, {adder_32bit_0/o_s08_out md[9]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[0]_i_1 - 
nets: {mr[0] mr[0]_i_1/O}, {kpd_reg_n_0_[0] mr[0]_i_1/I0}, {md_index[0] mr[0]_i_1/I1}, {kd[0] mr[0]_i_1/I2}, {md_index[1] mr[0]_i_1/I3}, {ki[0] mr[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[10]_i_1 - 
nets: {mr[10] mr[10]_i_1/O}, {kpd_reg_n_0_[10] mr[10]_i_1/I0}, {md_index[0] mr[10]_i_1/I1}, {kd[10] mr[10]_i_1/I2}, {md_index[1] mr[10]_i_1/I3}, {ki[10] mr[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X26Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[11]_i_1 - 
nets: {mr[11] mr[11]_i_1/O}, {kpd_reg_n_0_[11] mr[11]_i_1/I0}, {md_index[0] mr[11]_i_1/I1}, {kd[11] mr[11]_i_1/I2}, {md_index[1] mr[11]_i_1/I3}, {ki[11] mr[11]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[12]_i_1 - 
nets: {mr[12] mr[12]_i_1/O}, {kpd_reg_n_0_[12] mr[12]_i_1/I0}, {md_index[0] mr[12]_i_1/I1}, {kd[12] mr[12]_i_1/I2}, {md_index[1] mr[12]_i_1/I3}, {ki[12] mr[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[13]_i_1 - 
nets: {mr[13] mr[13]_i_1/O}, {kpd_reg_n_0_[13] mr[13]_i_1/I0}, {md_index[0] mr[13]_i_1/I1}, {kd[13] mr[13]_i_1/I2}, {md_index[1] mr[13]_i_1/I3}, {ki[13] mr[13]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[14]_i_1 - 
nets: {mr[14] mr[14]_i_1/O}, {kpd_reg_n_0_[14] mr[14]_i_1/I0}, {md_index[0] mr[14]_i_1/I1}, {kd[14] mr[14]_i_1/I2}, {md_index[1] mr[14]_i_1/I3}, {ki[14] mr[14]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[15]_i_1 - 
nets: {mr[15] mr[15]_i_1/O}, {kpd_reg_n_0_[15] mr[15]_i_1/I0}, {md_index[0] mr[15]_i_1/I1}, {kd[15] mr[15]_i_1/I2}, {md_index[1] mr[15]_i_1/I3}, {ki[15] mr[15]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[1]_i_1 - 
nets: {mr[1] mr[1]_i_1/O}, {kpd_reg_n_0_[1] mr[1]_i_1/I0}, {md_index[0] mr[1]_i_1/I1}, {kd[1] mr[1]_i_1/I2}, {md_index[1] mr[1]_i_1/I3}, {ki[1] mr[1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[2]_i_1 - 
nets: {mr[2] mr[2]_i_1/O}, {kpd_reg_n_0_[2] mr[2]_i_1/I0}, {md_index[0] mr[2]_i_1/I1}, {kd[2] mr[2]_i_1/I2}, {md_index[1] mr[2]_i_1/I3}, {ki[2] mr[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[3]_i_1 - 
nets: {mr[3] mr[3]_i_1/O}, {kpd_reg_n_0_[3] mr[3]_i_1/I0}, {md_index[0] mr[3]_i_1/I1}, {kd[3] mr[3]_i_1/I2}, {md_index[1] mr[3]_i_1/I3}, {ki[3] mr[3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[4]_i_1 - 
nets: {mr[4] mr[4]_i_1/O}, {kpd_reg_n_0_[4] mr[4]_i_1/I0}, {md_index[0] mr[4]_i_1/I1}, {kd[4] mr[4]_i_1/I2}, {md_index[1] mr[4]_i_1/I3}, {ki[4] mr[4]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X26Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[5]_i_1 - 
nets: {mr[5] mr[5]_i_1/O}, {kpd_reg_n_0_[5] mr[5]_i_1/I0}, {md_index[0] mr[5]_i_1/I1}, {kd[5] mr[5]_i_1/I2}, {md_index[1] mr[5]_i_1/I3}, {ki[5] mr[5]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[6]_i_1 - 
nets: {mr[6] mr[6]_i_1/O}, {kpd_reg_n_0_[6] mr[6]_i_1/I0}, {md_index[0] mr[6]_i_1/I1}, {kd[6] mr[6]_i_1/I2}, {md_index[1] mr[6]_i_1/I3}, {ki[6] mr[6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[7]_i_1 - 
nets: {mr[7] mr[7]_i_1/O}, {kpd_reg_n_0_[7] mr[7]_i_1/I0}, {md_index[0] mr[7]_i_1/I1}, {kd[7] mr[7]_i_1/I2}, {md_index[1] mr[7]_i_1/I3}, {ki[7] mr[7]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X25Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[8]_i_1 - 
nets: {mr[8] mr[8]_i_1/O}, {kpd_reg_n_0_[8] mr[8]_i_1/I0}, {md_index[0] mr[8]_i_1/I1}, {kd[8] mr[8]_i_1/I2}, {md_index[1] mr[8]_i_1/I3}, {ki[8] mr[8]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr[9]_i_1 - 
nets: {mr[9] mr[9]_i_1/O}, {kpd_reg_n_0_[9] mr[9]_i_1/I0}, {md_index[0] mr[9]_i_1/I1}, {kd[9] mr[9]_i_1/I2}, {md_index[1] mr[9]_i_1/I3}, {ki[9] mr[9]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFCBB3088, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mr_index[0]_i_1 - 
nets: {mr_index[0]_i_1_n_0 mr_index[0]_i_1/O}, {state_1_reg_n_0_[0] mr_index[0]_i_1/I0}, {state_1_reg_n_0_[6] mr_index[0]_i_1/I1}, {state_1_reg_n_0_[4] mr_index[0]_i_1/I2}, {state_1_reg_n_0_[5] mr_index[0]_i_1/I3}, {err[0][15]_i_3_n_0 mr_index[0]_i_1/I4}, {md_index[0] mr_index[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFEFB00000010, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mr_index[1]_i_1 - 
nets: {mr_index[1]_i_1_n_0 mr_index[1]_i_1/O}, {state_1_reg_n_0_[0] mr_index[1]_i_1/I0}, {state_1_reg_n_0_[6] mr_index[1]_i_1/I1}, {state_1_reg_n_0_[4] mr_index[1]_i_1/I2}, {state_1_reg_n_0_[5] mr_index[1]_i_1/I3}, {err[0][15]_i_3_n_0 mr_index[1]_i_1/I4}, {md_index[1] mr_index[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFEB00000100, 
LOC: SLICE_X18Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

mr_index_reg[0] - 
nets: {md_index[0] mr_index_reg[0]/Q}, {i_clk mr_index_reg[0]/C}, {<const1> mr_index_reg[0]/CE}, {i_rst mr_index_reg[0]/CLR}, {mr_index[0]_i_1_n_0 mr_index_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

mr_index_reg[1] - 
nets: {md_index[1] mr_index_reg[1]/Q}, {i_clk mr_index_reg[1]/C}, {<const1> mr_index_reg[1]/CE}, {i_rst mr_index_reg[1]/CLR}, {mr_index[1]_i_1_n_0 mr_index_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[0] - 
nets: {multiplier_16x16bit_pipelined/md[0] multiplier_16x16bit_pipelined/md_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[0]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[0]/CLR}, {md[0] multiplier_16x16bit_pipelined/md_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[10] - 
nets: {multiplier_16x16bit_pipelined/md[10] multiplier_16x16bit_pipelined/md_reg[10]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[10]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[10]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[10]/CLR}, {md[10] multiplier_16x16bit_pipelined/md_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[11] - 
nets: {multiplier_16x16bit_pipelined/md[11] multiplier_16x16bit_pipelined/md_reg[11]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[11]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[11]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[11]/CLR}, {md[11] multiplier_16x16bit_pipelined/md_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[12] - 
nets: {multiplier_16x16bit_pipelined/md[12] multiplier_16x16bit_pipelined/md_reg[12]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[12]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[12]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[12]/CLR}, {md[12] multiplier_16x16bit_pipelined/md_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[13] - 
nets: {multiplier_16x16bit_pipelined/md[13] multiplier_16x16bit_pipelined/md_reg[13]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[13]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[13]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[13]/CLR}, {md[13] multiplier_16x16bit_pipelined/md_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[14] - 
nets: {multiplier_16x16bit_pipelined/md[14] multiplier_16x16bit_pipelined/md_reg[14]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[14]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[14]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[14]/CLR}, {md[14] multiplier_16x16bit_pipelined/md_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[15] - 
nets: {multiplier_16x16bit_pipelined/md[15] multiplier_16x16bit_pipelined/md_reg[15]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[15]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[15]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[15]/CLR}, {md[15] multiplier_16x16bit_pipelined/md_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[1] - 
nets: {multiplier_16x16bit_pipelined/md[1] multiplier_16x16bit_pipelined/md_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[1]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[1]/CLR}, {md[1] multiplier_16x16bit_pipelined/md_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[2] - 
nets: {multiplier_16x16bit_pipelined/md[2] multiplier_16x16bit_pipelined/md_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[2]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[2]/CLR}, {md[2] multiplier_16x16bit_pipelined/md_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[3] - 
nets: {multiplier_16x16bit_pipelined/md[3] multiplier_16x16bit_pipelined/md_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[3]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[3]/CLR}, {md[3] multiplier_16x16bit_pipelined/md_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[4] - 
nets: {multiplier_16x16bit_pipelined/md[4] multiplier_16x16bit_pipelined/md_reg[4]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[4]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[4]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[4]/CLR}, {md[4] multiplier_16x16bit_pipelined/md_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[5] - 
nets: {multiplier_16x16bit_pipelined/md[5] multiplier_16x16bit_pipelined/md_reg[5]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[5]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[5]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[5]/CLR}, {md[5] multiplier_16x16bit_pipelined/md_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[6] - 
nets: {multiplier_16x16bit_pipelined/md[6] multiplier_16x16bit_pipelined/md_reg[6]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[6]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[6]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[6]/CLR}, {md[6] multiplier_16x16bit_pipelined/md_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[7] - 
nets: {multiplier_16x16bit_pipelined/md[7] multiplier_16x16bit_pipelined/md_reg[7]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[7]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[7]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[7]/CLR}, {md[7] multiplier_16x16bit_pipelined/md_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[8] - 
nets: {multiplier_16x16bit_pipelined/md[8] multiplier_16x16bit_pipelined/md_reg[8]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[8]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[8]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[8]/CLR}, {md[8] multiplier_16x16bit_pipelined/md_reg[8]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/md_reg[9] - 
nets: {multiplier_16x16bit_pipelined/md[9] multiplier_16x16bit_pipelined/md_reg[9]/Q}, {i_clk multiplier_16x16bit_pipelined/md_reg[9]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/md_reg[9]/CE}, {i_rst multiplier_16x16bit_pipelined/md_reg[9]/CLR}, {md[9] multiplier_16x16bit_pipelined/md_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[0] - 
nets: {multiplier_16x16bit_pipelined/mr[0] multiplier_16x16bit_pipelined/mr_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[0]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[0]/CLR}, {mr[0] multiplier_16x16bit_pipelined/mr_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[10] - 
nets: {multiplier_16x16bit_pipelined/mr[10] multiplier_16x16bit_pipelined/mr_reg[10]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[10]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[10]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[10]/CLR}, {mr[10] multiplier_16x16bit_pipelined/mr_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[11] - 
nets: {multiplier_16x16bit_pipelined/mr[11] multiplier_16x16bit_pipelined/mr_reg[11]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[11]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[11]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[11]/CLR}, {mr[11] multiplier_16x16bit_pipelined/mr_reg[11]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[12] - 
nets: {multiplier_16x16bit_pipelined/mr[12] multiplier_16x16bit_pipelined/mr_reg[12]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[12]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[12]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[12]/CLR}, {mr[12] multiplier_16x16bit_pipelined/mr_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[13] - 
nets: {multiplier_16x16bit_pipelined/mr[13] multiplier_16x16bit_pipelined/mr_reg[13]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[13]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[13]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[13]/CLR}, {mr[13] multiplier_16x16bit_pipelined/mr_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[14] - 
nets: {multiplier_16x16bit_pipelined/mr[14] multiplier_16x16bit_pipelined/mr_reg[14]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[14]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[14]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[14]/CLR}, {mr[14] multiplier_16x16bit_pipelined/mr_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[15] - 
nets: {multiplier_16x16bit_pipelined/mr[15] multiplier_16x16bit_pipelined/mr_reg[15]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[15]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[15]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[15]/CLR}, {mr[15] multiplier_16x16bit_pipelined/mr_reg[15]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[1] - 
nets: {multiplier_16x16bit_pipelined/mr[1] multiplier_16x16bit_pipelined/mr_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[1]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[1]/CLR}, {mr[1] multiplier_16x16bit_pipelined/mr_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[2] - 
nets: {multiplier_16x16bit_pipelined/mr[2] multiplier_16x16bit_pipelined/mr_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[2]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[2]/CLR}, {mr[2] multiplier_16x16bit_pipelined/mr_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[3] - 
nets: {multiplier_16x16bit_pipelined/mr[3] multiplier_16x16bit_pipelined/mr_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[3]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[3]/CLR}, {mr[3] multiplier_16x16bit_pipelined/mr_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[4] - 
nets: {multiplier_16x16bit_pipelined/mr[4] multiplier_16x16bit_pipelined/mr_reg[4]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[4]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[4]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[4]/CLR}, {mr[4] multiplier_16x16bit_pipelined/mr_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[5] - 
nets: {multiplier_16x16bit_pipelined/mr[5] multiplier_16x16bit_pipelined/mr_reg[5]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[5]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[5]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[5]/CLR}, {mr[5] multiplier_16x16bit_pipelined/mr_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[6] - 
nets: {multiplier_16x16bit_pipelined/mr[6] multiplier_16x16bit_pipelined/mr_reg[6]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[6]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[6]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[6]/CLR}, {mr[6] multiplier_16x16bit_pipelined/mr_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[7] - 
nets: {multiplier_16x16bit_pipelined/mr[7] multiplier_16x16bit_pipelined/mr_reg[7]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[7]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[7]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[7]/CLR}, {mr[7] multiplier_16x16bit_pipelined/mr_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[8] - 
nets: {multiplier_16x16bit_pipelined/mr[8] multiplier_16x16bit_pipelined/mr_reg[8]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[8]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[8]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[8]/CLR}, {mr[8] multiplier_16x16bit_pipelined/mr_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/mr_reg[9] - 
nets: {multiplier_16x16bit_pipelined/mr[9] multiplier_16x16bit_pipelined/mr_reg[9]/Q}, {i_clk multiplier_16x16bit_pipelined/mr_reg[9]/C}, {start_reg_n_0 multiplier_16x16bit_pipelined/mr_reg[9]/CE}, {i_rst multiplier_16x16bit_pipelined/mr_reg[9]/CLR}, {mr[9] multiplier_16x16bit_pipelined/mr_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0] - 
nets: {multiplier_16x16bit_pipelined/A[0] multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w0[0] multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1] - 
nets: {multiplier_16x16bit_pipelined/B[0] multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1]/CLR}, {multiplier_16x16bit_pipelined/mr[1] multiplier_16x16bit_pipelined/reg_layer_2_w0_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w10[0] multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w10[1] multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1]/CLR}, {reg_layer_2_w10[1]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w10_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w11[0] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w11[1] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w11[2] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w11[1] multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3]/CLR}, {reg_layer_2_w11[3]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w11_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w12[0] multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w12[1] multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2]/CLR}, {reg_layer_2_w12[2]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w12_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w13[0] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w13[1] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w13__0[2] multiplier_16x16bit_pipelined/reg_layer_2_w13_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w14[0] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w14[0] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w14[1] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w14[1] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w14[2] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w14[2] multiplier_16x16bit_pipelined/reg_layer_2_w14_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w15[0] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w15[1] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w15[2] multiplier_16x16bit_pipelined/reg_layer_2_w15_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w16[0] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w16[1] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w16[2] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w16[2] multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3]/CLR}, {<const1> multiplier_16x16bit_pipelined/reg_layer_2_w16_reg[3]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w17[0] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w17[1] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[1]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w17[2] multiplier_16x16bit_pipelined/reg_layer_2_w17_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w18[0] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w18[1] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[1]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w18[2] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w18[2] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w18__0[3] multiplier_16x16bit_pipelined/reg_layer_2_w18_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w19[0] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w19[1] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w19[2] multiplier_16x16bit_pipelined/reg_layer_2_w19_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w1_reg - 
nets: {multiplier_16x16bit_pipelined/A[1] multiplier_16x16bit_pipelined/reg_layer_2_w1_reg/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w1_reg/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w1_reg/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w1_reg/CLR}, {multiplier_16x16bit_pipelined/layer_2_w1 multiplier_16x16bit_pipelined/reg_layer_2_w1_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w20[0] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w20[1] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[1]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w20[2] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w20[2] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w20__0[3] multiplier_16x16bit_pipelined/reg_layer_2_w20_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w21[0] multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w21[1] multiplier_16x16bit_pipelined/reg_layer_2_w21_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w22_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w22[0] multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w22[2] multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w22[1] multiplier_16x16bit_pipelined/reg_layer_2_w22_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w23[0] multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w23[1] multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w23[1] multiplier_16x16bit_pipelined/reg_layer_2_w23_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w24[0] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w24[1] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w24__0[2] multiplier_16x16bit_pipelined/reg_layer_2_w24_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w25_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w25[0] multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w25[2] multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w25[1] multiplier_16x16bit_pipelined/reg_layer_2_w25_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w26[0] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w26[1] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w26[2] multiplier_16x16bit_pipelined/reg_layer_2_w26_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w27[0] multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w27[2] multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w27[1] multiplier_16x16bit_pipelined/reg_layer_2_w27_reg[1]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w28_reg - 
nets: {multiplier_16x16bit_pipelined/B[28] multiplier_16x16bit_pipelined/reg_layer_2_w28_reg/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w28_reg/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w28_reg/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w28_reg/CLR}, {multiplier_16x16bit_pipelined/layer_2_w28 multiplier_16x16bit_pipelined/reg_layer_2_w28_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w29[0] multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w29[0] multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w29[1] multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w29__0[1] multiplier_16x16bit_pipelined/reg_layer_2_w29_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0]/CLR}, {reg_layer_2_w2[0]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w2[1] multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1]/CLR}, {reg_layer_2_w2[1]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w2[2] multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2]/CLR}, {multiplier_16x16bit_pipelined/layer_1_w2[2] multiplier_16x16bit_pipelined/reg_layer_2_w2_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w30_reg - 
nets: {multiplier_16x16bit_pipelined/B[30] multiplier_16x16bit_pipelined/reg_layer_2_w30_reg/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w30_reg/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w30_reg/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w30_reg/CLR}, {multiplier_16x16bit_pipelined/layer_2_w30 multiplier_16x16bit_pipelined/reg_layer_2_w30_reg/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w31_reg - 
nets: {multiplier_16x16bit_pipelined/A[31] multiplier_16x16bit_pipelined/reg_layer_2_w31_reg/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w31_reg/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w31_reg/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w31_reg/CLR}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w31_reg/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w3[0] multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[0]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w3[1] multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1]/CLR}, {reg_layer_2_w3[1]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w3_reg[1]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_1_w4[0] multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w4[1] multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_1_w4[1] multiplier_16x16bit_pipelined/reg_layer_2_w4_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w5[0] multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[0]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w5[1] multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w5[1] multiplier_16x16bit_pipelined/reg_layer_2_w5_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w6[0] multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w6[1] multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1]/CLR}, {reg_layer_2_w6[1]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w6_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w7[0] multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w7[1] multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1]/CLR}, {reg_layer_2_w7[1]_i_1_n_0 multiplier_16x16bit_pipelined/reg_layer_2_w7_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w8[0] multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w8[1] multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w8[1] multiplier_16x16bit_pipelined/reg_layer_2_w8_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0] - 
nets: {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w9[0] multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1] - 
nets: {multiplier_16x16bit_pipelined/layer_3_w9[1] multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1]/Q}, {i_clk multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1]/C}, {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1]/CE}, {i_rst multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1]/CLR}, {multiplier_16x16bit_pipelined/layer_2_w9[1] multiplier_16x16bit_pipelined/reg_layer_2_w9_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

multiplier_16x16bit_pipelined/stage_0_ready_reg - 
nets: {multiplier_16x16bit_pipelined/stage_0_ready multiplier_16x16bit_pipelined/stage_0_ready_reg/Q}, {i_clk multiplier_16x16bit_pipelined/stage_0_ready_reg/C}, {<const1> multiplier_16x16bit_pipelined/stage_0_ready_reg/CE}, {i_rst multiplier_16x16bit_pipelined/stage_0_ready_reg/CLR}, {start_reg_n_0 multiplier_16x16bit_pipelined/stage_0_ready_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

o_valid_INST_0 - 
nets: {o_valid o_valid_INST_0/O}, {rlb_reg_n_0 o_valid_INST_0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X22Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

o_wb_ack_INST_0 - 
nets: {o_wb_ack o_wb_ack_INST_0/O}, {i_wb_stb o_wb_ack_INST_0/I0}, {o_wb_ack_INST_0_i_1_n_0 o_wb_ack_INST_0/I1}, {o_wb_ack_INST_0_i_2_n_0 o_wb_ack_INST_0/I2}, {i_wb_cyc o_wb_ack_INST_0/I3}, {i_wb_we o_wb_ack_INST_0/I4}, {wack_reg_n_0 o_wb_ack_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA0000A200, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_ack_INST_0_i_1 - 
nets: {o_wb_ack_INST_0_i_1_n_0 o_wb_ack_INST_0_i_1/O}, {i_wb_adr[7] o_wb_ack_INST_0_i_1/I0}, {i_wb_adr[14] o_wb_ack_INST_0_i_1/I1}, {i_wb_adr[9] o_wb_ack_INST_0_i_1/I2}, {i_wb_adr[11] o_wb_ack_INST_0_i_1/I3}, {o_wb_ack_INST_0_i_3_n_0 o_wb_ack_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X26Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

o_wb_ack_INST_0_i_2 - 
nets: {o_wb_ack_INST_0_i_2_n_0 o_wb_ack_INST_0_i_2/O}, {i_wb_adr[2] o_wb_ack_INST_0_i_2/I0}, {i_wb_adr[3] o_wb_ack_INST_0_i_2/I1}, {i_wb_adr[5] o_wb_ack_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_ack_INST_0_i_2/I3}, {rlb_reg_n_0 o_wb_ack_INST_0_i_2/I4}, {rla_reg_n_0 o_wb_ack_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF18FFDBFF38FFFFF, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_ack_INST_0_i_3 - 
nets: {o_wb_ack_INST_0_i_3_n_0 o_wb_ack_INST_0_i_3/O}, {i_wb_adr[15] o_wb_ack_INST_0_i_3/I0}, {i_wb_adr[6] o_wb_ack_INST_0_i_3/I1}, {i_wb_adr[10] o_wb_ack_INST_0_i_3/I2}, {i_wb_adr[12] o_wb_ack_INST_0_i_3/I3}, {i_wb_adr[8] o_wb_ack_INST_0_i_3/I4}, {i_wb_adr[13] o_wb_ack_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X25Y8, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[0]_INST_0 - 
nets: {o_wb_data[0] o_wb_data[0]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[0]_INST_0/I0}, {o_wb_data[0]_INST_0_i_1_n_0 o_wb_data[0]_INST_0/I1}, {i_wb_adr[4] o_wb_data[0]_INST_0/I2}, {o_wb_data[0]_INST_0_i_2_n_0 o_wb_data[0]_INST_0/I3}, {i_wb_adr[5] o_wb_data[0]_INST_0/I4}, {o_wb_data[0]_INST_0_i_3_n_0 o_wb_data[0]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAA8080000A808, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[0]_INST_0_i_1 - 
nets: {o_wb_data[0]_INST_0_i_1_n_0 o_wb_data[0]_INST_0_i_1/O}, {sp[0] o_wb_data[0]_INST_0_i_1/I0}, {kd[0] o_wb_data[0]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[0]_INST_0_i_1/I2}, {ki[0] o_wb_data[0]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[0]_INST_0_i_1/I4}, {kp[0] o_wb_data[0]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X15Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[0]_INST_0_i_2 - 
nets: {o_wb_data[0]_INST_0_i_2_n_0 o_wb_data[0]_INST_0_i_2/O}, {err_reg[1]__0[0] o_wb_data[0]_INST_0_i_2/I0}, {err_reg[0]__0[0] o_wb_data[0]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[0]_INST_0_i_2/I2}, {kpd_reg_n_0_[0] o_wb_data[0]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[0]_INST_0_i_2/I4}, {pv[0] o_wb_data[0]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[0]_INST_0_i_3 - 
nets: {o_wb_data[0]_INST_0_i_3_n_0 o_wb_data[0]_INST_0_i_3/O}, {o_un[0] o_wb_data[0]_INST_0_i_3/I0}, {i_wb_adr[2] o_wb_data[0]_INST_0_i_3/I1}, {sigma_reg_n_0_[0] o_wb_data[0]_INST_0_i_3/I2}, {i_wb_adr[3] o_wb_data[0]_INST_0_i_3/I3}, {of_reg_n_0_[0] o_wb_data[0]_INST_0_i_3/I4}, {i_wb_adr[4] o_wb_data[0]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000033E200E2, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[10]_INST_0 - 
nets: {o_wb_data[10] o_wb_data[10]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[10]_INST_0/I0}, {i_wb_adr[5] o_wb_data[10]_INST_0/I1}, {i_wb_adr[4] o_wb_data[10]_INST_0/I2}, {o_wb_data[10]_INST_0_i_1_n_0 o_wb_data[10]_INST_0/I3}, {o_wb_data[10]_INST_0_i_2_n_0 o_wb_data[10]_INST_0/I4}, {o_wb_data[10]_INST_0_i_3_n_0 o_wb_data[10]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2220AAAA0200, 
LOC: SLICE_X24Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[10]_INST_0_i_1 - 
nets: {o_wb_data[10]_INST_0_i_1_n_0 o_wb_data[10]_INST_0_i_1/O}, {sp[10] o_wb_data[10]_INST_0_i_1/I0}, {kd[10] o_wb_data[10]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[10]_INST_0_i_1/I2}, {ki[10] o_wb_data[10]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[10]_INST_0_i_1/I4}, {kp[10] o_wb_data[10]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[10]_INST_0_i_2 - 
nets: {o_wb_data[10]_INST_0_i_2_n_0 o_wb_data[10]_INST_0_i_2/O}, {o_un[10] o_wb_data[10]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[10]_INST_0_i_2/I1}, {sigma_reg_n_0_[10] o_wb_data[10]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[10]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[10]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[10]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[10]_INST_0_i_3 - 
nets: {o_wb_data[10]_INST_0_i_3_n_0 o_wb_data[10]_INST_0_i_3/O}, {err_reg[1]__0[10] o_wb_data[10]_INST_0_i_3/I0}, {err_reg[0]__0[10] o_wb_data[10]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[10]_INST_0_i_3/I2}, {kpd_reg_n_0_[10] o_wb_data[10]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[10]_INST_0_i_3/I4}, {pv[10] o_wb_data[10]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[11]_INST_0 - 
nets: {o_wb_data[11] o_wb_data[11]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[11]_INST_0/I0}, {o_wb_data[11]_INST_0_i_1_n_0 o_wb_data[11]_INST_0/I1}, {i_wb_adr[4] o_wb_data[11]_INST_0/I2}, {i_wb_adr[5] o_wb_data[11]_INST_0/I3}, {o_wb_data[11]_INST_0_i_2_n_0 o_wb_data[11]_INST_0/I4}, {o_wb_data[11]_INST_0_i_3_n_0 o_wb_data[11]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h88AA888A88A88888, 
LOC: SLICE_X23Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[11]_INST_0_i_1 - 
nets: {o_wb_data[11]_INST_0_i_1_n_0 o_wb_data[11]_INST_0_i_1/O}, {o_un[11] o_wb_data[11]_INST_0_i_1/I0}, {i_wb_adr[2] o_wb_data[11]_INST_0_i_1/I1}, {sigma_reg_n_0_[11] o_wb_data[11]_INST_0_i_1/I2}, {i_wb_adr[4] o_wb_data[11]_INST_0_i_1/I3}, {i_wb_adr[5] o_wb_data[11]_INST_0_i_1/I4}, {i_wb_adr[3] o_wb_data[11]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X21Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[11]_INST_0_i_2 - 
nets: {o_wb_data[11]_INST_0_i_2_n_0 o_wb_data[11]_INST_0_i_2/O}, {err_reg[1]__0[11] o_wb_data[11]_INST_0_i_2/I0}, {err_reg[0]__0[11] o_wb_data[11]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[11]_INST_0_i_2/I2}, {kpd_reg_n_0_[11] o_wb_data[11]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[11]_INST_0_i_2/I4}, {pv[11] o_wb_data[11]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[11]_INST_0_i_3 - 
nets: {o_wb_data[11]_INST_0_i_3_n_0 o_wb_data[11]_INST_0_i_3/O}, {sp[11] o_wb_data[11]_INST_0_i_3/I0}, {kd[11] o_wb_data[11]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[11]_INST_0_i_3/I2}, {ki[11] o_wb_data[11]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[11]_INST_0_i_3/I4}, {kp[11] o_wb_data[11]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X24Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[12]_INST_0 - 
nets: {o_wb_data[12] o_wb_data[12]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[12]_INST_0/I0}, {i_wb_adr[5] o_wb_data[12]_INST_0/I1}, {i_wb_adr[4] o_wb_data[12]_INST_0/I2}, {o_wb_data[12]_INST_0_i_1_n_0 o_wb_data[12]_INST_0/I3}, {o_wb_data[12]_INST_0_i_2_n_0 o_wb_data[12]_INST_0/I4}, {o_wb_data[12]_INST_0_i_3_n_0 o_wb_data[12]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2220AAAA0200, 
LOC: SLICE_X18Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[12]_INST_0_i_1 - 
nets: {o_wb_data[12]_INST_0_i_1_n_0 o_wb_data[12]_INST_0_i_1/O}, {sp[12] o_wb_data[12]_INST_0_i_1/I0}, {kd[12] o_wb_data[12]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[12]_INST_0_i_1/I2}, {ki[12] o_wb_data[12]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[12]_INST_0_i_1/I4}, {kp[12] o_wb_data[12]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X22Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[12]_INST_0_i_2 - 
nets: {o_wb_data[12]_INST_0_i_2_n_0 o_wb_data[12]_INST_0_i_2/O}, {o_un[12] o_wb_data[12]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[12]_INST_0_i_2/I1}, {sigma_reg_n_0_[12] o_wb_data[12]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[12]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[12]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[12]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[12]_INST_0_i_3 - 
nets: {o_wb_data[12]_INST_0_i_3_n_0 o_wb_data[12]_INST_0_i_3/O}, {err_reg[1]__0[12] o_wb_data[12]_INST_0_i_3/I0}, {err_reg[0]__0[12] o_wb_data[12]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[12]_INST_0_i_3/I2}, {kpd_reg_n_0_[12] o_wb_data[12]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[12]_INST_0_i_3/I4}, {pv[12] o_wb_data[12]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X18Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[13]_INST_0 - 
nets: {o_wb_data[13] o_wb_data[13]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[13]_INST_0/I0}, {o_wb_data[13]_INST_0_i_1_n_0 o_wb_data[13]_INST_0/I1}, {i_wb_adr[4] o_wb_data[13]_INST_0/I2}, {i_wb_adr[5] o_wb_data[13]_INST_0/I3}, {o_wb_data[13]_INST_0_i_2_n_0 o_wb_data[13]_INST_0/I4}, {o_wb_data[13]_INST_0_i_3_n_0 o_wb_data[13]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h88AA888A88A88888, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[13]_INST_0_i_1 - 
nets: {o_wb_data[13]_INST_0_i_1_n_0 o_wb_data[13]_INST_0_i_1/O}, {o_un[13] o_wb_data[13]_INST_0_i_1/I0}, {i_wb_adr[2] o_wb_data[13]_INST_0_i_1/I1}, {sigma_reg_n_0_[13] o_wb_data[13]_INST_0_i_1/I2}, {i_wb_adr[4] o_wb_data[13]_INST_0_i_1/I3}, {i_wb_adr[5] o_wb_data[13]_INST_0_i_1/I4}, {i_wb_adr[3] o_wb_data[13]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[13]_INST_0_i_2 - 
nets: {o_wb_data[13]_INST_0_i_2_n_0 o_wb_data[13]_INST_0_i_2/O}, {err_reg[1]__0[13] o_wb_data[13]_INST_0_i_2/I0}, {err_reg[0]__0[13] o_wb_data[13]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[13]_INST_0_i_2/I2}, {kpd_reg_n_0_[13] o_wb_data[13]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[13]_INST_0_i_2/I4}, {pv[13] o_wb_data[13]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[13]_INST_0_i_3 - 
nets: {o_wb_data[13]_INST_0_i_3_n_0 o_wb_data[13]_INST_0_i_3/O}, {sp[13] o_wb_data[13]_INST_0_i_3/I0}, {kd[13] o_wb_data[13]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[13]_INST_0_i_3/I2}, {ki[13] o_wb_data[13]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[13]_INST_0_i_3/I4}, {kp[13] o_wb_data[13]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X19Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[14]_INST_0 - 
nets: {o_wb_data[14] o_wb_data[14]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[14]_INST_0/I0}, {i_wb_adr[5] o_wb_data[14]_INST_0/I1}, {i_wb_adr[4] o_wb_data[14]_INST_0/I2}, {o_wb_data[14]_INST_0_i_1_n_0 o_wb_data[14]_INST_0/I3}, {o_wb_data[14]_INST_0_i_2_n_0 o_wb_data[14]_INST_0/I4}, {o_wb_data[14]_INST_0_i_3_n_0 o_wb_data[14]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2220AAAA0200, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[14]_INST_0_i_1 - 
nets: {o_wb_data[14]_INST_0_i_1_n_0 o_wb_data[14]_INST_0_i_1/O}, {sp[14] o_wb_data[14]_INST_0_i_1/I0}, {kd[14] o_wb_data[14]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[14]_INST_0_i_1/I2}, {ki[14] o_wb_data[14]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[14]_INST_0_i_1/I4}, {kp[14] o_wb_data[14]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[14]_INST_0_i_2 - 
nets: {o_wb_data[14]_INST_0_i_2_n_0 o_wb_data[14]_INST_0_i_2/O}, {o_un[14] o_wb_data[14]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[14]_INST_0_i_2/I1}, {sigma_reg_n_0_[14] o_wb_data[14]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[14]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[14]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[14]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[14]_INST_0_i_3 - 
nets: {o_wb_data[14]_INST_0_i_3_n_0 o_wb_data[14]_INST_0_i_3/O}, {err_reg[1]__0[14] o_wb_data[14]_INST_0_i_3/I0}, {err_reg[0]__0[14] o_wb_data[14]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[14]_INST_0_i_3/I2}, {kpd_reg_n_0_[14] o_wb_data[14]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[14]_INST_0_i_3/I4}, {pv[14] o_wb_data[14]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X15Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[15]_INST_0 - 
nets: {o_wb_data[15] o_wb_data[15]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[15]_INST_0/I0}, {o_un[15] o_wb_data[15]_INST_0/I1}, {i_wb_adr[2] o_wb_data[15]_INST_0/I2}, {sigma_reg_n_0_[15] o_wb_data[15]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[15]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[15]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[16]_INST_0 - 
nets: {o_wb_data[16] o_wb_data[16]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[16]_INST_0/I0}, {o_un[16] o_wb_data[16]_INST_0/I1}, {i_wb_adr[2] o_wb_data[16]_INST_0/I2}, {sigma_reg_n_0_[16] o_wb_data[16]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[16]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[16]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[17]_INST_0 - 
nets: {o_wb_data[17] o_wb_data[17]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[17]_INST_0/I0}, {o_un[17] o_wb_data[17]_INST_0/I1}, {i_wb_adr[2] o_wb_data[17]_INST_0/I2}, {sigma_reg_n_0_[17] o_wb_data[17]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[17]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[17]_INST_0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[18]_INST_0 - 
nets: {o_wb_data[18] o_wb_data[18]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[18]_INST_0/I0}, {o_un[18] o_wb_data[18]_INST_0/I1}, {i_wb_adr[2] o_wb_data[18]_INST_0/I2}, {sigma_reg_n_0_[18] o_wb_data[18]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[18]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[18]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[19]_INST_0 - 
nets: {o_wb_data[19] o_wb_data[19]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[19]_INST_0/I0}, {o_un[19] o_wb_data[19]_INST_0/I1}, {i_wb_adr[2] o_wb_data[19]_INST_0/I2}, {sigma_reg_n_0_[19] o_wb_data[19]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[19]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[19]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X13Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[1]_INST_0 - 
nets: {o_wb_data[1] o_wb_data[1]_INST_0/O}, {o_wb_data[1]_INST_0_i_1_n_0 o_wb_data[1]_INST_0/I0}, {o_wb_data[1]_INST_0_i_2_n_0 o_wb_data[1]_INST_0/I1}, {i_wb_adr[4] o_wb_data[1]_INST_0/I2}, {o_wb_data[1]_INST_0_i_3_n_0 o_wb_data[1]_INST_0/I3}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[1]_INST_0/I4}, {i_wb_adr[5] o_wb_data[1]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h55550000757F0000, 
LOC: SLICE_X17Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[1]_INST_0_i_1 - 
nets: {o_wb_data[1]_INST_0_i_1_n_0 o_wb_data[1]_INST_0_i_1/O}, {of_reg_n_0_[1] o_wb_data[1]_INST_0_i_1/I0}, {o_wb_data[4]_INST_0_i_4_n_0 o_wb_data[1]_INST_0_i_1/I1}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[1]_INST_0_i_1/I2}, {sigma_reg_n_0_[1] o_wb_data[1]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[1]_INST_0_i_1/I4}, {o_un[1] o_wb_data[1]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD0DDD0D0D0DDDDDD, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[1]_INST_0_i_2 - 
nets: {o_wb_data[1]_INST_0_i_2_n_0 o_wb_data[1]_INST_0_i_2/O}, {kpd_reg_n_0_[1] o_wb_data[1]_INST_0_i_2/I0}, {pv[1] o_wb_data[1]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[1]_INST_0_i_2/I2}, {err_reg[1]__0[1] o_wb_data[1]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[1]_INST_0_i_2/I4}, {err_reg[0]__0[1] o_wb_data[1]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X17Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[1]_INST_0_i_3 - 
nets: {o_wb_data[1]_INST_0_i_3_n_0 o_wb_data[1]_INST_0_i_3/O}, {ki[1] o_wb_data[1]_INST_0_i_3/I0}, {kp[1] o_wb_data[1]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[1]_INST_0_i_3/I2}, {sp[1] o_wb_data[1]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[1]_INST_0_i_3/I4}, {kd[1] o_wb_data[1]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X17Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[20]_INST_0 - 
nets: {o_wb_data[20] o_wb_data[20]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[20]_INST_0/I0}, {o_un[20] o_wb_data[20]_INST_0/I1}, {i_wb_adr[2] o_wb_data[20]_INST_0/I2}, {sigma_reg_n_0_[20] o_wb_data[20]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[20]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[20]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[21]_INST_0 - 
nets: {o_wb_data[21] o_wb_data[21]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[21]_INST_0/I0}, {o_un[21] o_wb_data[21]_INST_0/I1}, {i_wb_adr[2] o_wb_data[21]_INST_0/I2}, {sigma_reg_n_0_[21] o_wb_data[21]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[21]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[21]_INST_0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[22]_INST_0 - 
nets: {o_wb_data[22] o_wb_data[22]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[22]_INST_0/I0}, {o_un[22] o_wb_data[22]_INST_0/I1}, {i_wb_adr[2] o_wb_data[22]_INST_0/I2}, {sigma_reg_n_0_[22] o_wb_data[22]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[22]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[22]_INST_0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[23]_INST_0 - 
nets: {o_wb_data[23] o_wb_data[23]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[23]_INST_0/I0}, {o_un[23] o_wb_data[23]_INST_0/I1}, {i_wb_adr[2] o_wb_data[23]_INST_0/I2}, {sigma_reg_n_0_[23] o_wb_data[23]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[23]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[23]_INST_0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[24]_INST_0 - 
nets: {o_wb_data[24] o_wb_data[24]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[24]_INST_0/I0}, {o_un[24] o_wb_data[24]_INST_0/I1}, {i_wb_adr[2] o_wb_data[24]_INST_0/I2}, {sigma_reg_n_0_[24] o_wb_data[24]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[24]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[24]_INST_0/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[25]_INST_0 - 
nets: {o_wb_data[25] o_wb_data[25]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[25]_INST_0/I0}, {o_un[25] o_wb_data[25]_INST_0/I1}, {i_wb_adr[2] o_wb_data[25]_INST_0/I2}, {sigma_reg_n_0_[25] o_wb_data[25]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[25]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[25]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[26]_INST_0 - 
nets: {o_wb_data[26] o_wb_data[26]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[26]_INST_0/I0}, {o_un[26] o_wb_data[26]_INST_0/I1}, {i_wb_adr[2] o_wb_data[26]_INST_0/I2}, {sigma_reg_n_0_[26] o_wb_data[26]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[26]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[26]_INST_0/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[27]_INST_0 - 
nets: {o_wb_data[27] o_wb_data[27]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[27]_INST_0/I0}, {o_un[27] o_wb_data[27]_INST_0/I1}, {i_wb_adr[2] o_wb_data[27]_INST_0/I2}, {sigma_reg_n_0_[27] o_wb_data[27]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[27]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[27]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[28]_INST_0 - 
nets: {o_wb_data[28] o_wb_data[28]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[28]_INST_0/I0}, {o_un[28] o_wb_data[28]_INST_0/I1}, {i_wb_adr[2] o_wb_data[28]_INST_0/I2}, {sigma_reg_n_0_[28] o_wb_data[28]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[28]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[28]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X18Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[29]_INST_0 - 
nets: {o_wb_data[29] o_wb_data[29]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[29]_INST_0/I0}, {o_un[29] o_wb_data[29]_INST_0/I1}, {i_wb_adr[2] o_wb_data[29]_INST_0/I2}, {sigma_reg_n_0_[29] o_wb_data[29]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[29]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[29]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[2]_INST_0 - 
nets: {o_wb_data[2] o_wb_data[2]_INST_0/O}, {o_wb_data[2]_INST_0_i_1_n_0 o_wb_data[2]_INST_0/I0}, {o_wb_data[2]_INST_0_i_2_n_0 o_wb_data[2]_INST_0/I1}, {i_wb_adr[4] o_wb_data[2]_INST_0/I2}, {o_wb_data[2]_INST_0_i_3_n_0 o_wb_data[2]_INST_0/I3}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[2]_INST_0/I4}, {i_wb_adr[5] o_wb_data[2]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h55550000757F0000, 
LOC: SLICE_X15Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[2]_INST_0_i_1 - 
nets: {o_wb_data[2]_INST_0_i_1_n_0 o_wb_data[2]_INST_0_i_1/O}, {of_reg_n_0_[2] o_wb_data[2]_INST_0_i_1/I0}, {o_wb_data[4]_INST_0_i_4_n_0 o_wb_data[2]_INST_0_i_1/I1}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[2]_INST_0_i_1/I2}, {sigma_reg_n_0_[2] o_wb_data[2]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[2]_INST_0_i_1/I4}, {o_un[2] o_wb_data[2]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD0DDD0D0D0DDDDDD, 
LOC: SLICE_X17Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[2]_INST_0_i_2 - 
nets: {o_wb_data[2]_INST_0_i_2_n_0 o_wb_data[2]_INST_0_i_2/O}, {kpd_reg_n_0_[2] o_wb_data[2]_INST_0_i_2/I0}, {pv[2] o_wb_data[2]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[2]_INST_0_i_2/I2}, {err_reg[1]__0[2] o_wb_data[2]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[2]_INST_0_i_2/I4}, {err_reg[0]__0[2] o_wb_data[2]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X18Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[2]_INST_0_i_3 - 
nets: {o_wb_data[2]_INST_0_i_3_n_0 o_wb_data[2]_INST_0_i_3/O}, {ki[2] o_wb_data[2]_INST_0_i_3/I0}, {kp[2] o_wb_data[2]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[2]_INST_0_i_3/I2}, {sp[2] o_wb_data[2]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[2]_INST_0_i_3/I4}, {kd[2] o_wb_data[2]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[30]_INST_0 - 
nets: {o_wb_data[30] o_wb_data[30]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[30]_INST_0/I0}, {o_un[30] o_wb_data[30]_INST_0/I1}, {i_wb_adr[2] o_wb_data[30]_INST_0/I2}, {sigma_reg_n_0_[30] o_wb_data[30]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[30]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[30]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[31]_INST_0 - 
nets: {o_wb_data[31] o_wb_data[31]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[31]_INST_0/I0}, {o_un[31] o_wb_data[31]_INST_0/I1}, {i_wb_adr[2] o_wb_data[31]_INST_0/I2}, {sigma_reg_n_0_[31] o_wb_data[31]_INST_0/I3}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[31]_INST_0/I4}, {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[31]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000A808AAAAAAAA, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[31]_INST_0_i_1 - 
nets: {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[31]_INST_0_i_1/O}, {i_wb_adr[3] o_wb_data[31]_INST_0_i_1/I0}, {i_wb_adr[5] o_wb_data[31]_INST_0_i_1/I1}, {i_wb_adr[4] o_wb_data[31]_INST_0_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hFB, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

o_wb_data[31]_INST_0_i_2 - 
nets: {o_wb_data[31]_INST_0_i_2_n_0 o_wb_data[31]_INST_0_i_2/O}, {o_wb_data[31]_INST_0_i_3_n_0 o_wb_data[31]_INST_0_i_2/I0}, {i_wb_adr[4] o_wb_data[31]_INST_0_i_2/I1}, {i_wb_adr[5] o_wb_data[31]_INST_0_i_2/I2}, {o_wb_data[31]_INST_0_i_4_n_0 o_wb_data[31]_INST_0_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF1FD, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

o_wb_data[31]_INST_0_i_3 - 
nets: {o_wb_data[31]_INST_0_i_3_n_0 o_wb_data[31]_INST_0_i_3/O}, {sp[15] o_wb_data[31]_INST_0_i_3/I0}, {kd[15] o_wb_data[31]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[31]_INST_0_i_3/I2}, {ki[15] o_wb_data[31]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[31]_INST_0_i_3/I4}, {kp[15] o_wb_data[31]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[31]_INST_0_i_4 - 
nets: {o_wb_data[31]_INST_0_i_4_n_0 o_wb_data[31]_INST_0_i_4/O}, {err_reg[1]__0[15] o_wb_data[31]_INST_0_i_4/I0}, {err_reg[0]__0[15] o_wb_data[31]_INST_0_i_4/I1}, {i_wb_adr[3] o_wb_data[31]_INST_0_i_4/I2}, {kpd_reg_n_0_[15] o_wb_data[31]_INST_0_i_4/I3}, {i_wb_adr[2] o_wb_data[31]_INST_0_i_4/I4}, {pv[15] o_wb_data[31]_INST_0_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[3]_INST_0 - 
nets: {o_wb_data[3] o_wb_data[3]_INST_0/O}, {o_wb_data[3]_INST_0_i_1_n_0 o_wb_data[3]_INST_0/I0}, {o_wb_data[3]_INST_0_i_2_n_0 o_wb_data[3]_INST_0/I1}, {i_wb_adr[4] o_wb_data[3]_INST_0/I2}, {o_wb_data[3]_INST_0_i_3_n_0 o_wb_data[3]_INST_0/I3}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[3]_INST_0/I4}, {i_wb_adr[5] o_wb_data[3]_INST_0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h55550000757F0000, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[3]_INST_0_i_1 - 
nets: {o_wb_data[3]_INST_0_i_1_n_0 o_wb_data[3]_INST_0_i_1/O}, {p_0_in1_in o_wb_data[3]_INST_0_i_1/I0}, {o_wb_data[4]_INST_0_i_4_n_0 o_wb_data[3]_INST_0_i_1/I1}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[3]_INST_0_i_1/I2}, {sigma_reg_n_0_[3] o_wb_data[3]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[3]_INST_0_i_1/I4}, {o_un[3] o_wb_data[3]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD0DDD0D0D0DDDDDD, 
LOC: SLICE_X18Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[3]_INST_0_i_2 - 
nets: {o_wb_data[3]_INST_0_i_2_n_0 o_wb_data[3]_INST_0_i_2/O}, {kpd_reg_n_0_[3] o_wb_data[3]_INST_0_i_2/I0}, {pv[3] o_wb_data[3]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[3]_INST_0_i_2/I2}, {err_reg[1]__0[3] o_wb_data[3]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[3]_INST_0_i_2/I4}, {err_reg[0]__0[3] o_wb_data[3]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[3]_INST_0_i_3 - 
nets: {o_wb_data[3]_INST_0_i_3_n_0 o_wb_data[3]_INST_0_i_3/O}, {ki[3] o_wb_data[3]_INST_0_i_3/I0}, {kp[3] o_wb_data[3]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[3]_INST_0_i_3/I2}, {sp[3] o_wb_data[3]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[3]_INST_0_i_3/I4}, {kd[3] o_wb_data[3]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h05F5030305F5F3F3, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0 - 
nets: {o_wb_data[4] o_wb_data[4]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[4]_INST_0/I0}, {i_wb_adr[4] o_wb_data[4]_INST_0/I1}, {i_wb_adr[5] o_wb_data[4]_INST_0/I2}, {o_wb_data[4]_INST_0_i_1_n_0 o_wb_data[4]_INST_0/I3}, {o_wb_data[4]_INST_0_i_2_n_0 o_wb_data[4]_INST_0/I4}, {o_wb_data[4]_INST_0_i_3_n_0 o_wb_data[4]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAA0A02AAAA0800, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0_i_1 - 
nets: {o_wb_data[4]_INST_0_i_1_n_0 o_wb_data[4]_INST_0_i_1/O}, {err_reg[1]__0[4] o_wb_data[4]_INST_0_i_1/I0}, {err_reg[0]__0[4] o_wb_data[4]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[4]_INST_0_i_1/I2}, {kpd_reg_n_0_[4] o_wb_data[4]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[4]_INST_0_i_1/I4}, {pv[4] o_wb_data[4]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X18Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0_i_2 - 
nets: {o_wb_data[4]_INST_0_i_2_n_0 o_wb_data[4]_INST_0_i_2/O}, {o_wb_data[4]_INST_0_i_4_n_0 o_wb_data[4]_INST_0_i_2/I0}, {p_0_in3_in o_wb_data[4]_INST_0_i_2/I1}, {o_wb_data[31]_INST_0_i_1_n_0 o_wb_data[4]_INST_0_i_2/I2}, {sigma_reg_n_0_[4] o_wb_data[4]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[4]_INST_0_i_2/I4}, {o_un[4] o_wb_data[4]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4F444F4F4F444444, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0_i_3 - 
nets: {o_wb_data[4]_INST_0_i_3_n_0 o_wb_data[4]_INST_0_i_3/O}, {sp[4] o_wb_data[4]_INST_0_i_3/I0}, {kd[4] o_wb_data[4]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[4]_INST_0_i_3/I2}, {ki[4] o_wb_data[4]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[4]_INST_0_i_3/I4}, {kp[4] o_wb_data[4]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0_i_4 - 
nets: {o_wb_data[4]_INST_0_i_4_n_0 o_wb_data[4]_INST_0_i_4/O}, {i_wb_adr[5] o_wb_data[4]_INST_0_i_4/I0}, {i_wb_adr[4] o_wb_data[4]_INST_0_i_4/I1}, {i_wb_adr[3] o_wb_data[4]_INST_0_i_4/I2}, {i_wb_adr[2] o_wb_data[4]_INST_0_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hFFDF, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

o_wb_data[5]_INST_0 - 
nets: {o_wb_data[5] o_wb_data[5]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[5]_INST_0/I0}, {o_wb_data[5]_INST_0_i_1_n_0 o_wb_data[5]_INST_0/I1}, {i_wb_adr[4] o_wb_data[5]_INST_0/I2}, {i_wb_adr[5] o_wb_data[5]_INST_0/I3}, {o_wb_data[5]_INST_0_i_2_n_0 o_wb_data[5]_INST_0/I4}, {o_wb_data[5]_INST_0_i_3_n_0 o_wb_data[5]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h88AA888A88A88888, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[5]_INST_0_i_1 - 
nets: {o_wb_data[5]_INST_0_i_1_n_0 o_wb_data[5]_INST_0_i_1/O}, {o_un[5] o_wb_data[5]_INST_0_i_1/I0}, {i_wb_adr[2] o_wb_data[5]_INST_0_i_1/I1}, {sigma_reg_n_0_[5] o_wb_data[5]_INST_0_i_1/I2}, {i_wb_adr[4] o_wb_data[5]_INST_0_i_1/I3}, {i_wb_adr[5] o_wb_data[5]_INST_0_i_1/I4}, {i_wb_adr[3] o_wb_data[5]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[5]_INST_0_i_2 - 
nets: {o_wb_data[5]_INST_0_i_2_n_0 o_wb_data[5]_INST_0_i_2/O}, {err_reg[1]__0[5] o_wb_data[5]_INST_0_i_2/I0}, {err_reg[0]__0[5] o_wb_data[5]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[5]_INST_0_i_2/I2}, {kpd_reg_n_0_[5] o_wb_data[5]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[5]_INST_0_i_2/I4}, {pv[5] o_wb_data[5]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[5]_INST_0_i_3 - 
nets: {o_wb_data[5]_INST_0_i_3_n_0 o_wb_data[5]_INST_0_i_3/O}, {sp[5] o_wb_data[5]_INST_0_i_3/I0}, {kd[5] o_wb_data[5]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[5]_INST_0_i_3/I2}, {ki[5] o_wb_data[5]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[5]_INST_0_i_3/I4}, {kp[5] o_wb_data[5]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[6]_INST_0 - 
nets: {o_wb_data[6] o_wb_data[6]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[6]_INST_0/I0}, {i_wb_adr[5] o_wb_data[6]_INST_0/I1}, {i_wb_adr[4] o_wb_data[6]_INST_0/I2}, {o_wb_data[6]_INST_0_i_1_n_0 o_wb_data[6]_INST_0/I3}, {o_wb_data[6]_INST_0_i_2_n_0 o_wb_data[6]_INST_0/I4}, {o_wb_data[6]_INST_0_i_3_n_0 o_wb_data[6]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2220AAAA0200, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[6]_INST_0_i_1 - 
nets: {o_wb_data[6]_INST_0_i_1_n_0 o_wb_data[6]_INST_0_i_1/O}, {sp[6] o_wb_data[6]_INST_0_i_1/I0}, {kd[6] o_wb_data[6]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[6]_INST_0_i_1/I2}, {ki[6] o_wb_data[6]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[6]_INST_0_i_1/I4}, {kp[6] o_wb_data[6]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[6]_INST_0_i_2 - 
nets: {o_wb_data[6]_INST_0_i_2_n_0 o_wb_data[6]_INST_0_i_2/O}, {o_un[6] o_wb_data[6]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[6]_INST_0_i_2/I1}, {sigma_reg_n_0_[6] o_wb_data[6]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[6]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[6]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[6]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[6]_INST_0_i_3 - 
nets: {o_wb_data[6]_INST_0_i_3_n_0 o_wb_data[6]_INST_0_i_3/O}, {err_reg[1]__0[6] o_wb_data[6]_INST_0_i_3/I0}, {err_reg[0]__0[6] o_wb_data[6]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[6]_INST_0_i_3/I2}, {kpd_reg_n_0_[6] o_wb_data[6]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[6]_INST_0_i_3/I4}, {pv[6] o_wb_data[6]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[7]_INST_0 - 
nets: {o_wb_data[7] o_wb_data[7]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[7]_INST_0/I0}, {o_wb_data[7]_INST_0_i_1_n_0 o_wb_data[7]_INST_0/I1}, {i_wb_adr[4] o_wb_data[7]_INST_0/I2}, {i_wb_adr[5] o_wb_data[7]_INST_0/I3}, {o_wb_data[7]_INST_0_i_2_n_0 o_wb_data[7]_INST_0/I4}, {o_wb_data[7]_INST_0_i_3_n_0 o_wb_data[7]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h88AA888A88A88888, 
LOC: SLICE_X23Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[7]_INST_0_i_1 - 
nets: {o_wb_data[7]_INST_0_i_1_n_0 o_wb_data[7]_INST_0_i_1/O}, {o_un[7] o_wb_data[7]_INST_0_i_1/I0}, {i_wb_adr[2] o_wb_data[7]_INST_0_i_1/I1}, {sigma_reg_n_0_[7] o_wb_data[7]_INST_0_i_1/I2}, {i_wb_adr[4] o_wb_data[7]_INST_0_i_1/I3}, {i_wb_adr[5] o_wb_data[7]_INST_0_i_1/I4}, {i_wb_adr[3] o_wb_data[7]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[7]_INST_0_i_2 - 
nets: {o_wb_data[7]_INST_0_i_2_n_0 o_wb_data[7]_INST_0_i_2/O}, {err_reg[1]__0[7] o_wb_data[7]_INST_0_i_2/I0}, {err_reg[0]__0[7] o_wb_data[7]_INST_0_i_2/I1}, {i_wb_adr[3] o_wb_data[7]_INST_0_i_2/I2}, {kpd_reg_n_0_[7] o_wb_data[7]_INST_0_i_2/I3}, {i_wb_adr[2] o_wb_data[7]_INST_0_i_2/I4}, {pv[7] o_wb_data[7]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[7]_INST_0_i_3 - 
nets: {o_wb_data[7]_INST_0_i_3_n_0 o_wb_data[7]_INST_0_i_3/O}, {sp[7] o_wb_data[7]_INST_0_i_3/I0}, {kd[7] o_wb_data[7]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[7]_INST_0_i_3/I2}, {ki[7] o_wb_data[7]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[7]_INST_0_i_3/I4}, {kp[7] o_wb_data[7]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[8]_INST_0 - 
nets: {o_wb_data[8] o_wb_data[8]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[8]_INST_0/I0}, {i_wb_adr[5] o_wb_data[8]_INST_0/I1}, {i_wb_adr[4] o_wb_data[8]_INST_0/I2}, {o_wb_data[8]_INST_0_i_1_n_0 o_wb_data[8]_INST_0/I3}, {o_wb_data[8]_INST_0_i_2_n_0 o_wb_data[8]_INST_0/I4}, {o_wb_data[8]_INST_0_i_3_n_0 o_wb_data[8]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAA2220AAAA0200, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[8]_INST_0_i_1 - 
nets: {o_wb_data[8]_INST_0_i_1_n_0 o_wb_data[8]_INST_0_i_1/O}, {sp[8] o_wb_data[8]_INST_0_i_1/I0}, {kd[8] o_wb_data[8]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[8]_INST_0_i_1/I2}, {ki[8] o_wb_data[8]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[8]_INST_0_i_1/I4}, {kp[8] o_wb_data[8]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[8]_INST_0_i_2 - 
nets: {o_wb_data[8]_INST_0_i_2_n_0 o_wb_data[8]_INST_0_i_2/O}, {o_un[8] o_wb_data[8]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[8]_INST_0_i_2/I1}, {sigma_reg_n_0_[8] o_wb_data[8]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[8]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[8]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[8]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X15Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[8]_INST_0_i_3 - 
nets: {o_wb_data[8]_INST_0_i_3_n_0 o_wb_data[8]_INST_0_i_3/O}, {err_reg[1]__0[8] o_wb_data[8]_INST_0_i_3/I0}, {err_reg[0]__0[8] o_wb_data[8]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[8]_INST_0_i_3/I2}, {kpd_reg_n_0_[8] o_wb_data[8]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[8]_INST_0_i_3/I4}, {pv[8] o_wb_data[8]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[9]_INST_0 - 
nets: {o_wb_data[9] o_wb_data[9]_INST_0/O}, {o_wb_ack_INST_0_i_1_n_0 o_wb_data[9]_INST_0/I0}, {i_wb_adr[4] o_wb_data[9]_INST_0/I1}, {i_wb_adr[5] o_wb_data[9]_INST_0/I2}, {o_wb_data[9]_INST_0_i_1_n_0 o_wb_data[9]_INST_0/I3}, {o_wb_data[9]_INST_0_i_2_n_0 o_wb_data[9]_INST_0/I4}, {o_wb_data[9]_INST_0_i_3_n_0 o_wb_data[9]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAA0A02AAAA0800, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[9]_INST_0_i_1 - 
nets: {o_wb_data[9]_INST_0_i_1_n_0 o_wb_data[9]_INST_0_i_1/O}, {err_reg[1]__0[9] o_wb_data[9]_INST_0_i_1/I0}, {err_reg[0]__0[9] o_wb_data[9]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[9]_INST_0_i_1/I2}, {kpd_reg_n_0_[9] o_wb_data[9]_INST_0_i_1/I3}, {i_wb_adr[2] o_wb_data[9]_INST_0_i_1/I4}, {pv[9] o_wb_data[9]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[9]_INST_0_i_2 - 
nets: {o_wb_data[9]_INST_0_i_2_n_0 o_wb_data[9]_INST_0_i_2/O}, {o_un[9] o_wb_data[9]_INST_0_i_2/I0}, {i_wb_adr[2] o_wb_data[9]_INST_0_i_2/I1}, {sigma_reg_n_0_[9] o_wb_data[9]_INST_0_i_2/I2}, {i_wb_adr[4] o_wb_data[9]_INST_0_i_2/I3}, {i_wb_adr[5] o_wb_data[9]_INST_0_i_2/I4}, {i_wb_adr[3] o_wb_data[9]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000E20000, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[9]_INST_0_i_3 - 
nets: {o_wb_data[9]_INST_0_i_3_n_0 o_wb_data[9]_INST_0_i_3/O}, {sp[9] o_wb_data[9]_INST_0_i_3/I0}, {kd[9] o_wb_data[9]_INST_0_i_3/I1}, {i_wb_adr[3] o_wb_data[9]_INST_0_i_3/I2}, {ki[9] o_wb_data[9]_INST_0_i_3/I3}, {i_wb_adr[2] o_wb_data[9]_INST_0_i_3/I4}, {kp[9] o_wb_data[9]_INST_0_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X23Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

of[0]_i_1 - 
nets: {of[0]_i_1_n_0 of[0]_i_1/O}, {of[1]_i_2_n_0 of[0]_i_1/I0}, {state_1[9]_i_2_n_0 of[0]_i_1/I1}, {state_1_reg_n_0_[2] of[0]_i_1/I2}, {state_1_reg_n_0_[0] of[0]_i_1/I3}, {of[0]_i_2_n_0 of[0]_i_1/I4}, {of_reg_n_0_[0] of[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF37FFF7F00400040, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

of[0]_i_2 - 
nets: {of[0]_i_2_n_0 of[0]_i_2/O}, {RS_reg_n_0 of[0]_i_2/I0}, {un[31]_i_3_n_0 of[0]_i_2/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

of[1]_i_1 - 
nets: {of[1]_i_1_n_0 of[1]_i_1/O}, {state_1_reg_n_0_[4] of[1]_i_1/I0}, {of[1]_i_2_n_0 of[1]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

of[1]_i_2 - 
nets: {of[1]_i_2_n_0 of[1]_i_2/O}, {un[31]_i_9_n_0 of[1]_i_2/I0}, {p_0_in12_in of[1]_i_2/I1}, {p_1_in13_in of[1]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hBD, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

of[2]_i_1 - 
nets: {of[2]_i_1_n_0 of[2]_i_1/O}, {state_1_reg_n_0_[4] of[2]_i_1/I0}, {of_reg_n_0_[1] of[2]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

of[3]_i_1 - 
nets: {of[3]_i_1_n_0 of[3]_i_1/O}, {p_0_in3_in of[3]_i_1/I0}, {state_1_reg_n_0_[7] of[3]_i_1/I1}, {of[3]_i_2_n_0 of[3]_i_1/I2}, {of[3]_i_3_n_0 of[3]_i_1/I3}, {of[3] of[3]_i_1/I4}, {p_0_in1_in of[3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFC8FFFFF8C80000, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

of[3]_i_2 - 
nets: {of[3]_i_2_n_0 of[3]_i_2/O}, {p_1_in8_in of[3]_i_2/I0}, {p_0_in7_in of[3]_i_2/I1}, {of[3]_i_5_n_0 of[3]_i_2/I2}, {of[3]_i_6_n_0 of[3]_i_2/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h1118, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

of[3]_i_3 - 
nets: {of[3]_i_3_n_0 of[3]_i_3/O}, {state_1_reg_n_0_[8] of[3]_i_3/I0}, {state_1_reg_n_0_[9] of[3]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

of[3]_i_4 - 
nets: {of[3] of[3]_i_4/O}, {sigma[31]_i_3_n_0 of[3]_i_4/I0}, {state_1_reg_n_0_[0] of[3]_i_4/I1}, {state_1_reg_n_0_[8] of[3]_i_4/I2}, {state_1_reg_n_0_[7] of[3]_i_4/I3}, {state_1_reg_n_0_[9] of[3]_i_4/I4}, {un[31]_i_4_n_0 of[3]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0003033A00000000, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

of[3]_i_5 - 
nets: {of[3]_i_5_n_0 of[3]_i_5/O}, {un[28]_i_7_n_0 of[3]_i_5/I0}, {of[3]_i_7_n_0 of[3]_i_5/I1}, {un[31]_i_19_n_0 of[3]_i_5/I2}, {of[3]_i_8_n_0 of[3]_i_5/I3}, {un[31]_i_10_n_0 of[3]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hDFCCDDCC, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

of[3]_i_6 - 
nets: {of[3]_i_6_n_0 of[3]_i_6/O}, {un[31]_i_9_n_0 of[3]_i_6/I0}, {un[31]_i_11_n_0 of[3]_i_6/I1}, {un[31]_i_8_n_0 of[3]_i_6/I2}, {un[31]_i_7_n_0 of[3]_i_6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h0200, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

of[3]_i_7 - 
nets: {of[3]_i_7_n_0 of[3]_i_7/O}, {un[31]_i_21_n_0 of[3]_i_7/I0}, {a_reg_n_0_[30] of[3]_i_7/I1}, {p_reg_n_0_[30] of[3]_i_7/I2}, {a_reg_n_0_[29] of[3]_i_7/I3}, {p_reg_n_0_[29] of[3]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFCE8E8C0, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

of[3]_i_8 - 
nets: {of[3]_i_8_n_0 of[3]_i_8/O}, {un[31]_i_20_n_0 of[3]_i_8/I0}, {p_reg_n_0_[30] of[3]_i_8/I1}, {a_reg_n_0_[30] of[3]_i_8/I2}, {p_reg_n_0_[29] of[3]_i_8/I3}, {a_reg_n_0_[29] of[3]_i_8/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00282800, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

of[4]_i_1 - 
nets: {of[4]_i_1_n_0 of[4]_i_1/O}, {state_1_reg_n_0_[7] of[4]_i_1/I0}, {p_1_in8_in of[4]_i_1/I1}, {p_0_in7_in of[4]_i_1/I2}, {un[31]_i_6_n_0 of[4]_i_1/I3}, {p_0_in3_in of[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAA0280, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

of_reg[0] - 
nets: {of_reg_n_0_[0] of_reg[0]/Q}, {i_clk of_reg[0]/C}, {<const1> of_reg[0]/CE}, {i_rst of_reg[0]/CLR}, {of[0]_i_1_n_0 of_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

of_reg[1] - 
nets: {of_reg_n_0_[1] of_reg[1]/Q}, {i_clk of_reg[1]/C}, {err of_reg[1]/CE}, {i_rst of_reg[1]/CLR}, {of[1]_i_1_n_0 of_reg[1]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

of_reg[2] - 
nets: {of_reg_n_0_[2] of_reg[2]/Q}, {i_clk of_reg[2]/C}, {err of_reg[2]/CE}, {i_rst of_reg[2]/CLR}, {of[2]_i_1_n_0 of_reg[2]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

of_reg[3] - 
nets: {p_0_in1_in of_reg[3]/Q}, {i_clk of_reg[3]/C}, {<const1> of_reg[3]/CE}, {i_rst of_reg[3]/CLR}, {of[3]_i_1_n_0 of_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

of_reg[4] - 
nets: {p_0_in3_in of_reg[4]/Q}, {i_clk of_reg[4]/C}, {sigma of_reg[4]/CE}, {i_rst of_reg[4]/CLR}, {of[4]_i_1_n_0 of_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p[0]_i_1 - 
nets: {p[0]_i_1_n_0 p[0]_i_1/O}, {kp[0] p[0]_i_1/I0}, {state_1_reg_n_0_[1] p[0]_i_1/I1}, {p[0]_i_2_n_0 p[0]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[0]_i_2 - 
nets: {p[0]_i_2_n_0 p[0]_i_2/O}, {sp[0] p[0]_i_2/I0}, {state_1_reg_n_0_[3] p[0]_i_2/I1}, {multiplier_16x16bit_pipelined/B[0] p[0]_i_2/I2}, {multiplier_16x16bit_pipelined/A[0] p[0]_i_2/I3}, {err_reg[0]__0[0] p[0]_i_2/I4}, {state_1_reg_n_0_[4] p[0]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8888BBBB8BB88BB8, 
LOC: SLICE_X16Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[10]_i_1 - 
nets: {p[10]_i_1_n_0 p[10]_i_1/O}, {kp[10] p[10]_i_1/I0}, {state_1_reg_n_0_[1] p[10]_i_1/I1}, {sp[10] p[10]_i_1/I2}, {p[10]_i_2_n_0 p[10]_i_1/I3}, {state_1_reg_n_0_[3] p[10]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B888BB, 
LOC: SLICE_X27Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[10]_i_2 - 
nets: {p[10]_i_2_n_0 p[10]_i_2/O}, {err_reg[0]__0[10] p[10]_i_2/I0}, {state_1_reg_n_0_[4] p[10]_i_2/I1}, {p[10]_i_3_n_0 p[10]_i_2/I2}, {p[10]_i_4_n_0 p[10]_i_2/I3}, {p[10]_i_5_n_0 p[10]_i_2/I4}, {p[10]_i_6_n_0 p[10]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8B8B8B8BB8B8B88B, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[10]_i_3 - 
nets: {p[10]_i_3_n_0 p[10]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[10]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[10]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[10]_i_3/I2}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[10]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[10]_i_4 - 
nets: {p[10]_i_4_n_0 p[10]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[10]_i_4/I0}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[10]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[10]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[10]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[10]_i_5 - 
nets: {p[10]_i_5_n_0 p[10]_i_5/O}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[10]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[10]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[10]_i_5/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[10]_i_5/I3}, {p[10]_i_7_n_0 p[10]_i_5/I4}, {p[19]_i_8_n_0 p[10]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9FFF999F999F0999, 
LOC: SLICE_X22Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[10]_i_6 - 
nets: {p[10]_i_6_n_0 p[10]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[10]_i_6/I0}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[10]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[10]_i_6/I2}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[10]_i_6/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h6000, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[10]_i_7 - 
nets: {p[10]_i_7_n_0 p[10]_i_7/O}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[10]_i_7/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[10]_i_7/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[11]_i_1 - 
nets: {p[11]_i_1_n_0 p[11]_i_1/O}, {kp[11] p[11]_i_1/I0}, {state_1_reg_n_0_[1] p[11]_i_1/I1}, {p[11]_i_2_n_0 p[11]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[11]_i_2 - 
nets: {p[11]_i_2_n_0 p[11]_i_2/O}, {sp[11] p[11]_i_2/I0}, {state_1_reg_n_0_[3] p[11]_i_2/I1}, {p[12]_i_4_n_0 p[11]_i_2/I2}, {p[12]_i_5_n_0 p[11]_i_2/I3}, {err_reg[0]__0[11] p[11]_i_2/I4}, {state_1_reg_n_0_[4] p[11]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8888BBBB8BB88BB8, 
LOC: SLICE_X20Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[12]_i_1 - 
nets: {p[12]_i_1_n_0 p[12]_i_1/O}, {kp[12] p[12]_i_1/I0}, {state_1_reg_n_0_[1] p[12]_i_1/I1}, {sp[12] p[12]_i_1/I2}, {p[12]_i_2_n_0 p[12]_i_1/I3}, {state_1_reg_n_0_[3] p[12]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8B888BB, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[12]_i_2 - 
nets: {p[12]_i_2_n_0 p[12]_i_2/O}, {err_reg[0]__0[12] p[12]_i_2/I0}, {state_1_reg_n_0_[4] p[12]_i_2/I1}, {p[12]_i_3_n_0 p[12]_i_2/I2}, {p[12]_i_4_n_0 p[12]_i_2/I3}, {p[12]_i_5_n_0 p[12]_i_2/I4}, {p[12]_i_6_n_0 p[12]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B8B8B8BB8B8B88B, 
LOC: SLICE_X20Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[12]_i_3 - 
nets: {p[12]_i_3_n_0 p[12]_i_3/O}, {p[12]_i_7_n_0 p[12]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[12]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[12]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[12]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[12]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h6AA6A66A, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[12]_i_4 - 
nets: {p[12]_i_4_n_0 p[12]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[12]_i_4/I0}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[12]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[12]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[12]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[12]_i_4/I4}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[12]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7887877887787887, 
LOC: SLICE_X18Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[12]_i_5 - 
nets: {p[12]_i_5_n_0 p[12]_i_5/O}, {p[12]_i_8_n_0 p[12]_i_5/I0}, {p[15]_i_9_n_0 p[12]_i_5/I1}, {p[15]_i_5_n_0 p[12]_i_5/I2}, {p[15]_i_4_n_0 p[12]_i_5/I3}, {p[19]_i_8_n_0 p[12]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h54545450, 
LOC: SLICE_X19Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[12]_i_6 - 
nets: {p[12]_i_6_n_0 p[12]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[12]_i_6/I0}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[12]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[12]_i_6/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[12]_i_6/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[12]_i_6/I4}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[12]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0880800880080880, 
LOC: SLICE_X20Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[12]_i_7 - 
nets: {p[12]_i_7_n_0 p[12]_i_7/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[12]_i_7/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[12]_i_7/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[12]_i_7/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[12]_i_7/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[12]_i_7/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[12]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE81717E817E8E817, 
LOC: SLICE_X18Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[12]_i_8 - 
nets: {p[12]_i_8_n_0 p[12]_i_8/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[12]_i_8/I0}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[12]_i_8/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[12]_i_8/I2}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[12]_i_8/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[12]_i_8/I4}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[12]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0EE0088008800880, 
LOC: SLICE_X20Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[13]_i_1 - 
nets: {p[13]_i_1_n_0 p[13]_i_1/O}, {kp[13] p[13]_i_1/I0}, {state_1_reg_n_0_[1] p[13]_i_1/I1}, {p[13]_i_2_n_0 p[13]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[13]_i_2 - 
nets: {p[13]_i_2_n_0 p[13]_i_2/O}, {sp[13] p[13]_i_2/I0}, {state_1_reg_n_0_[3] p[13]_i_2/I1}, {p[13]_i_3_n_0 p[13]_i_2/I2}, {p[21]_i_9_n_0 p[13]_i_2/I3}, {err_reg[0]__0[13] p[13]_i_2/I4}, {state_1_reg_n_0_[4] p[13]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8888BBBB8BB88BB8, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[13]_i_3 - 
nets: {p[13]_i_3_n_0 p[13]_i_3/O}, {p[14]_i_5_n_0 p[13]_i_3/I0}, {p[14]_i_4_n_0 p[13]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[14]_i_1 - 
nets: {p[14]_i_1_n_0 p[14]_i_1/O}, {kp[14] p[14]_i_1/I0}, {state_1_reg_n_0_[1] p[14]_i_1/I1}, {sp[14] p[14]_i_1/I2}, {p[14]_i_2_n_0 p[14]_i_1/I3}, {state_1_reg_n_0_[3] p[14]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B888BB, 
LOC: SLICE_X17Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[14]_i_2 - 
nets: {p[14]_i_2_n_0 p[14]_i_2/O}, {err_reg[0]__0[14] p[14]_i_2/I0}, {state_1_reg_n_0_[4] p[14]_i_2/I1}, {p[14]_i_3_n_0 p[14]_i_2/I2}, {p[14]_i_4_n_0 p[14]_i_2/I3}, {p[14]_i_5_n_0 p[14]_i_2/I4}, {p[21]_i_9_n_0 p[14]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B8B8BB88BB8B8B8, 
LOC: SLICE_X18Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[14]_i_3 - 
nets: {p[14]_i_3_n_0 p[14]_i_3/O}, {p[15]_i_12_n_0 p[14]_i_3/I0}, {p[15]_i_11_n_0 p[14]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[14]_i_4 - 
nets: {p[14]_i_4_n_0 p[14]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[14]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[14]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[14]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] p[14]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] p[14]_i_4/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] p[14]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h17E8E817E81717E8, 
LOC: SLICE_X19Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[14]_i_5 - 
nets: {p[14]_i_5_n_0 p[14]_i_5/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[14]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[14]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[14]_i_5/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[14]_i_5/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[14]_i_5/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[14]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hE80000E800E8E800, 
LOC: SLICE_X18Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_1 - 
nets: {p[15]_i_1_n_0 p[15]_i_1/O}, {kp[15] p[15]_i_1/I0}, {state_1_reg_n_0_[1] p[15]_i_1/I1}, {p[31]_i_2_n_0 p[15]_i_1/I2}, {p[15]_i_2_n_0 p[15]_i_1/I3}, {p[15]_i_3_n_0 p[15]_i_1/I4}, {p[30]_i_4_n_0 p[15]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8BBBBB8B8B8B8B8, 
LOC: SLICE_X16Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_10 - 
nets: {p[15]_i_10_n_0 p[15]_i_10/O}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[15]_i_10/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[15]_i_10/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[15]_i_11 - 
nets: {p[15]_i_11_n_0 p[15]_i_11/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] p[15]_i_11/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] p[15]_i_11/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] p[15]_i_11/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[1] p[15]_i_11/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[0] p[15]_i_11/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[2] p[15]_i_11/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h17E8E817E81717E8, 
LOC: SLICE_X19Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_12 - 
nets: {p[15]_i_12_n_0 p[15]_i_12/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[15]_i_12/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[15]_i_12/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[15]_i_12/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] p[15]_i_12/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] p[15]_i_12/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] p[15]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h17FFFF17FF1717FF, 
LOC: SLICE_X19Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_2 - 
nets: {p[15]_i_2_n_0 p[15]_i_2/O}, {p[15]_i_4_n_0 p[15]_i_2/I0}, {p[15]_i_5_n_0 p[15]_i_2/I1}, {p[19]_i_8_n_0 p[15]_i_2/I2}, {p[15]_i_6_n_0 p[15]_i_2/I3}, {p[15]_i_7_n_0 p[15]_i_2/I4}, {p[15]_i_8_n_0 p[15]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FEFF00FF, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_3 - 
nets: {p[15]_i_3_n_0 p[15]_i_3/O}, {p[16]_i_3_n_0 p[15]_i_3/I0}, {p[16]_i_4_n_0 p[15]_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X16Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[15]_i_4 - 
nets: {p[15]_i_4_n_0 p[15]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[15]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[15]_i_4/I1}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[15]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[15]_i_4/I3}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[15]_i_4/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[15]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h6FF9F99FF99FF99F, 
LOC: SLICE_X20Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_5 - 
nets: {p[15]_i_5_n_0 p[15]_i_5/O}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[15]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[15]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[15]_i_5/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[15]_i_5/I3}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[15]_i_5/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[15]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h7FF7F88FF88FF77F, 
LOC: SLICE_X20Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_6 - 
nets: {p[15]_i_6_n_0 p[15]_i_6/O}, {p[23]_i_13_n_0 p[15]_i_6/I0}, {p[23]_i_14_n_0 p[15]_i_6/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[15]_i_7 - 
nets: {p[15]_i_7_n_0 p[15]_i_7/O}, {p[15]_i_9_n_0 p[15]_i_7/I0}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[15]_i_7/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[15]_i_7/I2}, {p[15]_i_10_n_0 p[15]_i_7/I3}, {multiplier_16x16bit_pipelined/layer_3_w9[1] p[15]_i_7/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] p[15]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00BF2AFF2AFFBFFF, 
LOC: SLICE_X20Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[15]_i_8 - 
nets: {p[15]_i_8_n_0 p[15]_i_8/O}, {p[23]_i_12_n_0 p[15]_i_8/I0}, {p[14]_i_4_n_0 p[15]_i_8/I1}, {p[14]_i_5_n_0 p[15]_i_8/I2}, {p[15]_i_11_n_0 p[15]_i_8/I3}, {p[15]_i_12_n_0 p[15]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hD400FFD4, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[15]_i_9 - 
nets: {p[15]_i_9_n_0 p[15]_i_9/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[15]_i_9/I0}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[15]_i_9/I1}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[15]_i_9/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[15]_i_9/I3}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[15]_i_9/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[15]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFF077F077FFFFF, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[16]_i_1 - 
nets: {p[16]_i_1_n_0 p[16]_i_1/O}, {kp[15] p[16]_i_1/I0}, {state_1_reg_n_0_[1] p[16]_i_1/I1}, {p[31]_i_2_n_0 p[16]_i_1/I2}, {p[16]_i_2_n_0 p[16]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBBB8, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[16]_i_2 - 
nets: {p[16]_i_2_n_0 p[16]_i_2/O}, {state_1_reg_n_0_[3] p[16]_i_2/I0}, {state_1_reg_n_0_[4] p[16]_i_2/I1}, {p[15]_i_2_n_0 p[16]_i_2/I2}, {p[16]_i_3_n_0 p[16]_i_2/I3}, {p[16]_i_4_n_0 p[16]_i_2/I4}, {p[16]_i_5_n_0 p[16]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0100110110110010, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[16]_i_3 - 
nets: {p[16]_i_3_n_0 p[16]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] p[16]_i_3/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] p[16]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] p[16]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[1] p[16]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[0] p[16]_i_3/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[2] p[16]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE80000E800E8E800, 
LOC: SLICE_X18Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[16]_i_4 - 
nets: {p[16]_i_4_n_0 p[16]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[1] p[16]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[0] p[16]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[2] p[16]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[16]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[16]_i_4/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[16]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hE81717E817E8E817, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[16]_i_5 - 
nets: {p[16]_i_5_n_0 p[16]_i_5/O}, {p[21]_i_11_n_0 p[16]_i_5/I0}, {p[21]_i_10_n_0 p[16]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[16]_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X17Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[17]_i_1 - 
nets: {p[17]_i_1_n_0 p[17]_i_1/O}, {kp[15] p[17]_i_1/I0}, {state_1_reg_n_0_[1] p[17]_i_1/I1}, {p[31]_i_2_n_0 p[17]_i_1/I2}, {p[17]_i_2_n_0 p[17]_i_1/I3}, {p[17]_i_3_n_0 p[17]_i_1/I4}, {p[30]_i_4_n_0 p[17]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB8BBBBB8B8B8B8B8, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[17]_i_2 - 
nets: {p[17]_i_2_n_0 p[17]_i_2/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[17]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[17]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[17]_i_2/I2}, {p[17]_i_4_n_0 p[17]_i_2/I3}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[17]_i_2/I4}, {p[18]_i_4_n_0 p[17]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h001717FFFFE8E800, 
LOC: SLICE_X14Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[17]_i_3 - 
nets: {p[17]_i_3_n_0 p[17]_i_3/O}, {p[21]_i_5_n_0 p[17]_i_3/I0}, {p[21]_i_8_n_0 p[17]_i_3/I1}, {p[21]_i_9_n_0 p[17]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X16Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[17]_i_4 - 
nets: {p[17]_i_4_n_0 p[17]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] p[17]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] p[17]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] p[17]_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X15Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[18]_i_1 - 
nets: {p[18]_i_1_n_0 p[18]_i_1/O}, {kp[15] p[18]_i_1/I0}, {state_1_reg_n_0_[1] p[18]_i_1/I1}, {p[31]_i_2_n_0 p[18]_i_1/I2}, {p[18]_i_2_n_0 p[18]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBBB8, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[18]_i_2 - 
nets: {p[18]_i_2_n_0 p[18]_i_2/O}, {state_1_reg_n_0_[3] p[18]_i_2/I0}, {state_1_reg_n_0_[4] p[18]_i_2/I1}, {p[17]_i_3_n_0 p[18]_i_2/I2}, {p[18]_i_3_n_0 p[18]_i_2/I3}, {p[18]_i_4_n_0 p[18]_i_2/I4}, {p[18]_i_5_n_0 p[18]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0100110110110010, 
LOC: SLICE_X14Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[18]_i_3 - 
nets: {p[18]_i_3_n_0 p[18]_i_3/O}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[18]_i_3/I0}, {p[17]_i_4_n_0 p[18]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[18]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[18]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[18]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hEEE8E888, 
LOC: SLICE_X14Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[18]_i_4 - 
nets: {p[18]_i_4_n_0 p[18]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] p[18]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] p[18]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] p[18]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[18]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[18]_i_4/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[18]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hE81717E817E8E817, 
LOC: SLICE_X14Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[18]_i_5 - 
nets: {p[18]_i_5_n_0 p[18]_i_5/O}, {p[23]_i_10_n_0 p[18]_i_5/I0}, {p[23]_i_9_n_0 p[18]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[18]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X15Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[19]_i_1 - 
nets: {p[19]_i_1_n_0 p[19]_i_1/O}, {kp[15] p[19]_i_1/I0}, {state_1_reg_n_0_[1] p[19]_i_1/I1}, {p[31]_i_2_n_0 p[19]_i_1/I2}, {p[30]_i_4_n_0 p[19]_i_1/I3}, {p[19]_i_2_n_0 p[19]_i_1/I4}, {p[19]_i_3_n_0 p[19]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8BBB8BBB8B8B8, 
LOC: SLICE_X15Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[19]_i_2 - 
nets: {p[19]_i_2_n_0 p[19]_i_2/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[19]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[19]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[19]_i_2/I2}, {p[19]_i_4_n_0 p[19]_i_2/I3}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[19]_i_2/I4}, {p[20]_i_3_n_0 p[19]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h001717FFFFE8E800, 
LOC: SLICE_X14Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[19]_i_3 - 
nets: {p[19]_i_3_n_0 p[19]_i_3/O}, {p[19]_i_5_n_0 p[19]_i_3/I0}, {p[19]_i_6_n_0 p[19]_i_3/I1}, {p[19]_i_7_n_0 p[19]_i_3/I2}, {p[19]_i_8_n_0 p[19]_i_3/I3}, {p[23]_i_5_n_0 p[19]_i_3/I4}, {p[23]_i_4_n_0 p[19]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000EEEEFFFE, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[19]_i_4 - 
nets: {p[19]_i_4_n_0 p[19]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] p[19]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] p[19]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] p[19]_i_4/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X13Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[19]_i_5 - 
nets: {p[19]_i_5_n_0 p[19]_i_5/O}, {p[16]_i_4_n_0 p[19]_i_5/I0}, {p[16]_i_3_n_0 p[19]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[19]_i_5/I2}, {p[21]_i_10_n_0 p[19]_i_5/I3}, {p[21]_i_11_n_0 p[19]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF66F6FF6, 
LOC: SLICE_X17Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[19]_i_6 - 
nets: {p[19]_i_6_n_0 p[19]_i_6/O}, {p[17]_i_2_n_0 p[19]_i_6/I0}, {p[18]_i_5_n_0 p[19]_i_6/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X14Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[19]_i_7 - 
nets: {p[19]_i_7_n_0 p[19]_i_7/O}, {p[15]_i_4_n_0 p[19]_i_7/I0}, {p[15]_i_5_n_0 p[19]_i_7/I1}, {p[23]_i_14_n_0 p[19]_i_7/I2}, {p[23]_i_13_n_0 p[19]_i_7/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[19]_i_8 - 
nets: {p[19]_i_8_n_0 p[19]_i_8/O}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[19]_i_8/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[19]_i_8/I1}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[19]_i_8/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[19]_i_8/I3}, {p[19]_i_9_n_0 p[19]_i_8/I4}, {p[6]_i_4_n_0 p[19]_i_8/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h999F09999FFF999F, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[19]_i_9 - 
nets: {p[19]_i_9_n_0 p[19]_i_9/O}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[19]_i_9/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[19]_i_9/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[1]_i_1 - 
nets: {p[1]_i_1_n_0 p[1]_i_1/O}, {kp[1] p[1]_i_1/I0}, {state_1_reg_n_0_[1] p[1]_i_1/I1}, {sp[1] p[1]_i_1/I2}, {state_1_reg_n_0_[3] p[1]_i_1/I3}, {p[1]_i_2_n_0 p[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X17Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[1]_i_2 - 
nets: {p[1]_i_2_n_0 p[1]_i_2/O}, {state_1_reg_n_0_[3] p[1]_i_2/I0}, {multiplier_16x16bit_pipelined/B[0] p[1]_i_2/I1}, {multiplier_16x16bit_pipelined/A[0] p[1]_i_2/I2}, {multiplier_16x16bit_pipelined/A[1] p[1]_i_2/I3}, {state_1_reg_n_0_[4] p[1]_i_2/I4}, {err_reg[0]__0[1] p[1]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000154055551540, 
LOC: SLICE_X16Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[20]_i_1 - 
nets: {p[20]_i_1_n_0 p[20]_i_1/O}, {kp[15] p[20]_i_1/I0}, {state_1_reg_n_0_[1] p[20]_i_1/I1}, {p[31]_i_2_n_0 p[20]_i_1/I2}, {p[20]_i_2_n_0 p[20]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hBBB8, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[20]_i_2 - 
nets: {p[20]_i_2_n_0 p[20]_i_2/O}, {state_1_reg_n_0_[3] p[20]_i_2/I0}, {state_1_reg_n_0_[4] p[20]_i_2/I1}, {p[19]_i_3_n_0 p[20]_i_2/I2}, {p[20]_i_3_n_0 p[20]_i_2/I3}, {p[20]_i_4_n_0 p[20]_i_2/I4}, {p[20]_i_5_n_0 p[20]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0111000110001110, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[20]_i_3 - 
nets: {p[20]_i_3_n_0 p[20]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] p[20]_i_3/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] p[20]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] p[20]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[20]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[20]_i_3/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[20]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hE81717E817E8E817, 
LOC: SLICE_X13Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[20]_i_4 - 
nets: {p[20]_i_4_n_0 p[20]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[20]_i_4/I0}, {p[19]_i_4_n_0 p[20]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[20]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[20]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[20]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEEE8E888, 
LOC: SLICE_X15Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[20]_i_5 - 
nets: {p[20]_i_5_n_0 p[20]_i_5/O}, {p[28]_i_7_n_0 p[20]_i_5/I0}, {p[28]_i_8_n_0 p[20]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[20]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[21]_i_1 - 
nets: {p[21]_i_1_n_0 p[21]_i_1/O}, {kp[15] p[21]_i_1/I0}, {state_1_reg_n_0_[1] p[21]_i_1/I1}, {p[31]_i_2_n_0 p[21]_i_1/I2}, {p[21]_i_2_n_0 p[21]_i_1/I3}, {p[21]_i_3_n_0 p[21]_i_1/I4}, {p[30]_i_4_n_0 p[21]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB8BBBBB8B8B8B8B8, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_10 - 
nets: {p[21]_i_10_n_0 p[21]_i_10/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[21]_i_10/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[21]_i_10/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[21]_i_10/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] p[21]_i_10/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] p[21]_i_10/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] p[21]_i_10/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h17E8E817E81717E8, 
LOC: SLICE_X15Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_11 - 
nets: {p[21]_i_11_n_0 p[21]_i_11/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[1] p[21]_i_11/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[0] p[21]_i_11/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w14[2] p[21]_i_11/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[21]_i_11/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[21]_i_11/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[21]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h17FFFF17FF1717FF, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_12 - 
nets: {p[21]_i_12_n_0 p[21]_i_12/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[1] p[21]_i_12/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[0] p[21]_i_12/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w15[2] p[21]_i_12/I2}, {p[17]_i_4_n_0 p[21]_i_12/I3}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[21]_i_12/I4}, {p[18]_i_4_n_0 p[21]_i_12/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFE8E800, 
LOC: SLICE_X15Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_13 - 
nets: {p[21]_i_13_n_0 p[21]_i_13/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[21]_i_13/I0}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[21]_i_13/I1}, {p[23]_i_19_n_0 p[21]_i_13/I2}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[21]_i_13/I3}, {p[12]_i_7_n_0 p[21]_i_13/I4}, {p[15]_i_5_n_0 p[21]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000080000778, 
LOC: SLICE_X18Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_14 - 
nets: {p[21]_i_14_n_0 p[21]_i_14/O}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[21]_i_14/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[21]_i_14/I1}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[21]_i_14/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[21]_i_14/I3}, {p[10]_i_7_n_0 p[21]_i_14/I4}, {p[23]_i_16_n_0 p[21]_i_14/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h999F09999FFF999F, 
LOC: SLICE_X20Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_15 - 
nets: {p[21]_i_15_n_0 p[21]_i_15/O}, {p[12]_i_8_n_0 p[21]_i_15/I0}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[21]_i_15/I1}, {p[23]_i_19_n_0 p[21]_i_15/I2}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[21]_i_15/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[21]_i_15/I4}, {p[12]_i_7_n_0 p[21]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h80000000FEE8E8E8, 
LOC: SLICE_X18Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_2 - 
nets: {p[21]_i_2_n_0 p[21]_i_2/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[21]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[21]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[21]_i_2/I2}, {p[21]_i_4_n_0 p[21]_i_2/I3}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[21]_i_2/I4}, {p[22]_i_4_n_0 p[21]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h001717FFFFE8E800, 
LOC: SLICE_X12Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_3 - 
nets: {p[21]_i_3_n_0 p[21]_i_3/O}, {p[21]_i_5_n_0 p[21]_i_3/I0}, {p[21]_i_6_n_0 p[21]_i_3/I1}, {p[21]_i_7_n_0 p[21]_i_3/I2}, {p[26]_i_5_n_0 p[21]_i_3/I3}, {p[21]_i_8_n_0 p[21]_i_3/I4}, {p[21]_i_9_n_0 p[21]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0C080C000C080C08, 
LOC: SLICE_X16Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_4 - 
nets: {p[21]_i_4_n_0 p[21]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] p[21]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] p[21]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] p[21]_i_4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X12Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[21]_i_5 - 
nets: {p[21]_i_5_n_0 p[21]_i_5/O}, {p[16]_i_4_n_0 p[21]_i_5/I0}, {p[16]_i_3_n_0 p[21]_i_5/I1}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[21]_i_5/I2}, {p[21]_i_10_n_0 p[21]_i_5/I3}, {p[21]_i_11_n_0 p[21]_i_5/I4}, {p[23]_i_11_n_0 p[21]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF22F6006FBBFF00F, 
LOC: SLICE_X17Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_6 - 
nets: {p[21]_i_6_n_0 p[21]_i_6/O}, {p[28]_i_6_n_0 p[21]_i_6/I0}, {p[28]_i_7_n_0 p[21]_i_6/I1}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[21]_i_6/I2}, {p[28]_i_8_n_0 p[21]_i_6/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD44D, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[21]_i_7 - 
nets: {p[21]_i_7_n_0 p[21]_i_7/O}, {p[21]_i_12_n_0 p[21]_i_7/I0}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[21]_i_7/I1}, {p[23]_i_9_n_0 p[21]_i_7/I2}, {p[23]_i_10_n_0 p[21]_i_7/I3}, {p[20]_i_5_n_0 p[21]_i_7/I4}, {p[19]_i_2_n_0 p[21]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000000028BE, 
LOC: SLICE_X15Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[21]_i_8 - 
nets: {p[21]_i_8_n_0 p[21]_i_8/O}, {p[19]_i_5_n_0 p[21]_i_8/I0}, {p[23]_i_13_n_0 p[21]_i_8/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[21]_i_9 - 
nets: {p[21]_i_9_n_0 p[21]_i_9/O}, {p[15]_i_4_n_0 p[21]_i_9/I0}, {p[23]_i_15_n_0 p[21]_i_9/I1}, {p[6]_i_4_n_0 p[21]_i_9/I2}, {p[21]_i_13_n_0 p[21]_i_9/I3}, {p[21]_i_14_n_0 p[21]_i_9/I4}, {p[21]_i_15_n_0 p[21]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF1000FF00, 
LOC: SLICE_X18Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[22]_i_1 - 
nets: {p[22]_i_1_n_0 p[22]_i_1/O}, {kp[15] p[22]_i_1/I0}, {state_1_reg_n_0_[1] p[22]_i_1/I1}, {p[31]_i_2_n_0 p[22]_i_1/I2}, {p[22]_i_2_n_0 p[22]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hBBB8, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[22]_i_2 - 
nets: {p[22]_i_2_n_0 p[22]_i_2/O}, {state_1_reg_n_0_[3] p[22]_i_2/I0}, {state_1_reg_n_0_[4] p[22]_i_2/I1}, {p[21]_i_3_n_0 p[22]_i_2/I2}, {p[22]_i_3_n_0 p[22]_i_2/I3}, {p[22]_i_4_n_0 p[22]_i_2/I4}, {p[22]_i_5_n_0 p[22]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0100110110110010, 
LOC: SLICE_X12Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[22]_i_3 - 
nets: {p[22]_i_3_n_0 p[22]_i_3/O}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[22]_i_3/I0}, {p[21]_i_4_n_0 p[22]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[22]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[22]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[22]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEEE8E888, 
LOC: SLICE_X12Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[22]_i_4 - 
nets: {p[22]_i_4_n_0 p[22]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] p[22]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] p[22]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] p[22]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] p[22]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] p[22]_i_4/I4}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[22]_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hE81717E817E8E817, 
LOC: SLICE_X12Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[22]_i_5 - 
nets: {p[22]_i_5_n_0 p[22]_i_5/O}, {p[22]_i_6_n_0 p[22]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w22_reg_n_0_[0] p[22]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] p[22]_i_5/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] p[22]_i_5/I3}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[22]_i_5/I4}, {multiplier_16x16bit_pipelined/layer_3_w22[2] p[22]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h6669699999969666, 
LOC: SLICE_X12Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[22]_i_6 - 
nets: {p[22]_i_6_n_0 p[22]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] p[22]_i_6/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] p[22]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] p[22]_i_6/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] p[22]_i_6/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] p[22]_i_6/I4}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[22]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h17FFFF17FF1717FF, 
LOC: SLICE_X12Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_1 - 
nets: {p[23]_i_1_n_0 p[23]_i_1/O}, {kp[15] p[23]_i_1/I0}, {state_1_reg_n_0_[1] p[23]_i_1/I1}, {p[31]_i_2_n_0 p[23]_i_1/I2}, {p[30]_i_4_n_0 p[23]_i_1/I3}, {p[23]_i_2_n_0 p[23]_i_1/I4}, {p[23]_i_3_n_0 p[23]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB8B8BBB8BBB8B8B8, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_10 - 
nets: {p[23]_i_10_n_0 p[23]_i_10/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] p[23]_i_10/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] p[23]_i_10/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] p[23]_i_10/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[23]_i_10/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[23]_i_10/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[23]_i_10/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h17FFFF17FF1717FF, 
LOC: SLICE_X14Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_11 - 
nets: {p[23]_i_11_n_0 p[23]_i_11/O}, {p[23]_i_18_n_0 p[23]_i_11/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[23]_i_11/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[23]_i_11/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[23]_i_11/I3}, {p[15]_i_11_n_0 p[23]_i_11/I4}, {p[14]_i_5_n_0 p[23]_i_11/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEEA0000A8800000, 
LOC: SLICE_X19Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_12 - 
nets: {p[23]_i_12_n_0 p[23]_i_12/O}, {p[12]_i_7_n_0 p[23]_i_12/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] p[23]_i_12/I1}, {multiplier_16x16bit_pipelined/layer_3_w10[1] p[23]_i_12/I2}, {p[23]_i_19_n_0 p[23]_i_12/I3}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[23]_i_12/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'hAABFBFFF, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[23]_i_13 - 
nets: {p[23]_i_13_n_0 p[23]_i_13/O}, {p[14]_i_5_n_0 p[23]_i_13/I0}, {p[15]_i_11_n_0 p[23]_i_13/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[1] p[23]_i_13/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[0] p[23]_i_13/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w12[2] p[23]_i_13/I4}, {p[23]_i_18_n_0 p[23]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2224244444484888, 
LOC: SLICE_X19Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_14 - 
nets: {p[23]_i_14_n_0 p[23]_i_14/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[23]_i_14/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[23]_i_14/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[23]_i_14/I2}, {multiplier_16x16bit_pipelined/layer_3_w11[1] p[23]_i_14/I3}, {p[12]_i_7_n_0 p[23]_i_14/I4}, {p[12]_i_4_n_0 p[23]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF69FF9600, 
LOC: SLICE_X18Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_15 - 
nets: {p[23]_i_15_n_0 p[23]_i_15/O}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[23]_i_15/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[23]_i_15/I1}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[23]_i_15/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[23]_i_15/I3}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[23]_i_15/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[23]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h6FF9F99FF99FF99F, 
LOC: SLICE_X20Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_16 - 
nets: {p[23]_i_16_n_0 p[23]_i_16/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[23]_i_16/I0}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[23]_i_16/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[23]_i_16/I2}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[23]_i_16/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[23]_i_16/I4}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[23]_i_16/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0EE0088008800880, 
LOC: SLICE_X20Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_17 - 
nets: {p[23]_i_17_n_0 p[23]_i_17/O}, {p[15]_i_5_n_0 p[23]_i_17/I0}, {p[15]_i_4_n_0 p[23]_i_17/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X19Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[23]_i_18 - 
nets: {p[23]_i_18_n_0 p[23]_i_18/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[2] p[23]_i_18/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[0] p[23]_i_18/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w13[1] p[23]_i_18/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X19Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[23]_i_19 - 
nets: {p[23]_i_19_n_0 p[23]_i_19/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] p[23]_i_19/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] p[23]_i_19/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] p[23]_i_19/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X19Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[23]_i_2 - 
nets: {p[23]_i_2_n_0 p[23]_i_2/O}, {p[24]_i_4_n_0 p[23]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[23]_i_2/I1}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[23]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h69, 
LOC: SLICE_X11Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[23]_i_3 - 
nets: {p[23]_i_3_n_0 p[23]_i_3/O}, {p[23]_i_4_n_0 p[23]_i_3/I0}, {p[23]_i_5_n_0 p[23]_i_3/I1}, {p[23]_i_6_n_0 p[23]_i_3/I2}, {p[23]_i_7_n_0 p[23]_i_3/I3}, {p[28]_i_4_n_0 p[23]_i_3/I4}, {p[28]_i_5_n_0 p[23]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFF5510, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_4 - 
nets: {p[23]_i_4_n_0 p[23]_i_4/O}, {p[23]_i_8_n_0 p[23]_i_4/I0}, {p[18]_i_4_n_0 p[23]_i_4/I1}, {p[18]_i_3_n_0 p[23]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[23]_i_4/I3}, {p[23]_i_9_n_0 p[23]_i_4/I4}, {p[23]_i_10_n_0 p[23]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0071710071FFFF71, 
LOC: SLICE_X14Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_5 - 
nets: {p[23]_i_5_n_0 p[23]_i_5/O}, {p[23]_i_11_n_0 p[23]_i_5/I0}, {p[23]_i_12_n_0 p[23]_i_5/I1}, {p[15]_i_7_n_0 p[23]_i_5/I2}, {p[23]_i_13_n_0 p[23]_i_5/I3}, {p[23]_i_14_n_0 p[23]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBBAABFAA, 
LOC: SLICE_X17Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[23]_i_6 - 
nets: {p[23]_i_6_n_0 p[23]_i_6/O}, {p[6]_i_4_n_0 p[23]_i_6/I0}, {p[23]_i_15_n_0 p[23]_i_6/I1}, {p[23]_i_16_n_0 p[23]_i_6/I2}, {p[23]_i_13_n_0 p[23]_i_6/I3}, {p[23]_i_14_n_0 p[23]_i_6/I4}, {p[23]_i_17_n_0 p[23]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFF0DFF, 
LOC: SLICE_X18Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[23]_i_7 - 
nets: {p[23]_i_7_n_0 p[23]_i_7/O}, {p[19]_i_5_n_0 p[23]_i_7/I0}, {p[18]_i_5_n_0 p[23]_i_7/I1}, {p[17]_i_2_n_0 p[23]_i_7/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X14Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[23]_i_8 - 
nets: {p[23]_i_8_n_0 p[23]_i_8/O}, {p[21]_i_10_n_0 p[23]_i_8/I0}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[23]_i_8/I1}, {p[21]_i_11_n_0 p[23]_i_8/I2}, {p[16]_i_3_n_0 p[23]_i_8/I3}, {p[16]_i_4_n_0 p[23]_i_8/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hF9F999F9, 
LOC: SLICE_X17Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[23]_i_9 - 
nets: {p[23]_i_9_n_0 p[23]_i_9/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[23]_i_9/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[23]_i_9/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[23]_i_9/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] p[23]_i_9/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] p[23]_i_9/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] p[23]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h17E8E817E81717E8, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[24]_i_1 - 
nets: {p[24]_i_1_n_0 p[24]_i_1/O}, {kp[15] p[24]_i_1/I0}, {state_1_reg_n_0_[1] p[24]_i_1/I1}, {p[31]_i_2_n_0 p[24]_i_1/I2}, {p[24]_i_2_n_0 p[24]_i_1/I3}, {state_1_reg_n_0_[4] p[24]_i_1/I4}, {state_1_reg_n_0_[3] p[24]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B8B8B8BB, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[24]_i_2 - 
nets: {p[24]_i_2_n_0 p[24]_i_2/O}, {p[24]_i_3_n_0 p[24]_i_2/I0}, {p[24]_i_4_n_0 p[24]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[24]_i_2/I2}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[24]_i_2/I3}, {p[23]_i_3_n_0 p[24]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h59959AA9, 
LOC: SLICE_X11Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[24]_i_3 - 
nets: {p[24]_i_3_n_0 p[24]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[24]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[24]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[24]_i_3/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[24]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[24]_i_3/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h78878778, 
LOC: SLICE_X10Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[24]_i_4 - 
nets: {p[24]_i_4_n_0 p[24]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w22[2] p[24]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w22_reg_n_0_[0] p[24]_i_4/I1}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[24]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] p[24]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] p[24]_i_4/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hEEE8E888, 
LOC: SLICE_X12Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[25]_i_1 - 
nets: {p[25]_i_1_n_0 p[25]_i_1/O}, {kp[15] p[25]_i_1/I0}, {state_1_reg_n_0_[1] p[25]_i_1/I1}, {p[31]_i_2_n_0 p[25]_i_1/I2}, {p[25]_i_2_n_0 p[25]_i_1/I3}, {p[25]_i_3_n_0 p[25]_i_1/I4}, {p[30]_i_4_n_0 p[25]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[25]_i_2 - 
nets: {p[25]_i_2_n_0 p[25]_i_2/O}, {multiplier_16x16bit_pipelined/layer_3_w25[2] p[25]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[25]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[25]_i_2/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[25]_i_2/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w25_reg_n_0_[0] p[25]_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hA995566A, 
LOC: SLICE_X10Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[25]_i_3 - 
nets: {p[25]_i_3_n_0 p[25]_i_3/O}, {p[26]_i_6_n_0 p[25]_i_3/I0}, {p[30]_i_7_n_0 p[25]_i_3/I1}, {p[17]_i_3_n_0 p[25]_i_3/I2}, {p[30]_i_5_n_0 p[25]_i_3/I3}, {p[26]_i_5_n_0 p[25]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h88CC80CC, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[26]_i_1 - 
nets: {p[26]_i_1_n_0 p[26]_i_1/O}, {kp[15] p[26]_i_1/I0}, {state_1_reg_n_0_[1] p[26]_i_1/I1}, {p[31]_i_2_n_0 p[26]_i_1/I2}, {p[26]_i_2_n_0 p[26]_i_1/I3}, {p[26]_i_3_n_0 p[26]_i_1/I4}, {p[30]_i_4_n_0 p[26]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[26]_i_2 - 
nets: {p[26]_i_2_n_0 p[26]_i_2/O}, {p[26]_i_4_n_0 p[26]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[26]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[26]_i_2/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[26]_i_2/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[26]_i_3 - 
nets: {p[26]_i_3_n_0 p[26]_i_3/O}, {p[25]_i_2_n_0 p[26]_i_3/I0}, {p[26]_i_5_n_0 p[26]_i_3/I1}, {p[30]_i_5_n_0 p[26]_i_3/I2}, {p[17]_i_3_n_0 p[26]_i_3/I3}, {p[30]_i_7_n_0 p[26]_i_3/I4}, {p[26]_i_6_n_0 p[26]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0020AAAAA0A0AAAA, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[26]_i_4 - 
nets: {p[26]_i_4_n_0 p[26]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w25[2] p[26]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[26]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[26]_i_4/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[26]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w25_reg_n_0_[0] p[26]_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h0115577F, 
LOC: SLICE_X10Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[26]_i_5 - 
nets: {p[26]_i_5_n_0 p[26]_i_5/O}, {p[20]_i_5_n_0 p[26]_i_5/I0}, {p[19]_i_2_n_0 p[26]_i_5/I1}, {p[18]_i_5_n_0 p[26]_i_5/I2}, {p[17]_i_2_n_0 p[26]_i_5/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[26]_i_6 - 
nets: {p[26]_i_6_n_0 p[26]_i_6/O}, {p[20]_i_3_n_0 p[26]_i_6/I0}, {p[20]_i_4_n_0 p[26]_i_6/I1}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[26]_i_6/I2}, {p[28]_i_8_n_0 p[26]_i_6/I3}, {p[28]_i_7_n_0 p[26]_i_6/I4}, {p[26]_i_7_n_0 p[26]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hF22F2002FBBFB00B, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[26]_i_7 - 
nets: {p[26]_i_7_n_0 p[26]_i_7/O}, {p[23]_i_10_n_0 p[26]_i_7/I0}, {p[23]_i_9_n_0 p[26]_i_7/I1}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[26]_i_7/I2}, {p[21]_i_12_n_0 p[26]_i_7/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7D14, 
LOC: SLICE_X15Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[27]_i_1 - 
nets: {p[27]_i_1_n_0 p[27]_i_1/O}, {kp[15] p[27]_i_1/I0}, {state_1_reg_n_0_[1] p[27]_i_1/I1}, {p[31]_i_2_n_0 p[27]_i_1/I2}, {p[27]_i_2_n_0 p[27]_i_1/I3}, {p[27]_i_3_n_0 p[27]_i_1/I4}, {p[30]_i_4_n_0 p[27]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[27]_i_2 - 
nets: {p[27]_i_2_n_0 p[27]_i_2/O}, {multiplier_16x16bit_pipelined/layer_3_w27[2] p[27]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[27]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[27]_i_2/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[27]_i_2/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] p[27]_i_2/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'hA995566A, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[27]_i_3 - 
nets: {p[27]_i_3_n_0 p[27]_i_3/O}, {p[28]_i_5_n_0 p[27]_i_3/I0}, {p[31]_i_6_n_0 p[27]_i_3/I1}, {p[19]_i_3_n_0 p[27]_i_3/I2}, {p[31]_i_4_n_0 p[27]_i_3/I3}, {p[28]_i_4_n_0 p[27]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h44CC40CC, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[28]_i_1 - 
nets: {p[28]_i_1_n_0 p[28]_i_1/O}, {kp[15] p[28]_i_1/I0}, {state_1_reg_n_0_[1] p[28]_i_1/I1}, {p[31]_i_2_n_0 p[28]_i_1/I2}, {p[28]_i_2_n_0 p[28]_i_1/I3}, {p[28]_i_3_n_0 p[28]_i_1/I4}, {p[30]_i_4_n_0 p[28]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_2 - 
nets: {p[28]_i_2_n_0 p[28]_i_2/O}, {multiplier_16x16bit_pipelined/B[28] p[28]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] p[28]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[28]_i_2/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[28]_i_2/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[28]_i_2/I4}, {multiplier_16x16bit_pipelined/layer_3_w27[2] p[28]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAA9A99999959555, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_3 - 
nets: {p[28]_i_3_n_0 p[28]_i_3/O}, {p[27]_i_2_n_0 p[28]_i_3/I0}, {p[28]_i_4_n_0 p[28]_i_3/I1}, {p[31]_i_4_n_0 p[28]_i_3/I2}, {p[19]_i_3_n_0 p[28]_i_3/I3}, {p[31]_i_6_n_0 p[28]_i_3/I4}, {p[28]_i_5_n_0 p[28]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA0A0AAAA0020AAAA, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_4 - 
nets: {p[28]_i_4_n_0 p[28]_i_4/O}, {p[20]_i_5_n_0 p[28]_i_4/I0}, {p[19]_i_2_n_0 p[28]_i_4/I1}, {p[30]_i_9_n_0 p[28]_i_4/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[28]_i_5 - 
nets: {p[28]_i_5_n_0 p[28]_i_5/O}, {p[30]_i_11_n_0 p[28]_i_5/I0}, {p[28]_i_6_n_0 p[28]_i_5/I1}, {p[28]_i_7_n_0 p[28]_i_5/I2}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[28]_i_5/I3}, {p[28]_i_8_n_0 p[28]_i_5/I4}, {p[30]_i_9_n_0 p[28]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAAAEEFEFAE, 
LOC: SLICE_X13Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_6 - 
nets: {p[28]_i_6_n_0 p[28]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[1] p[28]_i_6/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[0] p[28]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w17[2] p[28]_i_6/I2}, {p[19]_i_4_n_0 p[28]_i_6/I3}, {multiplier_16x16bit_pipelined/layer_3_w18[2] p[28]_i_6/I4}, {p[20]_i_3_n_0 p[28]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFE8E800, 
LOC: SLICE_X15Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_7 - 
nets: {p[28]_i_7_n_0 p[28]_i_7/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] p[28]_i_7/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] p[28]_i_7/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] p[28]_i_7/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[28]_i_7/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[28]_i_7/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[28]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h17FFFF17FF1717FF, 
LOC: SLICE_X13Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[28]_i_8 - 
nets: {p[28]_i_8_n_0 p[28]_i_8/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[28]_i_8/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[28]_i_8/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[28]_i_8/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] p[28]_i_8/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] p[28]_i_8/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] p[28]_i_8/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h17E8E817E81717E8, 
LOC: SLICE_X12Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[29]_i_1 - 
nets: {p[29]_i_1_n_0 p[29]_i_1/O}, {kp[15] p[29]_i_1/I0}, {state_1_reg_n_0_[1] p[29]_i_1/I1}, {p[31]_i_2_n_0 p[29]_i_1/I2}, {p[29]_i_2_n_0 p[29]_i_1/I3}, {p[29]_i_3_n_0 p[29]_i_1/I4}, {p[30]_i_4_n_0 p[29]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[29]_i_2 - 
nets: {p[29]_i_2_n_0 p[29]_i_2/O}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[29]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[0] p[29]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[1] p[29]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[29]_i_3 - 
nets: {p[29]_i_3_n_0 p[29]_i_3/O}, {p[30]_i_8_n_0 p[29]_i_3/I0}, {p[30]_i_7_n_0 p[29]_i_3/I1}, {p[21]_i_3_n_0 p[29]_i_3/I2}, {p[29]_i_4_n_0 p[29]_i_3/I3}, {p[29]_i_5_n_0 p[29]_i_3/I4}, {p[30]_i_5_n_0 p[29]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4055555544555555, 
LOC: SLICE_X12Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[29]_i_4 - 
nets: {p[29]_i_4_n_0 p[29]_i_4/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[29]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[29]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[29]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w25[2] p[29]_i_4/I3}, {p[29]_i_6_n_0 p[29]_i_4/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w25_reg_n_0_[0] p[29]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0096690096000096, 
LOC: SLICE_X10Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[29]_i_5 - 
nets: {p[29]_i_5_n_0 p[29]_i_5/O}, {multiplier_16x16bit_pipelined/layer_3_w27[2] p[29]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[29]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[29]_i_5/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[29]_i_5/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] p[29]_i_5/I4}, {multiplier_16x16bit_pipelined/B[28] p[29]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0115566AA8800000, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[29]_i_6 - 
nets: {p[29]_i_6_n_0 p[29]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[29]_i_6/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[29]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[29]_i_6/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h17, 
LOC: SLICE_X10Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[2]_i_1 - 
nets: {p[2]_i_1_n_0 p[2]_i_1/O}, {kp[2] p[2]_i_1/I0}, {state_1_reg_n_0_[1] p[2]_i_1/I1}, {sp[2] p[2]_i_1/I2}, {state_1_reg_n_0_[3] p[2]_i_1/I3}, {p[2]_i_2_n_0 p[2]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[2]_i_2 - 
nets: {p[2]_i_2_n_0 p[2]_i_2/O}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[2]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[2]_i_2/I1}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[2]_i_2/I2}, {p[2]_i_3_n_0 p[2]_i_2/I3}, {err_reg[0]__0[2] p[2]_i_2/I4}, {state_1_reg_n_0_[4] p[2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000FFFF96699669, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[2]_i_3 - 
nets: {p[2]_i_3_n_0 p[2]_i_3/O}, {multiplier_16x16bit_pipelined/A[0] p[2]_i_3/I0}, {multiplier_16x16bit_pipelined/B[0] p[2]_i_3/I1}, {multiplier_16x16bit_pipelined/A[1] p[2]_i_3/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[30]_i_1 - 
nets: {p[30]_i_1_n_0 p[30]_i_1/O}, {kp[15] p[30]_i_1/I0}, {state_1_reg_n_0_[1] p[30]_i_1/I1}, {p[31]_i_2_n_0 p[30]_i_1/I2}, {p[30]_i_2_n_0 p[30]_i_1/I3}, {p[30]_i_3_n_0 p[30]_i_1/I4}, {p[30]_i_4_n_0 p[30]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBBB8B8BBB8B8B8B8, 
LOC: SLICE_X14Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[30]_i_10 - 
nets: {p[30]_i_10_n_0 p[30]_i_10/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[30]_i_10/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[30]_i_10/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[30]_i_10/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X11Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[30]_i_11 - 
nets: {p[30]_i_11_n_0 p[30]_i_11/O}, {p[22]_i_6_n_0 p[30]_i_11/I0}, {p[30]_i_15_n_0 p[30]_i_11/I1}, {p[30]_i_14_n_0 p[30]_i_11/I2}, {p[21]_i_4_n_0 p[30]_i_11/I3}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[30]_i_11/I4}, {p[22]_i_4_n_0 p[30]_i_11/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h44444444DDD4D444, 
LOC: SLICE_X12Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[30]_i_12 - 
nets: {p[30]_i_12_n_0 p[30]_i_12/O}, {p[26]_i_4_n_0 p[30]_i_12/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[30]_i_12/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[30]_i_12/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[30]_i_12/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hBEEB, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[30]_i_13 - 
nets: {p[30]_i_13_n_0 p[30]_i_13/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[30]_i_13/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[30]_i_13/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[30]_i_13/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h17, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[30]_i_14 - 
nets: {p[30]_i_14_n_0 p[30]_i_14/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[2] p[30]_i_14/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[0] p[30]_i_14/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w19[1] p[30]_i_14/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X12Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[30]_i_15 - 
nets: {p[30]_i_15_n_0 p[30]_i_15/O}, {multiplier_16x16bit_pipelined/layer_3_w22[2] p[30]_i_15/I0}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[30]_i_15/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[1] p[30]_i_15/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w21[0] p[30]_i_15/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w22_reg_n_0_[0] p[30]_i_15/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hA995566A, 
LOC: SLICE_X12Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[30]_i_2 - 
nets: {p[30]_i_2_n_0 p[30]_i_2/O}, {multiplier_16x16bit_pipelined/B[30] p[30]_i_2/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[0] p[30]_i_2/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[1] p[30]_i_2/I2}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[30]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hA995, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[30]_i_3 - 
nets: {p[30]_i_3_n_0 p[30]_i_3/O}, {p[29]_i_2_n_0 p[30]_i_3/I0}, {p[30]_i_5_n_0 p[30]_i_3/I1}, {p[30]_i_6_n_0 p[30]_i_3/I2}, {p[21]_i_3_n_0 p[30]_i_3/I3}, {p[30]_i_7_n_0 p[30]_i_3/I4}, {p[30]_i_8_n_0 p[30]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA0080A0A0, 
LOC: SLICE_X12Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[30]_i_4 - 
nets: {p[30]_i_4_n_0 p[30]_i_4/O}, {state_1_reg_n_0_[4] p[30]_i_4/I0}, {state_1_reg_n_0_[3] p[30]_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[30]_i_5 - 
nets: {p[30]_i_5_n_0 p[30]_i_5/O}, {p[31]_i_8_n_0 p[30]_i_5/I0}, {p[30]_i_9_n_0 p[30]_i_5/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X12Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[30]_i_6 - 
nets: {p[30]_i_6_n_0 p[30]_i_6/O}, {p[29]_i_5_n_0 p[30]_i_6/I0}, {p[29]_i_4_n_0 p[30]_i_6/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[30]_i_7 - 
nets: {p[30]_i_7_n_0 p[30]_i_7/O}, {p[24]_i_4_n_0 p[30]_i_7/I0}, {p[30]_i_10_n_0 p[30]_i_7/I1}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[30]_i_7/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[30]_i_7/I3}, {p[30]_i_11_n_0 p[30]_i_7/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h1337377F, 
LOC: SLICE_X11Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[30]_i_8 - 
nets: {p[30]_i_8_n_0 p[30]_i_8/O}, {p[30]_i_12_n_0 p[30]_i_8/I0}, {multiplier_16x16bit_pipelined/layer_3_w27[2] p[30]_i_8/I1}, {p[30]_i_13_n_0 p[30]_i_8/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] p[30]_i_8/I3}, {multiplier_16x16bit_pipelined/B[28] p[30]_i_8/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hDF4D0400, 
LOC: SLICE_X12Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[30]_i_9 - 
nets: {p[30]_i_9_n_0 p[30]_i_9/O}, {p[22]_i_4_n_0 p[30]_i_9/I0}, {multiplier_16x16bit_pipelined/layer_3_w20[2] p[30]_i_9/I1}, {p[21]_i_4_n_0 p[30]_i_9/I2}, {p[30]_i_14_n_0 p[30]_i_9/I3}, {p[30]_i_15_n_0 p[30]_i_9/I4}, {p[22]_i_6_n_0 p[30]_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h566AFFFFFFFF566A, 
LOC: SLICE_X12Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_1 - 
nets: {p[31]_i_1_n_0 p[31]_i_1/O}, {kp[15] p[31]_i_1/I0}, {state_1_reg_n_0_[1] p[31]_i_1/I1}, {p[31]_i_2_n_0 p[31]_i_1/I2}, {p[31]_i_3_n_0 p[31]_i_1/I3}, {state_1_reg_n_0_[4] p[31]_i_1/I4}, {state_1_reg_n_0_[3] p[31]_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hB8B8B8B8B8B8B8BB, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_10 - 
nets: {p[31]_i_10_n_0 p[31]_i_10/O}, {multiplier_16x16bit_pipelined/B[28] p[31]_i_10/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] p[31]_i_10/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[31]_i_10/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[31]_i_10/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[31]_i_10/I4}, {multiplier_16x16bit_pipelined/layer_3_w27[2] p[31]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAA8A88888808000, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_2 - 
nets: {p[31]_i_2_n_0 p[31]_i_2/O}, {sp[15] p[31]_i_2/I0}, {state_1_reg_n_0_[3] p[31]_i_2/I1}, {state_1_reg_n_0_[4] p[31]_i_2/I2}, {err_reg[0]__0[15] p[31]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h88B8, 
LOC: SLICE_X17Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[31]_i_3 - 
nets: {p[31]_i_3_n_0 p[31]_i_3/O}, {multiplier_16x16bit_pipelined/A[31] p[31]_i_3/I0}, {p[31]_i_4_n_0 p[31]_i_3/I1}, {p[31]_i_5_n_0 p[31]_i_3/I2}, {p[23]_i_3_n_0 p[31]_i_3/I3}, {p[31]_i_6_n_0 p[31]_i_3/I4}, {p[31]_i_7_n_0 p[31]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA5595A5A5, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_4 - 
nets: {p[31]_i_4_n_0 p[31]_i_4/O}, {p[29]_i_4_n_0 p[31]_i_4/I0}, {p[31]_i_8_n_0 p[31]_i_4/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

p[31]_i_5 - 
nets: {p[31]_i_5_n_0 p[31]_i_5/O}, {multiplier_16x16bit_pipelined/B[30] p[31]_i_5/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[0] p[31]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[1] p[31]_i_5/I2}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[31]_i_5/I3}, {p[29]_i_5_n_0 p[31]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h42280000, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[31]_i_6 - 
nets: {p[31]_i_6_n_0 p[31]_i_6/O}, {p[31]_i_9_n_0 p[31]_i_6/I0}, {p[25]_i_2_n_0 p[31]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[2] p[31]_i_6/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[0] p[31]_i_6/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w26[1] p[31]_i_6/I4}, {p[26]_i_4_n_0 p[31]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBFFBFBBF0BB0B00B, 
LOC: SLICE_X11Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_7 - 
nets: {p[31]_i_7_n_0 p[31]_i_7/O}, {p[31]_i_10_n_0 p[31]_i_7/I0}, {multiplier_16x16bit_pipelined/layer_3_w16[2] p[31]_i_7/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[1] p[31]_i_7/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w29[0] p[31]_i_7/I3}, {multiplier_16x16bit_pipelined/B[30] p[31]_i_7/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFEE88000, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[31]_i_8 - 
nets: {p[31]_i_8_n_0 p[31]_i_8/O}, {p[24]_i_4_n_0 p[31]_i_8/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[31]_i_8/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[31]_i_8/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[31]_i_8/I3}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[31]_i_8/I4}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[31]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD77DBEEBBEEB7DD7, 
LOC: SLICE_X11Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[31]_i_9 - 
nets: {p[31]_i_9_n_0 p[31]_i_9/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] p[31]_i_9/I0}, {multiplier_16x16bit_pipelined/layer_3_w23[1] p[31]_i_9/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[1] p[31]_i_9/I2}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[0] p[31]_i_9/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w24[2] p[31]_i_9/I4}, {p[24]_i_4_n_0 p[31]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h1FF1F11F7FF7F77F, 
LOC: SLICE_X11Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[3]_i_1 - 
nets: {p[3]_i_1_n_0 p[3]_i_1/O}, {kp[3] p[3]_i_1/I0}, {state_1_reg_n_0_[1] p[3]_i_1/I1}, {p[3]_i_2_n_0 p[3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[3]_i_2 - 
nets: {p[3]_i_2_n_0 p[3]_i_2/O}, {sp[3] p[3]_i_2/I0}, {state_1_reg_n_0_[3] p[3]_i_2/I1}, {p[3]_i_3_n_0 p[3]_i_2/I2}, {p[3]_i_4_n_0 p[3]_i_2/I3}, {err_reg[0]__0[3] p[3]_i_2/I4}, {state_1_reg_n_0_[4] p[3]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8888BBBB8BB88BB8, 
LOC: SLICE_X19Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[3]_i_3 - 
nets: {p[3]_i_3_n_0 p[3]_i_3/O}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[3]_i_3/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[3]_i_3/I1}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[3]_i_3/I2}, {multiplier_16x16bit_pipelined/A[1] p[3]_i_3/I3}, {multiplier_16x16bit_pipelined/B[0] p[3]_i_3/I4}, {multiplier_16x16bit_pipelined/A[0] p[3]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h69FFFFFFFFFFFFFF, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[3]_i_4 - 
nets: {p[3]_i_4_n_0 p[3]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[3]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[3]_i_4/I1}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[3]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w3[1] p[3]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] p[3]_i_4/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h17E8E817, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[4]_i_1 - 
nets: {p[4]_i_1_n_0 p[4]_i_1/O}, {kp[4] p[4]_i_1/I0}, {state_1_reg_n_0_[1] p[4]_i_1/I1}, {sp[4] p[4]_i_1/I2}, {state_1_reg_n_0_[3] p[4]_i_1/I3}, {p[4]_i_2_n_0 p[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X27Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[4]_i_2 - 
nets: {p[4]_i_2_n_0 p[4]_i_2/O}, {state_1_reg_n_0_[3] p[4]_i_2/I0}, {p[4]_i_3_n_0 p[4]_i_2/I1}, {p[4]_i_4_n_0 p[4]_i_2/I2}, {p[4]_i_5_n_0 p[4]_i_2/I3}, {state_1_reg_n_0_[4] p[4]_i_2/I4}, {err_reg[0]__0[4] p[4]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000045155550451, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[4]_i_3 - 
nets: {p[4]_i_3_n_0 p[4]_i_3/O}, {p[3]_i_3_n_0 p[4]_i_3/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] p[4]_i_3/I1}, {multiplier_16x16bit_pipelined/layer_3_w3[1] p[4]_i_3/I2}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[4]_i_3/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[4]_i_3/I4}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[4]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hBEBEBEEBBEEBEBEB, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[4]_i_4 - 
nets: {p[4]_i_4_n_0 p[4]_i_4/O}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[4]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[4]_i_4/I1}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[4]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w3[1] p[4]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] p[4]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h00E8E800, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[4]_i_5 - 
nets: {p[4]_i_5_n_0 p[4]_i_5/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] p[4]_i_5/I0}, {multiplier_16x16bit_pipelined/layer_3_w3[1] p[4]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[4]_i_5/I2}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[4]_i_5/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8778, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[5]_i_1 - 
nets: {p[5]_i_1_n_0 p[5]_i_1/O}, {kp[5] p[5]_i_1/I0}, {state_1_reg_n_0_[1] p[5]_i_1/I1}, {p[5]_i_2_n_0 p[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[5]_i_2 - 
nets: {p[5]_i_2_n_0 p[5]_i_2/O}, {sp[5] p[5]_i_2/I0}, {err_reg[0]__0[5] p[5]_i_2/I1}, {state_1_reg_n_0_[4] p[5]_i_2/I2}, {p[6]_i_5_n_0 p[5]_i_2/I3}, {p[6]_i_4_n_0 p[5]_i_2/I4}, {state_1_reg_n_0_[3] p[5]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA3F30303F, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[6]_i_1 - 
nets: {p[6]_i_1_n_0 p[6]_i_1/O}, {kp[6] p[6]_i_1/I0}, {state_1_reg_n_0_[1] p[6]_i_1/I1}, {sp[6] p[6]_i_1/I2}, {p[6]_i_2_n_0 p[6]_i_1/I3}, {state_1_reg_n_0_[3] p[6]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8B888BB, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[6]_i_2 - 
nets: {p[6]_i_2_n_0 p[6]_i_2/O}, {err_reg[0]__0[6] p[6]_i_2/I0}, {state_1_reg_n_0_[4] p[6]_i_2/I1}, {p[6]_i_3_n_0 p[6]_i_2/I2}, {p[6]_i_4_n_0 p[6]_i_2/I3}, {p[6]_i_5_n_0 p[6]_i_2/I4}, {p[6]_i_6_n_0 p[6]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h8B8B8B8BB8B88BB8, 
LOC: SLICE_X21Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[6]_i_3 - 
nets: {p[6]_i_3_n_0 p[6]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[6]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[6]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[6]_i_3/I2}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[6]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[6]_i_4 - 
nets: {p[6]_i_4_n_0 p[6]_i_4/O}, {p[3]_i_3_n_0 p[6]_i_4/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] p[6]_i_4/I1}, {multiplier_16x16bit_pipelined/layer_3_w3[1] p[6]_i_4/I2}, {p[6]_i_7_n_0 p[6]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[6]_i_4/I4}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[6]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4000FDD4FDD44000, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[6]_i_5 - 
nets: {p[6]_i_5_n_0 p[6]_i_5/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[6]_i_5/I0}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[6]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[6]_i_5/I2}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[6]_i_5/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[6]_i_6 - 
nets: {p[6]_i_6_n_0 p[6]_i_6/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] p[6]_i_6/I0}, {multiplier_16x16bit_pipelined/layer_3_w5[1] p[6]_i_6/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] p[6]_i_6/I2}, {multiplier_16x16bit_pipelined/layer_3_w4[1] p[6]_i_6/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h6000, 
LOC: SLICE_X21Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[6]_i_7 - 
nets: {p[6]_i_7_n_0 p[6]_i_7/O}, {multiplier_16x16bit_pipelined/layer_3_w2[2] p[6]_i_7/I0}, {multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] p[6]_i_7/I1}, {multiplier_16x16bit_pipelined/layer_3_w2[1] p[6]_i_7/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X18Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[7]_i_1 - 
nets: {p[7]_i_1_n_0 p[7]_i_1/O}, {kp[7] p[7]_i_1/I0}, {state_1_reg_n_0_[1] p[7]_i_1/I1}, {p[7]_i_2_n_0 p[7]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X27Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[7]_i_2 - 
nets: {p[7]_i_2_n_0 p[7]_i_2/O}, {sp[7] p[7]_i_2/I0}, {err_reg[0]__0[7] p[7]_i_2/I1}, {state_1_reg_n_0_[4] p[7]_i_2/I2}, {p[7]_i_3_n_0 p[7]_i_2/I3}, {p[19]_i_8_n_0 p[7]_i_2/I4}, {state_1_reg_n_0_[3] p[7]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA303F3F30, 
LOC: SLICE_X25Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[7]_i_3 - 
nets: {p[7]_i_3_n_0 p[7]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[7]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[7]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[7]_i_3/I2}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[7]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X22Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[8]_i_1 - 
nets: {p[8]_i_1_n_0 p[8]_i_1/O}, {kp[8] p[8]_i_1/I0}, {state_1_reg_n_0_[1] p[8]_i_1/I1}, {sp[8] p[8]_i_1/I2}, {state_1_reg_n_0_[3] p[8]_i_1/I3}, {p[8]_i_2_n_0 p[8]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBBBB888, 
LOC: SLICE_X24Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[8]_i_2 - 
nets: {p[8]_i_2_n_0 p[8]_i_2/O}, {state_1_reg_n_0_[3] p[8]_i_2/I0}, {p[8]_i_3_n_0 p[8]_i_2/I1}, {p[8]_i_4_n_0 p[8]_i_2/I2}, {p[8]_i_5_n_0 p[8]_i_2/I3}, {state_1_reg_n_0_[4] p[8]_i_2/I4}, {err_reg[0]__0[8] p[8]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000540155555401, 
LOC: SLICE_X22Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p[8]_i_3 - 
nets: {p[8]_i_3_n_0 p[8]_i_3/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[8]_i_3/I0}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[8]_i_3/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[8]_i_3/I2}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[8]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6000, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[8]_i_4 - 
nets: {p[8]_i_4_n_0 p[8]_i_4/O}, {p[19]_i_8_n_0 p[8]_i_4/I0}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[8]_i_4/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[8]_i_4/I2}, {multiplier_16x16bit_pipelined/layer_3_w6[1] p[8]_i_4/I3}, {multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] p[8]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h41141414, 
LOC: SLICE_X22Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

p[8]_i_5 - 
nets: {p[8]_i_5_n_0 p[8]_i_5/O}, {multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] p[8]_i_5/I0}, {multiplier_16x16bit_pipelined/layer_3_w7[1] p[8]_i_5/I1}, {multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] p[8]_i_5/I2}, {multiplier_16x16bit_pipelined/layer_3_w8[1] p[8]_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h7887, 
LOC: SLICE_X22Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

p[9]_i_1 - 
nets: {p[9]_i_1_n_0 p[9]_i_1/O}, {kp[9] p[9]_i_1/I0}, {state_1_reg_n_0_[1] p[9]_i_1/I1}, {p[9]_i_2_n_0 p[9]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

p[9]_i_2 - 
nets: {p[9]_i_2_n_0 p[9]_i_2/O}, {sp[9] p[9]_i_2/I0}, {err_reg[0]__0[9] p[9]_i_2/I1}, {state_1_reg_n_0_[4] p[9]_i_2/I2}, {p[10]_i_4_n_0 p[9]_i_2/I3}, {p[10]_i_5_n_0 p[9]_i_2/I4}, {state_1_reg_n_0_[3] p[9]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAAAAAAA303F3F30, 
LOC: SLICE_X20Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

p_reg[0] - 
nets: {p_reg_n_0_[0] p_reg[0]/Q}, {i_clk p_reg[0]/C}, {p p_reg[0]/CE}, {i_rst p_reg[0]/CLR}, {p[0]_i_1_n_0 p_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[10] - 
nets: {p_reg_n_0_[10] p_reg[10]/Q}, {i_clk p_reg[10]/C}, {p p_reg[10]/CE}, {i_rst p_reg[10]/CLR}, {p[10]_i_1_n_0 p_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[11] - 
nets: {p_reg_n_0_[11] p_reg[11]/Q}, {i_clk p_reg[11]/C}, {p p_reg[11]/CE}, {i_rst p_reg[11]/CLR}, {p[11]_i_1_n_0 p_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[12] - 
nets: {p_reg_n_0_[12] p_reg[12]/Q}, {i_clk p_reg[12]/C}, {p p_reg[12]/CE}, {i_rst p_reg[12]/CLR}, {p[12]_i_1_n_0 p_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[13] - 
nets: {p_reg_n_0_[13] p_reg[13]/Q}, {i_clk p_reg[13]/C}, {p p_reg[13]/CE}, {i_rst p_reg[13]/CLR}, {p[13]_i_1_n_0 p_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[14] - 
nets: {p_reg_n_0_[14] p_reg[14]/Q}, {i_clk p_reg[14]/C}, {p p_reg[14]/CE}, {i_rst p_reg[14]/CLR}, {p[14]_i_1_n_0 p_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[15] - 
nets: {p_1_in13_in p_reg[15]/Q}, {i_clk p_reg[15]/C}, {p p_reg[15]/CE}, {i_rst p_reg[15]/CLR}, {p[15]_i_1_n_0 p_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[16] - 
nets: {p_reg_n_0_[16] p_reg[16]/Q}, {i_clk p_reg[16]/C}, {p p_reg[16]/CE}, {i_rst p_reg[16]/CLR}, {p[16]_i_1_n_0 p_reg[16]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[17] - 
nets: {p_reg_n_0_[17] p_reg[17]/Q}, {i_clk p_reg[17]/C}, {p p_reg[17]/CE}, {i_rst p_reg[17]/CLR}, {p[17]_i_1_n_0 p_reg[17]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[18] - 
nets: {p_reg_n_0_[18] p_reg[18]/Q}, {i_clk p_reg[18]/C}, {p p_reg[18]/CE}, {i_rst p_reg[18]/CLR}, {p[18]_i_1_n_0 p_reg[18]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[19] - 
nets: {p_reg_n_0_[19] p_reg[19]/Q}, {i_clk p_reg[19]/C}, {p p_reg[19]/CE}, {i_rst p_reg[19]/CLR}, {p[19]_i_1_n_0 p_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[1] - 
nets: {p_reg_n_0_[1] p_reg[1]/Q}, {i_clk p_reg[1]/C}, {p p_reg[1]/CE}, {i_rst p_reg[1]/CLR}, {p[1]_i_1_n_0 p_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[20] - 
nets: {p_reg_n_0_[20] p_reg[20]/Q}, {i_clk p_reg[20]/C}, {p p_reg[20]/CE}, {i_rst p_reg[20]/CLR}, {p[20]_i_1_n_0 p_reg[20]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[21] - 
nets: {p_reg_n_0_[21] p_reg[21]/Q}, {i_clk p_reg[21]/C}, {p p_reg[21]/CE}, {i_rst p_reg[21]/CLR}, {p[21]_i_1_n_0 p_reg[21]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[22] - 
nets: {p_reg_n_0_[22] p_reg[22]/Q}, {i_clk p_reg[22]/C}, {p p_reg[22]/CE}, {i_rst p_reg[22]/CLR}, {p[22]_i_1_n_0 p_reg[22]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[23] - 
nets: {p_reg_n_0_[23] p_reg[23]/Q}, {i_clk p_reg[23]/C}, {p p_reg[23]/CE}, {i_rst p_reg[23]/CLR}, {p[23]_i_1_n_0 p_reg[23]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[24] - 
nets: {p_reg_n_0_[24] p_reg[24]/Q}, {i_clk p_reg[24]/C}, {p p_reg[24]/CE}, {i_rst p_reg[24]/CLR}, {p[24]_i_1_n_0 p_reg[24]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[25] - 
nets: {p_reg_n_0_[25] p_reg[25]/Q}, {i_clk p_reg[25]/C}, {p p_reg[25]/CE}, {i_rst p_reg[25]/CLR}, {p[25]_i_1_n_0 p_reg[25]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[26] - 
nets: {p_reg_n_0_[26] p_reg[26]/Q}, {i_clk p_reg[26]/C}, {p p_reg[26]/CE}, {i_rst p_reg[26]/CLR}, {p[26]_i_1_n_0 p_reg[26]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[27] - 
nets: {p_reg_n_0_[27] p_reg[27]/Q}, {i_clk p_reg[27]/C}, {p p_reg[27]/CE}, {i_rst p_reg[27]/CLR}, {p[27]_i_1_n_0 p_reg[27]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[28] - 
nets: {p_reg_n_0_[28] p_reg[28]/Q}, {i_clk p_reg[28]/C}, {p p_reg[28]/CE}, {i_rst p_reg[28]/CLR}, {p[28]_i_1_n_0 p_reg[28]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[29] - 
nets: {p_reg_n_0_[29] p_reg[29]/Q}, {i_clk p_reg[29]/C}, {p p_reg[29]/CE}, {i_rst p_reg[29]/CLR}, {p[29]_i_1_n_0 p_reg[29]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[2] - 
nets: {p_reg_n_0_[2] p_reg[2]/Q}, {i_clk p_reg[2]/C}, {p p_reg[2]/CE}, {i_rst p_reg[2]/CLR}, {p[2]_i_1_n_0 p_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[30] - 
nets: {p_reg_n_0_[30] p_reg[30]/Q}, {i_clk p_reg[30]/C}, {p p_reg[30]/CE}, {i_rst p_reg[30]/CLR}, {p[30]_i_1_n_0 p_reg[30]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[31] - 
nets: {p_1_in8_in p_reg[31]/Q}, {i_clk p_reg[31]/C}, {p p_reg[31]/CE}, {i_rst p_reg[31]/CLR}, {p[31]_i_1_n_0 p_reg[31]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[3] - 
nets: {p_reg_n_0_[3] p_reg[3]/Q}, {i_clk p_reg[3]/C}, {p p_reg[3]/CE}, {i_rst p_reg[3]/CLR}, {p[3]_i_1_n_0 p_reg[3]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[4] - 
nets: {p_reg_n_0_[4] p_reg[4]/Q}, {i_clk p_reg[4]/C}, {p p_reg[4]/CE}, {i_rst p_reg[4]/CLR}, {p[4]_i_1_n_0 p_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[5] - 
nets: {p_reg_n_0_[5] p_reg[5]/Q}, {i_clk p_reg[5]/C}, {p p_reg[5]/CE}, {i_rst p_reg[5]/CLR}, {p[5]_i_1_n_0 p_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[6] - 
nets: {p_reg_n_0_[6] p_reg[6]/Q}, {i_clk p_reg[6]/C}, {p p_reg[6]/CE}, {i_rst p_reg[6]/CLR}, {p[6]_i_1_n_0 p_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[7] - 
nets: {p_reg_n_0_[7] p_reg[7]/Q}, {i_clk p_reg[7]/C}, {p p_reg[7]/CE}, {i_rst p_reg[7]/CLR}, {p[7]_i_1_n_0 p_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X27Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[8] - 
nets: {p_reg_n_0_[8] p_reg[8]/Q}, {i_clk p_reg[8]/C}, {p p_reg[8]/CE}, {i_rst p_reg[8]/CLR}, {p[8]_i_1_n_0 p_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

p_reg[9] - 
nets: {p_reg_n_0_[9] p_reg[9]/Q}, {i_clk p_reg[9]/C}, {p p_reg[9]/CE}, {i_rst p_reg[9]/CLR}, {p[9]_i_1_n_0 p_reg[9]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv[15]_i_1 - 
nets: {pv[15]_i_1_n_0 pv[15]_i_1/O}, {kd[15]_i_2_n_0 pv[15]_i_1/I0}, {i_wb_adr[3] pv[15]_i_1/I1}, {i_wb_adr[4] pv[15]_i_1/I2}, {i_wb_adr[2] pv[15]_i_1/I3}, {o_wb_ack_INST_0_i_1_n_0 pv[15]_i_1/I4}, {i_wb_adr[5] pv[15]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000200000, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pv_reg[0] - 
nets: {pv[0] pv_reg[0]/Q}, {i_clk pv_reg[0]/C}, {pv[15]_i_1_n_0 pv_reg[0]/CE}, {i_rst pv_reg[0]/CLR}, {i_wb_data[0] pv_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[10] - 
nets: {pv[10] pv_reg[10]/Q}, {i_clk pv_reg[10]/C}, {pv[15]_i_1_n_0 pv_reg[10]/CE}, {i_rst pv_reg[10]/CLR}, {i_wb_data[10] pv_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[11] - 
nets: {pv[11] pv_reg[11]/Q}, {i_clk pv_reg[11]/C}, {pv[15]_i_1_n_0 pv_reg[11]/CE}, {i_rst pv_reg[11]/CLR}, {i_wb_data[11] pv_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[12] - 
nets: {pv[12] pv_reg[12]/Q}, {i_clk pv_reg[12]/C}, {pv[15]_i_1_n_0 pv_reg[12]/CE}, {i_rst pv_reg[12]/CLR}, {i_wb_data[12] pv_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[13] - 
nets: {pv[13] pv_reg[13]/Q}, {i_clk pv_reg[13]/C}, {pv[15]_i_1_n_0 pv_reg[13]/CE}, {i_rst pv_reg[13]/CLR}, {i_wb_data[13] pv_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[14] - 
nets: {pv[14] pv_reg[14]/Q}, {i_clk pv_reg[14]/C}, {pv[15]_i_1_n_0 pv_reg[14]/CE}, {i_rst pv_reg[14]/CLR}, {i_wb_data[14] pv_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[15] - 
nets: {pv[15] pv_reg[15]/Q}, {i_clk pv_reg[15]/C}, {pv[15]_i_1_n_0 pv_reg[15]/CE}, {i_rst pv_reg[15]/CLR}, {i_wb_data[15] pv_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[1] - 
nets: {pv[1] pv_reg[1]/Q}, {i_clk pv_reg[1]/C}, {pv[15]_i_1_n_0 pv_reg[1]/CE}, {i_rst pv_reg[1]/CLR}, {i_wb_data[1] pv_reg[1]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[2] - 
nets: {pv[2] pv_reg[2]/Q}, {i_clk pv_reg[2]/C}, {pv[15]_i_1_n_0 pv_reg[2]/CE}, {i_rst pv_reg[2]/CLR}, {i_wb_data[2] pv_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[3] - 
nets: {pv[3] pv_reg[3]/Q}, {i_clk pv_reg[3]/C}, {pv[15]_i_1_n_0 pv_reg[3]/CE}, {i_rst pv_reg[3]/CLR}, {i_wb_data[3] pv_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[4] - 
nets: {pv[4] pv_reg[4]/Q}, {i_clk pv_reg[4]/C}, {pv[15]_i_1_n_0 pv_reg[4]/CE}, {i_rst pv_reg[4]/CLR}, {i_wb_data[4] pv_reg[4]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[5] - 
nets: {pv[5] pv_reg[5]/Q}, {i_clk pv_reg[5]/C}, {pv[15]_i_1_n_0 pv_reg[5]/CE}, {i_rst pv_reg[5]/CLR}, {i_wb_data[5] pv_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[6] - 
nets: {pv[6] pv_reg[6]/Q}, {i_clk pv_reg[6]/C}, {pv[15]_i_1_n_0 pv_reg[6]/CE}, {i_rst pv_reg[6]/CLR}, {i_wb_data[6] pv_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[7] - 
nets: {pv[7] pv_reg[7]/Q}, {i_clk pv_reg[7]/C}, {pv[15]_i_1_n_0 pv_reg[7]/CE}, {i_rst pv_reg[7]/CLR}, {i_wb_data[7] pv_reg[7]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[8] - 
nets: {pv[8] pv_reg[8]/Q}, {i_clk pv_reg[8]/C}, {pv[15]_i_1_n_0 pv_reg[8]/CE}, {i_rst pv_reg[8]/CLR}, {i_wb_data[8] pv_reg[8]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pv_reg[9] - 
nets: {pv[9] pv_reg[9]/Q}, {i_clk pv_reg[9]/C}, {pv[15]_i_1_n_0 pv_reg[9]/CE}, {i_rst pv_reg[9]/CLR}, {i_wb_data[9] pv_reg[9]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X26Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

reg_layer_2_w0[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w0[0] reg_layer_2_w0[0]_i_1/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w0[0]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w0[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w0[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6C, 
LOC: SLICE_X15Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w10[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w10[0] reg_layer_2_w10[0]_i_1/O}, {reg_layer_2_w9[1]_i_2_n_0 reg_layer_2_w10[0]_i_1/I0}, {reg_layer_2_w9[1]_i_3_n_0 reg_layer_2_w10[0]_i_1/I1}, {reg_layer_2_w9[1]_i_4_n_0 reg_layer_2_w10[0]_i_1/I2}, {reg_layer_2_w9[1]_i_5_n_0 reg_layer_2_w10[0]_i_1/I3}, {reg_layer_2_w9[1]_i_6_n_0 reg_layer_2_w10[0]_i_1/I4}, {reg_layer_2_w9[1]_i_7_n_0 reg_layer_2_w10[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEE8FFFE8000E880, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w10[1]_i_1 - 
nets: {reg_layer_2_w10[1]_i_1_n_0 reg_layer_2_w10[1]_i_1/O}, {reg_layer_2_w10[1]_i_2_n_0 reg_layer_2_w10[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w10[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w10[1]_i_1/I2}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w10[1]_i_1/I3}, {reg_layer_2_w10[1]_i_3_n_0 reg_layer_2_w10[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h695596AA, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w10[1]_i_2 - 
nets: {reg_layer_2_w10[1]_i_2_n_0 reg_layer_2_w10[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w10[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w10[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w10[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w10[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w10[1]_i_2/I4}, {reg_layer_2_w10[1]_i_4_n_0 reg_layer_2_w10[1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X22Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w10[1]_i_3 - 
nets: {reg_layer_2_w10[1]_i_3_n_0 reg_layer_2_w10[1]_i_3/O}, {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w10[1]_i_3/I0}, {reg_layer_2_w11[1]_i_3_n_0 reg_layer_2_w10[1]_i_3/I1}, {reg_layer_2_w11[1]_i_4_n_0 reg_layer_2_w10[1]_i_3/I2}, {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w10[1]_i_3/I3}, {reg_layer_2_w11[1]_i_6_n_0 reg_layer_2_w10[1]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB2DBDB4D, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w10[1]_i_4 - 
nets: {reg_layer_2_w10[1]_i_4_n_0 reg_layer_2_w10[1]_i_4/O}, {reg_layer_2_w10[1]_i_5_n_0 reg_layer_2_w10[1]_i_4/I0}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w10[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w10[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w10[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w10[1]_i_4/I4}, {reg_layer_2_w11[2]_i_3_n_0 reg_layer_2_w10[1]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h9A6A956A65956A95, 
LOC: SLICE_X23Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w10[1]_i_5 - 
nets: {reg_layer_2_w10[1]_i_5_n_0 reg_layer_2_w10[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w10[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w10[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w10[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w10[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w10[1]_i_5/I4}, {reg_layer_2_w11[2]_i_6_n_0 reg_layer_2_w10[1]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X23Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w11[0] reg_layer_2_w11[0]_i_1/O}, {reg_layer_2_w11[0]_i_2_n_0 reg_layer_2_w11[0]_i_1/I0}, {reg_layer_2_w11[0]_i_3_n_0 reg_layer_2_w11[0]_i_1/I1}, {reg_layer_2_w10[1]_i_2_n_0 reg_layer_2_w11[0]_i_1/I2}, {reg_layer_2_w11[0]_i_4_n_0 reg_layer_2_w11[0]_i_1/I3}, {reg_layer_2_w11[0]_i_5_n_0 reg_layer_2_w11[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h82EBEBB2, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[0]_i_2 - 
nets: {reg_layer_2_w11[0]_i_2_n_0 reg_layer_2_w11[0]_i_2/O}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w11[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w11[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[0]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X13Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w11[0]_i_3 - 
nets: {reg_layer_2_w11[0]_i_3_n_0 reg_layer_2_w11[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w11[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w11[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w11[0]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hE8D7, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w11[0]_i_4 - 
nets: {reg_layer_2_w11[0]_i_4_n_0 reg_layer_2_w11[0]_i_4/O}, {reg_layer_2_w11[1]_i_6_n_0 reg_layer_2_w11[0]_i_4/I0}, {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w11[0]_i_4/I1}, {reg_layer_2_w11[1]_i_4_n_0 reg_layer_2_w11[0]_i_4/I2}, {reg_layer_2_w11[1]_i_3_n_0 reg_layer_2_w11[0]_i_4/I3}, {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w11[0]_i_4/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h288EBE28, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[0]_i_5 - 
nets: {reg_layer_2_w11[0]_i_5_n_0 reg_layer_2_w11[0]_i_5/O}, {reg_layer_2_w11[0]_i_6_n_0 reg_layer_2_w11[0]_i_5/I0}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w11[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w11[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w11[0]_i_5/I4}, {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w11[0]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4515401555555555, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[0]_i_6 - 
nets: {reg_layer_2_w11[0]_i_6_n_0 reg_layer_2_w11[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w11[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w11[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w11[0]_i_6/I4}, {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w11[0]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w11[1] reg_layer_2_w11[1]_i_1/O}, {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w11[1]_i_1/I0}, {reg_layer_2_w11[1]_i_3_n_0 reg_layer_2_w11[1]_i_1/I1}, {reg_layer_2_w11[1]_i_4_n_0 reg_layer_2_w11[1]_i_1/I2}, {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w11[1]_i_1/I3}, {reg_layer_2_w11[1]_i_6_n_0 reg_layer_2_w11[1]_i_1/I4}, {reg_layer_2_w11[1]_i_7_n_0 reg_layer_2_w11[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF002020B2, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[1]_i_2 - 
nets: {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w11[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w11[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w11[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w11[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w11[1]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h23342CC4, 
LOC: SLICE_X22Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[1]_i_3 - 
nets: {reg_layer_2_w11[1]_i_3_n_0 reg_layer_2_w11[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w11[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w11[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[1]_i_3/I2}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w11[1]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w11[1]_i_4 - 
nets: {reg_layer_2_w11[1]_i_4_n_0 reg_layer_2_w11[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w11[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w11[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w11[1]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X22Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[1]_i_5 - 
nets: {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w11[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w11[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w11[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w11[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w11[1]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFE43C27F, 
LOC: SLICE_X22Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[1]_i_6 - 
nets: {reg_layer_2_w11[1]_i_6_n_0 reg_layer_2_w11[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w11[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w11[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w11[1]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[1]_i_7 - 
nets: {reg_layer_2_w11[1]_i_7_n_0 reg_layer_2_w11[1]_i_7/O}, {reg_layer_2_w10[1]_i_2_n_0 reg_layer_2_w11[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w11[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w11[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w11[1]_i_7/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h02280888, 
LOC: SLICE_X20Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w11[2] reg_layer_2_w11[2]_i_1/O}, {reg_layer_2_w11[2]_i_2_n_0 reg_layer_2_w11[2]_i_1/I0}, {reg_layer_2_w11[2]_i_3_n_0 reg_layer_2_w11[2]_i_1/I1}, {reg_layer_2_w11[2]_i_4_n_0 reg_layer_2_w11[2]_i_1/I2}, {reg_layer_2_w11[2]_i_5_n_0 reg_layer_2_w11[2]_i_1/I3}, {reg_layer_2_w11[2]_i_6_n_0 reg_layer_2_w11[2]_i_1/I4}, {reg_layer_2_w11[2]_i_7_n_0 reg_layer_2_w11[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2B4242D4D4BDBD2B, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[2]_i_2 - 
nets: {reg_layer_2_w11[2]_i_2_n_0 reg_layer_2_w11[2]_i_2/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w11[2]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w11[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[2]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[2]_i_2/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w11[2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X22Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[2]_i_3 - 
nets: {reg_layer_2_w11[2]_i_3_n_0 reg_layer_2_w11[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w11[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w11[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w11[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[2]_i_3/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w11[2]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X23Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[2]_i_4 - 
nets: {reg_layer_2_w11[2]_i_4_n_0 reg_layer_2_w11[2]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w11[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w11[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[2]_i_4/I2}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w11[2]_i_4/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w11[2]_i_5 - 
nets: {reg_layer_2_w11[2]_i_5_n_0 reg_layer_2_w11[2]_i_5/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w11[2]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w11[2]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[2]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[2]_i_5/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w11[2]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[2]_i_6 - 
nets: {reg_layer_2_w11[2]_i_6_n_0 reg_layer_2_w11[2]_i_6/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w11[2]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w11[2]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w11[2]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[2]_i_6/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w11[2]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X23Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w11[2]_i_7 - 
nets: {reg_layer_2_w11[2]_i_7_n_0 reg_layer_2_w11[2]_i_7/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w11[2]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[2]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[2]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w11[2]_i_7/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w11[2]_i_7/I4}, {reg_layer_2_w11[2]_i_8_n_0 reg_layer_2_w11[2]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X22Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[2]_i_8 - 
nets: {reg_layer_2_w11[2]_i_8_n_0 reg_layer_2_w11[2]_i_8/O}, {reg_layer_2_w11[2]_i_9_n_0 reg_layer_2_w11[2]_i_8/I0}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w11[2]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w11[2]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w11[2]_i_8/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w11[2]_i_8/I4}, {reg_layer_2_w12[1]_i_2_n_0 reg_layer_2_w11[2]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9A6A956A65956A95, 
LOC: SLICE_X22Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[2]_i_9 - 
nets: {reg_layer_2_w11[2]_i_9_n_0 reg_layer_2_w11[2]_i_9/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w11[2]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w11[2]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w11[2]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w11[2]_i_9/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w11[2]_i_9/I4}, {reg_layer_2_w12[1]_i_5_n_0 reg_layer_2_w11[2]_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X21Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w11[3]_i_1 - 
nets: {reg_layer_2_w11[3]_i_1_n_0 reg_layer_2_w11[3]_i_1/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w11[3]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w11[3]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w11[3]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w11[3]_i_1/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w11[3]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X18Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w12[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w12[0] reg_layer_2_w12[0]_i_1/O}, {reg_layer_2_w11[2]_i_2_n_0 reg_layer_2_w12[0]_i_1/I0}, {reg_layer_2_w11[2]_i_3_n_0 reg_layer_2_w12[0]_i_1/I1}, {reg_layer_2_w11[2]_i_4_n_0 reg_layer_2_w12[0]_i_1/I2}, {reg_layer_2_w11[2]_i_5_n_0 reg_layer_2_w12[0]_i_1/I3}, {reg_layer_2_w11[2]_i_6_n_0 reg_layer_2_w12[0]_i_1/I4}, {reg_layer_2_w11[2]_i_7_n_0 reg_layer_2_w12[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFBFBF2B2B020200, 
LOC: SLICE_X22Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w12[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w12[1] reg_layer_2_w12[1]_i_1/O}, {reg_layer_2_w12[1]_i_2_n_0 reg_layer_2_w12[1]_i_1/I0}, {reg_layer_2_w12[1]_i_3_n_0 reg_layer_2_w12[1]_i_1/I1}, {reg_layer_2_w12[1]_i_4_n_0 reg_layer_2_w12[1]_i_1/I2}, {reg_layer_2_w12[1]_i_5_n_0 reg_layer_2_w12[1]_i_1/I3}, {reg_layer_2_w12[1]_i_6_n_0 reg_layer_2_w12[1]_i_1/I4}, {reg_layer_2_w12[1]_i_7_n_0 reg_layer_2_w12[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h7118188E8EE7E771, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w12[1]_i_2 - 
nets: {reg_layer_2_w12[1]_i_2_n_0 reg_layer_2_w12[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w12[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w12[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w12[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w12[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w12[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X22Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w12[1]_i_3 - 
nets: {reg_layer_2_w12[1]_i_3_n_0 reg_layer_2_w12[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w12[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w12[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w12[1]_i_3/I2}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w12[1]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w12[1]_i_4 - 
nets: {reg_layer_2_w12[1]_i_4_n_0 reg_layer_2_w12[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w12[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w12[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w12[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w12[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w12[1]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w12[1]_i_5 - 
nets: {reg_layer_2_w12[1]_i_5_n_0 reg_layer_2_w12[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w12[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w12[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w12[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w12[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w12[1]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X21Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w12[1]_i_6 - 
nets: {reg_layer_2_w12[1]_i_6_n_0 reg_layer_2_w12[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w12[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w12[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w12[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w12[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w12[1]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w12[1]_i_7 - 
nets: {reg_layer_2_w12[1]_i_7_n_0 reg_layer_2_w12[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w12[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w12[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w12[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w12[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w12[1]_i_7/I4}, {reg_layer_2_w12[1]_i_8_n_0 reg_layer_2_w12[1]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X23Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w12[1]_i_8 - 
nets: {reg_layer_2_w12[1]_i_8_n_0 reg_layer_2_w12[1]_i_8/O}, {reg_layer_2_w12[1]_i_9_n_0 reg_layer_2_w12[1]_i_8/I0}, {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w12[1]_i_8/I1}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w12[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w12[1]_i_8/I3}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w12[1]_i_8/I4}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w12[1]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h6966966669999666, 
LOC: SLICE_X23Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w12[1]_i_9 - 
nets: {reg_layer_2_w12[1]_i_9_n_0 reg_layer_2_w12[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w12[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w12[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w12[1]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w12[1]_i_9/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w12[1]_i_9/I4}, {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w12[1]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X23Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w12[2]_i_1 - 
nets: {reg_layer_2_w12[2]_i_1_n_0 reg_layer_2_w12[2]_i_1/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w12[2]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w12[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w12[2]_i_1/I2}, {reg_layer_2_w12[2]_i_2_n_0 reg_layer_2_w12[2]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hD728, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w12[2]_i_2 - 
nets: {reg_layer_2_w12[2]_i_2_n_0 reg_layer_2_w12[2]_i_2/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w12[2]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w12[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w12[2]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w12[2]_i_2/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w12[2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X18Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w13[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w13[0] reg_layer_2_w13[0]_i_1/O}, {reg_layer_2_w12[1]_i_2_n_0 reg_layer_2_w13[0]_i_1/I0}, {reg_layer_2_w12[1]_i_3_n_0 reg_layer_2_w13[0]_i_1/I1}, {reg_layer_2_w12[1]_i_4_n_0 reg_layer_2_w13[0]_i_1/I2}, {reg_layer_2_w12[1]_i_5_n_0 reg_layer_2_w13[0]_i_1/I3}, {reg_layer_2_w12[1]_i_6_n_0 reg_layer_2_w13[0]_i_1/I4}, {reg_layer_2_w12[1]_i_7_n_0 reg_layer_2_w13[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF7F77171101000, 
LOC: SLICE_X21Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w13[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w13[1] reg_layer_2_w13[1]_i_1/O}, {reg_layer_2_w13[1]_i_2_n_0 reg_layer_2_w13[1]_i_1/I0}, {reg_layer_2_w13[1]_i_3_n_0 reg_layer_2_w13[1]_i_1/I1}, {reg_layer_2_w13[1]_i_4_n_0 reg_layer_2_w13[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X18Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w13[1]_i_2 - 
nets: {reg_layer_2_w13[1]_i_2_n_0 reg_layer_2_w13[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w13[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w13[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w13[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w13[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w13[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X18Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w13[1]_i_3 - 
nets: {reg_layer_2_w13[1]_i_3_n_0 reg_layer_2_w13[1]_i_3/O}, {reg_layer_2_w14[1]_i_2_n_0 reg_layer_2_w13[1]_i_3/I0}, {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w13[1]_i_3/I1}, {reg_layer_2_w14[1]_i_4_n_0 reg_layer_2_w13[1]_i_3/I2}, {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w13[1]_i_3/I3}, {reg_layer_2_w14[1]_i_6_n_0 reg_layer_2_w13[1]_i_3/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h8E181871, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w13[1]_i_4 - 
nets: {reg_layer_2_w13[1]_i_4_n_0 reg_layer_2_w13[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w13[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w13[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w13[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w13[1]_i_4/I3}, {reg_layer_2_w12[2]_i_2_n_0 reg_layer_2_w13[1]_i_4/I4}, {reg_layer_2_w14[0]_i_5_n_0 reg_layer_2_w13[1]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3F281700C0D7E8FF, 
LOC: SLICE_X18Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w13[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w13__0[2] reg_layer_2_w13[2]_i_1/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w13[2]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w13[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w13[2]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w13[2]_i_1/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w13[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X18Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w14[0] reg_layer_2_w14[0]_i_1/O}, {reg_layer_2_w13[1]_i_2_n_0 reg_layer_2_w14[0]_i_1/I0}, {reg_layer_2_w14[0]_i_2_n_0 reg_layer_2_w14[0]_i_1/I1}, {reg_layer_2_w14[0]_i_3_n_0 reg_layer_2_w14[0]_i_1/I2}, {reg_layer_2_w14[0]_i_4_n_0 reg_layer_2_w14[0]_i_1/I3}, {reg_layer_2_w14[0]_i_5_n_0 reg_layer_2_w14[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBE2B28BE, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[0]_i_2 - 
nets: {reg_layer_2_w14[0]_i_2_n_0 reg_layer_2_w14[0]_i_2/O}, {reg_layer_2_w14[1]_i_6_n_0 reg_layer_2_w14[0]_i_2/I0}, {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w14[0]_i_2/I1}, {reg_layer_2_w14[1]_i_4_n_0 reg_layer_2_w14[0]_i_2/I2}, {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w14[0]_i_2/I3}, {reg_layer_2_w14[1]_i_2_n_0 reg_layer_2_w14[0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBE28288E, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[0]_i_3 - 
nets: {reg_layer_2_w14[0]_i_3_n_0 reg_layer_2_w14[0]_i_3/O}, {reg_layer_2_w14[0]_i_6_n_0 reg_layer_2_w14[0]_i_3/I0}, {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w14[0]_i_3/I1}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w14[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w14[0]_i_3/I3}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w14[0]_i_3/I4}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w14[0]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h5455455554444555, 
LOC: SLICE_X20Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[0]_i_4 - 
nets: {reg_layer_2_w14[0]_i_4_n_0 reg_layer_2_w14[0]_i_4/O}, {reg_layer_2_w12[2]_i_2_n_0 reg_layer_2_w14[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w14[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w14[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w14[0]_i_4/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w14[0]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hF553F333, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[0]_i_5 - 
nets: {reg_layer_2_w14[0]_i_5_n_0 reg_layer_2_w14[0]_i_5/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w14[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w14[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w14[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w14[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w14[0]_i_5/I4}, {reg_layer_2_w14[0]_i_7_n_0 reg_layer_2_w14[0]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X21Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[0]_i_6 - 
nets: {reg_layer_2_w14[0]_i_6_n_0 reg_layer_2_w14[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w14[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w14[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w14[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w14[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w14[0]_i_6/I4}, {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w14[0]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X20Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[0]_i_7 - 
nets: {reg_layer_2_w14[0]_i_7_n_0 reg_layer_2_w14[0]_i_7/O}, {reg_layer_2_w14[0]_i_8_n_0 reg_layer_2_w14[0]_i_7/I0}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w14[0]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w14[0]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w14[0]_i_7/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w14[0]_i_7/I4}, {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w14[0]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h9A6A956A65956A95, 
LOC: SLICE_X21Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[0]_i_8 - 
nets: {reg_layer_2_w14[0]_i_8_n_0 reg_layer_2_w14[0]_i_8/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w14[0]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w14[0]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w14[0]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w14[0]_i_8/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w14[0]_i_8/I4}, {reg_layer_2_w15[1]_i_4_n_0 reg_layer_2_w14[0]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEB17E8D714E81728, 
LOC: SLICE_X21Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w14[1] reg_layer_2_w14[1]_i_1/O}, {reg_layer_2_w14[1]_i_2_n_0 reg_layer_2_w14[1]_i_1/I0}, {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w14[1]_i_1/I1}, {reg_layer_2_w14[1]_i_4_n_0 reg_layer_2_w14[1]_i_1/I2}, {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w14[1]_i_1/I3}, {reg_layer_2_w14[1]_i_6_n_0 reg_layer_2_w14[1]_i_1/I4}, {reg_layer_2_w14[1]_i_7_n_0 reg_layer_2_w14[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00101071, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[1]_i_2 - 
nets: {reg_layer_2_w14[1]_i_2_n_0 reg_layer_2_w14[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w14[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w14[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w14[1]_i_2/I2}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w14[1]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w14[1]_i_3 - 
nets: {reg_layer_2_w14[1]_i_3_n_0 reg_layer_2_w14[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w14[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w14[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w14[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w14[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w14[1]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFE43C27F, 
LOC: SLICE_X21Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[1]_i_4 - 
nets: {reg_layer_2_w14[1]_i_4_n_0 reg_layer_2_w14[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w14[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w14[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w14[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w14[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w14[1]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[1]_i_5 - 
nets: {reg_layer_2_w14[1]_i_5_n_0 reg_layer_2_w14[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w14[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w14[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w14[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w14[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w14[1]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X20Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[1]_i_6 - 
nets: {reg_layer_2_w14[1]_i_6_n_0 reg_layer_2_w14[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w14[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w14[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w14[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w14[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w14[1]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X20Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[1]_i_7 - 
nets: {reg_layer_2_w14[1]_i_7_n_0 reg_layer_2_w14[1]_i_7/O}, {reg_layer_2_w14[0]_i_5_n_0 reg_layer_2_w14[1]_i_7/I0}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w14[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w14[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w14[1]_i_7/I3}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w14[1]_i_7/I4}, {reg_layer_2_w12[2]_i_2_n_0 reg_layer_2_w14[1]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0AAA0880022A0000, 
LOC: SLICE_X19Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w14[2] reg_layer_2_w14[2]_i_1/O}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w14[2]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w14[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w14[2]_i_1/I2}, {reg_layer_2_w14[2]_i_2_n_0 reg_layer_2_w14[2]_i_1/I3}, {reg_layer_2_w14[2]_i_3_n_0 reg_layer_2_w14[2]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h708F8F70, 
LOC: SLICE_X19Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[2]_i_2 - 
nets: {reg_layer_2_w14[2]_i_2_n_0 reg_layer_2_w14[2]_i_2/O}, {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w14[2]_i_2/I0}, {reg_layer_2_w15[1]_i_3_n_0 reg_layer_2_w14[2]_i_2/I1}, {reg_layer_2_w15[1]_i_4_n_0 reg_layer_2_w14[2]_i_2/I2}, {reg_layer_2_w15[1]_i_5_n_0 reg_layer_2_w14[2]_i_2/I3}, {reg_layer_2_w15[1]_i_6_n_0 reg_layer_2_w14[2]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h18718E18, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w14[2]_i_3 - 
nets: {reg_layer_2_w14[2]_i_3_n_0 reg_layer_2_w14[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w14[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w14[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w14[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w14[2]_i_3/I3}, {reg_layer_2_w14[2]_i_4_n_0 reg_layer_2_w14[2]_i_3/I4}, {reg_layer_2_w15[0]_i_6_n_0 reg_layer_2_w14[2]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h066CF993F993066C, 
LOC: SLICE_X19Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w14[2]_i_4 - 
nets: {reg_layer_2_w14[2]_i_4_n_0 reg_layer_2_w14[2]_i_4/O}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w14[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w14[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w14[2]_i_4/I2}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w14[2]_i_4/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w14[2]_i_4/I4}, {reg_layer_2_w16[1]_i_7_n_0 reg_layer_2_w14[2]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0E166870F1E9978F, 
LOC: SLICE_X17Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w15[0] reg_layer_2_w15[0]_i_1/O}, {reg_layer_2_w15[0]_i_2_n_0 reg_layer_2_w15[0]_i_1/I0}, {reg_layer_2_w15[0]_i_3_n_0 reg_layer_2_w15[0]_i_1/I1}, {reg_layer_2_w15[0]_i_4_n_0 reg_layer_2_w15[0]_i_1/I2}, {reg_layer_2_w15[0]_i_5_n_0 reg_layer_2_w15[0]_i_1/I3}, {reg_layer_2_w15[0]_i_6_n_0 reg_layer_2_w15[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBE2B28BE, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[0]_i_2 - 
nets: {reg_layer_2_w15[0]_i_2_n_0 reg_layer_2_w15[0]_i_2/O}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w15[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w15[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w15[0]_i_2/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w15[0]_i_3 - 
nets: {reg_layer_2_w15[0]_i_3_n_0 reg_layer_2_w15[0]_i_3/O}, {reg_layer_2_w15[1]_i_6_n_0 reg_layer_2_w15[0]_i_3/I0}, {reg_layer_2_w15[1]_i_5_n_0 reg_layer_2_w15[0]_i_3/I1}, {reg_layer_2_w15[1]_i_4_n_0 reg_layer_2_w15[0]_i_3/I2}, {reg_layer_2_w15[1]_i_3_n_0 reg_layer_2_w15[0]_i_3/I3}, {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w15[0]_i_3/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h7D14144D, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[0]_i_4 - 
nets: {reg_layer_2_w15[0]_i_4_n_0 reg_layer_2_w15[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w15[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w15[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w15[0]_i_4/I2}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w15[0]_i_4/I3}, {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w15[0]_i_4/I4}, {reg_layer_2_w15[0]_i_7_n_0 reg_layer_2_w15[0]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFB787, 
LOC: SLICE_X19Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[0]_i_5 - 
nets: {reg_layer_2_w15[0]_i_5_n_0 reg_layer_2_w15[0]_i_5/O}, {reg_layer_2_w14[2]_i_4_n_0 reg_layer_2_w15[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w15[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w15[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w15[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w15[0]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA99695AA, 
LOC: SLICE_X18Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[0]_i_6 - 
nets: {reg_layer_2_w15[0]_i_6_n_0 reg_layer_2_w15[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w15[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w15[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w15[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w15[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w15[0]_i_6/I4}, {reg_layer_2_w15[0]_i_8_n_0 reg_layer_2_w15[0]_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X18Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[0]_i_7 - 
nets: {reg_layer_2_w15[0]_i_7_n_0 reg_layer_2_w15[0]_i_7/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w15[0]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w15[0]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w15[0]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w15[0]_i_7/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w15[0]_i_7/I4}, {reg_layer_2_w15[1]_i_5_n_0 reg_layer_2_w15[0]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000000003660066C, 
LOC: SLICE_X20Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[0]_i_8 - 
nets: {reg_layer_2_w15[0]_i_8_n_0 reg_layer_2_w15[0]_i_8/O}, {reg_layer_2_w15[0]_i_9_n_0 reg_layer_2_w15[0]_i_8/I0}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w15[0]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w15[0]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w15[0]_i_8/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w15[0]_i_8/I4}, {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w15[0]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9A6A956A65956A95, 
LOC: SLICE_X18Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[0]_i_9 - 
nets: {reg_layer_2_w15[0]_i_9_n_0 reg_layer_2_w15[0]_i_9/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w15[0]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w15[0]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w15[0]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w15[0]_i_9/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w15[0]_i_9/I4}, {reg_layer_2_w16[1]_i_10_n_0 reg_layer_2_w15[0]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEB17E8D714E81728, 
LOC: SLICE_X18Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w15[1] reg_layer_2_w15[1]_i_1/O}, {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w15[1]_i_1/I0}, {reg_layer_2_w15[1]_i_3_n_0 reg_layer_2_w15[1]_i_1/I1}, {reg_layer_2_w15[1]_i_4_n_0 reg_layer_2_w15[1]_i_1/I2}, {reg_layer_2_w15[1]_i_5_n_0 reg_layer_2_w15[1]_i_1/I3}, {reg_layer_2_w15[1]_i_6_n_0 reg_layer_2_w15[1]_i_1/I4}, {reg_layer_2_w15[1]_i_7_n_0 reg_layer_2_w15[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF10710010, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[1]_i_2 - 
nets: {reg_layer_2_w15[1]_i_2_n_0 reg_layer_2_w15[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w15[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w15[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w15[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w15[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w15[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X21Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[1]_i_3 - 
nets: {reg_layer_2_w15[1]_i_3_n_0 reg_layer_2_w15[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w15[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w15[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w15[1]_i_3/I2}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w15[1]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w15[1]_i_4 - 
nets: {reg_layer_2_w15[1]_i_4_n_0 reg_layer_2_w15[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w15[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w15[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w15[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w15[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w15[1]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X21Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[1]_i_5 - 
nets: {reg_layer_2_w15[1]_i_5_n_0 reg_layer_2_w15[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w15[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w15[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w15[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w15[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w15[1]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X20Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[1]_i_6 - 
nets: {reg_layer_2_w15[1]_i_6_n_0 reg_layer_2_w15[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w15[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w15[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w15[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w15[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w15[1]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X20Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w15[1]_i_7 - 
nets: {reg_layer_2_w15[1]_i_7_n_0 reg_layer_2_w15[1]_i_7/O}, {reg_layer_2_w15[0]_i_6_n_0 reg_layer_2_w15[1]_i_7/I0}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w15[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w15[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w15[1]_i_7/I3}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w15[1]_i_7/I4}, {reg_layer_2_w14[2]_i_4_n_0 reg_layer_2_w15[1]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h002828A0AA82820A, 
LOC: SLICE_X19Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w15[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w15[2] reg_layer_2_w15[2]_i_1/O}, {reg_layer_2_w16[1]_i_3_n_0 reg_layer_2_w15[2]_i_1/I0}, {reg_layer_2_w16[1]_i_2_n_0 reg_layer_2_w15[2]_i_1/I1}, {reg_layer_2_w16[0]_i_2_n_0 reg_layer_2_w15[2]_i_1/I2}, {reg_layer_2_w15[2]_i_2_n_0 reg_layer_2_w15[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w15[2]_i_2 - 
nets: {reg_layer_2_w15[2]_i_2_n_0 reg_layer_2_w15[2]_i_2/O}, {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w15[2]_i_2/I0}, {reg_layer_2_w16[1]_i_9_n_0 reg_layer_2_w15[2]_i_2/I1}, {reg_layer_2_w16[1]_i_10_n_0 reg_layer_2_w15[2]_i_2/I2}, {reg_layer_2_w16[1]_i_11_n_0 reg_layer_2_w15[2]_i_2/I3}, {reg_layer_2_w16[1]_i_12_n_0 reg_layer_2_w15[2]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h18718E18, 
LOC: SLICE_X14Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w16[0] reg_layer_2_w16[0]_i_1/O}, {reg_layer_2_w16[0]_i_2_n_0 reg_layer_2_w16[0]_i_1/I0}, {reg_layer_2_w16[0]_i_3_n_0 reg_layer_2_w16[0]_i_1/I1}, {reg_layer_2_w16[0]_i_4_n_0 reg_layer_2_w16[0]_i_1/I2}, {reg_layer_2_w16[1]_i_3_n_0 reg_layer_2_w16[0]_i_1/I3}, {reg_layer_2_w16[1]_i_2_n_0 reg_layer_2_w16[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hBE2B28BE, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[0]_i_2 - 
nets: {reg_layer_2_w16[0]_i_2_n_0 reg_layer_2_w16[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w16[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w16[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w16[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w16[0]_i_2/I4}, {reg_layer_2_w16[0]_i_5_n_0 reg_layer_2_w16[0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X16Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[0]_i_3 - 
nets: {reg_layer_2_w16[0]_i_3_n_0 reg_layer_2_w16[0]_i_3/O}, {reg_layer_2_w16[1]_i_12_n_0 reg_layer_2_w16[0]_i_3/I0}, {reg_layer_2_w16[1]_i_11_n_0 reg_layer_2_w16[0]_i_3/I1}, {reg_layer_2_w16[1]_i_10_n_0 reg_layer_2_w16[0]_i_3/I2}, {reg_layer_2_w16[1]_i_9_n_0 reg_layer_2_w16[0]_i_3/I3}, {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w16[0]_i_3/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h7D14144D, 
LOC: SLICE_X14Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[0]_i_4 - 
nets: {reg_layer_2_w16[0]_i_4_n_0 reg_layer_2_w16[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w16[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w16[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[0]_i_4/I2}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w16[0]_i_4/I3}, {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w16[0]_i_4/I4}, {reg_layer_2_w16[0]_i_6_n_0 reg_layer_2_w16[0]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFB787, 
LOC: SLICE_X16Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[0]_i_5 - 
nets: {reg_layer_2_w16[0]_i_5_n_0 reg_layer_2_w16[0]_i_5/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w16[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w16[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w16[0]_i_5/I4}, {reg_layer_2_w16[2]_i_7_n_0 reg_layer_2_w16[0]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X16Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[0]_i_6 - 
nets: {reg_layer_2_w16[0]_i_6_n_0 reg_layer_2_w16[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w16[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w16[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w16[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w16[0]_i_6/I4}, {reg_layer_2_w16[1]_i_11_n_0 reg_layer_2_w16[0]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X16Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w16[1] reg_layer_2_w16[1]_i_1/O}, {reg_layer_2_w16[1]_i_2_n_0 reg_layer_2_w16[1]_i_1/I0}, {reg_layer_2_w16[1]_i_3_n_0 reg_layer_2_w16[1]_i_1/I1}, {reg_layer_2_w16[1]_i_4_n_0 reg_layer_2_w16[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w16[1]_i_10 - 
nets: {reg_layer_2_w16[1]_i_10_n_0 reg_layer_2_w16[1]_i_10/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w16[1]_i_10/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w16[1]_i_10/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w16[1]_i_10/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[1]_i_10/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w16[1]_i_10/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X17Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_11 - 
nets: {reg_layer_2_w16[1]_i_11_n_0 reg_layer_2_w16[1]_i_11/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w16[1]_i_11/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w16[1]_i_11/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[1]_i_11/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[1]_i_11/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w16[1]_i_11/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X14Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_12 - 
nets: {reg_layer_2_w16[1]_i_12_n_0 reg_layer_2_w16[1]_i_12/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w16[1]_i_12/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w16[1]_i_12/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[1]_i_12/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[1]_i_12/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w16[1]_i_12/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X14Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_13 - 
nets: {reg_layer_2_w16[1]_i_13_n_0 reg_layer_2_w16[1]_i_13/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w16[1]_i_13/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w16[1]_i_13/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[1]_i_13/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[1]_i_13/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w16[1]_i_13/I4}, {reg_layer_2_w16[2]_i_13_n_0 reg_layer_2_w16[1]_i_13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEB17E8D714E81728, 
LOC: SLICE_X14Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[1]_i_2 - 
nets: {reg_layer_2_w16[1]_i_2_n_0 reg_layer_2_w16[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w16[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w16[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w16[1]_i_2/I4}, {reg_layer_2_w16[1]_i_5_n_0 reg_layer_2_w16[1]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X14Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[1]_i_3 - 
nets: {reg_layer_2_w16[1]_i_3_n_0 reg_layer_2_w16[1]_i_3/O}, {reg_layer_2_w16[1]_i_6_n_0 reg_layer_2_w16[1]_i_3/I0}, {reg_layer_2_w16[1]_i_7_n_0 reg_layer_2_w16[1]_i_3/I1}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w16[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w16[1]_i_3/I3}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w16[1]_i_3/I4}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBBBB22BB22B22BB, 
LOC: SLICE_X16Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[1]_i_4 - 
nets: {reg_layer_2_w16[1]_i_4_n_0 reg_layer_2_w16[1]_i_4/O}, {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w16[1]_i_4/I0}, {reg_layer_2_w16[1]_i_9_n_0 reg_layer_2_w16[1]_i_4/I1}, {reg_layer_2_w16[1]_i_10_n_0 reg_layer_2_w16[1]_i_4/I2}, {reg_layer_2_w16[1]_i_11_n_0 reg_layer_2_w16[1]_i_4/I3}, {reg_layer_2_w16[1]_i_12_n_0 reg_layer_2_w16[1]_i_4/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hEF8EFFEF, 
LOC: SLICE_X14Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_5 - 
nets: {reg_layer_2_w16[1]_i_5_n_0 reg_layer_2_w16[1]_i_5/O}, {reg_layer_2_w16[1]_i_13_n_0 reg_layer_2_w16[1]_i_5/I0}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w16[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w16[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w16[1]_i_5/I4}, {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w16[1]_i_5/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA95A59AA56A5A655, 
LOC: SLICE_X14Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[1]_i_6 - 
nets: {reg_layer_2_w16[1]_i_6_n_0 reg_layer_2_w16[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w16[1]_i_6/I0}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w16[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w16[1]_i_6/I3}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[1]_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hF3A5A5CF, 
LOC: SLICE_X17Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_7 - 
nets: {reg_layer_2_w16[1]_i_7_n_0 reg_layer_2_w16[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w16[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w16[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w16[1]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X16Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_8 - 
nets: {reg_layer_2_w16[1]_i_8_n_0 reg_layer_2_w16[1]_i_8/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w16[1]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w16[1]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w16[1]_i_8/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w16[1]_i_8/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X17Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[1]_i_9 - 
nets: {reg_layer_2_w16[1]_i_9_n_0 reg_layer_2_w16[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w16[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w16[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[1]_i_9/I2}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w16[1]_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X13Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w16[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w16[2] reg_layer_2_w16[2]_i_1/O}, {reg_layer_2_w16[2]_i_2_n_0 reg_layer_2_w16[2]_i_1/I0}, {reg_layer_2_w16[2]_i_3_n_0 reg_layer_2_w16[2]_i_1/I1}, {reg_layer_2_w16[2]_i_4_n_0 reg_layer_2_w16[2]_i_1/I2}, {reg_layer_2_w16[2]_i_5_n_0 reg_layer_2_w16[2]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w16[2]_i_10 - 
nets: {reg_layer_2_w16[2]_i_10_n_0 reg_layer_2_w16[2]_i_10/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w16[2]_i_10/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[2]_i_10/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[2]_i_10/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w16[2]_i_10/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w16[2]_i_10/I4}, {reg_layer_2_w18[1]_i_7_n_0 reg_layer_2_w16[2]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X18Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[2]_i_11 - 
nets: {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w16[2]_i_11/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w16[2]_i_11/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w16[2]_i_11/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[2]_i_11/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w16[2]_i_11/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w16[2]_i_11/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X16Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_12 - 
nets: {reg_layer_2_w16[2]_i_12_n_0 reg_layer_2_w16[2]_i_12/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w16[2]_i_12/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w16[2]_i_12/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[2]_i_12/I2}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w16[2]_i_12/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hE32F, 
LOC: SLICE_X13Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w16[2]_i_13 - 
nets: {reg_layer_2_w16[2]_i_13_n_0 reg_layer_2_w16[2]_i_13/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w16[2]_i_13/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w16[2]_i_13/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w16[2]_i_13/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[2]_i_13/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w16[2]_i_13/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X15Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_14 - 
nets: {reg_layer_2_w16[2]_i_14_n_0 reg_layer_2_w16[2]_i_14/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w16[2]_i_14/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w16[2]_i_14/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[2]_i_14/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[2]_i_14/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w16[2]_i_14/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X16Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_15 - 
nets: {reg_layer_2_w16[2]_i_15_n_0 reg_layer_2_w16[2]_i_15/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w16[2]_i_15/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w16[2]_i_15/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[2]_i_15/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[2]_i_15/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w16[2]_i_15/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X15Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_16 - 
nets: {reg_layer_2_w16[2]_i_16_n_0 reg_layer_2_w16[2]_i_16/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w16[2]_i_16/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w16[2]_i_16/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w16[2]_i_16/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[2]_i_16/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w16[2]_i_16/I4}, {reg_layer_2_w18[1]_i_11_n_0 reg_layer_2_w16[2]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEB17E8D714E81728, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[2]_i_2 - 
nets: {reg_layer_2_w16[2]_i_2_n_0 reg_layer_2_w16[2]_i_2/O}, {reg_layer_2_w16[2]_i_6_n_0 reg_layer_2_w16[2]_i_2/I0}, {reg_layer_2_w16[2]_i_7_n_0 reg_layer_2_w16[2]_i_2/I1}, {reg_layer_2_w16[2]_i_8_n_0 reg_layer_2_w16[2]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h17, 
LOC: SLICE_X17Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w16[2]_i_3 - 
nets: {reg_layer_2_w16[2]_i_3_n_0 reg_layer_2_w16[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w16[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w16[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w16[2]_i_3/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w16[2]_i_3/I4}, {reg_layer_2_w16[2]_i_9_n_0 reg_layer_2_w16[2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[2]_i_4 - 
nets: {reg_layer_2_w16[2]_i_4_n_0 reg_layer_2_w16[2]_i_4/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w16[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w16[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[2]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w16[2]_i_4/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w16[2]_i_4/I4}, {reg_layer_2_w16[2]_i_10_n_0 reg_layer_2_w16[2]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X18Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w16[2]_i_5 - 
nets: {reg_layer_2_w16[2]_i_5_n_0 reg_layer_2_w16[2]_i_5/O}, {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w16[2]_i_5/I0}, {reg_layer_2_w16[2]_i_12_n_0 reg_layer_2_w16[2]_i_5/I1}, {reg_layer_2_w16[2]_i_13_n_0 reg_layer_2_w16[2]_i_5/I2}, {reg_layer_2_w16[2]_i_14_n_0 reg_layer_2_w16[2]_i_5/I3}, {reg_layer_2_w16[2]_i_15_n_0 reg_layer_2_w16[2]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h18718E18, 
LOC: SLICE_X15Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_6 - 
nets: {reg_layer_2_w16[2]_i_6_n_0 reg_layer_2_w16[2]_i_6/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w16[2]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w16[2]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[2]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[2]_i_6/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w16[2]_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X17Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_7 - 
nets: {reg_layer_2_w16[2]_i_7_n_0 reg_layer_2_w16[2]_i_7/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w16[2]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w16[2]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w16[2]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w16[2]_i_7/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w16[2]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X17Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_8 - 
nets: {reg_layer_2_w16[2]_i_8_n_0 reg_layer_2_w16[2]_i_8/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w16[2]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w16[2]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w16[2]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w16[2]_i_8/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w16[2]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X17Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w16[2]_i_9 - 
nets: {reg_layer_2_w16[2]_i_9_n_0 reg_layer_2_w16[2]_i_9/O}, {reg_layer_2_w16[2]_i_16_n_0 reg_layer_2_w16[2]_i_9/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w16[2]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w16[2]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w16[2]_i_9/I3}, {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w16[2]_i_9/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h6695996A, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w17[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w17[0] reg_layer_2_w17[0]_i_1/O}, {reg_layer_2_w16[2]_i_4_n_0 reg_layer_2_w17[0]_i_1/I0}, {reg_layer_2_w17[0]_i_2_n_0 reg_layer_2_w17[0]_i_1/I1}, {reg_layer_2_w17[0]_i_3_n_0 reg_layer_2_w17[0]_i_1/I2}, {reg_layer_2_w16[2]_i_2_n_0 reg_layer_2_w17[0]_i_1/I3}, {reg_layer_2_w16[2]_i_3_n_0 reg_layer_2_w17[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBE2B28BE, 
LOC: SLICE_X15Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w17[0]_i_2 - 
nets: {reg_layer_2_w17[0]_i_2_n_0 reg_layer_2_w17[0]_i_2/O}, {reg_layer_2_w16[2]_i_15_n_0 reg_layer_2_w17[0]_i_2/I0}, {reg_layer_2_w16[2]_i_14_n_0 reg_layer_2_w17[0]_i_2/I1}, {reg_layer_2_w16[2]_i_13_n_0 reg_layer_2_w17[0]_i_2/I2}, {reg_layer_2_w16[2]_i_12_n_0 reg_layer_2_w17[0]_i_2/I3}, {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w17[0]_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h7D14144D, 
LOC: SLICE_X15Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w17[0]_i_3 - 
nets: {reg_layer_2_w17[0]_i_3_n_0 reg_layer_2_w17[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w17[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w17[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w17[0]_i_3/I2}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w17[0]_i_3/I3}, {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w17[0]_i_3/I4}, {reg_layer_2_w17[0]_i_4_n_0 reg_layer_2_w17[0]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFE32F, 
LOC: SLICE_X16Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w17[0]_i_4 - 
nets: {reg_layer_2_w17[0]_i_4_n_0 reg_layer_2_w17[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w17[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w17[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w17[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w17[0]_i_4/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w17[0]_i_4/I4}, {reg_layer_2_w16[2]_i_14_n_0 reg_layer_2_w17[0]_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X16Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w17[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w17[1] reg_layer_2_w17[1]_i_1/O}, {reg_layer_2_w16[2]_i_3_n_0 reg_layer_2_w17[1]_i_1/I0}, {reg_layer_2_w16[2]_i_2_n_0 reg_layer_2_w17[1]_i_1/I1}, {reg_layer_2_w17[1]_i_2_n_0 reg_layer_2_w17[1]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X15Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w17[1]_i_2 - 
nets: {reg_layer_2_w17[1]_i_2_n_0 reg_layer_2_w17[1]_i_2/O}, {reg_layer_2_w16[2]_i_11_n_0 reg_layer_2_w17[1]_i_2/I0}, {reg_layer_2_w16[2]_i_12_n_0 reg_layer_2_w17[1]_i_2/I1}, {reg_layer_2_w16[2]_i_13_n_0 reg_layer_2_w17[1]_i_2/I2}, {reg_layer_2_w16[2]_i_14_n_0 reg_layer_2_w17[1]_i_2/I3}, {reg_layer_2_w16[2]_i_15_n_0 reg_layer_2_w17[1]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEF8EFFEF, 
LOC: SLICE_X15Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w17[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w17[2] reg_layer_2_w17[2]_i_1/O}, {reg_layer_2_w18[1]_i_3_n_0 reg_layer_2_w17[2]_i_1/I0}, {reg_layer_2_w18[1]_i_2_n_0 reg_layer_2_w17[2]_i_1/I1}, {reg_layer_2_w18[0]_i_2_n_0 reg_layer_2_w17[2]_i_1/I2}, {reg_layer_2_w17[2]_i_2_n_0 reg_layer_2_w17[2]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w17[2]_i_2 - 
nets: {reg_layer_2_w17[2]_i_2_n_0 reg_layer_2_w17[2]_i_2/O}, {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w17[2]_i_2/I0}, {reg_layer_2_w18[1]_i_10_n_0 reg_layer_2_w17[2]_i_2/I1}, {reg_layer_2_w18[1]_i_11_n_0 reg_layer_2_w17[2]_i_2/I2}, {reg_layer_2_w18[1]_i_12_n_0 reg_layer_2_w17[2]_i_2/I3}, {reg_layer_2_w18[1]_i_13_n_0 reg_layer_2_w17[2]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h18718E18, 
LOC: SLICE_X13Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w18[0] reg_layer_2_w18[0]_i_1/O}, {reg_layer_2_w18[0]_i_2_n_0 reg_layer_2_w18[0]_i_1/I0}, {reg_layer_2_w18[0]_i_3_n_0 reg_layer_2_w18[0]_i_1/I1}, {reg_layer_2_w18[0]_i_4_n_0 reg_layer_2_w18[0]_i_1/I2}, {reg_layer_2_w18[1]_i_3_n_0 reg_layer_2_w18[0]_i_1/I3}, {reg_layer_2_w18[1]_i_2_n_0 reg_layer_2_w18[0]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hBE2B28BE, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[0]_i_2 - 
nets: {reg_layer_2_w18[0]_i_2_n_0 reg_layer_2_w18[0]_i_2/O}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w18[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w18[0]_i_2/I2}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w18[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w18[0]_i_2/I4}, {reg_layer_2_w18[2]_i_6_n_0 reg_layer_2_w18[0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0E681670F197E98F, 
LOC: SLICE_X15Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[0]_i_3 - 
nets: {reg_layer_2_w18[0]_i_3_n_0 reg_layer_2_w18[0]_i_3/O}, {reg_layer_2_w18[1]_i_13_n_0 reg_layer_2_w18[0]_i_3/I0}, {reg_layer_2_w18[1]_i_12_n_0 reg_layer_2_w18[0]_i_3/I1}, {reg_layer_2_w18[1]_i_11_n_0 reg_layer_2_w18[0]_i_3/I2}, {reg_layer_2_w18[1]_i_10_n_0 reg_layer_2_w18[0]_i_3/I3}, {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w18[0]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h7D14144D, 
LOC: SLICE_X13Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[0]_i_4 - 
nets: {reg_layer_2_w18[0]_i_4_n_0 reg_layer_2_w18[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w18[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w18[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w18[0]_i_4/I2}, {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w18[0]_i_4/I3}, {reg_layer_2_w18[0]_i_5_n_0 reg_layer_2_w18[0]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h0000FF58, 
LOC: SLICE_X15Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[0]_i_5 - 
nets: {reg_layer_2_w18[0]_i_5_n_0 reg_layer_2_w18[0]_i_5/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w18[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w18[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w18[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w18[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w18[0]_i_5/I4}, {reg_layer_2_w18[1]_i_12_n_0 reg_layer_2_w18[0]_i_5/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X16Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w18[1] reg_layer_2_w18[1]_i_1/O}, {reg_layer_2_w18[1]_i_2_n_0 reg_layer_2_w18[1]_i_1/I0}, {reg_layer_2_w18[1]_i_3_n_0 reg_layer_2_w18[1]_i_1/I1}, {reg_layer_2_w18[1]_i_4_n_0 reg_layer_2_w18[1]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h2F, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w18[1]_i_10 - 
nets: {reg_layer_2_w18[1]_i_10_n_0 reg_layer_2_w18[1]_i_10/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w18[1]_i_10/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w18[1]_i_10/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w18[1]_i_10/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h58, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w18[1]_i_11 - 
nets: {reg_layer_2_w18[1]_i_11_n_0 reg_layer_2_w18[1]_i_11/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w18[1]_i_11/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w18[1]_i_11/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w18[1]_i_11/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w18[1]_i_11/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w18[1]_i_11/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X13Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_12 - 
nets: {reg_layer_2_w18[1]_i_12_n_0 reg_layer_2_w18[1]_i_12/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w18[1]_i_12/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w18[1]_i_12/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w18[1]_i_12/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w18[1]_i_12/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w18[1]_i_12/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X16Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_13 - 
nets: {reg_layer_2_w18[1]_i_13_n_0 reg_layer_2_w18[1]_i_13/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w18[1]_i_13/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w18[1]_i_13/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w18[1]_i_13/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[1]_i_13/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w18[1]_i_13/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X13Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_14 - 
nets: {reg_layer_2_w18[1]_i_14_n_0 reg_layer_2_w18[1]_i_14/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w18[1]_i_14/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w18[1]_i_14/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w18[1]_i_14/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[1]_i_14/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w18[1]_i_14/I4}, {reg_layer_2_w19[1]_i_4_n_0 reg_layer_2_w18[1]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hEB17E8D714E81728, 
LOC: SLICE_X10Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[1]_i_15 - 
nets: {reg_layer_2_w18[1]_i_15_n_0 reg_layer_2_w18[1]_i_15/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w18[1]_i_15/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w18[1]_i_15/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w18[1]_i_15/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w18[1]_i_15/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w18[1]_i_15/I4}, {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w18[1]_i_15/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h23342CC4DCCBD33B, 
LOC: SLICE_X10Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[1]_i_2 - 
nets: {reg_layer_2_w18[1]_i_2_n_0 reg_layer_2_w18[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w18[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w18[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w18[1]_i_2/I4}, {reg_layer_2_w18[1]_i_5_n_0 reg_layer_2_w18[1]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X14Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[1]_i_3 - 
nets: {reg_layer_2_w18[1]_i_3_n_0 reg_layer_2_w18[1]_i_3/O}, {reg_layer_2_w18[1]_i_6_n_0 reg_layer_2_w18[1]_i_3/I0}, {reg_layer_2_w18[1]_i_7_n_0 reg_layer_2_w18[1]_i_3/I1}, {reg_layer_2_w18[1]_i_8_n_0 reg_layer_2_w18[1]_i_3/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h17, 
LOC: SLICE_X16Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w18[1]_i_4 - 
nets: {reg_layer_2_w18[1]_i_4_n_0 reg_layer_2_w18[1]_i_4/O}, {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w18[1]_i_4/I0}, {reg_layer_2_w18[1]_i_10_n_0 reg_layer_2_w18[1]_i_4/I1}, {reg_layer_2_w18[1]_i_11_n_0 reg_layer_2_w18[1]_i_4/I2}, {reg_layer_2_w18[1]_i_12_n_0 reg_layer_2_w18[1]_i_4/I3}, {reg_layer_2_w18[1]_i_13_n_0 reg_layer_2_w18[1]_i_4/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEF8EFFEF, 
LOC: SLICE_X13Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_5 - 
nets: {reg_layer_2_w18[1]_i_5_n_0 reg_layer_2_w18[1]_i_5/O}, {reg_layer_2_w18[1]_i_14_n_0 reg_layer_2_w18[1]_i_5/I0}, {reg_layer_2_w18[1]_i_15_n_0 reg_layer_2_w18[1]_i_5/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X10Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w18[1]_i_6 - 
nets: {reg_layer_2_w18[1]_i_6_n_0 reg_layer_2_w18[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w18[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w18[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w18[1]_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X16Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_7 - 
nets: {reg_layer_2_w18[1]_i_7_n_0 reg_layer_2_w18[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w18[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w18[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w18[1]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X16Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_8 - 
nets: {reg_layer_2_w18[1]_i_8_n_0 reg_layer_2_w18[1]_i_8/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w18[1]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w18[1]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w18[1]_i_8/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w18[1]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X16Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[1]_i_9 - 
nets: {reg_layer_2_w18[1]_i_9_n_0 reg_layer_2_w18[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w18[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w18[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w18[1]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w18[1]_i_9/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w18[1]_i_9/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X13Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w18[2] reg_layer_2_w18[2]_i_1/O}, {reg_layer_2_w18[2]_i_2_n_0 reg_layer_2_w18[2]_i_1/I0}, {reg_layer_2_w18[2]_i_3_n_0 reg_layer_2_w18[2]_i_1/I1}, {reg_layer_2_w18[2]_i_4_n_0 reg_layer_2_w18[2]_i_1/I2}, {reg_layer_2_w18[2]_i_5_n_0 reg_layer_2_w18[2]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w18[2]_i_2 - 
nets: {reg_layer_2_w18[2]_i_2_n_0 reg_layer_2_w18[2]_i_2/O}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[2]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w18[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w18[2]_i_2/I2}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w18[2]_i_2/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w18[2]_i_2/I4}, {reg_layer_2_w18[2]_i_6_n_0 reg_layer_2_w18[2]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000F197E98F, 
LOC: SLICE_X15Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[2]_i_3 - 
nets: {reg_layer_2_w18[2]_i_3_n_0 reg_layer_2_w18[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w18[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w18[2]_i_3/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w18[2]_i_3/I4}, {reg_layer_2_w18[2]_i_7_n_0 reg_layer_2_w18[2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X12Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[2]_i_4 - 
nets: {reg_layer_2_w18[2]_i_4_n_0 reg_layer_2_w18[2]_i_4/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w18[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w18[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[2]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[2]_i_4/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w18[2]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[2]_i_5 - 
nets: {reg_layer_2_w18[2]_i_5_n_0 reg_layer_2_w18[2]_i_5/O}, {reg_layer_2_w19[1]_i_2_n_0 reg_layer_2_w18[2]_i_5/I0}, {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w18[2]_i_5/I1}, {reg_layer_2_w19[1]_i_4_n_0 reg_layer_2_w18[2]_i_5/I2}, {reg_layer_2_w19[1]_i_5_n_0 reg_layer_2_w18[2]_i_5/I3}, {reg_layer_2_w19[1]_i_6_n_0 reg_layer_2_w18[2]_i_5/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h18718E18, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[2]_i_6 - 
nets: {reg_layer_2_w18[2]_i_6_n_0 reg_layer_2_w18[2]_i_6/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w18[2]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w18[2]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w18[2]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[2]_i_6/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w18[2]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X15Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w18[2]_i_7 - 
nets: {reg_layer_2_w18[2]_i_7_n_0 reg_layer_2_w18[2]_i_7/O}, {reg_layer_2_w18[2]_i_8_n_0 reg_layer_2_w18[2]_i_7/I0}, {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w18[2]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w18[2]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w18[2]_i_7/I3}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w18[2]_i_7/I4}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w18[2]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h9696969999696969, 
LOC: SLICE_X12Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[2]_i_8 - 
nets: {reg_layer_2_w18[2]_i_8_n_0 reg_layer_2_w18[2]_i_8/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w18[2]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w18[2]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w18[2]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w18[2]_i_8/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w18[2]_i_8/I4}, {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w18[2]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w18[3]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w18__0[3] reg_layer_2_w18[3]_i_1/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w18[3]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w18[3]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w18[3]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w18[3]_i_1/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w18[3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X16Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w19[0] reg_layer_2_w19[0]_i_1/O}, {reg_layer_2_w19[0]_i_2_n_0 reg_layer_2_w19[0]_i_1/I0}, {reg_layer_2_w19[0]_i_3_n_0 reg_layer_2_w19[0]_i_1/I1}, {reg_layer_2_w18[2]_i_4_n_0 reg_layer_2_w19[0]_i_1/I2}, {reg_layer_2_w19[0]_i_4_n_0 reg_layer_2_w19[0]_i_1/I3}, {reg_layer_2_w18[2]_i_2_n_0 reg_layer_2_w19[0]_i_1/I4}, {reg_layer_2_w18[2]_i_3_n_0 reg_layer_2_w19[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFDF2D0FDD020FDF2, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w19[0]_i_2 - 
nets: {reg_layer_2_w19[0]_i_2_n_0 reg_layer_2_w19[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w19[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w19[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w19[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w19[0]_i_2/I4}, {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w19[0]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFDCCBD33B, 
LOC: SLICE_X11Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w19[0]_i_3 - 
nets: {reg_layer_2_w19[0]_i_3_n_0 reg_layer_2_w19[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w19[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w19[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w19[0]_i_3/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w19[0]_i_3/I4}, {reg_layer_2_w19[1]_i_5_n_0 reg_layer_2_w19[0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000023342CC4, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w19[0]_i_4 - 
nets: {reg_layer_2_w19[0]_i_4_n_0 reg_layer_2_w19[0]_i_4/O}, {reg_layer_2_w19[1]_i_6_n_0 reg_layer_2_w19[0]_i_4/I0}, {reg_layer_2_w19[1]_i_5_n_0 reg_layer_2_w19[0]_i_4/I1}, {reg_layer_2_w19[1]_i_4_n_0 reg_layer_2_w19[0]_i_4/I2}, {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w19[0]_i_4/I3}, {reg_layer_2_w19[1]_i_2_n_0 reg_layer_2_w19[0]_i_4/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h7D14144D, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w19[1] reg_layer_2_w19[1]_i_1/O}, {reg_layer_2_w19[1]_i_2_n_0 reg_layer_2_w19[1]_i_1/I0}, {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w19[1]_i_1/I1}, {reg_layer_2_w19[1]_i_4_n_0 reg_layer_2_w19[1]_i_1/I2}, {reg_layer_2_w19[1]_i_5_n_0 reg_layer_2_w19[1]_i_1/I3}, {reg_layer_2_w19[1]_i_6_n_0 reg_layer_2_w19[1]_i_1/I4}, {reg_layer_2_w19[1]_i_7_n_0 reg_layer_2_w19[1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF10710010, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w19[1]_i_2 - 
nets: {reg_layer_2_w19[1]_i_2_n_0 reg_layer_2_w19[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w19[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w19[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w19[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w19[1]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_3 - 
nets: {reg_layer_2_w19[1]_i_3_n_0 reg_layer_2_w19[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w19[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w19[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w19[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w19[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w19[1]_i_3/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X12Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_4 - 
nets: {reg_layer_2_w19[1]_i_4_n_0 reg_layer_2_w19[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w19[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w19[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w19[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w19[1]_i_4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_5 - 
nets: {reg_layer_2_w19[1]_i_5_n_0 reg_layer_2_w19[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w19[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w19[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w19[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w19[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w19[1]_i_5/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X10Y35, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_6 - 
nets: {reg_layer_2_w19[1]_i_6_n_0 reg_layer_2_w19[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w19[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w19[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w19[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w19[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w19[1]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[1]_i_7 - 
nets: {reg_layer_2_w19[1]_i_7_n_0 reg_layer_2_w19[1]_i_7/O}, {reg_layer_2_w18[2]_i_3_n_0 reg_layer_2_w19[1]_i_7/I0}, {reg_layer_2_w18[2]_i_2_n_0 reg_layer_2_w19[1]_i_7/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w19[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w19[2] reg_layer_2_w19[2]_i_1/O}, {reg_layer_2_w19[2]_i_2_n_0 reg_layer_2_w19[2]_i_1/I0}, {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w19[2]_i_1/I1}, {reg_layer_2_w19[2]_i_4_n_0 reg_layer_2_w19[2]_i_1/I2}, {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w19[2]_i_1/I3}, {reg_layer_2_w19[2]_i_6_n_0 reg_layer_2_w19[2]_i_1/I4}, {reg_layer_2_w19[2]_i_7_n_0 reg_layer_2_w19[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE8818117177E7EE8, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w19[2]_i_2 - 
nets: {reg_layer_2_w19[2]_i_2_n_0 reg_layer_2_w19[2]_i_2/O}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w19[2]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w19[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w19[2]_i_2/I2}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w19[2]_i_2/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hABD5, 
LOC: SLICE_X12Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w19[2]_i_3 - 
nets: {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w19[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w19[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w19[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w19[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[2]_i_3/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w19[2]_i_3/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X12Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[2]_i_4 - 
nets: {reg_layer_2_w19[2]_i_4_n_0 reg_layer_2_w19[2]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w19[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w19[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w19[2]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w19[2]_i_4/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w19[2]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[2]_i_5 - 
nets: {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w19[2]_i_5/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w19[2]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w19[2]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w19[2]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w19[2]_i_5/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w19[2]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[2]_i_6 - 
nets: {reg_layer_2_w19[2]_i_6_n_0 reg_layer_2_w19[2]_i_6/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w19[2]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w19[2]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w19[2]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w19[2]_i_6/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w19[2]_i_6/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w19[2]_i_7 - 
nets: {reg_layer_2_w19[2]_i_7_n_0 reg_layer_2_w19[2]_i_7/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w19[2]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w19[2]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w19[2]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w19[2]_i_7/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w19[2]_i_7/I4}, {reg_layer_2_w20[1]_i_3_n_0 reg_layer_2_w19[2]_i_7/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3660066CC99FF993, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w1_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w1 reg_layer_2_w1_i_1/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w1_i_1/I0}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w1_i_1/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w1_i_1/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w1_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h53A0, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w20[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w20[0] reg_layer_2_w20[0]_i_1/O}, {reg_layer_2_w20[1]_i_2_n_0 reg_layer_2_w20[0]_i_1/I0}, {reg_layer_2_w20[0]_i_2_n_0 reg_layer_2_w20[0]_i_1/I1}, {reg_layer_2_w20[0]_i_3_n_0 reg_layer_2_w20[0]_i_1/I2}, {reg_layer_2_w20[1]_i_3_n_0 reg_layer_2_w20[0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h7FBE, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w20[0]_i_2 - 
nets: {reg_layer_2_w20[0]_i_2_n_0 reg_layer_2_w20[0]_i_2/O}, {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w20[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w20[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w20[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w20[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w20[0]_i_2/I4}, {reg_layer_2_w20[0]_i_4_n_0 reg_layer_2_w20[0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000077755DDD, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[0]_i_3 - 
nets: {reg_layer_2_w20[0]_i_3_n_0 reg_layer_2_w20[0]_i_3/O}, {reg_layer_2_w19[2]_i_6_n_0 reg_layer_2_w20[0]_i_3/I0}, {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w20[0]_i_3/I1}, {reg_layer_2_w19[2]_i_4_n_0 reg_layer_2_w20[0]_i_3/I2}, {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w20[0]_i_3/I3}, {reg_layer_2_w19[2]_i_2_n_0 reg_layer_2_w20[0]_i_3/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h174141D7, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[0]_i_4 - 
nets: {reg_layer_2_w20[0]_i_4_n_0 reg_layer_2_w20[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w20[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w20[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w20[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w20[0]_i_4/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w20[0]_i_4/I4}, {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w20[0]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h23342CC400000000, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w20[1] reg_layer_2_w20[1]_i_1/O}, {reg_layer_2_w20[1]_i_2_n_0 reg_layer_2_w20[1]_i_1/I0}, {reg_layer_2_w20[1]_i_3_n_0 reg_layer_2_w20[1]_i_1/I1}, {reg_layer_2_w20[1]_i_4_n_0 reg_layer_2_w20[1]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h8F, 
LOC: SLICE_X12Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w20[1]_i_2 - 
nets: {reg_layer_2_w20[1]_i_2_n_0 reg_layer_2_w20[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w20[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w20[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w20[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w20[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w20[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X13Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[1]_i_3 - 
nets: {reg_layer_2_w20[1]_i_3_n_0 reg_layer_2_w20[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w20[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w20[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w20[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w20[1]_i_3/I4}, {reg_layer_2_w20[1]_i_5_n_0 reg_layer_2_w20[1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X9Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[1]_i_4 - 
nets: {reg_layer_2_w20[1]_i_4_n_0 reg_layer_2_w20[1]_i_4/O}, {reg_layer_2_w19[2]_i_2_n_0 reg_layer_2_w20[1]_i_4/I0}, {reg_layer_2_w19[2]_i_3_n_0 reg_layer_2_w20[1]_i_4/I1}, {reg_layer_2_w19[2]_i_4_n_0 reg_layer_2_w20[1]_i_4/I2}, {reg_layer_2_w19[2]_i_5_n_0 reg_layer_2_w20[1]_i_4/I3}, {reg_layer_2_w19[2]_i_6_n_0 reg_layer_2_w20[1]_i_4/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h177F7FFF, 
LOC: SLICE_X11Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[1]_i_5 - 
nets: {reg_layer_2_w20[1]_i_5_n_0 reg_layer_2_w20[1]_i_5/O}, {reg_layer_2_w20[1]_i_6_n_0 reg_layer_2_w20[1]_i_5/I0}, {reg_layer_2_w20[1]_i_7_n_0 reg_layer_2_w20[1]_i_5/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X8Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w20[1]_i_6 - 
nets: {reg_layer_2_w20[1]_i_6_n_0 reg_layer_2_w20[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w20[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w20[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w20[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w20[1]_i_6/I4}, {reg_layer_2_w20[2]_i_5_n_0 reg_layer_2_w20[1]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[1]_i_7 - 
nets: {reg_layer_2_w20[1]_i_7_n_0 reg_layer_2_w20[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w20[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w20[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w20[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w20[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w20[1]_i_7/I4}, {reg_layer_2_w20[2]_i_3_n_0 reg_layer_2_w20[1]_i_7/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w20[2] reg_layer_2_w20[2]_i_1/O}, {reg_layer_2_w20[2]_i_2_n_0 reg_layer_2_w20[2]_i_1/I0}, {reg_layer_2_w20[2]_i_3_n_0 reg_layer_2_w20[2]_i_1/I1}, {reg_layer_2_w20[2]_i_4_n_0 reg_layer_2_w20[2]_i_1/I2}, {reg_layer_2_w20[2]_i_5_n_0 reg_layer_2_w20[2]_i_1/I3}, {reg_layer_2_w20[2]_i_6_n_0 reg_layer_2_w20[2]_i_1/I4}, {reg_layer_2_w20[2]_i_7_n_0 reg_layer_2_w20[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE8818117177E7EE8, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[2]_i_2 - 
nets: {reg_layer_2_w20[2]_i_2_n_0 reg_layer_2_w20[2]_i_2/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w20[2]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w20[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w20[2]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w20[2]_i_2/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w20[2]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[2]_i_3 - 
nets: {reg_layer_2_w20[2]_i_3_n_0 reg_layer_2_w20[2]_i_3/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w20[2]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w20[2]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w20[2]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w20[2]_i_3/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w20[2]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[2]_i_4 - 
nets: {reg_layer_2_w20[2]_i_4_n_0 reg_layer_2_w20[2]_i_4/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w20[2]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w20[2]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w20[2]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[2]_i_4/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w20[2]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[2]_i_5 - 
nets: {reg_layer_2_w20[2]_i_5_n_0 reg_layer_2_w20[2]_i_5/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w20[2]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w20[2]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w20[2]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w20[2]_i_5/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w20[2]_i_5/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[2]_i_6 - 
nets: {reg_layer_2_w20[2]_i_6_n_0 reg_layer_2_w20[2]_i_6/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w20[2]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w20[2]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[2]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w20[2]_i_6/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w20[2]_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w20[2]_i_7 - 
nets: {reg_layer_2_w20[2]_i_7_n_0 reg_layer_2_w20[2]_i_7/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w20[2]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w20[2]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[2]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w20[2]_i_7/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w20[2]_i_7/I4}, {reg_layer_2_w20[2]_i_8_n_0 reg_layer_2_w20[2]_i_7/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[2]_i_8 - 
nets: {reg_layer_2_w20[2]_i_8_n_0 reg_layer_2_w20[2]_i_8/O}, {reg_layer_2_w20[2]_i_9_n_0 reg_layer_2_w20[2]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w20[2]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w20[2]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w20[2]_i_8/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w20[2]_i_8/I4}, {reg_layer_2_w22[0]_i_2_n_0 reg_layer_2_w20[2]_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h66655999999AA666, 
LOC: SLICE_X8Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[2]_i_9 - 
nets: {reg_layer_2_w20[2]_i_9_n_0 reg_layer_2_w20[2]_i_9/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w20[2]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w20[2]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w20[2]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w20[2]_i_9/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w20[2]_i_9/I4}, {reg_layer_2_w22[0]_i_5_n_0 reg_layer_2_w20[2]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w20[3]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w20__0[3] reg_layer_2_w20[3]_i_1/O}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w20[3]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w20[3]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w20[3]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w20[3]_i_1/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w20[3]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X15Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w21[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w21[0] reg_layer_2_w21[0]_i_1/O}, {reg_layer_2_w20[2]_i_2_n_0 reg_layer_2_w21[0]_i_1/I0}, {reg_layer_2_w20[2]_i_3_n_0 reg_layer_2_w21[0]_i_1/I1}, {reg_layer_2_w20[2]_i_4_n_0 reg_layer_2_w21[0]_i_1/I2}, {reg_layer_2_w20[2]_i_5_n_0 reg_layer_2_w21[0]_i_1/I3}, {reg_layer_2_w20[2]_i_6_n_0 reg_layer_2_w21[0]_i_1/I4}, {reg_layer_2_w20[2]_i_7_n_0 reg_layer_2_w21[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFEE8E8808000, 
LOC: SLICE_X9Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w21[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w21[1] reg_layer_2_w21[1]_i_1/O}, {reg_layer_2_w22[0]_i_2_n_0 reg_layer_2_w21[1]_i_1/I0}, {reg_layer_2_w22[0]_i_3_n_0 reg_layer_2_w21[1]_i_1/I1}, {reg_layer_2_w22[0]_i_4_n_0 reg_layer_2_w21[1]_i_1/I2}, {reg_layer_2_w22[0]_i_5_n_0 reg_layer_2_w21[1]_i_1/I3}, {reg_layer_2_w22[0]_i_6_n_0 reg_layer_2_w21[1]_i_1/I4}, {reg_layer_2_w22[0]_i_7_n_0 reg_layer_2_w21[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7118188E8EE7E771, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w22[0] reg_layer_2_w22[0]_i_1/O}, {reg_layer_2_w22[0]_i_2_n_0 reg_layer_2_w22[0]_i_1/I0}, {reg_layer_2_w22[0]_i_3_n_0 reg_layer_2_w22[0]_i_1/I1}, {reg_layer_2_w22[0]_i_4_n_0 reg_layer_2_w22[0]_i_1/I2}, {reg_layer_2_w22[0]_i_5_n_0 reg_layer_2_w22[0]_i_1/I3}, {reg_layer_2_w22[0]_i_6_n_0 reg_layer_2_w22[0]_i_1/I4}, {reg_layer_2_w22[0]_i_7_n_0 reg_layer_2_w22[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF7F77171101000, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[0]_i_10 - 
nets: {reg_layer_2_w22[0]_i_10_n_0 reg_layer_2_w22[0]_i_10/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w22[0]_i_10/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w22[0]_i_10/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[0]_i_10/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w22[0]_i_10/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w22[0]_i_10/I4}, {reg_layer_2_w22[1]_i_3_n_0 reg_layer_2_w22[0]_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X10Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[0]_i_2 - 
nets: {reg_layer_2_w22[0]_i_2_n_0 reg_layer_2_w22[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w22[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w22[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w22[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w22[0]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X8Y34, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[0]_i_3 - 
nets: {reg_layer_2_w22[0]_i_3_n_0 reg_layer_2_w22[0]_i_3/O}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w22[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w22[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w22[0]_i_3/I2}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w22[0]_i_3/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h542A, 
LOC: SLICE_X8Y33, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w22[0]_i_4 - 
nets: {reg_layer_2_w22[0]_i_4_n_0 reg_layer_2_w22[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w22[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w22[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w22[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[0]_i_4/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w22[0]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[0]_i_5 - 
nets: {reg_layer_2_w22[0]_i_5_n_0 reg_layer_2_w22[0]_i_5/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w22[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w22[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w22[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w22[0]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[0]_i_6 - 
nets: {reg_layer_2_w22[0]_i_6_n_0 reg_layer_2_w22[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w22[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w22[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w22[0]_i_6/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[0]_i_7 - 
nets: {reg_layer_2_w22[0]_i_7_n_0 reg_layer_2_w22[0]_i_7/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w22[0]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w22[0]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[0]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w22[0]_i_7/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w22[0]_i_7/I4}, {reg_layer_2_w22[0]_i_8_n_0 reg_layer_2_w22[0]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X9Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[0]_i_8 - 
nets: {reg_layer_2_w22[0]_i_8_n_0 reg_layer_2_w22[0]_i_8/O}, {reg_layer_2_w22[0]_i_9_n_0 reg_layer_2_w22[0]_i_8/I0}, {reg_layer_2_w22[0]_i_10_n_0 reg_layer_2_w22[0]_i_8/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X9Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w22[0]_i_9 - 
nets: {reg_layer_2_w22[0]_i_9_n_0 reg_layer_2_w22[0]_i_9/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w22[0]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[0]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[0]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w22[0]_i_9/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w22[0]_i_9/I4}, {reg_layer_2_w22[1]_i_5_n_0 reg_layer_2_w22[0]_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X9Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w22[1] reg_layer_2_w22[1]_i_1/O}, {reg_layer_2_w22[1]_i_2_n_0 reg_layer_2_w22[1]_i_1/I0}, {reg_layer_2_w22[1]_i_3_n_0 reg_layer_2_w22[1]_i_1/I1}, {reg_layer_2_w22[1]_i_4_n_0 reg_layer_2_w22[1]_i_1/I2}, {reg_layer_2_w22[1]_i_5_n_0 reg_layer_2_w22[1]_i_1/I3}, {reg_layer_2_w22[1]_i_6_n_0 reg_layer_2_w22[1]_i_1/I4}, {reg_layer_2_w22[1]_i_7_n_0 reg_layer_2_w22[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hE8818117177E7EE8, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[1]_i_2 - 
nets: {reg_layer_2_w22[1]_i_2_n_0 reg_layer_2_w22[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w22[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w22[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w22[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w22[1]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[1]_i_3 - 
nets: {reg_layer_2_w22[1]_i_3_n_0 reg_layer_2_w22[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w22[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w22[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w22[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w22[1]_i_3/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X11Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[1]_i_4 - 
nets: {reg_layer_2_w22[1]_i_4_n_0 reg_layer_2_w22[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w22[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w22[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w22[1]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[1]_i_5 - 
nets: {reg_layer_2_w22[1]_i_5_n_0 reg_layer_2_w22[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w22[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w22[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w22[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w22[1]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[1]_i_6 - 
nets: {reg_layer_2_w22[1]_i_6_n_0 reg_layer_2_w22[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w22[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w22[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w22[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w22[1]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X10Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w22[1]_i_7 - 
nets: {reg_layer_2_w22[1]_i_7_n_0 reg_layer_2_w22[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w22[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w22[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w22[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w22[1]_i_7/I4}, {reg_layer_2_w22[1]_i_8_n_0 reg_layer_2_w22[1]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X10Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[1]_i_8 - 
nets: {reg_layer_2_w22[1]_i_8_n_0 reg_layer_2_w22[1]_i_8/O}, {reg_layer_2_w22[1]_i_9_n_0 reg_layer_2_w22[1]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w22[1]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w22[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w22[1]_i_8/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w22[1]_i_8/I4}, {reg_layer_2_w23[1]_i_2_n_0 reg_layer_2_w22[1]_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h66655999999AA666, 
LOC: SLICE_X10Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w22[1]_i_9 - 
nets: {reg_layer_2_w22[1]_i_9_n_0 reg_layer_2_w22[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w22[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w22[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w22[1]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w22[1]_i_9/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w22[1]_i_9/I4}, {reg_layer_2_w23[1]_i_5_n_0 reg_layer_2_w22[1]_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X10Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w23[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w23[0] reg_layer_2_w23[0]_i_1/O}, {reg_layer_2_w22[1]_i_2_n_0 reg_layer_2_w23[0]_i_1/I0}, {reg_layer_2_w22[1]_i_3_n_0 reg_layer_2_w23[0]_i_1/I1}, {reg_layer_2_w22[1]_i_4_n_0 reg_layer_2_w23[0]_i_1/I2}, {reg_layer_2_w22[1]_i_5_n_0 reg_layer_2_w23[0]_i_1/I3}, {reg_layer_2_w22[1]_i_6_n_0 reg_layer_2_w23[0]_i_1/I4}, {reg_layer_2_w22[1]_i_7_n_0 reg_layer_2_w23[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFEE8E8808000, 
LOC: SLICE_X11Y32, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w23[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w23[1] reg_layer_2_w23[1]_i_1/O}, {reg_layer_2_w23[1]_i_2_n_0 reg_layer_2_w23[1]_i_1/I0}, {reg_layer_2_w23[1]_i_3_n_0 reg_layer_2_w23[1]_i_1/I1}, {reg_layer_2_w23[1]_i_4_n_0 reg_layer_2_w23[1]_i_1/I2}, {reg_layer_2_w23[1]_i_5_n_0 reg_layer_2_w23[1]_i_1/I3}, {reg_layer_2_w23[1]_i_6_n_0 reg_layer_2_w23[1]_i_1/I4}, {reg_layer_2_w23[1]_i_7_n_0 reg_layer_2_w23[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8EE7E7717118188E, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w23[1]_i_2 - 
nets: {reg_layer_2_w23[1]_i_2_n_0 reg_layer_2_w23[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w23[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w23[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w23[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w23[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w23[1]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hEB17E8D7, 
LOC: SLICE_X10Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w23[1]_i_3 - 
nets: {reg_layer_2_w23[1]_i_3_n_0 reg_layer_2_w23[1]_i_3/O}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w23[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w23[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w23[1]_i_3/I2}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w23[1]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h542A, 
LOC: SLICE_X11Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w23[1]_i_4 - 
nets: {reg_layer_2_w23[1]_i_4_n_0 reg_layer_2_w23[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w23[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w23[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w23[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w23[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w23[1]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w23[1]_i_5 - 
nets: {reg_layer_2_w23[1]_i_5_n_0 reg_layer_2_w23[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w23[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w23[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w23[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w23[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w23[1]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X10Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w23[1]_i_6 - 
nets: {reg_layer_2_w23[1]_i_6_n_0 reg_layer_2_w23[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w23[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w23[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w23[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w23[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w23[1]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w23[1]_i_7 - 
nets: {reg_layer_2_w23[1]_i_7_n_0 reg_layer_2_w23[1]_i_7/O}, {reg_layer_2_w23[1]_i_8_n_0 reg_layer_2_w23[1]_i_7/I0}, {reg_layer_2_w23[1]_i_9_n_0 reg_layer_2_w23[1]_i_7/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X8Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w23[1]_i_8 - 
nets: {reg_layer_2_w23[1]_i_8_n_0 reg_layer_2_w23[1]_i_8/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w23[1]_i_8/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w23[1]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w23[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w23[1]_i_8/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w23[1]_i_8/I4}, {reg_layer_2_w25[0]_i_2_n_0 reg_layer_2_w23[1]_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X8Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w23[1]_i_9 - 
nets: {reg_layer_2_w23[1]_i_9_n_0 reg_layer_2_w23[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w23[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w23[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w23[1]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w23[1]_i_9/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w23[1]_i_9/I4}, {reg_layer_2_w25[0]_i_3_n_0 reg_layer_2_w23[1]_i_9/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w24[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w24[0] reg_layer_2_w24[0]_i_1/O}, {reg_layer_2_w23[1]_i_7_n_0 reg_layer_2_w24[0]_i_1/I0}, {reg_layer_2_w23[1]_i_2_n_0 reg_layer_2_w24[0]_i_1/I1}, {reg_layer_2_w23[1]_i_3_n_0 reg_layer_2_w24[0]_i_1/I2}, {reg_layer_2_w23[1]_i_4_n_0 reg_layer_2_w24[0]_i_1/I3}, {reg_layer_2_w23[1]_i_5_n_0 reg_layer_2_w24[0]_i_1/I4}, {reg_layer_2_w23[1]_i_6_n_0 reg_layer_2_w24[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h7F57571557151501, 
LOC: SLICE_X10Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w24[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w24[1] reg_layer_2_w24[1]_i_1/O}, {reg_layer_2_w25[0]_i_2_n_0 reg_layer_2_w24[1]_i_1/I0}, {reg_layer_2_w25[0]_i_3_n_0 reg_layer_2_w24[1]_i_1/I1}, {reg_layer_2_w25[0]_i_4_n_0 reg_layer_2_w24[1]_i_1/I2}, {reg_layer_2_w25[0]_i_5_n_0 reg_layer_2_w24[1]_i_1/I3}, {reg_layer_2_w25[0]_i_6_n_0 reg_layer_2_w24[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hE881177E, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w24[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w24__0[2] reg_layer_2_w24[2]_i_1/O}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w24[2]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w24[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w24[2]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w24[2]_i_1/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w24[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X11Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w25[0] reg_layer_2_w25[0]_i_1/O}, {reg_layer_2_w25[0]_i_2_n_0 reg_layer_2_w25[0]_i_1/I0}, {reg_layer_2_w25[0]_i_3_n_0 reg_layer_2_w25[0]_i_1/I1}, {reg_layer_2_w25[0]_i_4_n_0 reg_layer_2_w25[0]_i_1/I2}, {reg_layer_2_w25[0]_i_5_n_0 reg_layer_2_w25[0]_i_1/I3}, {reg_layer_2_w25[0]_i_6_n_0 reg_layer_2_w25[0]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFEE880, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_2 - 
nets: {reg_layer_2_w25[0]_i_2_n_0 reg_layer_2_w25[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w25[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w25[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w25[0]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_3 - 
nets: {reg_layer_2_w25[0]_i_3_n_0 reg_layer_2_w25[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w25[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w25[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w25[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w25[0]_i_3/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w25[0]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_4 - 
nets: {reg_layer_2_w25[0]_i_4_n_0 reg_layer_2_w25[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w25[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w25[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w25[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[0]_i_4/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w25[0]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_5 - 
nets: {reg_layer_2_w25[0]_i_5_n_0 reg_layer_2_w25[0]_i_5/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w25[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w25[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[0]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w25[0]_i_5/I3}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w25[0]_i_5/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X8Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[0]_i_6 - 
nets: {reg_layer_2_w25[0]_i_6_n_0 reg_layer_2_w25[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w25[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w25[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w25[0]_i_6/I4}, {reg_layer_2_w25[0]_i_7_n_0 reg_layer_2_w25[0]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w25[0]_i_7 - 
nets: {reg_layer_2_w25[0]_i_7_n_0 reg_layer_2_w25[0]_i_7/O}, {reg_layer_2_w25[1]_i_4_n_0 reg_layer_2_w25[0]_i_7/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w25[0]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w25[0]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w25[0]_i_7/I3}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w25[0]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h56669995, 
LOC: SLICE_X9Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w25[1] reg_layer_2_w25[1]_i_1/O}, {reg_layer_2_w25[1]_i_2_n_0 reg_layer_2_w25[1]_i_1/I0}, {reg_layer_2_w25[1]_i_3_n_0 reg_layer_2_w25[1]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w25[1]_i_2 - 
nets: {reg_layer_2_w25[1]_i_2_n_0 reg_layer_2_w25[1]_i_2/O}, {reg_layer_2_w25[1]_i_4_n_0 reg_layer_2_w25[1]_i_2/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w25[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w25[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w25[1]_i_2/I3}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w25[1]_i_2/I4}, {reg_layer_2_w25[1]_i_5_n_0 reg_layer_2_w25[1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h011144405777DDD5, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w25[1]_i_3 - 
nets: {reg_layer_2_w25[1]_i_3_n_0 reg_layer_2_w25[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w25[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w25[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w25[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w25[1]_i_3/I4}, {reg_layer_2_w25[1]_i_6_n_0 reg_layer_2_w25[1]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X8Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w25[1]_i_4 - 
nets: {reg_layer_2_w25[1]_i_4_n_0 reg_layer_2_w25[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w25[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w25[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w25[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w25[1]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[1]_i_5 - 
nets: {reg_layer_2_w25[1]_i_5_n_0 reg_layer_2_w25[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w25[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w25[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w25[1]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w25[1]_i_6 - 
nets: {reg_layer_2_w25[1]_i_6_n_0 reg_layer_2_w25[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w25[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w25[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w25[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w25[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w25[1]_i_6/I4}, {reg_layer_2_w26[1]_i_3_n_0 reg_layer_2_w25[1]_i_6/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X8Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w26[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w26[0] reg_layer_2_w26[0]_i_1/O}, {reg_layer_2_w25[1]_i_3_n_0 reg_layer_2_w26[0]_i_1/I0}, {reg_layer_2_w25[1]_i_2_n_0 reg_layer_2_w26[0]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X9Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

reg_layer_2_w26[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w26[1] reg_layer_2_w26[1]_i_1/O}, {reg_layer_2_w26[1]_i_2_n_0 reg_layer_2_w26[1]_i_1/I0}, {reg_layer_2_w26[1]_i_3_n_0 reg_layer_2_w26[1]_i_1/I1}, {reg_layer_2_w26[1]_i_4_n_0 reg_layer_2_w26[1]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X8Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w26[1]_i_2 - 
nets: {reg_layer_2_w26[1]_i_2_n_0 reg_layer_2_w26[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w26[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w26[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w26[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w26[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w26[1]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w26[1]_i_3 - 
nets: {reg_layer_2_w26[1]_i_3_n_0 reg_layer_2_w26[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w26[1]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w26[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w26[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w26[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w26[1]_i_3/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X8Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w26[1]_i_4 - 
nets: {reg_layer_2_w26[1]_i_4_n_0 reg_layer_2_w26[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[10] reg_layer_2_w26[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w26[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w26[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w26[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w26[1]_i_4/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X8Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w26[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w26[2] reg_layer_2_w26[2]_i_1/O}, {reg_layer_2_w26[2]_i_2_n_0 reg_layer_2_w26[2]_i_1/I0}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w26[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w26[2]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w26[2]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w26[2]_i_1/I4}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w26[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h55569AA55AA69555, 
LOC: SLICE_X13Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w26[2]_i_2 - 
nets: {reg_layer_2_w26[2]_i_2_n_0 reg_layer_2_w26[2]_i_2/O}, {reg_layer_2_w27[0]_i_2_n_0 reg_layer_2_w26[2]_i_2/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w26[2]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w26[2]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w26[2]_i_2/I3}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w26[2]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA999666A, 
LOC: SLICE_X13Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w27[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w27[0] reg_layer_2_w27[0]_i_1/O}, {reg_layer_2_w27[0]_i_2_n_0 reg_layer_2_w27[0]_i_1/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w27[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w27[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[10] reg_layer_2_w27[0]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w27[0]_i_1/I4}, {reg_layer_2_w27[0]_i_3_n_0 reg_layer_2_w27[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFEEEBBBFA888222A, 
LOC: SLICE_X13Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w27[0]_i_2 - 
nets: {reg_layer_2_w27[0]_i_2_n_0 reg_layer_2_w27[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w27[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w27[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w27[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w27[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w27[0]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X13Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w27[0]_i_3 - 
nets: {reg_layer_2_w27[0]_i_3_n_0 reg_layer_2_w27[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[11] reg_layer_2_w27[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w27[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w27[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w27[0]_i_3/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w27[0]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X13Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w27[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w27[1] reg_layer_2_w27[1]_i_1/O}, {reg_layer_2_w27[1]_i_2_n_0 reg_layer_2_w27[1]_i_1/I0}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w27[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w27[1]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w27[1]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w27[1]_i_1/I4}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w27[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h55569AA55AA69555, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w27[1]_i_2 - 
nets: {reg_layer_2_w27[1]_i_2_n_0 reg_layer_2_w27[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w27[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w27[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w27[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w27[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w27[1]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w28_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w28 reg_layer_2_w28_i_1/O}, {reg_layer_2_w28_i_2_n_0 reg_layer_2_w28_i_1/I0}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w28_i_1/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w28_i_1/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w28_i_1/I3}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w28_i_1/I4}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w28_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h55569AA55AA69555, 
LOC: SLICE_X13Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w28_i_2 - 
nets: {reg_layer_2_w28_i_2_n_0 reg_layer_2_w28_i_2/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w28_i_2/I0}, {reg_layer_2_w28_i_3_n_0 reg_layer_2_w28_i_2/I1}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w28_i_2/I2}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w28_i_2/I3}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w28_i_2/I4}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w28_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hCCC0C0D21E0C0CCC, 
LOC: SLICE_X13Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w28_i_3 - 
nets: {reg_layer_2_w28_i_3_n_0 reg_layer_2_w28_i_3/O}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w28_i_3/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w28_i_3/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w28_i_3/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w28_i_3/I3}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w28_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X13Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w29[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w29[0] reg_layer_2_w29[0]_i_1/O}, {reg_layer_2_w29[0]_i_2_n_0 reg_layer_2_w29[0]_i_1/I0}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w29[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[11] reg_layer_2_w29[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[12] reg_layer_2_w29[0]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w29[0]_i_1/I4}, {reg_layer_2_w29[0]_i_3_n_0 reg_layer_2_w29[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFEEEBBBFA888222A, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w29[0]_i_2 - 
nets: {reg_layer_2_w29[0]_i_2_n_0 reg_layer_2_w29[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w29[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w29[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w29[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w29[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[12] reg_layer_2_w29[0]_i_2/I4}, {reg_layer_2_w27[1]_i_2_n_0 reg_layer_2_w29[0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF3660066C, 
LOC: SLICE_X12Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w29[0]_i_3 - 
nets: {reg_layer_2_w29[0]_i_3_n_0 reg_layer_2_w29[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[13] reg_layer_2_w29[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w29[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w29[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w29[0]_i_3/I3}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w29[0]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w29[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w29__0[1] reg_layer_2_w29[1]_i_1/O}, {multiplier_16x16bit_pipelined/md[14] reg_layer_2_w29[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w29[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w29[1]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w29[1]_i_1/I3}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w29[1]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w2[0]_i_1 - 
nets: {reg_layer_2_w2[0]_i_1_n_0 reg_layer_2_w2[0]_i_1/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w2[0]_i_1/I0}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w2[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w2[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w2[0]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h53A0, 
LOC: SLICE_X16Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w2[1]_i_1 - 
nets: {reg_layer_2_w2[1]_i_1_n_0 reg_layer_2_w2[1]_i_1/O}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w2[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w2[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w2[1]_i_1/I2}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w2[1]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h162A, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w2[2]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_1_w2[2] reg_layer_2_w2[2]_i_1/O}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w2[2]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w2[2]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w2[2]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w30_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w30 reg_layer_2_w30_i_1/O}, {multiplier_16x16bit_pipelined/md[15] reg_layer_2_w30_i_1/I0}, {multiplier_16x16bit_pipelined/mr[15] reg_layer_2_w30_i_1/I1}, {multiplier_16x16bit_pipelined/mr[14] reg_layer_2_w30_i_1/I2}, {multiplier_16x16bit_pipelined/mr[13] reg_layer_2_w30_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hD99B, 
LOC: SLICE_X13Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w3[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w3[0] reg_layer_2_w3[0]_i_1/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w3[0]_i_1/I0}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w3[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w3[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w3[0]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h53A0, 
LOC: SLICE_X15Y26, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w3[1]_i_1 - 
nets: {reg_layer_2_w3[1]_i_1_n_0 reg_layer_2_w3[1]_i_1/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w3[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w3[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w3[1]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w3[1]_i_1/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w3[1]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h23342CC4, 
LOC: SLICE_X19Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w4[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_1_w4[0] reg_layer_2_w4[0]_i_1/O}, {reg_layer_2_w4[0]_i_2_n_0 reg_layer_2_w4[0]_i_1/I0}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w4[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w4[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w4[0]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w4[0]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hAA96965A, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w4[0]_i_2 - 
nets: {reg_layer_2_w4[0]_i_2_n_0 reg_layer_2_w4[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w4[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w4[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w4[0]_i_2/I2}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w4[0]_i_2/I3}, {reg_layer_2_w5[0]_i_3_n_0 reg_layer_2_w4[0]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h606C9F93, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w4[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_1_w4[1] reg_layer_2_w4[1]_i_1/O}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w4[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w4[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w4[1]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X20Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w5[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w5[0] reg_layer_2_w5[0]_i_1/O}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w5[0]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w5[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w5[0]_i_1/I2}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w5[0]_i_1/I3}, {reg_layer_2_w5[0]_i_2_n_0 reg_layer_2_w5[0]_i_1/I4}, {reg_layer_2_w5[0]_i_3_n_0 reg_layer_2_w5[0]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h000016701670FFFF, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w5[0]_i_2 - 
nets: {reg_layer_2_w5[0]_i_2_n_0 reg_layer_2_w5[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w5[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w5[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w5[0]_i_2/I2}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w5[0]_i_2/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hE32F, 
LOC: SLICE_X22Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w5[0]_i_3 - 
nets: {reg_layer_2_w5[0]_i_3_n_0 reg_layer_2_w5[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w5[0]_i_3/I0}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w5[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w5[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w5[0]_i_3/I3}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w5[0]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFCCA533F, 
LOC: SLICE_X23Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w5[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w5[1] reg_layer_2_w5[1]_i_1/O}, {reg_layer_2_w5[1]_i_2_n_0 reg_layer_2_w5[1]_i_1/I0}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w5[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w5[1]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w5[1]_i_1/I3}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w5[1]_i_1/I4}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w5[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h55569AA55AA69555, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w5[1]_i_2 - 
nets: {reg_layer_2_w5[1]_i_2_n_0 reg_layer_2_w5[1]_i_2/O}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w5[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w5[1]_i_2/I1}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w5[1]_i_2/I2}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w5[1]_i_2/I3}, {reg_layer_2_w6[0]_i_2_n_0 reg_layer_2_w5[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB975468A, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w6[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w6[0] reg_layer_2_w6[0]_i_1/O}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w6[0]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w6[0]_i_1/I1}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w6[0]_i_1/I2}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w6[0]_i_1/I3}, {reg_layer_2_w6[0]_i_2_n_0 reg_layer_2_w6[0]_i_1/I4}, {reg_layer_2_w6[0]_i_3_n_0 reg_layer_2_w6[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h468AFFFF0000468A, 
LOC: SLICE_X23Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w6[0]_i_2 - 
nets: {reg_layer_2_w6[0]_i_2_n_0 reg_layer_2_w6[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w6[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w6[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w6[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w6[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w6[0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFE43C27F, 
LOC: SLICE_X20Y27, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w6[0]_i_3 - 
nets: {reg_layer_2_w6[0]_i_3_n_0 reg_layer_2_w6[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w6[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w6[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w6[0]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w6[0]_i_3/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w6[0]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X23Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w6[1]_i_1 - 
nets: {reg_layer_2_w6[1]_i_1_n_0 reg_layer_2_w6[1]_i_1/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w6[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w6[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w6[1]_i_1/I2}, {reg_layer_2_w6[1]_i_2_n_0 reg_layer_2_w6[1]_i_1/I3}, {reg_layer_2_w6[1]_i_3_n_0 reg_layer_2_w6[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h28D7D728, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w6[1]_i_2 - 
nets: {reg_layer_2_w6[1]_i_2_n_0 reg_layer_2_w6[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w6[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w6[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w6[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w6[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w6[1]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X19Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w6[1]_i_3 - 
nets: {reg_layer_2_w6[1]_i_3_n_0 reg_layer_2_w6[1]_i_3/O}, {reg_layer_2_w7[0]_i_2_n_0 reg_layer_2_w6[1]_i_3/I0}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w6[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w6[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w6[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w6[1]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h5A65A565, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w7[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w7[0] reg_layer_2_w7[0]_i_1/O}, {reg_layer_2_w7[0]_i_2_n_0 reg_layer_2_w7[0]_i_1/I0}, {reg_layer_2_w7[0]_i_3_n_0 reg_layer_2_w7[0]_i_1/I1}, {reg_layer_2_w6[1]_i_2_n_0 reg_layer_2_w7[0]_i_1/I2}, {reg_layer_2_w7[0]_i_4_n_0 reg_layer_2_w7[0]_i_1/I3}, {reg_layer_2_w7[0]_i_5_n_0 reg_layer_2_w7[0]_i_1/I4}, {reg_layer_2_w7[0]_i_6_n_0 reg_layer_2_w7[0]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h18718E18E78E71E7, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w7[0]_i_2 - 
nets: {reg_layer_2_w7[0]_i_2_n_0 reg_layer_2_w7[0]_i_2/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w7[0]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w7[0]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w7[0]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w7[0]_i_2/I3}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w7[0]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w7[0]_i_3 - 
nets: {reg_layer_2_w7[0]_i_3_n_0 reg_layer_2_w7[0]_i_3/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w7[0]_i_3/I0}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w7[0]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w7[0]_i_3/I2}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w7[0]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hB787, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w7[0]_i_4 - 
nets: {reg_layer_2_w7[0]_i_4_n_0 reg_layer_2_w7[0]_i_4/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w7[0]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w7[0]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w7[0]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w7[0]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hE8D7, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w7[0]_i_5 - 
nets: {reg_layer_2_w7[0]_i_5_n_0 reg_layer_2_w7[0]_i_5/O}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w7[0]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w7[0]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w7[0]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X16Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

reg_layer_2_w7[0]_i_6 - 
nets: {reg_layer_2_w7[0]_i_6_n_0 reg_layer_2_w7[0]_i_6/O}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w7[0]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w7[0]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w7[0]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w7[0]_i_6/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w7[0]_i_6/I4}, {reg_layer_2_w7[0]_i_7_n_0 reg_layer_2_w7[0]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hC99FF9933660066C, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w7[0]_i_7 - 
nets: {reg_layer_2_w7[0]_i_7_n_0 reg_layer_2_w7[0]_i_7/O}, {reg_layer_2_w8[1]_i_5_n_0 reg_layer_2_w7[0]_i_7/I0}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w7[0]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w7[0]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w7[0]_i_7/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w7[0]_i_7/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h695569A5, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w7[1]_i_1 - 
nets: {reg_layer_2_w7[1]_i_1_n_0 reg_layer_2_w7[1]_i_1/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w7[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w7[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w7[1]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w7[1]_i_1/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w7[1]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X21Y28, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w8[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w8[0] reg_layer_2_w8[0]_i_1/O}, {reg_layer_2_w7[0]_i_2_n_0 reg_layer_2_w8[0]_i_1/I0}, {reg_layer_2_w7[0]_i_3_n_0 reg_layer_2_w8[0]_i_1/I1}, {reg_layer_2_w6[1]_i_2_n_0 reg_layer_2_w8[0]_i_1/I2}, {reg_layer_2_w7[0]_i_4_n_0 reg_layer_2_w8[0]_i_1/I3}, {reg_layer_2_w7[0]_i_5_n_0 reg_layer_2_w8[0]_i_1/I4}, {reg_layer_2_w7[0]_i_6_n_0 reg_layer_2_w8[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF7FF71F710710010, 
LOC: SLICE_X21Y29, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w8[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w8[1] reg_layer_2_w8[1]_i_1/O}, {reg_layer_2_w8[1]_i_2_n_0 reg_layer_2_w8[1]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w8[1]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w8[1]_i_1/I2}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w8[1]_i_1/I3}, {reg_layer_2_w8[1]_i_3_n_0 reg_layer_2_w8[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h96AA6955, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w8[1]_i_2 - 
nets: {reg_layer_2_w8[1]_i_2_n_0 reg_layer_2_w8[1]_i_2/O}, {reg_layer_2_w8[1]_i_4_n_0 reg_layer_2_w8[1]_i_2/I0}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w8[1]_i_2/I1}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w8[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w8[1]_i_2/I3}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w8[1]_i_2/I4}, {reg_layer_2_w9[1]_i_2_n_0 reg_layer_2_w8[1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h665A995599A566AA, 
LOC: SLICE_X20Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w8[1]_i_3 - 
nets: {reg_layer_2_w8[1]_i_3_n_0 reg_layer_2_w8[1]_i_3/O}, {reg_layer_2_w8[1]_i_5_n_0 reg_layer_2_w8[1]_i_3/I0}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w8[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w8[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w8[1]_i_3/I3}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w8[1]_i_3/I4}, {reg_layer_2_w8[1]_i_6_n_0 reg_layer_2_w8[1]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h82AA820AEBFFEBAF, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w8[1]_i_4 - 
nets: {reg_layer_2_w8[1]_i_4_n_0 reg_layer_2_w8[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w8[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w8[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w8[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w8[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w8[1]_i_4/I4}, {reg_layer_2_w9[1]_i_5_n_0 reg_layer_2_w8[1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X20Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w8[1]_i_5 - 
nets: {reg_layer_2_w8[1]_i_5_n_0 reg_layer_2_w8[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w8[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w8[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w8[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w8[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w8[1]_i_5/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hDCCBD33B, 
LOC: SLICE_X23Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w8[1]_i_6 - 
nets: {reg_layer_2_w8[1]_i_6_n_0 reg_layer_2_w8[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w8[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w8[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w8[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w8[1]_i_6/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w8[1]_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h01BC3D80, 
LOC: SLICE_X23Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w9[0]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w9[0] reg_layer_2_w9[0]_i_1/O}, {reg_layer_2_w8[1]_i_2_n_0 reg_layer_2_w9[0]_i_1/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w9[0]_i_1/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w9[0]_i_1/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w9[0]_i_1/I3}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w9[0]_i_1/I4}, {reg_layer_2_w8[1]_i_3_n_0 reg_layer_2_w9[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h08840444ADDEAEEE, 
LOC: SLICE_X22Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w9[1]_i_1 - 
nets: {multiplier_16x16bit_pipelined/layer_2_w9[1] reg_layer_2_w9[1]_i_1/O}, {reg_layer_2_w9[1]_i_2_n_0 reg_layer_2_w9[1]_i_1/I0}, {reg_layer_2_w9[1]_i_3_n_0 reg_layer_2_w9[1]_i_1/I1}, {reg_layer_2_w9[1]_i_4_n_0 reg_layer_2_w9[1]_i_1/I2}, {reg_layer_2_w9[1]_i_5_n_0 reg_layer_2_w9[1]_i_1/I3}, {reg_layer_2_w9[1]_i_6_n_0 reg_layer_2_w9[1]_i_1/I4}, {reg_layer_2_w9[1]_i_7_n_0 reg_layer_2_w9[1]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8117E8817EE8177E, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w9[1]_i_2 - 
nets: {reg_layer_2_w9[1]_i_2_n_0 reg_layer_2_w9[1]_i_2/O}, {multiplier_16x16bit_pipelined/md[6] reg_layer_2_w9[1]_i_2/I0}, {multiplier_16x16bit_pipelined/mr[2] reg_layer_2_w9[1]_i_2/I1}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w9[1]_i_2/I2}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w9[1]_i_2/I3}, {multiplier_16x16bit_pipelined/md[5] reg_layer_2_w9[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X20Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w9[1]_i_3 - 
nets: {reg_layer_2_w9[1]_i_3_n_0 reg_layer_2_w9[1]_i_3/O}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w9[1]_i_3/I0}, {multiplier_16x16bit_pipelined/md[7] reg_layer_2_w9[1]_i_3/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w9[1]_i_3/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w9[1]_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h53A0, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w9[1]_i_4 - 
nets: {reg_layer_2_w9[1]_i_4_n_0 reg_layer_2_w9[1]_i_4/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w9[1]_i_4/I0}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w9[1]_i_4/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w9[1]_i_4/I2}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w9[1]_i_4/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w9[1]_i_4/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X21Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w9[1]_i_5 - 
nets: {reg_layer_2_w9[1]_i_5_n_0 reg_layer_2_w9[1]_i_5/O}, {multiplier_16x16bit_pipelined/md[4] reg_layer_2_w9[1]_i_5/I0}, {multiplier_16x16bit_pipelined/mr[4] reg_layer_2_w9[1]_i_5/I1}, {multiplier_16x16bit_pipelined/mr[3] reg_layer_2_w9[1]_i_5/I2}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w9[1]_i_5/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w9[1]_i_5/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h14E81728, 
LOC: SLICE_X19Y30, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

reg_layer_2_w9[1]_i_6 - 
nets: {reg_layer_2_w9[1]_i_6_n_0 reg_layer_2_w9[1]_i_6/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w9[1]_i_6/I0}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w9[1]_i_6/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w9[1]_i_6/I2}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w9[1]_i_6/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hE8D7, 
LOC: SLICE_X21Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

reg_layer_2_w9[1]_i_7 - 
nets: {reg_layer_2_w9[1]_i_7_n_0 reg_layer_2_w9[1]_i_7/O}, {multiplier_16x16bit_pipelined/md[0] reg_layer_2_w9[1]_i_7/I0}, {multiplier_16x16bit_pipelined/mr[9] reg_layer_2_w9[1]_i_7/I1}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w9[1]_i_7/I2}, {multiplier_16x16bit_pipelined/mr[8] reg_layer_2_w9[1]_i_7/I3}, {multiplier_16x16bit_pipelined/md[1] reg_layer_2_w9[1]_i_7/I4}, {reg_layer_2_w9[1]_i_8_n_0 reg_layer_2_w9[1]_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X23Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w9[1]_i_8 - 
nets: {reg_layer_2_w9[1]_i_8_n_0 reg_layer_2_w9[1]_i_8/O}, {reg_layer_2_w9[1]_i_9_n_0 reg_layer_2_w9[1]_i_8/I0}, {multiplier_16x16bit_pipelined/md[9] reg_layer_2_w9[1]_i_8/I1}, {multiplier_16x16bit_pipelined/mr[0] reg_layer_2_w9[1]_i_8/I2}, {multiplier_16x16bit_pipelined/mr[1] reg_layer_2_w9[1]_i_8/I3}, {multiplier_16x16bit_pipelined/md[8] reg_layer_2_w9[1]_i_8/I4}, {reg_layer_2_w11[1]_i_2_n_0 reg_layer_2_w9[1]_i_8/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9A6A956A65956A95, 
LOC: SLICE_X23Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

reg_layer_2_w9[1]_i_9 - 
nets: {reg_layer_2_w9[1]_i_9_n_0 reg_layer_2_w9[1]_i_9/O}, {multiplier_16x16bit_pipelined/md[2] reg_layer_2_w9[1]_i_9/I0}, {multiplier_16x16bit_pipelined/mr[7] reg_layer_2_w9[1]_i_9/I1}, {multiplier_16x16bit_pipelined/mr[5] reg_layer_2_w9[1]_i_9/I2}, {multiplier_16x16bit_pipelined/mr[6] reg_layer_2_w9[1]_i_9/I3}, {multiplier_16x16bit_pipelined/md[3] reg_layer_2_w9[1]_i_9/I4}, {reg_layer_2_w11[1]_i_5_n_0 reg_layer_2_w9[1]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hDCCBD33B23342CC4, 
LOC: SLICE_X23Y31, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rla_i_1 - 
nets: {rla_i_1_n_0 rla_i_1/O}, {state_1_reg_n_0_[0] rla_i_1/I0}, {state_1[9]_i_2_n_0 rla_i_1/I1}, {rla_i_2_n_0 rla_i_1/I2}, {state_1_reg_n_0_[2] rla_i_1/I3}, {rla_reg_n_0 rla_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hBBFF0008, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rla_i_2 - 
nets: {rla_i_2_n_0 rla_i_2/O}, {o_wb_ack_INST_0_i_1_n_0 rla_i_2/I0}, {i_wb_adr[2] rla_i_2/I1}, {i_wb_adr[4] rla_i_2/I2}, {i_wb_adr[5] rla_i_2/I3}, {wack_reg_n_0 rla_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFDFFFF, 
LOC: SLICE_X21Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

rla_reg - 
nets: {rla_reg_n_0 rla_reg/Q}, {i_clk rla_reg/C}, {<const1> rla_reg/CE}, {i_rst rla_reg/CLR}, {rla_i_1_n_0 rla_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

rlb_i_1 - 
nets: {rlb_i_1_n_0 rlb_i_1/O}, {un[31]_i_5_n_0 rlb_i_1/I0}, {un[31]_i_4_n_0 rlb_i_1/I1}, {state_1_reg_n_0_[9] rlb_i_1/I2}, {state_1_reg_n_0_[0] rlb_i_1/I3}, {rlb_i_2_n_0 rlb_i_1/I4}, {rlb_reg_n_0 rlb_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFF7FFF7F00000800, 
LOC: SLICE_X20Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rlb_i_2 - 
nets: {rlb_i_2_n_0 rlb_i_2/O}, {i_wb_adr[3] rlb_i_2/I0}, {i_wb_adr[4] rlb_i_2/I1}, {i_wb_adr[2] rlb_i_2/I2}, {o_wb_ack_INST_0_i_1_n_0 rlb_i_2/I3}, {i_wb_adr[5] rlb_i_2/I4}, {wack_reg_n_0 rlb_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFBFFFFFFFFFF, 
LOC: SLICE_X21Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

rlb_reg - 
nets: {rlb_reg_n_0 rlb_reg/Q}, {i_clk rlb_reg/C}, {<const1> rlb_reg/CE}, {i_rst rlb_reg/CLR}, {rlb_i_1_n_0 rlb_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma[0]_i_1 - 
nets: {sigma[0]_i_1_n_0 sigma[0]_i_1/O}, {state_1_reg_n_0_[7] sigma[0]_i_1/I0}, {p_reg_n_0_[0] sigma[0]_i_1/I1}, {a_reg_n_0_[0] sigma[0]_i_1/I2}, {cout_reg_n_0 sigma[0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h8228, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[10]_i_1 - 
nets: {sigma[10]_i_1_n_0 sigma[10]_i_1/O}, {state_1_reg_n_0_[7] sigma[10]_i_1/I0}, {un[10]_i_2_n_0 sigma[10]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[11]_i_1 - 
nets: {sigma[11]_i_1_n_0 sigma[11]_i_1/O}, {a_reg_n_0_[11] sigma[11]_i_1/I0}, {p_reg_n_0_[11] sigma[11]_i_1/I1}, {un[11]_i_2_n_0 sigma[11]_i_1/I2}, {state_1_reg_n_0_[7] sigma[11]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h6900, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[12]_i_1 - 
nets: {sigma[12]_i_1_n_0 sigma[12]_i_1/O}, {state_1_reg_n_0_[7] sigma[12]_i_1/I0}, {adder_32bit_0/o_s011_out sigma[12]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[13]_i_1 - 
nets: {sigma[13]_i_1_n_0 sigma[13]_i_1/O}, {state_1_reg_n_0_[7] sigma[13]_i_1/I0}, {adder_32bit_0/o_s012_out sigma[13]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[14]_i_1 - 
nets: {sigma[14]_i_1_n_0 sigma[14]_i_1/O}, {state_1_reg_n_0_[7] sigma[14]_i_1/I0}, {sum[14] sigma[14]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[15]_i_1 - 
nets: {sigma[15]_i_1_n_0 sigma[15]_i_1/O}, {state_1_reg_n_0_[7] sigma[15]_i_1/I0}, {sum[15] sigma[15]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[16]_i_1 - 
nets: {sigma[16]_i_1_n_0 sigma[16]_i_1/O}, {state_1_reg_n_0_[7] sigma[16]_i_1/I0}, {un[16]_i_2_n_0 sigma[16]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[17]_i_1 - 
nets: {sigma[17]_i_1_n_0 sigma[17]_i_1/O}, {state_1_reg_n_0_[7] sigma[17]_i_1/I0}, {un[17]_i_2_n_0 sigma[17]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[18]_i_1 - 
nets: {sigma[18]_i_1_n_0 sigma[18]_i_1/O}, {state_1_reg_n_0_[7] sigma[18]_i_1/I0}, {un[18]_i_2_n_0 sigma[18]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[19]_i_1 - 
nets: {sigma[19]_i_1_n_0 sigma[19]_i_1/O}, {state_1_reg_n_0_[7] sigma[19]_i_1/I0}, {un[19]_i_2_n_0 sigma[19]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[1]_i_1 - 
nets: {sigma[1]_i_1_n_0 sigma[1]_i_1/O}, {state_1_reg_n_0_[7] sigma[1]_i_1/I0}, {p_reg_n_0_[1] sigma[1]_i_1/I1}, {a_reg_n_0_[1] sigma[1]_i_1/I2}, {p_reg_n_0_[0] sigma[1]_i_1/I3}, {a_reg_n_0_[0] sigma[1]_i_1/I4}, {cout_reg_n_0 sigma[1]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h8282822882282828, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[20]_i_1 - 
nets: {sigma[20]_i_1_n_0 sigma[20]_i_1/O}, {state_1_reg_n_0_[7] sigma[20]_i_1/I0}, {un[20]_i_2_n_0 sigma[20]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[21]_i_1 - 
nets: {sigma[21]_i_1_n_0 sigma[21]_i_1/O}, {state_1_reg_n_0_[7] sigma[21]_i_1/I0}, {un[22]_i_2_n_0 sigma[21]_i_1/I1}, {p_reg_n_0_[21] sigma[21]_i_1/I2}, {a_reg_n_0_[21] sigma[21]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[22]_i_1 - 
nets: {sigma[22]_i_1_n_0 sigma[22]_i_1/O}, {state_1_reg_n_0_[7] sigma[22]_i_1/I0}, {un[22]_i_2_n_0 sigma[22]_i_1/I1}, {a_reg_n_0_[21] sigma[22]_i_1/I2}, {p_reg_n_0_[21] sigma[22]_i_1/I3}, {p_reg_n_0_[22] sigma[22]_i_1/I4}, {a_reg_n_0_[22] sigma[22]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hA220088A088AA220, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[23]_i_1 - 
nets: {sigma[23]_i_1_n_0 sigma[23]_i_1/O}, {state_1_reg_n_0_[7] sigma[23]_i_1/I0}, {un[23]_i_2_n_0 sigma[23]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[24]_i_1 - 
nets: {sigma[24]_i_1_n_0 sigma[24]_i_1/O}, {state_1_reg_n_0_[7] sigma[24]_i_1/I0}, {un[24]_i_2_n_0 sigma[24]_i_1/I1}, {p_reg_n_0_[23] sigma[24]_i_1/I2}, {a_reg_n_0_[23] sigma[24]_i_1/I3}, {p_reg_n_0_[24] sigma[24]_i_1/I4}, {a_reg_n_0_[24] sigma[24]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hA220088A088AA220, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[25]_i_1 - 
nets: {sigma[25]_i_1_n_0 sigma[25]_i_1/O}, {state_1_reg_n_0_[7] sigma[25]_i_1/I0}, {un[25]_i_2_n_0 sigma[25]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[26]_i_1 - 
nets: {sigma[26]_i_1_n_0 sigma[26]_i_1/O}, {state_1_reg_n_0_[7] sigma[26]_i_1/I0}, {un[26]_i_2_n_0 sigma[26]_i_1/I1}, {p_reg_n_0_[25] sigma[26]_i_1/I2}, {a_reg_n_0_[25] sigma[26]_i_1/I3}, {p_reg_n_0_[26] sigma[26]_i_1/I4}, {a_reg_n_0_[26] sigma[26]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA220088A088AA220, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[27]_i_1 - 
nets: {sigma[27]_i_1_n_0 sigma[27]_i_1/O}, {state_1_reg_n_0_[7] sigma[27]_i_1/I0}, {un[27]_i_2_n_0 sigma[27]_i_1/I1}, {p_reg_n_0_[27] sigma[27]_i_1/I2}, {a_reg_n_0_[27] sigma[27]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[28]_i_1 - 
nets: {sigma[28]_i_1_n_0 sigma[28]_i_1/O}, {state_1_reg_n_0_[7] sigma[28]_i_1/I0}, {un[28]_i_2_n_0 sigma[28]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[29]_i_1 - 
nets: {sigma[29]_i_1_n_0 sigma[29]_i_1/O}, {state_1_reg_n_0_[7] sigma[29]_i_1/I0}, {un[29]_i_2_n_0 sigma[29]_i_1/I1}, {p_reg_n_0_[29] sigma[29]_i_1/I2}, {a_reg_n_0_[29] sigma[29]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[2]_i_1 - 
nets: {sigma[2]_i_1_n_0 sigma[2]_i_1/O}, {state_1_reg_n_0_[7] sigma[2]_i_1/I0}, {p_reg_n_0_[1] sigma[2]_i_1/I1}, {a_reg_n_0_[1] sigma[2]_i_1/I2}, {un[2]_i_2_n_0 sigma[2]_i_1/I3}, {p_reg_n_0_[2] sigma[2]_i_1/I4}, {a_reg_n_0_[2] sigma[2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA880022A022AA880, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[30]_i_1 - 
nets: {sigma[30]_i_1_n_0 sigma[30]_i_1/O}, {state_1_reg_n_0_[7] sigma[30]_i_1/I0}, {un[30]_i_2_n_0 sigma[30]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[31]_i_1 - 
nets: {sigma sigma[31]_i_1/O}, {sigma[31]_i_3_n_0 sigma[31]_i_1/I0}, {state_1_reg_n_0_[9] sigma[31]_i_1/I1}, {state_1_reg_n_0_[8] sigma[31]_i_1/I2}, {state_1_reg_n_0_[7] sigma[31]_i_1/I3}, {state_1_reg_n_0_[0] sigma[31]_i_1/I4}, {un[31]_i_4_n_0 sigma[31]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0002030200000000, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sigma[31]_i_2 - 
nets: {sigma[31]_i_2_n_0 sigma[31]_i_2/O}, {state_1_reg_n_0_[7] sigma[31]_i_2/I0}, {p_0_in7_in sigma[31]_i_2/I1}, {p_1_in8_in sigma[31]_i_2/I2}, {un[31]_i_6_n_0 sigma[31]_i_2/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8228, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

sigma[31]_i_3 - 
nets: {sigma[31]_i_3_n_0 sigma[31]_i_3/O}, {un[31]_i_3_n_0 sigma[31]_i_3/I0}, {RS_reg_n_0 sigma[31]_i_3/I1}, {state_1_reg_n_0_[0] sigma[31]_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sigma[3]_i_1 - 
nets: {sigma[3]_i_1_n_0 sigma[3]_i_1/O}, {state_1_reg_n_0_[7] sigma[3]_i_1/I0}, {adder_32bit_0/o_s02_out sigma[3]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[4]_i_1 - 
nets: {sigma[4]_i_1_n_0 sigma[4]_i_1/O}, {state_1_reg_n_0_[7] sigma[4]_i_1/I0}, {adder_32bit_0/o_s03_out sigma[4]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[5]_i_1 - 
nets: {sigma[5]_i_1_n_0 sigma[5]_i_1/O}, {state_1_reg_n_0_[7] sigma[5]_i_1/I0}, {adder_32bit_0/o_s04_out sigma[5]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[6]_i_1 - 
nets: {sigma[6]_i_1_n_0 sigma[6]_i_1/O}, {state_1_reg_n_0_[7] sigma[6]_i_1/I0}, {adder_32bit_0/o_s05_out sigma[6]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[7]_i_1 - 
nets: {sigma[7]_i_1_n_0 sigma[7]_i_1/O}, {state_1_reg_n_0_[7] sigma[7]_i_1/I0}, {adder_32bit_0/o_s06_out sigma[7]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[8]_i_1 - 
nets: {sigma[8]_i_1_n_0 sigma[8]_i_1/O}, {state_1_reg_n_0_[7] sigma[8]_i_1/I0}, {adder_32bit_0/o_s07_out sigma[8]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma[9]_i_1 - 
nets: {sigma[9]_i_1_n_0 sigma[9]_i_1/O}, {state_1_reg_n_0_[7] sigma[9]_i_1/I0}, {adder_32bit_0/o_s08_out sigma[9]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

sigma_reg[0] - 
nets: {sigma_reg_n_0_[0] sigma_reg[0]/Q}, {i_clk sigma_reg[0]/C}, {sigma sigma_reg[0]/CE}, {i_rst sigma_reg[0]/CLR}, {sigma[0]_i_1_n_0 sigma_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[10] - 
nets: {sigma_reg_n_0_[10] sigma_reg[10]/Q}, {i_clk sigma_reg[10]/C}, {sigma sigma_reg[10]/CE}, {i_rst sigma_reg[10]/CLR}, {sigma[10]_i_1_n_0 sigma_reg[10]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[11] - 
nets: {sigma_reg_n_0_[11] sigma_reg[11]/Q}, {i_clk sigma_reg[11]/C}, {sigma sigma_reg[11]/CE}, {i_rst sigma_reg[11]/CLR}, {sigma[11]_i_1_n_0 sigma_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[12] - 
nets: {sigma_reg_n_0_[12] sigma_reg[12]/Q}, {i_clk sigma_reg[12]/C}, {sigma sigma_reg[12]/CE}, {i_rst sigma_reg[12]/CLR}, {sigma[12]_i_1_n_0 sigma_reg[12]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[13] - 
nets: {sigma_reg_n_0_[13] sigma_reg[13]/Q}, {i_clk sigma_reg[13]/C}, {sigma sigma_reg[13]/CE}, {i_rst sigma_reg[13]/CLR}, {sigma[13]_i_1_n_0 sigma_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[14] - 
nets: {sigma_reg_n_0_[14] sigma_reg[14]/Q}, {i_clk sigma_reg[14]/C}, {sigma sigma_reg[14]/CE}, {i_rst sigma_reg[14]/CLR}, {sigma[14]_i_1_n_0 sigma_reg[14]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[15] - 
nets: {sigma_reg_n_0_[15] sigma_reg[15]/Q}, {i_clk sigma_reg[15]/C}, {sigma sigma_reg[15]/CE}, {i_rst sigma_reg[15]/CLR}, {sigma[15]_i_1_n_0 sigma_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[16] - 
nets: {sigma_reg_n_0_[16] sigma_reg[16]/Q}, {i_clk sigma_reg[16]/C}, {sigma sigma_reg[16]/CE}, {i_rst sigma_reg[16]/CLR}, {sigma[16]_i_1_n_0 sigma_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[17] - 
nets: {sigma_reg_n_0_[17] sigma_reg[17]/Q}, {i_clk sigma_reg[17]/C}, {sigma sigma_reg[17]/CE}, {i_rst sigma_reg[17]/CLR}, {sigma[17]_i_1_n_0 sigma_reg[17]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[18] - 
nets: {sigma_reg_n_0_[18] sigma_reg[18]/Q}, {i_clk sigma_reg[18]/C}, {sigma sigma_reg[18]/CE}, {i_rst sigma_reg[18]/CLR}, {sigma[18]_i_1_n_0 sigma_reg[18]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[19] - 
nets: {sigma_reg_n_0_[19] sigma_reg[19]/Q}, {i_clk sigma_reg[19]/C}, {sigma sigma_reg[19]/CE}, {i_rst sigma_reg[19]/CLR}, {sigma[19]_i_1_n_0 sigma_reg[19]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[1] - 
nets: {sigma_reg_n_0_[1] sigma_reg[1]/Q}, {i_clk sigma_reg[1]/C}, {sigma sigma_reg[1]/CE}, {i_rst sigma_reg[1]/CLR}, {sigma[1]_i_1_n_0 sigma_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[20] - 
nets: {sigma_reg_n_0_[20] sigma_reg[20]/Q}, {i_clk sigma_reg[20]/C}, {sigma sigma_reg[20]/CE}, {i_rst sigma_reg[20]/CLR}, {sigma[20]_i_1_n_0 sigma_reg[20]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[21] - 
nets: {sigma_reg_n_0_[21] sigma_reg[21]/Q}, {i_clk sigma_reg[21]/C}, {sigma sigma_reg[21]/CE}, {i_rst sigma_reg[21]/CLR}, {sigma[21]_i_1_n_0 sigma_reg[21]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[22] - 
nets: {sigma_reg_n_0_[22] sigma_reg[22]/Q}, {i_clk sigma_reg[22]/C}, {sigma sigma_reg[22]/CE}, {i_rst sigma_reg[22]/CLR}, {sigma[22]_i_1_n_0 sigma_reg[22]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[23] - 
nets: {sigma_reg_n_0_[23] sigma_reg[23]/Q}, {i_clk sigma_reg[23]/C}, {sigma sigma_reg[23]/CE}, {i_rst sigma_reg[23]/CLR}, {sigma[23]_i_1_n_0 sigma_reg[23]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[24] - 
nets: {sigma_reg_n_0_[24] sigma_reg[24]/Q}, {i_clk sigma_reg[24]/C}, {sigma sigma_reg[24]/CE}, {i_rst sigma_reg[24]/CLR}, {sigma[24]_i_1_n_0 sigma_reg[24]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[25] - 
nets: {sigma_reg_n_0_[25] sigma_reg[25]/Q}, {i_clk sigma_reg[25]/C}, {sigma sigma_reg[25]/CE}, {i_rst sigma_reg[25]/CLR}, {sigma[25]_i_1_n_0 sigma_reg[25]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[26] - 
nets: {sigma_reg_n_0_[26] sigma_reg[26]/Q}, {i_clk sigma_reg[26]/C}, {sigma sigma_reg[26]/CE}, {i_rst sigma_reg[26]/CLR}, {sigma[26]_i_1_n_0 sigma_reg[26]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[27] - 
nets: {sigma_reg_n_0_[27] sigma_reg[27]/Q}, {i_clk sigma_reg[27]/C}, {sigma sigma_reg[27]/CE}, {i_rst sigma_reg[27]/CLR}, {sigma[27]_i_1_n_0 sigma_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[28] - 
nets: {sigma_reg_n_0_[28] sigma_reg[28]/Q}, {i_clk sigma_reg[28]/C}, {sigma sigma_reg[28]/CE}, {i_rst sigma_reg[28]/CLR}, {sigma[28]_i_1_n_0 sigma_reg[28]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[29] - 
nets: {sigma_reg_n_0_[29] sigma_reg[29]/Q}, {i_clk sigma_reg[29]/C}, {sigma sigma_reg[29]/CE}, {i_rst sigma_reg[29]/CLR}, {sigma[29]_i_1_n_0 sigma_reg[29]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[2] - 
nets: {sigma_reg_n_0_[2] sigma_reg[2]/Q}, {i_clk sigma_reg[2]/C}, {sigma sigma_reg[2]/CE}, {i_rst sigma_reg[2]/CLR}, {sigma[2]_i_1_n_0 sigma_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[30] - 
nets: {sigma_reg_n_0_[30] sigma_reg[30]/Q}, {i_clk sigma_reg[30]/C}, {sigma sigma_reg[30]/CE}, {i_rst sigma_reg[30]/CLR}, {sigma[30]_i_1_n_0 sigma_reg[30]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[31] - 
nets: {sigma_reg_n_0_[31] sigma_reg[31]/Q}, {i_clk sigma_reg[31]/C}, {sigma sigma_reg[31]/CE}, {i_rst sigma_reg[31]/CLR}, {sigma[31]_i_2_n_0 sigma_reg[31]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[3] - 
nets: {sigma_reg_n_0_[3] sigma_reg[3]/Q}, {i_clk sigma_reg[3]/C}, {sigma sigma_reg[3]/CE}, {i_rst sigma_reg[3]/CLR}, {sigma[3]_i_1_n_0 sigma_reg[3]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[4] - 
nets: {sigma_reg_n_0_[4] sigma_reg[4]/Q}, {i_clk sigma_reg[4]/C}, {sigma sigma_reg[4]/CE}, {i_rst sigma_reg[4]/CLR}, {sigma[4]_i_1_n_0 sigma_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[5] - 
nets: {sigma_reg_n_0_[5] sigma_reg[5]/Q}, {i_clk sigma_reg[5]/C}, {sigma sigma_reg[5]/CE}, {i_rst sigma_reg[5]/CLR}, {sigma[5]_i_1_n_0 sigma_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[6] - 
nets: {sigma_reg_n_0_[6] sigma_reg[6]/Q}, {i_clk sigma_reg[6]/C}, {sigma sigma_reg[6]/CE}, {i_rst sigma_reg[6]/CLR}, {sigma[6]_i_1_n_0 sigma_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[7] - 
nets: {sigma_reg_n_0_[7] sigma_reg[7]/Q}, {i_clk sigma_reg[7]/C}, {sigma sigma_reg[7]/CE}, {i_rst sigma_reg[7]/CLR}, {sigma[7]_i_1_n_0 sigma_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[8] - 
nets: {sigma_reg_n_0_[8] sigma_reg[8]/Q}, {i_clk sigma_reg[8]/C}, {sigma sigma_reg[8]/CE}, {i_rst sigma_reg[8]/CLR}, {sigma[8]_i_1_n_0 sigma_reg[8]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sigma_reg[9] - 
nets: {sigma_reg_n_0_[9] sigma_reg[9]/Q}, {i_clk sigma_reg[9]/C}, {sigma sigma_reg[9]/CE}, {i_rst sigma_reg[9]/CLR}, {sigma[9]_i_1_n_0 sigma_reg[9]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp[15]_i_1 - 
nets: {sp[15]_i_1_n_0 sp[15]_i_1/O}, {i_wb_adr[2] sp[15]_i_1/I0}, {i_wb_adr[4] sp[15]_i_1/I1}, {i_wb_adr[5] sp[15]_i_1/I2}, {o_wb_ack_INST_0_i_1_n_0 sp[15]_i_1/I3}, {kd[15]_i_2_n_0 sp[15]_i_1/I4}, {i_wb_adr[3] sp[15]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0200000000000000, 
LOC: SLICE_X22Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

sp_reg[0] - 
nets: {sp[0] sp_reg[0]/Q}, {i_clk sp_reg[0]/C}, {sp[15]_i_1_n_0 sp_reg[0]/CE}, {i_rst sp_reg[0]/CLR}, {i_wb_data[0] sp_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[10] - 
nets: {sp[10] sp_reg[10]/Q}, {i_clk sp_reg[10]/C}, {sp[15]_i_1_n_0 sp_reg[10]/CE}, {i_rst sp_reg[10]/CLR}, {i_wb_data[10] sp_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[11] - 
nets: {sp[11] sp_reg[11]/Q}, {i_clk sp_reg[11]/C}, {sp[15]_i_1_n_0 sp_reg[11]/CE}, {i_rst sp_reg[11]/CLR}, {i_wb_data[11] sp_reg[11]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[12] - 
nets: {sp[12] sp_reg[12]/Q}, {i_clk sp_reg[12]/C}, {sp[15]_i_1_n_0 sp_reg[12]/CE}, {i_rst sp_reg[12]/CLR}, {i_wb_data[12] sp_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[13] - 
nets: {sp[13] sp_reg[13]/Q}, {i_clk sp_reg[13]/C}, {sp[15]_i_1_n_0 sp_reg[13]/CE}, {i_rst sp_reg[13]/CLR}, {i_wb_data[13] sp_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[14] - 
nets: {sp[14] sp_reg[14]/Q}, {i_clk sp_reg[14]/C}, {sp[15]_i_1_n_0 sp_reg[14]/CE}, {i_rst sp_reg[14]/CLR}, {i_wb_data[14] sp_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[15] - 
nets: {sp[15] sp_reg[15]/Q}, {i_clk sp_reg[15]/C}, {sp[15]_i_1_n_0 sp_reg[15]/CE}, {i_rst sp_reg[15]/CLR}, {i_wb_data[15] sp_reg[15]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[1] - 
nets: {sp[1] sp_reg[1]/Q}, {i_clk sp_reg[1]/C}, {sp[15]_i_1_n_0 sp_reg[1]/CE}, {i_rst sp_reg[1]/CLR}, {i_wb_data[1] sp_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[2] - 
nets: {sp[2] sp_reg[2]/Q}, {i_clk sp_reg[2]/C}, {sp[15]_i_1_n_0 sp_reg[2]/CE}, {i_rst sp_reg[2]/CLR}, {i_wb_data[2] sp_reg[2]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[3] - 
nets: {sp[3] sp_reg[3]/Q}, {i_clk sp_reg[3]/C}, {sp[15]_i_1_n_0 sp_reg[3]/CE}, {i_rst sp_reg[3]/CLR}, {i_wb_data[3] sp_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[4] - 
nets: {sp[4] sp_reg[4]/Q}, {i_clk sp_reg[4]/C}, {sp[15]_i_1_n_0 sp_reg[4]/CE}, {i_rst sp_reg[4]/CLR}, {i_wb_data[4] sp_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[5] - 
nets: {sp[5] sp_reg[5]/Q}, {i_clk sp_reg[5]/C}, {sp[15]_i_1_n_0 sp_reg[5]/CE}, {i_rst sp_reg[5]/CLR}, {i_wb_data[5] sp_reg[5]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[6] - 
nets: {sp[6] sp_reg[6]/Q}, {i_clk sp_reg[6]/C}, {sp[15]_i_1_n_0 sp_reg[6]/CE}, {i_rst sp_reg[6]/CLR}, {i_wb_data[6] sp_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X22Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[7] - 
nets: {sp[7] sp_reg[7]/Q}, {i_clk sp_reg[7]/C}, {sp[15]_i_1_n_0 sp_reg[7]/CE}, {i_rst sp_reg[7]/CLR}, {i_wb_data[7] sp_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[8] - 
nets: {sp[8] sp_reg[8]/Q}, {i_clk sp_reg[8]/C}, {sp[15]_i_1_n_0 sp_reg[8]/CE}, {i_rst sp_reg[8]/CLR}, {i_wb_data[8] sp_reg[8]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X25Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sp_reg[9] - 
nets: {sp[9] sp_reg[9]/Q}, {i_clk sp_reg[9]/C}, {sp[15]_i_1_n_0 sp_reg[9]/CE}, {i_rst sp_reg[9]/CLR}, {i_wb_data[9] sp_reg[9]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

start_i_1 - 
nets: {start_i_1_n_0 start_i_1/O}, {state_1_reg_n_0_[6] start_i_1/I0}, {state_1_reg_n_0_[3] start_i_1/I1}, {state_1_reg_n_0_[7] start_i_1/I2}, {of[3]_i_3_n_0 start_i_1/I3}, {start_i_2_n_0 start_i_1/I4}, {start_reg_n_0 start_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFD00000004, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

start_i_2 - 
nets: {start_i_2_n_0 start_i_2/O}, {state_1_reg_n_0_[2] start_i_2/I0}, {state_1_reg_n_0_[0] start_i_2/I1}, {state_1_reg_n_0_[4] start_i_2/I2}, {state_1_reg_n_0_[1] start_i_2/I3}, {state_1_reg_n_0_[5] start_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X18Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

start_reg - 
nets: {start_reg_n_0 start_reg/Q}, {i_clk start_reg/C}, {<const1> start_reg/CE}, {i_rst start_reg/CLR}, {start_i_1_n_0 start_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_0_i_1 - 
nets: {state_0_i_1_n_0 state_0_i_1/O}, {state_0_i_2_n_0 state_0_i_1/I0}, {state_0_reg_n_0 state_0_i_1/I1}, {wack_reg_n_0 state_0_i_1/I2}, {i_wb_we state_0_i_1/I3}, {i_wb_cyc state_0_i_1/I4}, {i_wb_stb state_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8B88888888888888, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_0_i_2 - 
nets: {state_0_i_2_n_0 state_0_i_2/O}, {state_0_i_3_n_0 state_0_i_2/I0}, {i_wb_adr[4] state_0_i_2/I1}, {wla_reg_n_0 state_0_i_2/I2}, {i_wb_adr[2] state_0_i_2/I3}, {i_wb_adr[3] state_0_i_2/I4}, {rlb_reg_n_0 state_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h222020A800202020, 
LOC: SLICE_X21Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_0_i_3 - 
nets: {state_0_i_3_n_0 state_0_i_3/O}, {o_wb_ack_INST_0_i_1_n_0 state_0_i_3/I0}, {i_wb_adr[5] state_0_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X21Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state_0_reg - 
nets: {state_0_reg_n_0 state_0_reg/Q}, {i_clk state_0_reg/C}, {<const1> state_0_reg/CE}, {i_rst state_0_reg/CLR}, {state_0_i_1_n_0 state_0_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1[0]_i_1 - 
nets: {state_1[0]_i_1_n_0 state_1[0]_i_1/O}, {state_1_reg_n_0_[9] state_1[0]_i_1/I0}, {state_1_reg_n_0_[2] state_1[0]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state_1[1]_i_1 - 
nets: {state_1[1]_i_1_n_0 state_1[1]_i_1/O}, {state_1[9]_i_2_n_0 state_1[1]_i_1/I0}, {o_wb_ack_INST_0_i_1_n_0 state_1[1]_i_1/I1}, {i_wb_adr[2] state_1[1]_i_1/I2}, {state_1[3]_i_2_n_0 state_1[1]_i_1/I3}, {wack_reg_n_0 state_1[1]_i_1/I4}, {state_1_reg_n_0_[2] state_1[1]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000008000000, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[3]_i_1 - 
nets: {state_1[3]_i_1_n_0 state_1[3]_i_1/O}, {wack_reg_n_0 state_1[3]_i_1/I0}, {state_1[3]_i_2_n_0 state_1[3]_i_1/I1}, {i_wb_adr[2] state_1[3]_i_1/I2}, {o_wb_ack_INST_0_i_1_n_0 state_1[3]_i_1/I3}, {state_1[3]_i_3_n_0 state_1[3]_i_1/I4}, {state_1_reg_n_0_[9] state_1[3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000F7FF0000, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[3]_i_2 - 
nets: {state_1[3]_i_2_n_0 state_1[3]_i_2/O}, {i_wb_adr[5] state_1[3]_i_2/I0}, {i_wb_adr[4] state_1[3]_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state_1[3]_i_3 - 
nets: {state_1[3]_i_3_n_0 state_1[3]_i_3/O}, {state_1_reg_n_0_[5] state_1[3]_i_3/I0}, {state_1_reg_n_0_[6] state_1[3]_i_3/I1}, {state_1_reg_n_0_[2] state_1[3]_i_3/I2}, {p[30]_i_4_n_0 state_1[3]_i_3/I3}, {state_1_reg_n_0_[1] state_1[3]_i_3/I4}, {un[31]_i_5_n_0 state_1[3]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000010000000000, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[9]_i_1 - 
nets: {state_1 state_1[9]_i_1/O}, {state_1[9]_i_2_n_0 state_1[9]_i_1/I0}, {state_1_reg_n_0_[2] state_1[9]_i_1/I1}, {un[31]_i_3_n_0 state_1[9]_i_1/I2}, {state_1_reg_n_0_[0] state_1[9]_i_1/I3}, {state_1[9]_i_3_n_0 state_1[9]_i_1/I4}, {state_1[9]_i_4_n_0 state_1[9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h200020FF20002000, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[9]_i_2 - 
nets: {state_1[9]_i_2_n_0 state_1[9]_i_2/O}, {state_1_reg_n_0_[6] state_1[9]_i_2/I0}, {state_1_reg_n_0_[7] state_1[9]_i_2/I1}, {of[3]_i_3_n_0 state_1[9]_i_2/I2}, {p[30]_i_4_n_0 state_1[9]_i_2/I3}, {state_1_reg_n_0_[1] state_1[9]_i_2/I4}, {state_1_reg_n_0_[5] state_1[9]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000100, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[9]_i_3 - 
nets: {state_1[9]_i_3_n_0 state_1[9]_i_3/O}, {state_1_reg_n_0_[1] state_1[9]_i_3/I0}, {state_1_reg_n_0_[5] state_1[9]_i_3/I1}, {state_1_reg_n_0_[6] state_1[9]_i_3/I2}, {state_1_reg_n_0_[2] state_1[9]_i_3/I3}, {p[30]_i_4_n_0 state_1[9]_i_3/I4}, {state_1[9]_i_5_n_0 state_1[9]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAA8AAAAAAAAAAAA, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[9]_i_4 - 
nets: {state_1[9]_i_4_n_0 state_1[9]_i_4/O}, {state_1[9]_i_6_n_0 state_1[9]_i_4/I0}, {state_1_reg_n_0_[3] state_1[9]_i_4/I1}, {state_1_reg_n_0_[4] state_1[9]_i_4/I2}, {state_1_reg_n_0_[2] state_1[9]_i_4/I3}, {state_1[9]_i_7_n_0 state_1[9]_i_4/I4}, {state_1_reg_n_0_[1] state_1[9]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF0001033D, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_1[9]_i_5 - 
nets: {state_1[9]_i_5_n_0 state_1[9]_i_5/O}, {state_1_reg_n_0_[7] state_1[9]_i_5/I0}, {state_1_reg_n_0_[9] state_1[9]_i_5/I1}, {state_1_reg_n_0_[8] state_1[9]_i_5/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X19Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

state_1[9]_i_6 - 
nets: {state_1[9]_i_6_n_0 state_1[9]_i_6/O}, {state_1_reg_n_0_[6] state_1[9]_i_6/I0}, {state_1_reg_n_0_[5] state_1[9]_i_6/I1}, {state_1_reg_n_0_[7] state_1[9]_i_6/I2}, {state_1_reg_n_0_[9] state_1[9]_i_6/I3}, {state_1_reg_n_0_[8] state_1[9]_i_6/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFEFEE9, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state_1[9]_i_7 - 
nets: {state_1[9]_i_7_n_0 state_1[9]_i_7/O}, {state_1_reg_n_0_[5] state_1[9]_i_7/I0}, {state_1_reg_n_0_[6] state_1[9]_i_7/I1}, {state_1_reg_n_0_[7] state_1[9]_i_7/I2}, {state_1_reg_n_0_[8] state_1[9]_i_7/I3}, {state_1_reg_n_0_[9] state_1[9]_i_7/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state_1_reg[0] - 
nets: {state_1_reg_n_0_[0] state_1_reg[0]/Q}, {i_clk state_1_reg[0]/C}, {state_1 state_1_reg[0]/CE}, {state_1[0]_i_1_n_0 state_1_reg[0]/D}, {i_rst state_1_reg[0]/PRE}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

state_1_reg[1] - 
nets: {state_1_reg_n_0_[1] state_1_reg[1]/Q}, {i_clk state_1_reg[1]/C}, {state_1 state_1_reg[1]/CE}, {i_rst state_1_reg[1]/CLR}, {state_1[1]_i_1_n_0 state_1_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[2] - 
nets: {state_1_reg_n_0_[2] state_1_reg[2]/Q}, {i_clk state_1_reg[2]/C}, {state_1 state_1_reg[2]/CE}, {i_rst state_1_reg[2]/CLR}, {state_1_reg_n_0_[1] state_1_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[3] - 
nets: {state_1_reg_n_0_[3] state_1_reg[3]/Q}, {i_clk state_1_reg[3]/C}, {state_1 state_1_reg[3]/CE}, {i_rst state_1_reg[3]/CLR}, {state_1[3]_i_1_n_0 state_1_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[4] - 
nets: {state_1_reg_n_0_[4] state_1_reg[4]/Q}, {i_clk state_1_reg[4]/C}, {state_1 state_1_reg[4]/CE}, {i_rst state_1_reg[4]/CLR}, {state_1_reg_n_0_[3] state_1_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[5] - 
nets: {state_1_reg_n_0_[5] state_1_reg[5]/Q}, {i_clk state_1_reg[5]/C}, {state_1 state_1_reg[5]/CE}, {i_rst state_1_reg[5]/CLR}, {state_1_reg_n_0_[4] state_1_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[6] - 
nets: {state_1_reg_n_0_[6] state_1_reg[6]/Q}, {i_clk state_1_reg[6]/C}, {state_1 state_1_reg[6]/CE}, {i_rst state_1_reg[6]/CLR}, {state_1_reg_n_0_[5] state_1_reg[6]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[7] - 
nets: {state_1_reg_n_0_[7] state_1_reg[7]/Q}, {i_clk state_1_reg[7]/C}, {state_1 state_1_reg[7]/CE}, {i_rst state_1_reg[7]/CLR}, {state_1_reg_n_0_[6] state_1_reg[7]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[8] - 
nets: {state_1_reg_n_0_[8] state_1_reg[8]/Q}, {i_clk state_1_reg[8]/C}, {state_1 state_1_reg[8]/CE}, {i_rst state_1_reg[8]/CLR}, {state_1_reg_n_0_[7] state_1_reg[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_1_reg[9] - 
nets: {state_1_reg_n_0_[9] state_1_reg[9]/Q}, {i_clk state_1_reg[9]/C}, {state_1 state_1_reg[9]/CE}, {i_rst state_1_reg[9]/CLR}, {state_1_reg_n_0_[8] state_1_reg[9]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un[0]_i_1 - 
nets: {un[0]_i_1_n_0 un[0]_i_1/O}, {p_reg_n_0_[0] un[0]_i_1/I0}, {a_reg_n_0_[0] un[0]_i_1/I1}, {cout_reg_n_0 un[0]_i_1/I2}, {state_1_reg_n_0_[9] un[0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9600, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[10]_i_1 - 
nets: {un[10]_i_1_n_0 un[10]_i_1/O}, {state_1_reg_n_0_[9] un[10]_i_1/I0}, {un[10]_i_2_n_0 un[10]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[10]_i_2 - 
nets: {un[10]_i_2_n_0 un[10]_i_2/O}, {kpd[10]_i_5_n_0 un[10]_i_2/I0}, {a_reg_n_0_[9] un[10]_i_2/I1}, {p_reg_n_0_[9] un[10]_i_2/I2}, {kpd[10]_i_4_n_0 un[10]_i_2/I3}, {kpd[10]_i_3_n_0 un[10]_i_2/I4}, {kpd[10]_i_2_n_0 un[10]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h959595A995A995A9, 
LOC: SLICE_X25Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[11]_i_1 - 
nets: {un[11]_i_1_n_0 un[11]_i_1/O}, {a_reg_n_0_[11] un[11]_i_1/I0}, {p_reg_n_0_[11] un[11]_i_1/I1}, {un[11]_i_2_n_0 un[11]_i_1/I2}, {state_1_reg_n_0_[9] un[11]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h6900, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[11]_i_2 - 
nets: {un[11]_i_2_n_0 un[11]_i_2/O}, {un[11]_i_3_n_0 un[11]_i_2/I0}, {un[11]_i_4_n_0 un[11]_i_2/I1}, {kpd[10]_i_2_n_0 un[11]_i_2/I2}, {un[11]_i_5_n_0 un[11]_i_2/I3}, {un[11]_i_6_n_0 un[11]_i_2/I4}, {un[11]_i_7_n_0 un[11]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA8AAA8AAA8AAA8A8, 
LOC: SLICE_X22Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[11]_i_3 - 
nets: {un[11]_i_3_n_0 un[11]_i_3/O}, {kpd[10]_i_3_n_0 un[11]_i_3/I0}, {a_reg_n_0_[10] un[11]_i_3/I1}, {p_reg_n_0_[10] un[11]_i_3/I2}, {a_reg_n_0_[9] un[11]_i_3/I3}, {p_reg_n_0_[9] un[11]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h032B2B3F, 
LOC: SLICE_X24Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[11]_i_4 - 
nets: {un[11]_i_4_n_0 un[11]_i_4/O}, {a_reg_n_0_[9] un[11]_i_4/I0}, {p_reg_n_0_[9] un[11]_i_4/I1}, {a_reg_n_0_[10] un[11]_i_4/I2}, {p_reg_n_0_[10] un[11]_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X25Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[11]_i_5 - 
nets: {un[11]_i_5_n_0 un[11]_i_5/O}, {p_reg_n_0_[5] un[11]_i_5/I0}, {a_reg_n_0_[5] un[11]_i_5/I1}, {p_reg_n_0_[6] un[11]_i_5/I2}, {a_reg_n_0_[6] un[11]_i_5/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[11]_i_6 - 
nets: {un[11]_i_6_n_0 un[11]_i_6/O}, {un[11]_i_8_n_0 un[11]_i_6/I0}, {p_reg_n_0_[3] un[11]_i_6/I1}, {a_reg_n_0_[3] un[11]_i_6/I2}, {p_reg_n_0_[4] un[11]_i_6/I3}, {a_reg_n_0_[4] un[11]_i_6/I4}, {un[11]_i_9_n_0 un[11]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000202AA002A2AAA, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[11]_i_7 - 
nets: {un[11]_i_7_n_0 un[11]_i_7/O}, {a_reg_n_0_[6] un[11]_i_7/I0}, {p_reg_n_0_[6] un[11]_i_7/I1}, {a_reg_n_0_[5] un[11]_i_7/I2}, {p_reg_n_0_[5] un[11]_i_7/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[11]_i_8 - 
nets: {un[11]_i_8_n_0 un[11]_i_8/O}, {un[31]_i_24_n_0 un[11]_i_8/I0}, {a_reg_n_0_[1] un[11]_i_8/I1}, {p_reg_n_0_[1] un[11]_i_8/I2}, {a_reg_n_0_[2] un[11]_i_8/I3}, {p_reg_n_0_[2] un[11]_i_8/I4}, {un[2]_i_2_n_0 un[11]_i_8/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFEBEBFFFFFFFFFF, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[11]_i_9 - 
nets: {un[11]_i_9_n_0 un[11]_i_9/O}, {p_reg_n_0_[1] un[11]_i_9/I0}, {a_reg_n_0_[1] un[11]_i_9/I1}, {p_reg_n_0_[2] un[11]_i_9/I2}, {a_reg_n_0_[2] un[11]_i_9/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[12]_i_1 - 
nets: {un[12]_i_1_n_0 un[12]_i_1/O}, {state_1_reg_n_0_[9] un[12]_i_1/I0}, {adder_32bit_0/o_s011_out un[12]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[12]_i_2 - 
nets: {adder_32bit_0/o_s011_out un[12]_i_2/O}, {a_reg_n_0_[12] un[12]_i_2/I0}, {p_reg_n_0_[12] un[12]_i_2/I1}, {a_reg_n_0_[11] un[12]_i_2/I2}, {p_reg_n_0_[11] un[12]_i_2/I3}, {un[11]_i_2_n_0 un[12]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h96669996, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[13]_i_1 - 
nets: {un[13]_i_1_n_0 un[13]_i_1/O}, {adder_32bit_0/o_s012_out un[13]_i_1/I0}, {state_1_reg_n_0_[9] un[13]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[14]_i_1 - 
nets: {un[14]_i_1_n_0 un[14]_i_1/O}, {state_1_reg_n_0_[9] un[14]_i_1/I0}, {sum[14] un[14]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[14]_i_2 - 
nets: {sum[14] un[14]_i_2/O}, {a_reg_n_0_[14] un[14]_i_2/I0}, {p_reg_n_0_[14] un[14]_i_2/I1}, {a_reg_n_0_[13] un[14]_i_2/I2}, {p_reg_n_0_[13] un[14]_i_2/I3}, {kpd[13]_i_2_n_0 un[14]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'h99969666, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[15]_i_1 - 
nets: {un[15]_i_1_n_0 un[15]_i_1/O}, {state_1_reg_n_0_[9] un[15]_i_1/I0}, {sum[15] un[15]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[15]_i_2 - 
nets: {sum[15] un[15]_i_2/O}, {un[31]_i_9_n_0 un[15]_i_2/I0}, {p_1_in13_in un[15]_i_2/I1}, {p_0_in12_in un[15]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[16]_i_1 - 
nets: {un[16]_i_1_n_0 un[16]_i_1/O}, {state_1_reg_n_0_[9] un[16]_i_1/I0}, {un[16]_i_2_n_0 un[16]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[16]_i_2 - 
nets: {un[16]_i_2_n_0 un[16]_i_2/O}, {a_reg_n_0_[16] un[16]_i_2/I0}, {p_reg_n_0_[16] un[16]_i_2/I1}, {un[31]_i_9_n_0 un[16]_i_2/I2}, {p_1_in13_in un[16]_i_2/I3}, {p_0_in12_in un[16]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h66696999, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[17]_i_1 - 
nets: {un[17]_i_1_n_0 un[17]_i_1/O}, {state_1_reg_n_0_[9] un[17]_i_1/I0}, {un[17]_i_2_n_0 un[17]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[17]_i_2 - 
nets: {un[17]_i_2_n_0 un[17]_i_2/O}, {a_reg_n_0_[17] un[17]_i_2/I0}, {p_reg_n_0_[17] un[17]_i_2/I1}, {un[26]_i_5_n_0 un[17]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[18]_i_1 - 
nets: {un[18]_i_1_n_0 un[18]_i_1/O}, {state_1_reg_n_0_[9] un[18]_i_1/I0}, {un[18]_i_2_n_0 un[18]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[18]_i_2 - 
nets: {un[18]_i_2_n_0 un[18]_i_2/O}, {a_reg_n_0_[18] un[18]_i_2/I0}, {p_reg_n_0_[18] un[18]_i_2/I1}, {a_reg_n_0_[17] un[18]_i_2/I2}, {p_reg_n_0_[17] un[18]_i_2/I3}, {un[26]_i_5_n_0 un[18]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h69996669, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[19]_i_1 - 
nets: {un[19]_i_1_n_0 un[19]_i_1/O}, {state_1_reg_n_0_[9] un[19]_i_1/I0}, {un[19]_i_2_n_0 un[19]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X13Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[19]_i_2 - 
nets: {un[19]_i_2_n_0 un[19]_i_2/O}, {a_reg_n_0_[19] un[19]_i_2/I0}, {p_reg_n_0_[19] un[19]_i_2/I1}, {un[24]_i_4_n_0 un[19]_i_2/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[1]_i_1 - 
nets: {un[1]_i_1_n_0 un[1]_i_1/O}, {p_reg_n_0_[1] un[1]_i_1/I0}, {a_reg_n_0_[1] un[1]_i_1/I1}, {p_reg_n_0_[0] un[1]_i_1/I2}, {a_reg_n_0_[0] un[1]_i_1/I3}, {cout_reg_n_0 un[1]_i_1/I4}, {state_1_reg_n_0_[9] un[1]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h9996966600000000, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[20]_i_1 - 
nets: {un[20]_i_1_n_0 un[20]_i_1/O}, {un[20]_i_2_n_0 un[20]_i_1/I0}, {state_1_reg_n_0_[9] un[20]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[20]_i_2 - 
nets: {un[20]_i_2_n_0 un[20]_i_2/O}, {a_reg_n_0_[20] un[20]_i_2/I0}, {p_reg_n_0_[20] un[20]_i_2/I1}, {p_reg_n_0_[19] un[20]_i_2/I2}, {a_reg_n_0_[19] un[20]_i_2/I3}, {un[24]_i_4_n_0 un[20]_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h96669996, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[21]_i_1 - 
nets: {un[21]_i_1_n_0 un[21]_i_1/O}, {state_1_reg_n_0_[9] un[21]_i_1/I0}, {un[22]_i_2_n_0 un[21]_i_1/I1}, {p_reg_n_0_[21] un[21]_i_1/I2}, {a_reg_n_0_[21] un[21]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[22]_i_1 - 
nets: {un[22]_i_1_n_0 un[22]_i_1/O}, {un[22]_i_2_n_0 un[22]_i_1/I0}, {a_reg_n_0_[21] un[22]_i_1/I1}, {p_reg_n_0_[21] un[22]_i_1/I2}, {p_reg_n_0_[22] un[22]_i_1/I3}, {a_reg_n_0_[22] un[22]_i_1/I4}, {state_1_reg_n_0_[9] un[22]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD42B2BD400000000, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[22]_i_2 - 
nets: {un[22]_i_2_n_0 un[22]_i_2/O}, {un[26]_i_4_n_0 un[22]_i_2/I0}, {un[26]_i_5_n_0 un[22]_i_2/I1}, {un[29]_i_3_n_0 un[22]_i_2/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[23]_i_1 - 
nets: {un[23]_i_1_n_0 un[23]_i_1/O}, {state_1_reg_n_0_[9] un[23]_i_1/I0}, {un[23]_i_2_n_0 un[23]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[23]_i_2 - 
nets: {un[23]_i_2_n_0 un[23]_i_2/O}, {un[31]_i_7_n_0 un[23]_i_2/I0}, {un[24]_i_4_n_0 un[23]_i_2/I1}, {un[24]_i_3_n_0 un[23]_i_2/I2}, {a_reg_n_0_[23] un[23]_i_2/I3}, {p_reg_n_0_[23] un[23]_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h0DF2F20D, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[24]_i_1 - 
nets: {un[24]_i_1_n_0 un[24]_i_1/O}, {state_1_reg_n_0_[9] un[24]_i_1/I0}, {un[24]_i_2_n_0 un[24]_i_1/I1}, {p_reg_n_0_[23] un[24]_i_1/I2}, {a_reg_n_0_[23] un[24]_i_1/I3}, {p_reg_n_0_[24] un[24]_i_1/I4}, {a_reg_n_0_[24] un[24]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hA220088A088AA220, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[24]_i_2 - 
nets: {un[24]_i_2_n_0 un[24]_i_2/O}, {un[24]_i_3_n_0 un[24]_i_2/I0}, {un[24]_i_4_n_0 un[24]_i_2/I1}, {un[31]_i_7_n_0 un[24]_i_2/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h45, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[24]_i_3 - 
nets: {un[24]_i_3_n_0 un[24]_i_3/O}, {un[24]_i_5_n_0 un[24]_i_3/I0}, {a_reg_n_0_[22] un[24]_i_3/I1}, {p_reg_n_0_[22] un[24]_i_3/I2}, {a_reg_n_0_[21] un[24]_i_3/I3}, {p_reg_n_0_[21] un[24]_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFCD4D4C0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[24]_i_4 - 
nets: {un[24]_i_4_n_0 un[24]_i_4/O}, {un[31]_i_18_n_0 un[24]_i_4/I0}, {un[31]_i_8_n_0 un[24]_i_4/I1}, {un[31]_i_9_n_0 un[24]_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h8A, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[24]_i_5 - 
nets: {un[24]_i_5_n_0 un[24]_i_5/O}, {p_reg_n_0_[19] un[24]_i_5/I0}, {a_reg_n_0_[19] un[24]_i_5/I1}, {p_reg_n_0_[20] un[24]_i_5/I2}, {a_reg_n_0_[20] un[24]_i_5/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h077F, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[25]_i_1 - 
nets: {un[25]_i_1_n_0 un[25]_i_1/O}, {state_1_reg_n_0_[9] un[25]_i_1/I0}, {un[25]_i_2_n_0 un[25]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[25]_i_2 - 
nets: {un[25]_i_2_n_0 un[25]_i_2/O}, {un[25]_i_3_n_0 un[25]_i_2/I0}, {un[26]_i_6_n_0 un[25]_i_2/I1}, {un[29]_i_3_n_0 un[25]_i_2/I2}, {un[26]_i_5_n_0 un[25]_i_2/I3}, {un[26]_i_4_n_0 un[25]_i_2/I4}, {un[26]_i_3_n_0 un[25]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h55656666AAAAAAAA, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[25]_i_3 - 
nets: {un[25]_i_3_n_0 un[25]_i_3/O}, {p_reg_n_0_[25] un[25]_i_3/I0}, {a_reg_n_0_[25] un[25]_i_3/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[26]_i_1 - 
nets: {un[26]_i_1_n_0 un[26]_i_1/O}, {state_1_reg_n_0_[9] un[26]_i_1/I0}, {un[26]_i_2_n_0 un[26]_i_1/I1}, {p_reg_n_0_[25] un[26]_i_1/I2}, {a_reg_n_0_[25] un[26]_i_1/I3}, {p_reg_n_0_[26] un[26]_i_1/I4}, {a_reg_n_0_[26] un[26]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA220088A088AA220, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[26]_i_10 - 
nets: {un[26]_i_10_n_0 un[26]_i_10/O}, {kpd[13]_i_3_n_0 un[26]_i_10/I0}, {un[11]_i_5_n_0 un[26]_i_10/I1}, {p_reg_n_0_[7] un[26]_i_10/I2}, {a_reg_n_0_[7] un[26]_i_10/I3}, {p_reg_n_0_[8] un[26]_i_10/I4}, {a_reg_n_0_[8] un[26]_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAA880A8800000, 
LOC: SLICE_X22Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[26]_i_2 - 
nets: {un[26]_i_2_n_0 un[26]_i_2/O}, {un[26]_i_3_n_0 un[26]_i_2/I0}, {un[26]_i_4_n_0 un[26]_i_2/I1}, {un[26]_i_5_n_0 un[26]_i_2/I2}, {un[29]_i_3_n_0 un[26]_i_2/I3}, {un[26]_i_6_n_0 un[26]_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAA8088, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[26]_i_3 - 
nets: {un[26]_i_3_n_0 un[26]_i_3/O}, {a_reg_n_0_[23] un[26]_i_3/I0}, {p_reg_n_0_[23] un[26]_i_3/I1}, {a_reg_n_0_[24] un[26]_i_3/I2}, {p_reg_n_0_[24] un[26]_i_3/I3}, {un[26]_i_7_n_0 un[26]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h011F077F, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[26]_i_4 - 
nets: {un[26]_i_4_n_0 un[26]_i_4/O}, {a_reg_n_0_[20] un[26]_i_4/I0}, {p_reg_n_0_[20] un[26]_i_4/I1}, {a_reg_n_0_[19] un[26]_i_4/I2}, {p_reg_n_0_[19] un[26]_i_4/I3}, {un[26]_i_8_n_0 un[26]_i_4/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h11171777, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[26]_i_5 - 
nets: {un[26]_i_5_n_0 un[26]_i_5/O}, {un[29]_i_12_n_0 un[26]_i_5/I0}, {un[29]_i_4_n_0 un[26]_i_5/I1}, {un[26]_i_9_n_0 un[26]_i_5/I2}, {un[11]_i_6_n_0 un[26]_i_5/I3}, {un[26]_i_10_n_0 un[26]_i_5/I4}, {kpd[13]_i_5_n_0 un[26]_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h888888888888AAA8, 
LOC: SLICE_X20Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[26]_i_6 - 
nets: {un[26]_i_6_n_0 un[26]_i_6/O}, {p_reg_n_0_[24] un[26]_i_6/I0}, {a_reg_n_0_[24] un[26]_i_6/I1}, {p_reg_n_0_[23] un[26]_i_6/I2}, {a_reg_n_0_[23] un[26]_i_6/I3}, {un[29]_i_13_n_0 un[26]_i_6/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hF99FFFFF, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[26]_i_7 - 
nets: {un[26]_i_7_n_0 un[26]_i_7/O}, {p_reg_n_0_[21] un[26]_i_7/I0}, {a_reg_n_0_[21] un[26]_i_7/I1}, {p_reg_n_0_[22] un[26]_i_7/I2}, {a_reg_n_0_[22] un[26]_i_7/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[26]_i_8 - 
nets: {un[26]_i_8_n_0 un[26]_i_8/O}, {p_reg_n_0_[17] un[26]_i_8/I0}, {a_reg_n_0_[17] un[26]_i_8/I1}, {p_reg_n_0_[18] un[26]_i_8/I2}, {a_reg_n_0_[18] un[26]_i_8/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[26]_i_9 - 
nets: {un[26]_i_9_n_0 un[26]_i_9/O}, {kpd[10]_i_2_n_0 un[26]_i_9/I0}, {a_reg_n_0_[6] un[26]_i_9/I1}, {p_reg_n_0_[6] un[26]_i_9/I2}, {a_reg_n_0_[5] un[26]_i_9/I3}, {p_reg_n_0_[5] un[26]_i_9/I4}, {kpd[13]_i_3_n_0 un[26]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFEBEBFFFFFFFFFF, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[27]_i_1 - 
nets: {un[27]_i_1_n_0 un[27]_i_1/O}, {state_1_reg_n_0_[9] un[27]_i_1/I0}, {un[27]_i_2_n_0 un[27]_i_1/I1}, {p_reg_n_0_[27] un[27]_i_1/I2}, {a_reg_n_0_[27] un[27]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[27]_i_2 - 
nets: {un[27]_i_2_n_0 un[27]_i_2/O}, {un[27]_i_3_n_0 un[27]_i_2/I0}, {un[31]_i_8_n_0 un[27]_i_2/I1}, {un[11]_i_2_n_0 un[27]_i_2/I2}, {un[27]_i_4_n_0 un[27]_i_2/I3}, {un[27]_i_5_n_0 un[27]_i_2/I4}, {un[27]_i_6_n_0 un[27]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h00FF00FF000000FD, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[27]_i_3 - 
nets: {un[27]_i_3_n_0 un[27]_i_3/O}, {p_reg_n_0_[14] un[27]_i_3/I0}, {a_reg_n_0_[14] un[27]_i_3/I1}, {p_reg_n_0_[13] un[27]_i_3/I2}, {a_reg_n_0_[13] un[27]_i_3/I3}, {un[27]_i_7_n_0 un[27]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000660, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[27]_i_4 - 
nets: {un[27]_i_4_n_0 un[27]_i_4/O}, {un[28]_i_7_n_0 un[27]_i_4/I0}, {un[24]_i_3_n_0 un[27]_i_4/I1}, {un[31]_i_19_n_0 un[27]_i_4/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h5D, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[27]_i_5 - 
nets: {un[27]_i_5_n_0 un[27]_i_5/O}, {un[31]_i_18_n_0 un[27]_i_5/I0}, {un[31]_i_17_n_0 un[27]_i_5/I1}, {un[31]_i_8_n_0 un[27]_i_5/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h5D, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[27]_i_6 - 
nets: {un[27]_i_6_n_0 un[27]_i_6/O}, {un[29]_i_11_n_0 un[27]_i_6/I0}, {a_reg_n_0_[23] un[27]_i_6/I1}, {p_reg_n_0_[23] un[27]_i_6/I2}, {a_reg_n_0_[24] un[27]_i_6/I3}, {p_reg_n_0_[24] un[27]_i_6/I4}, {un[31]_i_7_n_0 un[27]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFEBEBFFFFFFFFFF, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[27]_i_7 - 
nets: {un[27]_i_7_n_0 un[27]_i_7/O}, {a_reg_n_0_[12] un[27]_i_7/I0}, {p_reg_n_0_[12] un[27]_i_7/I1}, {a_reg_n_0_[11] un[27]_i_7/I2}, {p_reg_n_0_[11] un[27]_i_7/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[28]_i_1 - 
nets: {un[28]_i_1_n_0 un[28]_i_1/O}, {un[28]_i_2_n_0 un[28]_i_1/I0}, {state_1_reg_n_0_[9] un[28]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X19Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[28]_i_2 - 
nets: {un[28]_i_2_n_0 un[28]_i_2/O}, {un[28]_i_3_n_0 un[28]_i_2/I0}, {p_reg_n_0_[27] un[28]_i_2/I1}, {a_reg_n_0_[27] un[28]_i_2/I2}, {un[28]_i_4_n_0 un[28]_i_2/I3}, {un[11]_i_2_n_0 un[28]_i_2/I4}, {un[28]_i_5_n_0 un[28]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h566A566A566A5656, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[28]_i_3 - 
nets: {un[28]_i_3_n_0 un[28]_i_3/O}, {p_reg_n_0_[28] un[28]_i_3/I0}, {a_reg_n_0_[28] un[28]_i_3/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[28]_i_4 - 
nets: {un[28]_i_4_n_0 un[28]_i_4/O}, {un[31]_i_7_n_0 un[28]_i_4/I0}, {un[31]_i_18_n_0 un[28]_i_4/I1}, {un[28]_i_6_n_0 un[28]_i_4/I2}, {un[31]_i_19_n_0 un[28]_i_4/I3}, {un[24]_i_3_n_0 un[28]_i_4/I4}, {un[28]_i_7_n_0 un[28]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h00FF002AFFFFFFFF, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[28]_i_5 - 
nets: {un[28]_i_5_n_0 un[28]_i_5/O}, {un[27]_i_3_n_0 un[28]_i_5/I0}, {un[31]_i_8_n_0 un[28]_i_5/I1}, {un[31]_i_7_n_0 un[28]_i_5/I2}, {un[31]_i_19_n_0 un[28]_i_5/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hFFDF, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[28]_i_6 - 
nets: {un[28]_i_6_n_0 un[28]_i_6/O}, {un[31]_i_8_n_0 un[28]_i_6/I0}, {p_reg_n_0_[13] un[28]_i_6/I1}, {a_reg_n_0_[13] un[28]_i_6/I2}, {p_reg_n_0_[14] un[28]_i_6/I3}, {a_reg_n_0_[14] un[28]_i_6/I4}, {un[31]_i_26_n_0 un[28]_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAAABABFFAABFBFFF, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[28]_i_7 - 
nets: {un[28]_i_7_n_0 un[28]_i_7/O}, {un[28]_i_8_n_0 un[28]_i_7/I0}, {a_reg_n_0_[26] un[28]_i_7/I1}, {p_reg_n_0_[26] un[28]_i_7/I2}, {a_reg_n_0_[25] un[28]_i_7/I3}, {p_reg_n_0_[25] un[28]_i_7/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h032B2B3F, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[28]_i_8 - 
nets: {un[28]_i_8_n_0 un[28]_i_8/O}, {p_reg_n_0_[23] un[28]_i_8/I0}, {a_reg_n_0_[23] un[28]_i_8/I1}, {p_reg_n_0_[24] un[28]_i_8/I2}, {a_reg_n_0_[24] un[28]_i_8/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h077F, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_1 - 
nets: {un[29]_i_1_n_0 un[29]_i_1/O}, {state_1_reg_n_0_[9] un[29]_i_1/I0}, {un[29]_i_2_n_0 un[29]_i_1/I1}, {p_reg_n_0_[29] un[29]_i_1/I2}, {a_reg_n_0_[29] un[29]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2882, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_10 - 
nets: {un[29]_i_10_n_0 un[29]_i_10/O}, {p_reg_n_0_[25] un[29]_i_10/I0}, {a_reg_n_0_[25] un[29]_i_10/I1}, {p_reg_n_0_[26] un[29]_i_10/I2}, {a_reg_n_0_[26] un[29]_i_10/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_11 - 
nets: {un[29]_i_11_n_0 un[29]_i_11/O}, {a_reg_n_0_[25] un[29]_i_11/I0}, {p_reg_n_0_[25] un[29]_i_11/I1}, {a_reg_n_0_[26] un[29]_i_11/I2}, {p_reg_n_0_[26] un[29]_i_11/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_12 - 
nets: {un[29]_i_12_n_0 un[29]_i_12/O}, {p_1_in13_in un[29]_i_12/I0}, {p_0_in12_in un[29]_i_12/I1}, {a_reg_n_0_[16] un[29]_i_12/I2}, {p_reg_n_0_[16] un[29]_i_12/I3}, {un[30]_i_9_n_0 un[29]_i_12/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h011F077F, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[29]_i_13 - 
nets: {un[29]_i_13_n_0 un[29]_i_13/O}, {a_reg_n_0_[21] un[29]_i_13/I0}, {p_reg_n_0_[21] un[29]_i_13/I1}, {a_reg_n_0_[22] un[29]_i_13/I2}, {p_reg_n_0_[22] un[29]_i_13/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h0660, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_2 - 
nets: {un[29]_i_2_n_0 un[29]_i_2/O}, {un[29]_i_3_n_0 un[29]_i_2/I0}, {un[29]_i_4_n_0 un[29]_i_2/I1}, {kpd[13]_i_2_n_0 un[29]_i_2/I2}, {un[29]_i_5_n_0 un[29]_i_2/I3}, {un[29]_i_6_n_0 un[29]_i_2/I4}, {un[29]_i_7_n_0 un[29]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00FF00FF000000DF, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[29]_i_3 - 
nets: {un[29]_i_3_n_0 un[29]_i_3/O}, {p_reg_n_0_[19] un[29]_i_3/I0}, {a_reg_n_0_[19] un[29]_i_3/I1}, {p_reg_n_0_[20] un[29]_i_3/I2}, {a_reg_n_0_[20] un[29]_i_3/I3}, {un[29]_i_8_n_0 un[29]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000660, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[29]_i_4 - 
nets: {un[29]_i_4_n_0 un[29]_i_4/O}, {p_reg_n_0_[16] un[29]_i_4/I0}, {a_reg_n_0_[16] un[29]_i_4/I1}, {p_0_in12_in un[29]_i_4/I2}, {p_1_in13_in un[29]_i_4/I3}, {un[29]_i_9_n_0 un[29]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hF99FFFFF, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[29]_i_5 - 
nets: {un[29]_i_5_n_0 un[29]_i_5/O}, {un[29]_i_10_n_0 un[29]_i_5/I0}, {un[31]_i_21_n_0 un[29]_i_5/I1}, {un[26]_i_3_n_0 un[29]_i_5/I2}, {un[31]_i_20_n_0 un[29]_i_5/I3}, {un[29]_i_11_n_0 un[29]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hEECCEFCC, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[29]_i_6 - 
nets: {un[29]_i_6_n_0 un[29]_i_6/O}, {un[29]_i_12_n_0 un[29]_i_6/I0}, {un[29]_i_3_n_0 un[29]_i_6/I1}, {un[26]_i_4_n_0 un[29]_i_6/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h4F, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[29]_i_7 - 
nets: {un[29]_i_7_n_0 un[29]_i_7/O}, {un[29]_i_13_n_0 un[29]_i_7/I0}, {a_reg_n_0_[23] un[29]_i_7/I1}, {p_reg_n_0_[23] un[29]_i_7/I2}, {a_reg_n_0_[24] un[29]_i_7/I3}, {p_reg_n_0_[24] un[29]_i_7/I4}, {un[30]_i_7_n_0 un[29]_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFD7D7FFFFFFFFFF, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[29]_i_8 - 
nets: {un[29]_i_8_n_0 un[29]_i_8/O}, {a_reg_n_0_[17] un[29]_i_8/I0}, {p_reg_n_0_[17] un[29]_i_8/I1}, {a_reg_n_0_[18] un[29]_i_8/I2}, {p_reg_n_0_[18] un[29]_i_8/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[29]_i_9 - 
nets: {un[29]_i_9_n_0 un[29]_i_9/O}, {a_reg_n_0_[13] un[29]_i_9/I0}, {p_reg_n_0_[13] un[29]_i_9/I1}, {a_reg_n_0_[14] un[29]_i_9/I2}, {p_reg_n_0_[14] un[29]_i_9/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h0660, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[2]_i_1 - 
nets: {un[2]_i_1_n_0 un[2]_i_1/O}, {state_1_reg_n_0_[9] un[2]_i_1/I0}, {p_reg_n_0_[1] un[2]_i_1/I1}, {a_reg_n_0_[1] un[2]_i_1/I2}, {un[2]_i_2_n_0 un[2]_i_1/I3}, {p_reg_n_0_[2] un[2]_i_1/I4}, {a_reg_n_0_[2] un[2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hA880022A022AA880, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[2]_i_2 - 
nets: {un[2]_i_2_n_0 un[2]_i_2/O}, {p_reg_n_0_[0] un[2]_i_2/I0}, {a_reg_n_0_[0] un[2]_i_2/I1}, {cout_reg_n_0 un[2]_i_2/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hE8, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[30]_i_1 - 
nets: {un[30]_i_1_n_0 un[30]_i_1/O}, {state_1_reg_n_0_[9] un[30]_i_1/I0}, {un[30]_i_2_n_0 un[30]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[30]_i_2 - 
nets: {un[30]_i_2_n_0 un[30]_i_2/O}, {un[30]_i_3_n_0 un[30]_i_2/I0}, {a_reg_n_0_[29] un[30]_i_2/I1}, {p_reg_n_0_[29] un[30]_i_2/I2}, {un[30]_i_4_n_0 un[30]_i_2/I3}, {kpd[13]_i_2_n_0 un[30]_i_2/I4}, {un[30]_i_5_n_0 un[30]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hA9A9A995A995A995, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[30]_i_3 - 
nets: {un[30]_i_3_n_0 un[30]_i_3/O}, {p_reg_n_0_[30] un[30]_i_3/I0}, {a_reg_n_0_[30] un[30]_i_3/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[30]_i_4 - 
nets: {un[30]_i_4_n_0 un[30]_i_4/O}, {un[26]_i_6_n_0 un[30]_i_4/I0}, {un[30]_i_6_n_0 un[30]_i_4/I1}, {un[26]_i_4_n_0 un[30]_i_4/I2}, {un[30]_i_7_n_0 un[30]_i_4/I3}, {un[26]_i_3_n_0 un[30]_i_4/I4}, {un[30]_i_8_n_0 un[30]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF4500FF00, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[30]_i_5 - 
nets: {un[30]_i_5_n_0 un[30]_i_5/O}, {un[29]_i_3_n_0 un[30]_i_5/I0}, {un[29]_i_4_n_0 un[30]_i_5/I1}, {un[29]_i_7_n_0 un[30]_i_5/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[30]_i_6 - 
nets: {un[30]_i_6_n_0 un[30]_i_6/O}, {un[29]_i_3_n_0 un[30]_i_6/I0}, {un[30]_i_9_n_0 un[30]_i_6/I1}, {p_reg_n_0_[16] un[30]_i_6/I2}, {a_reg_n_0_[16] un[30]_i_6/I3}, {p_0_in12_in un[30]_i_6/I4}, {p_1_in13_in un[30]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAA0A880A880A000, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[30]_i_7 - 
nets: {un[30]_i_7_n_0 un[30]_i_7/O}, {p_reg_n_0_[28] un[30]_i_7/I0}, {a_reg_n_0_[28] un[30]_i_7/I1}, {p_reg_n_0_[27] un[30]_i_7/I2}, {a_reg_n_0_[27] un[30]_i_7/I3}, {un[29]_i_11_n_0 un[30]_i_7/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00000660, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[30]_i_8 - 
nets: {un[30]_i_8_n_0 un[30]_i_8/O}, {un[29]_i_10_n_0 un[30]_i_8/I0}, {a_reg_n_0_[27] un[30]_i_8/I1}, {p_reg_n_0_[27] un[30]_i_8/I2}, {a_reg_n_0_[28] un[30]_i_8/I3}, {p_reg_n_0_[28] un[30]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFE8E800, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[30]_i_9 - 
nets: {un[30]_i_9_n_0 un[30]_i_9/O}, {p_reg_n_0_[13] un[30]_i_9/I0}, {a_reg_n_0_[13] un[30]_i_9/I1}, {p_reg_n_0_[14] un[30]_i_9/I2}, {a_reg_n_0_[14] un[30]_i_9/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_1 - 
nets: {un un[31]_i_1/O}, {un[31]_i_3_n_0 un[31]_i_1/I0}, {RS_reg_n_0 un[31]_i_1/I1}, {state_1_reg_n_0_[0] un[31]_i_1/I2}, {state_1_reg_n_0_[9] un[31]_i_1/I3}, {un[31]_i_4_n_0 un[31]_i_1/I4}, {un[31]_i_5_n_0 un[31]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0F40000000000000, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_10 - 
nets: {un[31]_i_10_n_0 un[31]_i_10/O}, {un[24]_i_3_n_0 un[31]_i_10/I0}, {un[31]_i_18_n_0 un[31]_i_10/I1}, {un[31]_i_7_n_0 un[31]_i_10/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hBA, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[31]_i_11 - 
nets: {un[31]_i_11_n_0 un[31]_i_11/O}, {un[31]_i_19_n_0 un[31]_i_11/I0}, {a_reg_n_0_[29] un[31]_i_11/I1}, {p_reg_n_0_[29] un[31]_i_11/I2}, {a_reg_n_0_[30] un[31]_i_11/I3}, {p_reg_n_0_[30] un[31]_i_11/I4}, {un[31]_i_20_n_0 un[31]_i_11/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFEBEBFFFFFFFFFF, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_12 - 
nets: {un[31]_i_12_n_0 un[31]_i_12/O}, {p_reg_n_0_[29] un[31]_i_12/I0}, {a_reg_n_0_[29] un[31]_i_12/I1}, {p_reg_n_0_[30] un[31]_i_12/I2}, {a_reg_n_0_[30] un[31]_i_12/I3}, {un[31]_i_21_n_0 un[31]_i_12/I4}, {un[31]_i_22_n_0 un[31]_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEE0F880, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_13 - 
nets: {un[31]_i_13_n_0 un[31]_i_13/O}, {a_reg_n_0_[20] un[31]_i_13/I0}, {p_reg_n_0_[20] un[31]_i_13/I1}, {a_reg_n_0_[19] un[31]_i_13/I2}, {p_reg_n_0_[19] un[31]_i_13/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_14 - 
nets: {un[31]_i_14_n_0 un[31]_i_14/O}, {p_1_in13_in un[31]_i_14/I0}, {p_0_in12_in un[31]_i_14/I1}, {a_reg_n_0_[16] un[31]_i_14/I2}, {p_reg_n_0_[16] un[31]_i_14/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_15 - 
nets: {un[31]_i_15_n_0 un[31]_i_15/O}, {p_reg_n_0_[10] un[31]_i_15/I0}, {a_reg_n_0_[10] un[31]_i_15/I1}, {p_reg_n_0_[9] un[31]_i_15/I2}, {a_reg_n_0_[9] un[31]_i_15/I3}, {kpd[10]_i_2_n_0 un[31]_i_15/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF99F, 
LOC: SLICE_X25Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_16 - 
nets: {un[31]_i_16_n_0 un[31]_i_16/O}, {un[11]_i_7_n_0 un[31]_i_16/I0}, {un[31]_i_23_n_0 un[31]_i_16/I1}, {un[11]_i_9_n_0 un[31]_i_16/I2}, {un[31]_i_24_n_0 un[31]_i_16/I3}, {un[31]_i_25_n_0 un[31]_i_16/I4}, {un[2]_i_2_n_0 un[31]_i_16/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h1151115511511151, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_17 - 
nets: {un[31]_i_17_n_0 un[31]_i_17/O}, {un[31]_i_26_n_0 un[31]_i_17/I0}, {a_reg_n_0_[14] un[31]_i_17/I1}, {p_reg_n_0_[14] un[31]_i_17/I2}, {a_reg_n_0_[13] un[31]_i_17/I3}, {p_reg_n_0_[13] un[31]_i_17/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCE8E8C0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_18 - 
nets: {un[31]_i_18_n_0 un[31]_i_18/O}, {un[31]_i_27_n_0 un[31]_i_18/I0}, {a_reg_n_0_[18] un[31]_i_18/I1}, {p_reg_n_0_[18] un[31]_i_18/I2}, {a_reg_n_0_[17] un[31]_i_18/I3}, {p_reg_n_0_[17] un[31]_i_18/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h032B2B3F, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_19 - 
nets: {un[31]_i_19_n_0 un[31]_i_19/O}, {p_reg_n_0_[24] un[31]_i_19/I0}, {a_reg_n_0_[24] un[31]_i_19/I1}, {p_reg_n_0_[23] un[31]_i_19/I2}, {a_reg_n_0_[23] un[31]_i_19/I3}, {un[29]_i_11_n_0 un[31]_i_19/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF99F, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_2 - 
nets: {un[31]_i_2_n_0 un[31]_i_2/O}, {state_1_reg_n_0_[9] un[31]_i_2/I0}, {p_0_in7_in un[31]_i_2/I1}, {p_1_in8_in un[31]_i_2/I2}, {un[31]_i_6_n_0 un[31]_i_2/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8228, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_20 - 
nets: {un[31]_i_20_n_0 un[31]_i_20/O}, {a_reg_n_0_[27] un[31]_i_20/I0}, {p_reg_n_0_[27] un[31]_i_20/I1}, {a_reg_n_0_[28] un[31]_i_20/I2}, {p_reg_n_0_[28] un[31]_i_20/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h0660, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_21 - 
nets: {un[31]_i_21_n_0 un[31]_i_21/O}, {p_reg_n_0_[27] un[31]_i_21/I0}, {a_reg_n_0_[27] un[31]_i_21/I1}, {p_reg_n_0_[28] un[31]_i_21/I2}, {a_reg_n_0_[28] un[31]_i_21/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_22 - 
nets: {un[31]_i_22_n_0 un[31]_i_22/O}, {a_reg_n_0_[29] un[31]_i_22/I0}, {p_reg_n_0_[29] un[31]_i_22/I1}, {a_reg_n_0_[30] un[31]_i_22/I2}, {p_reg_n_0_[30] un[31]_i_22/I3}, {un[31]_i_20_n_0 un[31]_i_22/I4}, {un[28]_i_7_n_0 un[31]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000006600000, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_23 - 
nets: {un[31]_i_23_n_0 un[31]_i_23/O}, {p_reg_n_0_[3] un[31]_i_23/I0}, {a_reg_n_0_[3] un[31]_i_23/I1}, {p_reg_n_0_[4] un[31]_i_23/I2}, {a_reg_n_0_[4] un[31]_i_23/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h077F, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_24 - 
nets: {un[31]_i_24_n_0 un[31]_i_24/O}, {a_reg_n_0_[4] un[31]_i_24/I0}, {p_reg_n_0_[4] un[31]_i_24/I1}, {a_reg_n_0_[3] un[31]_i_24/I2}, {p_reg_n_0_[3] un[31]_i_24/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_25 - 
nets: {un[31]_i_25_n_0 un[31]_i_25/O}, {a_reg_n_0_[1] un[31]_i_25/I0}, {p_reg_n_0_[1] un[31]_i_25/I1}, {a_reg_n_0_[2] un[31]_i_25/I2}, {p_reg_n_0_[2] un[31]_i_25/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hF99F, 
LOC: SLICE_X19Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_26 - 
nets: {un[31]_i_26_n_0 un[31]_i_26/O}, {p_reg_n_0_[11] un[31]_i_26/I0}, {a_reg_n_0_[11] un[31]_i_26/I1}, {p_reg_n_0_[12] un[31]_i_26/I2}, {a_reg_n_0_[12] un[31]_i_26/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hF880, 
LOC: SLICE_X21Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_27 - 
nets: {un[31]_i_27_n_0 un[31]_i_27/O}, {p_0_in12_in un[31]_i_27/I0}, {p_1_in13_in un[31]_i_27/I1}, {p_reg_n_0_[16] un[31]_i_27/I2}, {a_reg_n_0_[16] un[31]_i_27/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h077F, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

un[31]_i_3 - 
nets: {un[31]_i_3_n_0 un[31]_i_3/O}, {i_wb_adr[3] un[31]_i_3/I0}, {wack_reg_n_0 un[31]_i_3/I1}, {i_wb_adr[5] un[31]_i_3/I2}, {i_wb_adr[4] un[31]_i_3/I3}, {i_wb_adr[2] un[31]_i_3/I4}, {o_wb_ack_INST_0_i_1_n_0 un[31]_i_3/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000040C00000000, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_4 - 
nets: {un[31]_i_4_n_0 un[31]_i_4/O}, {state_1_reg_n_0_[1] un[31]_i_4/I0}, {state_1_reg_n_0_[3] un[31]_i_4/I1}, {state_1_reg_n_0_[4] un[31]_i_4/I2}, {state_1_reg_n_0_[2] un[31]_i_4/I3}, {state_1_reg_n_0_[6] un[31]_i_4/I4}, {state_1_reg_n_0_[5] un[31]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X19Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_5 - 
nets: {un[31]_i_5_n_0 un[31]_i_5/O}, {state_1_reg_n_0_[7] un[31]_i_5/I0}, {state_1_reg_n_0_[8] un[31]_i_5/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[31]_i_6 - 
nets: {un[31]_i_6_n_0 un[31]_i_6/O}, {un[31]_i_7_n_0 un[31]_i_6/I0}, {un[31]_i_8_n_0 un[31]_i_6/I1}, {un[31]_i_9_n_0 un[31]_i_6/I2}, {un[31]_i_10_n_0 un[31]_i_6/I3}, {un[31]_i_11_n_0 un[31]_i_6/I4}, {un[31]_i_12_n_0 un[31]_i_6/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF0000FF20, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[31]_i_7 - 
nets: {un[31]_i_7_n_0 un[31]_i_7/O}, {p_reg_n_0_[22] un[31]_i_7/I0}, {a_reg_n_0_[22] un[31]_i_7/I1}, {p_reg_n_0_[21] un[31]_i_7/I2}, {a_reg_n_0_[21] un[31]_i_7/I3}, {un[31]_i_13_n_0 un[31]_i_7/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000660, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_8 - 
nets: {un[31]_i_8_n_0 un[31]_i_8/O}, {p_reg_n_0_[18] un[31]_i_8/I0}, {a_reg_n_0_[18] un[31]_i_8/I1}, {p_reg_n_0_[17] un[31]_i_8/I2}, {a_reg_n_0_[17] un[31]_i_8/I3}, {un[31]_i_14_n_0 un[31]_i_8/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFF99F, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[31]_i_9 - 
nets: {un[31]_i_9_n_0 un[31]_i_9/O}, {un[31]_i_15_n_0 un[31]_i_9/I0}, {un[11]_i_5_n_0 un[31]_i_9/I1}, {un[31]_i_16_n_0 un[31]_i_9/I2}, {un[27]_i_3_n_0 un[31]_i_9/I3}, {un[11]_i_3_n_0 un[31]_i_9/I4}, {un[31]_i_17_n_0 un[31]_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF5400FF00, 
LOC: SLICE_X20Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

un[3]_i_1 - 
nets: {un[3]_i_1_n_0 un[3]_i_1/O}, {adder_32bit_0/o_s02_out un[3]_i_1/I0}, {state_1_reg_n_0_[9] un[3]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X18Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[4]_i_1 - 
nets: {un[4]_i_1_n_0 un[4]_i_1/O}, {state_1_reg_n_0_[9] un[4]_i_1/I0}, {adder_32bit_0/o_s03_out un[4]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X19Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[4]_i_2 - 
nets: {adder_32bit_0/o_s03_out un[4]_i_2/O}, {a_reg_n_0_[4] un[4]_i_2/I0}, {p_reg_n_0_[4] un[4]_i_2/I1}, {un[4]_i_3_n_0 un[4]_i_2/I2}, {a_reg_n_0_[3] un[4]_i_2/I3}, {p_reg_n_0_[3] un[4]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h99969666, 
LOC: SLICE_X20Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[4]_i_3 - 
nets: {un[4]_i_3_n_0 un[4]_i_3/O}, {un[2]_i_2_n_0 un[4]_i_3/I0}, {a_reg_n_0_[2] un[4]_i_3/I1}, {p_reg_n_0_[2] un[4]_i_3/I2}, {a_reg_n_0_[1] un[4]_i_3/I3}, {p_reg_n_0_[1] un[4]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFCE8E8C0, 
LOC: SLICE_X19Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[5]_i_1 - 
nets: {un[5]_i_1_n_0 un[5]_i_1/O}, {state_1_reg_n_0_[9] un[5]_i_1/I0}, {adder_32bit_0/o_s04_out un[5]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[5]_i_2 - 
nets: {adder_32bit_0/o_s04_out un[5]_i_2/O}, {a_reg_n_0_[5] un[5]_i_2/I0}, {p_reg_n_0_[5] un[5]_i_2/I1}, {un[11]_i_6_n_0 un[5]_i_2/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h69, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

un[6]_i_1 - 
nets: {un[6]_i_1_n_0 un[6]_i_1/O}, {state_1_reg_n_0_[9] un[6]_i_1/I0}, {adder_32bit_0/o_s05_out un[6]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[6]_i_2 - 
nets: {adder_32bit_0/o_s05_out un[6]_i_2/O}, {a_reg_n_0_[6] un[6]_i_2/I0}, {p_reg_n_0_[6] un[6]_i_2/I1}, {a_reg_n_0_[5] un[6]_i_2/I2}, {p_reg_n_0_[5] un[6]_i_2/I3}, {un[11]_i_6_n_0 un[6]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h96669996, 
LOC: SLICE_X23Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[7]_i_1 - 
nets: {un[7]_i_1_n_0 un[7]_i_1/O}, {adder_32bit_0/o_s06_out un[7]_i_1/I0}, {state_1_reg_n_0_[9] un[7]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[8]_i_1 - 
nets: {un[8]_i_1_n_0 un[8]_i_1/O}, {state_1_reg_n_0_[9] un[8]_i_1/I0}, {adder_32bit_0/o_s07_out un[8]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un[8]_i_2 - 
nets: {adder_32bit_0/o_s07_out un[8]_i_2/O}, {a_reg_n_0_[8] un[8]_i_2/I0}, {p_reg_n_0_[8] un[8]_i_2/I1}, {kpd[7]_i_2_n_0 un[8]_i_2/I2}, {a_reg_n_0_[7] un[8]_i_2/I3}, {p_reg_n_0_[7] un[8]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h99969666, 
LOC: SLICE_X23Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

un[9]_i_1 - 
nets: {un[9]_i_1_n_0 un[9]_i_1/O}, {adder_32bit_0/o_s08_out un[9]_i_1/I0}, {state_1_reg_n_0_[9] un[9]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

un_reg[0] - 
nets: {o_un[0] un_reg[0]/Q}, {i_clk un_reg[0]/C}, {un un_reg[0]/CE}, {i_rst un_reg[0]/CLR}, {un[0]_i_1_n_0 un_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[10] - 
nets: {o_un[10] un_reg[10]/Q}, {i_clk un_reg[10]/C}, {un un_reg[10]/CE}, {i_rst un_reg[10]/CLR}, {un[10]_i_1_n_0 un_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[11] - 
nets: {o_un[11] un_reg[11]/Q}, {i_clk un_reg[11]/C}, {un un_reg[11]/CE}, {i_rst un_reg[11]/CLR}, {un[11]_i_1_n_0 un_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[12] - 
nets: {o_un[12] un_reg[12]/Q}, {i_clk un_reg[12]/C}, {un un_reg[12]/CE}, {i_rst un_reg[12]/CLR}, {un[12]_i_1_n_0 un_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[13] - 
nets: {o_un[13] un_reg[13]/Q}, {i_clk un_reg[13]/C}, {un un_reg[13]/CE}, {i_rst un_reg[13]/CLR}, {un[13]_i_1_n_0 un_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[14] - 
nets: {o_un[14] un_reg[14]/Q}, {i_clk un_reg[14]/C}, {un un_reg[14]/CE}, {i_rst un_reg[14]/CLR}, {un[14]_i_1_n_0 un_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[15] - 
nets: {o_un[15] un_reg[15]/Q}, {i_clk un_reg[15]/C}, {un un_reg[15]/CE}, {i_rst un_reg[15]/CLR}, {un[15]_i_1_n_0 un_reg[15]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[16] - 
nets: {o_un[16] un_reg[16]/Q}, {i_clk un_reg[16]/C}, {un un_reg[16]/CE}, {i_rst un_reg[16]/CLR}, {un[16]_i_1_n_0 un_reg[16]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X20Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[17] - 
nets: {o_un[17] un_reg[17]/Q}, {i_clk un_reg[17]/C}, {un un_reg[17]/CE}, {i_rst un_reg[17]/CLR}, {un[17]_i_1_n_0 un_reg[17]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[18] - 
nets: {o_un[18] un_reg[18]/Q}, {i_clk un_reg[18]/C}, {un un_reg[18]/CE}, {i_rst un_reg[18]/CLR}, {un[18]_i_1_n_0 un_reg[18]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[19] - 
nets: {o_un[19] un_reg[19]/Q}, {i_clk un_reg[19]/C}, {un un_reg[19]/CE}, {i_rst un_reg[19]/CLR}, {un[19]_i_1_n_0 un_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[1] - 
nets: {o_un[1] un_reg[1]/Q}, {i_clk un_reg[1]/C}, {un un_reg[1]/CE}, {i_rst un_reg[1]/CLR}, {un[1]_i_1_n_0 un_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[20] - 
nets: {o_un[20] un_reg[20]/Q}, {i_clk un_reg[20]/C}, {un un_reg[20]/CE}, {i_rst un_reg[20]/CLR}, {un[20]_i_1_n_0 un_reg[20]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[21] - 
nets: {o_un[21] un_reg[21]/Q}, {i_clk un_reg[21]/C}, {un un_reg[21]/CE}, {i_rst un_reg[21]/CLR}, {un[21]_i_1_n_0 un_reg[21]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[22] - 
nets: {o_un[22] un_reg[22]/Q}, {i_clk un_reg[22]/C}, {un un_reg[22]/CE}, {i_rst un_reg[22]/CLR}, {un[22]_i_1_n_0 un_reg[22]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[23] - 
nets: {o_un[23] un_reg[23]/Q}, {i_clk un_reg[23]/C}, {un un_reg[23]/CE}, {i_rst un_reg[23]/CLR}, {un[23]_i_1_n_0 un_reg[23]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[24] - 
nets: {o_un[24] un_reg[24]/Q}, {i_clk un_reg[24]/C}, {un un_reg[24]/CE}, {i_rst un_reg[24]/CLR}, {un[24]_i_1_n_0 un_reg[24]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[25] - 
nets: {o_un[25] un_reg[25]/Q}, {i_clk un_reg[25]/C}, {un un_reg[25]/CE}, {i_rst un_reg[25]/CLR}, {un[25]_i_1_n_0 un_reg[25]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[26] - 
nets: {o_un[26] un_reg[26]/Q}, {i_clk un_reg[26]/C}, {un un_reg[26]/CE}, {i_rst un_reg[26]/CLR}, {un[26]_i_1_n_0 un_reg[26]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[27] - 
nets: {o_un[27] un_reg[27]/Q}, {i_clk un_reg[27]/C}, {un un_reg[27]/CE}, {i_rst un_reg[27]/CLR}, {un[27]_i_1_n_0 un_reg[27]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[28] - 
nets: {o_un[28] un_reg[28]/Q}, {i_clk un_reg[28]/C}, {un un_reg[28]/CE}, {i_rst un_reg[28]/CLR}, {un[28]_i_1_n_0 un_reg[28]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[29] - 
nets: {o_un[29] un_reg[29]/Q}, {i_clk un_reg[29]/C}, {un un_reg[29]/CE}, {i_rst un_reg[29]/CLR}, {un[29]_i_1_n_0 un_reg[29]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[2] - 
nets: {o_un[2] un_reg[2]/Q}, {i_clk un_reg[2]/C}, {un un_reg[2]/CE}, {i_rst un_reg[2]/CLR}, {un[2]_i_1_n_0 un_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[30] - 
nets: {o_un[30] un_reg[30]/Q}, {i_clk un_reg[30]/C}, {un un_reg[30]/CE}, {i_rst un_reg[30]/CLR}, {un[30]_i_1_n_0 un_reg[30]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[31] - 
nets: {o_un[31] un_reg[31]/Q}, {i_clk un_reg[31]/C}, {un un_reg[31]/CE}, {i_rst un_reg[31]/CLR}, {un[31]_i_2_n_0 un_reg[31]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[3] - 
nets: {o_un[3] un_reg[3]/Q}, {i_clk un_reg[3]/C}, {un un_reg[3]/CE}, {i_rst un_reg[3]/CLR}, {un[3]_i_1_n_0 un_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X18Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[4] - 
nets: {o_un[4] un_reg[4]/Q}, {i_clk un_reg[4]/C}, {un un_reg[4]/CE}, {i_rst un_reg[4]/CLR}, {un[4]_i_1_n_0 un_reg[4]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[5] - 
nets: {o_un[5] un_reg[5]/Q}, {i_clk un_reg[5]/C}, {un un_reg[5]/CE}, {i_rst un_reg[5]/CLR}, {un[5]_i_1_n_0 un_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[6] - 
nets: {o_un[6] un_reg[6]/Q}, {i_clk un_reg[6]/C}, {un un_reg[6]/CE}, {i_rst un_reg[6]/CLR}, {un[6]_i_1_n_0 un_reg[6]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[7] - 
nets: {o_un[7] un_reg[7]/Q}, {i_clk un_reg[7]/C}, {un un_reg[7]/CE}, {i_rst un_reg[7]/CLR}, {un[7]_i_1_n_0 un_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[8] - 
nets: {o_un[8] un_reg[8]/Q}, {i_clk un_reg[8]/C}, {un un_reg[8]/CE}, {i_rst un_reg[8]/CLR}, {un[8]_i_1_n_0 un_reg[8]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

un_reg[9] - 
nets: {o_un[9] un_reg[9]/Q}, {i_clk un_reg[9]/C}, {un un_reg[9]/CE}, {i_rst un_reg[9]/CLR}, {un[9]_i_1_n_0 un_reg[9]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

wack_i_1 - 
nets: {wack_i_1_n_0 wack_i_1/O}, {state_0_reg_n_0 wack_i_1/I0}, {wack_i_2_n_0 wack_i_1/I1}, {o_wb_ack_INST_0_i_1_n_0 wack_i_1/I2}, {i_wb_adr[5] wack_i_1/I3}, {i_wb_stb wack_i_1/I4}, {wack_reg_n_0 wack_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFAA2AAA2AAA2A, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wack_i_2 - 
nets: {wack_i_2_n_0 wack_i_2/O}, {rlb_reg_n_0 wack_i_2/I0}, {i_wb_adr[3] wack_i_2/I1}, {i_wb_adr[2] wack_i_2/I2}, {wla_reg_n_0 wack_i_2/I3}, {i_wb_adr[4] wack_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h0202BF80, 
LOC: SLICE_X20Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wack_reg - 
nets: {wack_reg_n_0 wack_reg/Q}, {i_clk wack_reg/C}, {<const1> wack_reg/CE}, {i_rst wack_reg/CLR}, {wack_i_1_n_0 wack_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X21Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

wla_i_1 - 
nets: {wla_i_1_n_0 wla_i_1/O}, {un[31]_i_3_n_0 wla_i_1/I0}, {state_1_reg_n_0_[2] wla_i_1/I1}, {state_1_reg_n_0_[9] wla_i_1/I2}, {state_1_reg_n_0_[0] wla_i_1/I3}, {wla_i_2_n_0 wla_i_1/I4}, {wla_reg_n_0 wla_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFC200000202, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wla_i_2 - 
nets: {wla_i_2_n_0 wla_i_2/O}, {state_1_reg_n_0_[6] wla_i_2/I0}, {state_1_reg_n_0_[7] wla_i_2/I1}, {state_1_reg_n_0_[8] wla_i_2/I2}, {state_1_reg_n_0_[0] wla_i_2/I3}, {state_1[0]_i_1_n_0 wla_i_2/I4}, {wla_i_3_n_0 wla_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFEFEFEFF, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wla_i_3 - 
nets: {wla_i_3_n_0 wla_i_3/O}, {state_1_reg_n_0_[5] wla_i_3/I0}, {state_1_reg_n_0_[1] wla_i_3/I1}, {state_1_reg_n_0_[3] wla_i_3/I2}, {state_1_reg_n_0_[4] wla_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wla_reg - 
nets: {wla_reg_n_0 wla_reg/Q}, {i_clk wla_reg/C}, {<const1> wla_reg/CE}, {i_rst wla_reg/CLR}, {wla_i_1_n_0 wla_reg/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X19Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 


####################################################
# Nets
Boundary Nets - 
i_clk, 
i_rst, 
i_wb_adr[10], 
i_wb_adr[11], 
i_wb_adr[12], 
i_wb_adr[13], 
i_wb_adr[14], 
i_wb_adr[15], 
i_wb_adr[2], 
i_wb_adr[3], 
i_wb_adr[4], 
i_wb_adr[5], 
i_wb_adr[6], 
i_wb_adr[7], 
i_wb_adr[8], 
i_wb_adr[9], 
i_wb_cyc, 
i_wb_data[0], 
i_wb_data[10], 
i_wb_data[11], 
i_wb_data[12], 
i_wb_data[13], 
i_wb_data[14], 
i_wb_data[15], 
i_wb_data[16], 
i_wb_data[17], 
i_wb_data[18], 
i_wb_data[19], 
i_wb_data[1], 
i_wb_data[20], 
i_wb_data[21], 
i_wb_data[22], 
i_wb_data[23], 
i_wb_data[24], 
i_wb_data[25], 
i_wb_data[26], 
i_wb_data[27], 
i_wb_data[28], 
i_wb_data[29], 
i_wb_data[2], 
i_wb_data[30], 
i_wb_data[31], 
i_wb_data[3], 
i_wb_data[4], 
i_wb_data[5], 
i_wb_data[6], 
i_wb_data[7], 
i_wb_data[8], 
i_wb_data[9], 
i_wb_stb, 
i_wb_we, 
o_un[0], 
o_un[10], 
o_un[11], 
o_un[12], 
o_un[13], 
o_un[14], 
o_un[15], 
o_un[16], 
o_un[17], 
o_un[18], 
o_un[19], 
o_un[1], 
o_un[20], 
o_un[21], 
o_un[22], 
o_un[23], 
o_un[24], 
o_un[25], 
o_un[26], 
o_un[27], 
o_un[28], 
o_un[29], 
o_un[2], 
o_un[30], 
o_un[31], 
o_un[3], 
o_un[4], 
o_un[5], 
o_un[6], 
o_un[7], 
o_un[8], 
o_un[9], 
o_valid, 
o_wb_ack, 
o_wb_data[0], 
o_wb_data[10], 
o_wb_data[11], 
o_wb_data[12], 
o_wb_data[13], 
o_wb_data[14], 
o_wb_data[15], 
o_wb_data[16], 
o_wb_data[17], 
o_wb_data[18], 
o_wb_data[19], 
o_wb_data[1], 
o_wb_data[20], 
o_wb_data[21], 
o_wb_data[22], 
o_wb_data[23], 
o_wb_data[24], 
o_wb_data[25], 
o_wb_data[26], 
o_wb_data[27], 
o_wb_data[28], 
o_wb_data[29], 
o_wb_data[2], 
o_wb_data[30], 
o_wb_data[31], 
o_wb_data[3], 
o_wb_data[4], 
o_wb_data[5], 
o_wb_data[6], 
o_wb_data[7], 
o_wb_data[8], 
o_wb_data[9], 

RS_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_2_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_NE2A2 CLBLL_L_X14Y20/CLBLL_IMUX1 CLBLL_L_X14Y20/CLBLL_LL_A3 CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y18/CLBLL_L_C CLBLL_R_X13Y19/CLBLL_NE2A2 INT_L_X14Y19/NE2END2 INT_L_X14Y19/NL1BEG1 INT_L_X14Y20/IMUX_L1 INT_L_X14Y20/NL1END1 INT_R_X13Y18/LOGIC_OUTS10 INT_R_X13Y18/NE2BEG2 INT_R_X13Y19/NE2A2 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y18/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y19/INT_L.NE2END2->>NL1BEG1 INT_L_X14Y20/INT_L.NL1END1->>IMUX_L1 INT_R_X13Y18/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_3_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX2 CLBLL_L_X14Y20/CLBLL_LL_A2 CLBLL_L_X16Y24/CLBLL_LL_D CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS15 CLBLL_L_X16Y24/CLBLL_SW4A3 CLBLL_R_X15Y24/CLBLL_SW4A3 INT_L_X14Y20/IMUX_L2 INT_L_X14Y20/SR1BEG_S0 INT_L_X14Y20/SW6END3 INT_L_X14Y21/SW6END_N0_3 INT_L_X16Y24/LOGIC_OUTS_L15 INT_L_X16Y24/SW6BEG3 INT_R_X15Y20/SW6E3 INT_R_X15Y21/SW6D3 INT_R_X15Y22/SW6C3 INT_R_X15Y23/SW6B3 INT_R_X15Y24/SW6A3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y20/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X14Y20/INT_L.SW6END3->>SR1BEG_S0 INT_L_X16Y24/INT_L.LOGIC_OUTS_L15->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_4_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX4 CLBLL_L_X14Y20/CLBLL_LL_A6 CLBLL_L_X14Y20/CLBLL_SE2A2 CLBLL_L_X14Y21/CLBLL_SW2A2 CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y22/CLBLL_L_C CLBLL_R_X13Y20/CLBLL_SE2A2 CLBLL_R_X13Y21/CLBLL_SW2A2 INT_L_X14Y20/IMUX_L4 INT_L_X14Y20/SE2END2 INT_L_X14Y21/SW2A2 INT_L_X14Y22/LOGIC_OUTS_L10 INT_L_X14Y22/SW2BEG2 INT_R_X13Y20/SE2A2 INT_R_X13Y21/SE2BEG2 INT_R_X13Y21/SW2END2 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y22/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y20/INT_L.SE2END2->>IMUX_L4 INT_L_X14Y22/INT_L.LOGIC_OUTS_L10->>SW2BEG2 INT_R_X13Y21/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_10_n_0 - 
wires: CLBLL_R_X15Y24/CLBLL_IMUX33 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y24/CLBLL_L_A CLBLL_R_X15Y24/CLBLL_L_C1 INT_R_X15Y24/IMUX33 INT_R_X15Y24/LOGIC_OUTS8 
pips: CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X15Y24/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wla_reg_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_ER1BEG3 CLBLL_L_X14Y19/CLBLL_IMUX46 CLBLL_L_X14Y19/CLBLL_L_D5 CLBLL_L_X14Y20/CLBLL_IMUX47 CLBLL_L_X14Y20/CLBLL_LL_D5 CLBLL_L_X14Y22/CLBLL_IMUX15 CLBLL_L_X14Y22/CLBLL_LL_B1 CLBLL_L_X16Y22/CLBLL_EE2A3 CLBLL_L_X16Y24/CLBLL_IMUX38 CLBLL_L_X16Y24/CLBLL_LL_D3 CLBLL_R_X13Y19/CLBLL_ER1BEG3 CLBLL_R_X13Y19/CLBLL_IMUX20 CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS2 CLBLL_R_X13Y19/CLBLL_L_C2 CLBLL_R_X13Y19/CLBLL_L_CQ CLBLL_R_X15Y22/CLBLL_EE2A3 INT_L_X14Y19/ER1END3 INT_L_X14Y19/IMUX_L46 INT_L_X14Y19/NR1BEG3 INT_L_X14Y20/ER1END_N3_3 INT_L_X14Y20/IMUX_L47 INT_L_X14Y20/NN2BEG3 INT_L_X14Y20/NR1END3 INT_L_X14Y21/NN2A3 INT_L_X14Y22/EE2BEG3 INT_L_X14Y22/IMUX_L15 INT_L_X14Y22/NN2END3 INT_L_X16Y22/EE2END3 INT_L_X16Y22/NN2BEG3 INT_L_X16Y23/NN2A3 INT_L_X16Y24/IMUX_L38 INT_L_X16Y24/NN2END3 INT_R_X13Y19/ER1BEG3 INT_R_X13Y19/IMUX20 INT_R_X13Y19/LOGIC_OUTS2 INT_R_X15Y22/EE2A3 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X14Y19/INT_L.ER1END3->>IMUX_L46 INT_L_X14Y19/INT_L.ER1END3->>NR1BEG3 INT_L_X14Y20/INT_L.NR1END3->>IMUX_L47 INT_L_X14Y20/INT_L.NR1END3->>NN2BEG3 INT_L_X14Y22/INT_L.NN2END3->>EE2BEG3 INT_L_X14Y22/INT_L.NN2END3->>IMUX_L15 INT_L_X16Y22/INT_L.EE2END3->>NN2BEG3 INT_L_X16Y24/INT_L.NN2END3->>IMUX_L38 INT_R_X13Y19/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X13Y19/INT_R.LOGIC_OUTS2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

RS_i_5_n_0 - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX43 CLBLL_L_X16Y24/CLBLL_LL_D6 CLBLL_R_X17Y24/CLBLL_LOGIC_OUTS10 CLBLL_R_X17Y24/CLBLL_L_C INT_L_X16Y24/IMUX_L43 INT_L_X16Y24/WL1END1 INT_R_X17Y24/LOGIC_OUTS10 INT_R_X17Y24/WL1BEG1 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X17Y24/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X16Y24/INT_L.WL1END1->>IMUX_L43 INT_R_X17Y24/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_6_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX20 CLBLL_L_X14Y22/CLBLL_L_C2 CLBLL_R_X15Y24/CLBLL_LL_A CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS12 INT_L_X14Y22/IMUX_L20 INT_L_X14Y22/SW2END1 INT_R_X15Y22/SW2A1 INT_R_X15Y23/SR1END1 INT_R_X15Y23/SW2BEG1 INT_R_X15Y24/LOGIC_OUTS12 INT_R_X15Y24/SR1BEG1 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y22/INT_L.SW2END1->>IMUX_L20 INT_R_X15Y23/INT_R.SR1END1->>SW2BEG1 INT_R_X15Y24/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rlb_reg_n_0 - 
wires: CLBLL_L_X14Y18/CLBLL_IMUX1 CLBLL_L_X14Y18/CLBLL_LL_A3 CLBLL_L_X14Y18/CLBLL_LL_AQ CLBLL_L_X14Y18/CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y19/CLBLL_IMUX42 CLBLL_L_X14Y19/CLBLL_L_D6 CLBLL_L_X14Y20/CLBLL_IMUX44 CLBLL_L_X14Y20/CLBLL_LL_D4 CLBLL_L_X14Y20/CLBLL_WR1END1 CLBLL_L_X14Y22/CLBLL_IMUX17 CLBLL_L_X14Y22/CLBLL_IMUX33 CLBLL_L_X14Y22/CLBLL_LL_B3 CLBLL_L_X14Y22/CLBLL_L_C1 CLBLL_R_X13Y20/CLBLL_IMUX26 CLBLL_R_X13Y20/CLBLL_L_B4 CLBLL_R_X13Y20/CLBLL_WR1END1 CLBLL_R_X15Y19/CLBLL_IMUX32 CLBLL_R_X15Y19/CLBLL_LL_C1 INT_L_X14Y18/IMUX_L1 INT_L_X14Y18/LOGIC_OUTS_L4 INT_L_X14Y18/NE2BEG0 INT_L_X14Y18/NN2BEG0 INT_L_X14Y19/IMUX_L42 INT_L_X14Y19/NE2A0 INT_L_X14Y19/NN2A0 INT_L_X14Y19/NN2BEG1 INT_L_X14Y19/NN2END_S2_0 INT_L_X14Y19/WR1END1 INT_L_X14Y20/BYP_ALT0 INT_L_X14Y20/BYP_BOUNCE0 INT_L_X14Y20/IMUX_L44 INT_L_X14Y20/NN2A1 INT_L_X14Y20/NN2BEG0 INT_L_X14Y20/NN2END0 INT_L_X14Y20/WR1BEG1 INT_L_X14Y21/NN2A0 INT_L_X14Y21/NN2END1 INT_L_X14Y21/NN2END_S2_0 INT_L_X14Y21/NR1BEG1 INT_L_X14Y22/GFAN0 INT_L_X14Y22/IMUX_L17 INT_L_X14Y22/IMUX_L33 INT_L_X14Y22/NN2END0 INT_L_X14Y22/NR1END1 INT_R_X13Y20/IMUX26 INT_R_X13Y20/WR1END1 INT_R_X15Y18/NE2END_S3_0 INT_R_X15Y19/IMUX32 INT_R_X15Y19/NE2END0 INT_R_X15Y19/WR1BEG1 
pips: CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y18/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X14Y18/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X14Y18/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X14Y18/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X14Y19/INT_L.WR1END1->>IMUX_L42 INT_L_X14Y19/INT_L.WR1END1->>NN2BEG1 INT_L_X14Y20/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X14Y20/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X14Y20/INT_L.NN2END0->>BYP_ALT0 INT_L_X14Y20/INT_L.NN2END0->>NN2BEG0 INT_L_X14Y20/INT_L.NN2END0->>WR1BEG1 INT_L_X14Y21/INT_L.NN2END1->>NR1BEG1 INT_L_X14Y22/INT_L.GFAN0->>IMUX_L33 INT_L_X14Y22/INT_L.NN2END0->>IMUX_L17 INT_L_X14Y22/INT_L.NR1END1->>GFAN0 INT_R_X13Y20/INT_R.WR1END1->>IMUX26 INT_R_X15Y19/INT_R.NE2END0->>IMUX32 INT_R_X15Y19/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

RS_i_7_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX30 CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y22/CLBLL_L_C5 CLBLL_L_X14Y22/CLBLL_L_D INT_L_X14Y22/IMUX_L30 INT_L_X14Y22/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y22/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y22/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_8_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX42 CLBLL_L_X14Y22/CLBLL_LL_A CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y22/CLBLL_L_D6 INT_L_X14Y22/BYP_ALT0 INT_L_X14Y22/BYP_BOUNCE0 INT_L_X14Y22/IMUX_L42 INT_L_X14Y22/LOGIC_OUTS_L12 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y22/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X14Y22/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X14Y22/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

RS_i_9_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX39 CLBLL_L_X14Y22/CLBLL_L_D3 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y24/CLBLL_L_C INT_L_X14Y22/IMUX_L39 INT_L_X14Y22/SR1END3 INT_L_X14Y23/SR1BEG3 INT_L_X14Y23/SR1END_N3_3 INT_L_X14Y23/SW2END2 INT_R_X15Y23/SW2A2 INT_R_X15Y24/LOGIC_OUTS10 INT_R_X15Y24/SW2BEG2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y22/INT_L.SR1END3->>IMUX_L39 INT_L_X14Y23/INT_L.SW2END2->>SR1BEG3 INT_R_X15Y24/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_0_reg_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX0 CLBLL_L_X14Y20/CLBLL_IMUX16 CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y20/CLBLL_L_A3 CLBLL_L_X14Y20/CLBLL_L_AQ CLBLL_L_X14Y20/CLBLL_L_B3 CLBLL_L_X14Y22/CLBLL_IMUX24 CLBLL_L_X14Y22/CLBLL_IMUX8 CLBLL_L_X14Y22/CLBLL_LL_A5 CLBLL_L_X14Y22/CLBLL_LL_B5 INT_L_X14Y20/IMUX_L0 INT_L_X14Y20/IMUX_L16 INT_L_X14Y20/LOGIC_OUTS_L0 INT_L_X14Y20/NE2BEG0 INT_L_X14Y21/NE2A0 INT_L_X14Y21/NW2END_S0_0 INT_L_X14Y22/IMUX_L24 INT_L_X14Y22/IMUX_L8 INT_L_X14Y22/NW2END0 INT_R_X15Y20/NE2END_S3_0 INT_R_X15Y21/NE2END0 INT_R_X15Y21/NW2BEG0 INT_R_X15Y22/NW2A0 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y20/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X14Y20/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X14Y20/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X14Y20/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X14Y22/INT_L.NW2END0->>IMUX_L24 INT_L_X14Y22/INT_L.NW2END0->>IMUX_L8 INT_R_X15Y21/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

RS_reg_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_ER1BEG1 CLBLL_L_X14Y19/CLBLL_IMUX35 CLBLL_L_X14Y19/CLBLL_LL_C6 CLBLL_L_X14Y19/CLBLL_SW2A0 CLBLL_L_X14Y20/CLBLL_LL_AQ CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y19/CLBLL_ER1BEG1 CLBLL_R_X13Y19/CLBLL_IMUX25 CLBLL_R_X13Y19/CLBLL_L_B5 CLBLL_R_X13Y19/CLBLL_SW2A0 INT_L_X14Y19/ER1END1 INT_L_X14Y19/IMUX_L35 INT_L_X14Y19/SW2A0 INT_L_X14Y20/LOGIC_OUTS_L4 INT_L_X14Y20/SW2BEG0 INT_R_X13Y19/ER1BEG1 INT_R_X13Y19/IMUX25 INT_R_X13Y19/SW2END0 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y20/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X14Y19/INT_L.ER1END1->>IMUX_L35 INT_L_X14Y20/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X13Y19/INT_R.SW2END0->>ER1BEG1 INT_R_X13Y19/INT_R.SW2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

a[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s0 - 
wires: CLBLL_L_X12Y21/CLBLL_BYP0 CLBLL_L_X12Y21/CLBLL_L_AX CLBLL_L_X12Y23/CLBLL_IMUX13 CLBLL_L_X12Y23/CLBLL_L_B6 CLBLL_L_X12Y23/CLBLL_SE2A2 CLBLM_R_X11Y23/CLBLM_SE2A2 CLBLM_R_X11Y24/CLBLM_BYP0 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y24/CLBLM_L_AX CLBLM_R_X11Y24/CLBLM_M_AMUX CLBLM_R_X11Y25/CLBLM_IMUX24 CLBLM_R_X11Y25/CLBLM_M_B5 HCLK_R_X32Y26/HCLK_BYP_BOUNCE2 INT_L_X12Y20/FAN_BOUNCE_S3_2 INT_L_X12Y21/BYP_ALT0 INT_L_X12Y21/BYP_L0 INT_L_X12Y21/FAN_ALT2 INT_L_X12Y21/FAN_ALT5 INT_L_X12Y21/FAN_BOUNCE2 INT_L_X12Y21/FAN_BOUNCE5 INT_L_X12Y21/SS2END2 INT_L_X12Y22/SS2A2 INT_L_X12Y23/IMUX_L13 INT_L_X12Y23/SE2END2 INT_L_X12Y23/SS2BEG2 INT_R_X11Y23/SE2A2 INT_R_X11Y23/SR1END3 INT_R_X11Y24/BYP0 INT_R_X11Y24/BYP_ALT0 INT_R_X11Y24/BYP_ALT2 INT_R_X11Y24/BYP_BOUNCE2 INT_R_X11Y24/LOGIC_OUTS20 INT_R_X11Y24/SE2BEG2 INT_R_X11Y24/SR1BEG3 INT_R_X11Y24/SR1END_N3_3 INT_R_X11Y25/BYP_BOUNCE_N3_2 INT_R_X11Y25/IMUX24 VBRK_X34Y24/VBRK_SE2A2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X11Y24/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y24/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X12Y21/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y21/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y21/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y21/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X12Y21/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X12Y21/INT_L.SS2END2->>FAN_ALT5 INT_L_X12Y23/INT_L.SE2END2->>IMUX_L13 INT_L_X12Y23/INT_L.SE2END2->>SS2BEG2 INT_R_X11Y24/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y24/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y24/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X11Y24/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X11Y24/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X11Y24/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X11Y25/INT_R.BYP_BOUNCE_N3_2->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

state_1_reg_n_0_[8] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX15 CLBLL_L_X12Y17/CLBLL_IMUX6 CLBLL_L_X12Y17/CLBLL_LL_B1 CLBLL_L_X12Y17/CLBLL_L_A1 CLBLL_L_X12Y17/CLBLL_WL1END2 CLBLL_L_X12Y18/CLBLL_BYP5 CLBLL_L_X12Y18/CLBLL_IMUX29 CLBLL_L_X12Y18/CLBLL_LL_C2 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS3 CLBLL_L_X12Y18/CLBLL_L_BX CLBLL_L_X12Y18/CLBLL_L_DQ CLBLL_L_X12Y19/CLBLL_EE2BEG3 CLBLL_L_X12Y19/CLBLL_IMUX26 CLBLL_L_X12Y19/CLBLL_IMUX36 CLBLL_L_X12Y19/CLBLL_L_B4 CLBLL_L_X12Y19/CLBLL_L_D2 CLBLL_L_X12Y20/CLBLL_IMUX15 CLBLL_L_X12Y20/CLBLL_LL_B1 CLBLL_L_X12Y20/CLBLL_NE2A3 CLBLL_L_X12Y21/CLBLL_WR1END0 CLBLL_L_X12Y25/CLBLL_EL1BEG1 CLBLL_L_X14Y19/CLBLL_IMUX17 CLBLL_L_X14Y19/CLBLL_LL_B3 CLBLL_L_X14Y19/CLBLL_NE2A0 CLBLL_L_X16Y19/CLBLL_EL1BEG1 CLBLL_L_X16Y20/CLBLL_IMUX18 CLBLL_L_X16Y20/CLBLL_IMUX2 CLBLL_L_X16Y20/CLBLL_LL_A2 CLBLL_L_X16Y20/CLBLL_LL_B2 CLBLL_R_X13Y18/CLBLL_IMUX10 CLBLL_R_X13Y18/CLBLL_L_A4 CLBLL_R_X13Y19/CLBLL_IMUX46 CLBLL_R_X13Y19/CLBLL_L_D5 CLBLL_R_X13Y19/CLBLL_NE2A0 CLBLL_R_X13Y23/CLBLL_IMUX10 CLBLL_R_X13Y23/CLBLL_L_A4 CLBLL_R_X13Y24/CLBLL_IMUX10 CLBLL_R_X13Y24/CLBLL_L_A4 CLBLL_R_X15Y19/CLBLL_EL1BEG1 CLBLL_R_X15Y19/CLBLL_IMUX4 CLBLL_R_X15Y19/CLBLL_LL_A6 CLBLL_R_X15Y21/CLBLL_IMUX12 CLBLL_R_X15Y21/CLBLL_IMUX28 CLBLL_R_X15Y21/CLBLL_IMUX4 CLBLL_R_X15Y21/CLBLL_LL_A6 CLBLL_R_X15Y21/CLBLL_LL_B6 CLBLL_R_X15Y21/CLBLL_LL_C4 CLBLL_R_X15Y22/CLBLL_IMUX1 CLBLL_R_X15Y22/CLBLL_IMUX17 CLBLL_R_X15Y22/CLBLL_LL_A3 CLBLL_R_X15Y22/CLBLL_LL_B3 CLBLL_R_X17Y21/CLBLL_IMUX2 CLBLL_R_X17Y21/CLBLL_LL_A2 CLBLL_R_X17Y22/CLBLL_IMUX0 CLBLL_R_X17Y22/CLBLL_L_A3 CLBLM_L_X10Y19/CLBLM_ER1BEG3 CLBLM_L_X10Y19/CLBLM_IMUX23 CLBLM_L_X10Y19/CLBLM_L_C3 CLBLM_L_X10Y19/CLBLM_WW2END2 CLBLM_L_X10Y21/CLBLM_IMUX19 CLBLM_L_X10Y21/CLBLM_IMUX3 CLBLM_L_X10Y21/CLBLM_L_A2 CLBLM_L_X10Y21/CLBLM_L_B2 CLBLM_L_X10Y22/CLBLM_IMUX0 CLBLM_L_X10Y22/CLBLM_IMUX13 CLBLM_L_X10Y22/CLBLM_L_A3 CLBLM_L_X10Y22/CLBLM_L_B6 CLBLM_L_X10Y23/CLBLM_IMUX14 CLBLM_L_X10Y23/CLBLM_IMUX3 CLBLM_L_X10Y23/CLBLM_IMUX30 CLBLM_L_X10Y23/CLBLM_L_A2 CLBLM_L_X10Y23/CLBLM_L_B1 CLBLM_L_X10Y23/CLBLM_L_C5 CLBLM_R_X11Y17/CLBLM_IMUX13 CLBLM_R_X11Y17/CLBLM_IMUX6 CLBLM_R_X11Y17/CLBLM_L_A1 CLBLM_R_X11Y17/CLBLM_L_B6 CLBLM_R_X11Y17/CLBLM_WL1END2 CLBLM_R_X11Y19/CLBLM_EE2BEG3 CLBLM_R_X11Y19/CLBLM_IMUX7 CLBLM_R_X11Y19/CLBLM_M_A1 CLBLM_R_X11Y20/CLBLM_NE2A3 CLBLM_R_X11Y21/CLBLM_IMUX15 CLBLM_R_X11Y21/CLBLM_IMUX7 CLBLM_R_X11Y21/CLBLM_M_A1 CLBLM_R_X11Y21/CLBLM_M_B1 CLBLM_R_X11Y21/CLBLM_WR1END0 CLBLM_R_X11Y25/CLBLM_EL1BEG1 CLBLM_R_X11Y25/CLBLM_IMUX11 CLBLM_R_X11Y25/CLBLM_IMUX12 CLBLM_R_X11Y25/CLBLM_M_A4 CLBLM_R_X11Y25/CLBLM_M_B6 DSP_R_X9Y15/DSP_ER1BEG3_4 DSP_R_X9Y15/DSP_WW2END2_4 HCLK_L_X31Y26/HCLK_NE2BEG2 HCLK_L_X36Y26/HCLK_SE2A1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2END2 INT_L_X10Y19/ER1END3 INT_L_X10Y19/IMUX_L23 INT_L_X10Y19/WW2A2 INT_L_X10Y20/ER1END_N3_3 INT_L_X10Y21/IMUX_L19 INT_L_X10Y21/IMUX_L3 INT_L_X10Y21/WR1END1 INT_L_X10Y21/WR1END_S1_0 INT_L_X10Y22/IMUX_L0 INT_L_X10Y22/IMUX_L13 INT_L_X10Y22/NL1BEG2 INT_L_X10Y22/NW2END3 INT_L_X10Y22/WR1END0 INT_L_X10Y23/BYP_ALT2 INT_L_X10Y23/BYP_BOUNCE2 INT_L_X10Y23/IMUX_L14 INT_L_X10Y23/IMUX_L3 INT_L_X10Y23/IMUX_L30 INT_L_X10Y23/NL1END2 INT_L_X10Y23/NR1BEG2 INT_L_X10Y24/BYP_BOUNCE_N3_2 INT_L_X10Y24/NE2BEG2 INT_L_X10Y24/NR1END2 INT_L_X10Y25/NE2A2 INT_L_X12Y17/ER1BEG_S0 INT_L_X12Y17/IMUX_L15 INT_L_X12Y17/IMUX_L6 INT_L_X12Y17/SL1END3 INT_L_X12Y17/WL1BEG2 INT_L_X12Y18/BYP_ALT5 INT_L_X12Y18/BYP_L5 INT_L_X12Y18/ER1BEG0 INT_L_X12Y18/FAN_ALT3 INT_L_X12Y18/FAN_BOUNCE3 INT_L_X12Y18/IMUX_L29 INT_L_X12Y18/LOGIC_OUTS_L3 INT_L_X12Y18/NL1BEG2 INT_L_X12Y18/SL1BEG3 INT_L_X12Y19/EE2A3 INT_L_X12Y19/FAN_ALT7 INT_L_X12Y19/FAN_BOUNCE7 INT_L_X12Y19/IMUX_L26 INT_L_X12Y19/IMUX_L36 INT_L_X12Y19/NL1END2 INT_L_X12Y20/IMUX_L15 INT_L_X12Y20/NE2END3 INT_L_X12Y20/WR1BEG_S0 INT_L_X12Y21/WR1BEG0 INT_L_X12Y24/SE2A1 INT_L_X12Y25/EL1END1 INT_L_X12Y25/SE2BEG1 INT_L_X14Y18/NE2END_S3_0 INT_L_X14Y19/EL1BEG2 INT_L_X14Y19/IMUX_L17 INT_L_X14Y19/NE2BEG3 INT_L_X14Y19/NE2END0 INT_L_X14Y19/NL1BEG_N3 INT_L_X14Y20/NE2A3 INT_L_X16Y19/EL1END1 INT_L_X16Y19/NR1BEG1 INT_L_X16Y20/IMUX_L18 INT_L_X16Y20/IMUX_L2 INT_L_X16Y20/NE2BEG1 INT_L_X16Y20/NR1END1 INT_L_X16Y21/NE2A1 INT_R_X11Y17/IMUX13 INT_R_X11Y17/IMUX6 INT_R_X11Y17/NN2BEG3 INT_R_X11Y17/WL1END2 INT_R_X11Y18/NN2A3 INT_R_X11Y19/EE2BEG3 INT_R_X11Y19/IMUX7 INT_R_X11Y19/NE2BEG3 INT_R_X11Y19/NN2BEG3 INT_R_X11Y19/NN2END3 INT_R_X11Y19/WW2BEG2 INT_R_X11Y20/NE2A3 INT_R_X11Y20/NN2A3 INT_R_X11Y20/WR1END_S1_0 INT_R_X11Y21/IMUX15 INT_R_X11Y21/IMUX7 INT_R_X11Y21/NN2END3 INT_R_X11Y21/NW2BEG3 INT_R_X11Y21/WR1BEG1 INT_R_X11Y21/WR1BEG_S0 INT_R_X11Y21/WR1END0 INT_R_X11Y22/NW2A3 INT_R_X11Y22/WR1BEG0 INT_R_X11Y25/EL1BEG1 INT_R_X11Y25/FAN_ALT5 INT_R_X11Y25/FAN_BOUNCE5 INT_R_X11Y25/IMUX11 INT_R_X11Y25/IMUX12 INT_R_X11Y25/NE2END2 INT_R_X13Y18/ER1END0 INT_R_X13Y18/IMUX10 INT_R_X13Y18/NE2BEG0 INT_R_X13Y19/EE2END3 INT_R_X13Y19/IMUX46 INT_R_X13Y19/NE2A0 INT_R_X13Y23/IMUX10 INT_R_X13Y23/SL1END1 INT_R_X13Y24/IMUX10 INT_R_X13Y24/SE2END1 INT_R_X13Y24/SL1BEG1 INT_R_X15Y19/EL1BEG1 INT_R_X15Y19/EL1END2 INT_R_X15Y19/IMUX4 INT_R_X15Y20/NE2END3 INT_R_X15Y20/NL1BEG2 INT_R_X15Y21/IMUX12 INT_R_X15Y21/IMUX28 INT_R_X15Y21/IMUX4 INT_R_X15Y21/NL1BEG1 INT_R_X15Y21/NL1END2 INT_R_X15Y22/IMUX1 INT_R_X15Y22/IMUX17 INT_R_X15Y22/NL1END1 INT_R_X17Y21/IMUX2 INT_R_X17Y21/NE2END1 INT_R_X17Y21/NL1BEG0 INT_R_X17Y21/NL1END_S3_0 INT_R_X17Y22/IMUX0 INT_R_X17Y22/NL1END0 INT_R_X9Y19/ER1BEG3 INT_R_X9Y19/WW2END2 VBRK_X29Y20/VBRK_ER1BEG3 VBRK_X29Y20/VBRK_WW2END2 VBRK_X34Y18/VBRK_WL1END2 VBRK_X34Y20/VBRK_EE2BEG3 VBRK_X34Y21/VBRK_NE2A3 VBRK_X34Y22/VBRK_WR1END0 VBRK_X34Y27/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X17Y21/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X10Y19/INT_L.ER1END3->>IMUX_L23 INT_L_X10Y21/INT_L.WR1END1->>IMUX_L19 INT_L_X10Y21/INT_L.WR1END1->>IMUX_L3 INT_L_X10Y22/INT_L.NW2END3->>IMUX_L13 INT_L_X10Y22/INT_L.NW2END3->>NL1BEG2 INT_L_X10Y22/INT_L.WR1END0->>IMUX_L0 INT_L_X10Y23/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y23/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X10Y23/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X10Y23/INT_L.NL1END2->>BYP_ALT2 INT_L_X10Y23/INT_L.NL1END2->>IMUX_L3 INT_L_X10Y23/INT_L.NL1END2->>NR1BEG2 INT_L_X10Y24/INT_L.NR1END2->>NE2BEG2 INT_L_X12Y17/INT_L.SL1END3->>ER1BEG_S0 INT_L_X12Y17/INT_L.SL1END3->>IMUX_L15 INT_L_X12Y17/INT_L.SL1END3->>IMUX_L6 INT_L_X12Y17/INT_L.SL1END3->>WL1BEG2 INT_L_X12Y18/INT_L.BYP_ALT5->>BYP_L5 INT_L_X12Y18/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X12Y18/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X12Y18/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X12Y18/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L3->>SL1BEG3 INT_L_X12Y19/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X12Y19/INT_L.FAN_BOUNCE7->>IMUX_L26 INT_L_X12Y19/INT_L.NL1END2->>FAN_ALT7 INT_L_X12Y19/INT_L.NL1END2->>IMUX_L36 INT_L_X12Y20/INT_L.NE2END3->>IMUX_L15 INT_L_X12Y20/INT_L.NE2END3->>WR1BEG_S0 INT_L_X12Y25/INT_L.EL1END1->>SE2BEG1 INT_L_X14Y19/INT_L.NE2END0->>IMUX_L17 INT_L_X14Y19/INT_L.NE2END0->>NL1BEG_N3 INT_L_X14Y19/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X14Y19/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X16Y19/INT_L.EL1END1->>NR1BEG1 INT_L_X16Y20/INT_L.NR1END1->>IMUX_L18 INT_L_X16Y20/INT_L.NR1END1->>IMUX_L2 INT_L_X16Y20/INT_L.NR1END1->>NE2BEG1 INT_R_X11Y17/INT_R.WL1END2->>IMUX13 INT_R_X11Y17/INT_R.WL1END2->>IMUX6 INT_R_X11Y17/INT_R.WL1END2->>NN2BEG3 INT_R_X11Y19/INT_R.NN2END3->>EE2BEG3 INT_R_X11Y19/INT_R.NN2END3->>IMUX7 INT_R_X11Y19/INT_R.NN2END3->>NE2BEG3 INT_R_X11Y19/INT_R.NN2END3->>NN2BEG3 INT_R_X11Y19/INT_R.NN2END3->>WW2BEG2 INT_R_X11Y21/INT_R.NN2END3->>IMUX15 INT_R_X11Y21/INT_R.NN2END3->>IMUX7 INT_R_X11Y21/INT_R.NN2END3->>NW2BEG3 INT_R_X11Y21/INT_R.NN2END3->>WR1BEG_S0 INT_R_X11Y21/INT_R.WR1END0->>WR1BEG1 INT_R_X11Y25/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y25/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X11Y25/INT_R.NE2END2->>EL1BEG1 INT_R_X11Y25/INT_R.NE2END2->>FAN_ALT5 INT_R_X11Y25/INT_R.NE2END2->>IMUX12 INT_R_X13Y18/INT_R.ER1END0->>IMUX10 INT_R_X13Y18/INT_R.ER1END0->>NE2BEG0 INT_R_X13Y19/INT_R.EE2END3->>IMUX46 INT_R_X13Y23/INT_R.SL1END1->>IMUX10 INT_R_X13Y24/INT_R.SE2END1->>IMUX10 INT_R_X13Y24/INT_R.SE2END1->>SL1BEG1 INT_R_X15Y19/INT_R.EL1END2->>EL1BEG1 INT_R_X15Y19/INT_R.EL1END2->>IMUX4 INT_R_X15Y20/INT_R.NE2END3->>NL1BEG2 INT_R_X15Y21/INT_R.NL1END2->>IMUX12 INT_R_X15Y21/INT_R.NL1END2->>IMUX28 INT_R_X15Y21/INT_R.NL1END2->>IMUX4 INT_R_X15Y21/INT_R.NL1END2->>NL1BEG1 INT_R_X15Y22/INT_R.NL1END1->>IMUX1 INT_R_X15Y22/INT_R.NL1END1->>IMUX17 INT_R_X17Y21/INT_R.NE2END1->>IMUX2 INT_R_X17Y21/INT_R.NE2END1->>NL1BEG0 INT_R_X17Y22/INT_R.NL1END0->>IMUX0 INT_R_X9Y19/INT_R.WW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 40, 

state_1_reg_n_0_[7] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX12 CLBLL_L_X12Y17/CLBLL_IMUX9 CLBLL_L_X12Y17/CLBLL_LL_B6 CLBLL_L_X12Y17/CLBLL_L_A5 CLBLL_L_X12Y17/CLBLL_WL1END1 CLBLL_L_X12Y18/CLBLL_BYP7 CLBLL_L_X12Y18/CLBLL_IMUX20 CLBLL_L_X12Y18/CLBLL_IMUX28 CLBLL_L_X12Y18/CLBLL_IMUX46 CLBLL_L_X12Y18/CLBLL_LL_C4 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS2 CLBLL_L_X12Y18/CLBLL_L_C2 CLBLL_L_X12Y18/CLBLL_L_CQ CLBLL_L_X12Y18/CLBLL_L_D5 CLBLL_L_X12Y18/CLBLL_L_DX CLBLL_L_X12Y18/CLBLL_WR1END3 CLBLL_L_X12Y19/CLBLL_IMUX41 CLBLL_L_X12Y19/CLBLL_L_D1 CLBLL_L_X12Y19/CLBLL_WR1END2 CLBLL_L_X12Y20/CLBLL_IMUX19 CLBLL_L_X12Y20/CLBLL_IMUX20 CLBLL_L_X12Y20/CLBLL_IMUX27 CLBLL_L_X12Y20/CLBLL_IMUX3 CLBLL_L_X12Y20/CLBLL_LL_B4 CLBLL_L_X12Y20/CLBLL_L_A2 CLBLL_L_X12Y20/CLBLL_L_B2 CLBLL_L_X12Y20/CLBLL_L_C2 CLBLL_L_X12Y23/CLBLL_EE2BEG0 CLBLL_L_X14Y19/CLBLL_EE2A1 CLBLL_L_X14Y19/CLBLL_IMUX27 CLBLL_L_X14Y19/CLBLL_LL_B4 CLBLL_L_X14Y20/CLBLL_SW2A2 CLBLL_L_X14Y21/CLBLL_IMUX6 CLBLL_L_X14Y21/CLBLL_L_A1 CLBLL_L_X16Y20/CLBLL_IMUX1 CLBLL_L_X16Y20/CLBLL_IMUX17 CLBLL_L_X16Y20/CLBLL_LL_A3 CLBLL_L_X16Y20/CLBLL_LL_B3 CLBLL_L_X16Y20/CLBLL_NE2A0 CLBLL_L_X16Y21/CLBLL_IMUX24 CLBLL_L_X16Y21/CLBLL_IMUX8 CLBLL_L_X16Y21/CLBLL_LL_A5 CLBLL_L_X16Y21/CLBLL_LL_B5 CLBLL_L_X16Y21/CLBLL_NW2A0 CLBLL_L_X16Y22/CLBLL_NW2A0 CLBLL_R_X13Y18/CLBLL_IMUX0 CLBLL_R_X13Y18/CLBLL_L_A3 CLBLL_R_X13Y19/CLBLL_EE2A1 CLBLL_R_X13Y19/CLBLL_IMUX15 CLBLL_R_X13Y19/CLBLL_IMUX37 CLBLL_R_X13Y19/CLBLL_IMUX7 CLBLL_R_X13Y19/CLBLL_LL_A1 CLBLL_R_X13Y19/CLBLL_LL_B1 CLBLL_R_X13Y19/CLBLL_L_D4 CLBLL_R_X13Y20/CLBLL_SW2A2 CLBLL_R_X13Y23/CLBLL_IMUX18 CLBLL_R_X13Y23/CLBLL_IMUX8 CLBLL_R_X13Y23/CLBLL_IMUX9 CLBLL_R_X13Y23/CLBLL_LL_A5 CLBLL_R_X13Y23/CLBLL_LL_B2 CLBLL_R_X13Y23/CLBLL_L_A5 CLBLL_R_X13Y24/CLBLL_IMUX9 CLBLL_R_X13Y24/CLBLL_L_A5 CLBLL_R_X15Y19/CLBLL_IMUX1 CLBLL_R_X15Y19/CLBLL_LL_A3 CLBLL_R_X15Y20/CLBLL_NE2A0 CLBLL_R_X15Y21/CLBLL_IMUX15 CLBLL_R_X15Y21/CLBLL_IMUX32 CLBLL_R_X15Y21/CLBLL_IMUX8 CLBLL_R_X15Y21/CLBLL_LL_A5 CLBLL_R_X15Y21/CLBLL_LL_B1 CLBLL_R_X15Y21/CLBLL_LL_C1 CLBLL_R_X15Y21/CLBLL_NW2A0 CLBLL_R_X15Y22/CLBLL_IMUX24 CLBLL_R_X15Y22/CLBLL_IMUX8 CLBLL_R_X15Y22/CLBLL_LL_A5 CLBLL_R_X15Y22/CLBLL_LL_B5 CLBLL_R_X15Y22/CLBLL_NW2A0 CLBLL_R_X17Y21/CLBLL_IMUX7 CLBLL_R_X17Y21/CLBLL_LL_A1 CLBLL_R_X17Y22/CLBLL_IMUX6 CLBLL_R_X17Y22/CLBLL_L_A1 CLBLM_L_X10Y19/CLBLM_IMUX15 CLBLM_L_X10Y19/CLBLM_IMUX21 CLBLM_L_X10Y19/CLBLM_IMUX8 CLBLM_L_X10Y19/CLBLM_IMUX9 CLBLM_L_X10Y19/CLBLM_L_A5 CLBLM_L_X10Y19/CLBLM_L_C4 CLBLM_L_X10Y19/CLBLM_M_A5 CLBLM_L_X10Y19/CLBLM_M_B1 CLBLM_L_X10Y21/CLBLM_IMUX14 CLBLM_L_X10Y21/CLBLM_IMUX6 CLBLM_L_X10Y21/CLBLM_L_A1 CLBLM_L_X10Y21/CLBLM_L_B1 CLBLM_L_X10Y22/CLBLM_IMUX11 CLBLM_L_X10Y22/CLBLM_IMUX14 CLBLM_L_X10Y22/CLBLM_IMUX3 CLBLM_L_X10Y22/CLBLM_L_A2 CLBLM_L_X10Y22/CLBLM_L_B1 CLBLM_L_X10Y22/CLBLM_M_A4 CLBLM_L_X10Y23/CLBLM_IMUX10 CLBLM_L_X10Y23/CLBLM_IMUX25 CLBLM_L_X10Y23/CLBLM_IMUX33 CLBLM_L_X10Y23/CLBLM_L_A4 CLBLM_L_X10Y23/CLBLM_L_B5 CLBLM_L_X10Y23/CLBLM_L_C1 CLBLM_L_X10Y24/CLBLM_IMUX11 CLBLM_L_X10Y24/CLBLM_M_A4 CLBLM_R_X11Y17/CLBLM_IMUX0 CLBLM_R_X11Y17/CLBLM_IMUX26 CLBLM_R_X11Y17/CLBLM_L_A3 CLBLM_R_X11Y17/CLBLM_L_B4 CLBLM_R_X11Y17/CLBLM_WL1END1 CLBLM_R_X11Y18/CLBLM_IMUX6 CLBLM_R_X11Y18/CLBLM_L_A1 CLBLM_R_X11Y18/CLBLM_WR1END3 CLBLM_R_X11Y19/CLBLM_IMUX4 CLBLM_R_X11Y19/CLBLM_M_A6 CLBLM_R_X11Y19/CLBLM_WR1END2 CLBLM_R_X11Y21/CLBLM_IMUX1 CLBLM_R_X11Y21/CLBLM_IMUX24 CLBLM_R_X11Y21/CLBLM_M_A3 CLBLM_R_X11Y21/CLBLM_M_B5 CLBLM_R_X11Y22/CLBLM_IMUX11 CLBLM_R_X11Y22/CLBLM_IMUX18 CLBLM_R_X11Y22/CLBLM_IMUX31 CLBLM_R_X11Y22/CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_M_B2 CLBLM_R_X11Y22/CLBLM_M_C5 CLBLM_R_X11Y23/CLBLM_EE2BEG0 CLBLM_R_X11Y23/CLBLM_IMUX1 CLBLM_R_X11Y23/CLBLM_IMUX17 CLBLM_R_X11Y23/CLBLM_M_A3 CLBLM_R_X11Y23/CLBLM_M_B3 CLBLM_R_X11Y24/CLBLM_IMUX15 CLBLM_R_X11Y24/CLBLM_M_B1 CLBLM_R_X11Y25/CLBLM_IMUX18 CLBLM_R_X11Y25/CLBLM_IMUX2 CLBLM_R_X11Y25/CLBLM_M_A2 CLBLM_R_X11Y25/CLBLM_M_B2 HCLK_L_X31Y26/HCLK_EL1BEG3 HCLK_L_X31Y26/HCLK_NE2BEG1 HCLK_L_X31Y26/HCLK_NL1BEG0 HCLK_L_X31Y26/HCLK_NL1END_S3_0 INT_L_X10Y18/WR1END_S1_0 INT_L_X10Y19/IMUX_L15 INT_L_X10Y19/IMUX_L21 INT_L_X10Y19/IMUX_L8 INT_L_X10Y19/IMUX_L9 INT_L_X10Y19/NN2BEG3 INT_L_X10Y19/NW2END3 INT_L_X10Y19/WR1END0 INT_L_X10Y19/WR1END3 INT_L_X10Y20/NN2A3 INT_L_X10Y21/IMUX_L14 INT_L_X10Y21/IMUX_L6 INT_L_X10Y21/NL1BEG2 INT_L_X10Y21/NN2END3 INT_L_X10Y22/BYP_ALT2 INT_L_X10Y22/BYP_BOUNCE2 INT_L_X10Y22/EL1BEG1 INT_L_X10Y22/IMUX_L11 INT_L_X10Y22/IMUX_L14 INT_L_X10Y22/IMUX_L3 INT_L_X10Y22/NL1BEG1 INT_L_X10Y22/NL1END2 INT_L_X10Y23/BYP_BOUNCE_N3_2 INT_L_X10Y23/EL1BEG0 INT_L_X10Y23/IMUX_L10 INT_L_X10Y23/IMUX_L25 INT_L_X10Y23/IMUX_L33 INT_L_X10Y23/NL1END1 INT_L_X10Y23/NR1BEG1 INT_L_X10Y24/EL1BEG3 INT_L_X10Y24/IMUX_L11 INT_L_X10Y24/NE2BEG1 INT_L_X10Y24/NL1BEG0 INT_L_X10Y24/NL1END_S3_0 INT_L_X10Y24/NR1END1 INT_L_X10Y25/EL1BEG_N3 INT_L_X10Y25/NE2A1 INT_L_X10Y25/NL1END0 INT_L_X12Y17/FAN_ALT5 INT_L_X12Y17/FAN_BOUNCE5 INT_L_X12Y17/IMUX_L12 INT_L_X12Y17/IMUX_L9 INT_L_X12Y17/SL1END2 INT_L_X12Y17/WL1BEG1 INT_L_X12Y18/BYP_ALT7 INT_L_X12Y18/BYP_L7 INT_L_X12Y18/IMUX_L20 INT_L_X12Y18/IMUX_L28 INT_L_X12Y18/IMUX_L46 INT_L_X12Y18/LOGIC_OUTS_L2 INT_L_X12Y18/NL1BEG1 INT_L_X12Y18/NN2BEG2 INT_L_X12Y18/SL1BEG2 INT_L_X12Y18/SW2END3 INT_L_X12Y18/WR1BEG3 INT_L_X12Y19/EE2BEG1 INT_L_X12Y19/IMUX_L41 INT_L_X12Y19/NL1END1 INT_L_X12Y19/NN2A2 INT_L_X12Y19/SW2END_N0_3 INT_L_X12Y19/WR1BEG2 INT_L_X12Y20/FAN_ALT5 INT_L_X12Y20/FAN_BOUNCE5 INT_L_X12Y20/IMUX_L19 INT_L_X12Y20/IMUX_L20 INT_L_X12Y20/IMUX_L27 INT_L_X12Y20/IMUX_L3 INT_L_X12Y20/NN2END2 INT_L_X12Y23/EE2A0 INT_L_X14Y19/EE2END1 INT_L_X14Y19/EL1BEG0 INT_L_X14Y19/IMUX_L27 INT_L_X14Y20/SW2A2 INT_L_X14Y21/IMUX_L6 INT_L_X14Y21/SW2BEG2 INT_L_X14Y21/WL1END2 INT_L_X16Y19/NE2END_S3_0 INT_L_X16Y20/EL1BEG3 INT_L_X16Y20/IMUX_L1 INT_L_X16Y20/IMUX_L17 INT_L_X16Y20/NE2END0 INT_L_X16Y20/NR1BEG0 INT_L_X16Y20/NW2BEG0 INT_L_X16Y21/EL1BEG_N3 INT_L_X16Y21/IMUX_L24 INT_L_X16Y21/IMUX_L8 INT_L_X16Y21/NR1END0 INT_L_X16Y21/NW2A0 INT_L_X16Y21/NW2BEG0 INT_L_X16Y22/NW2A0 INT_R_X11Y17/FAN_ALT7 INT_R_X11Y17/FAN_BOUNCE7 INT_R_X11Y17/IMUX0 INT_R_X11Y17/IMUX26 INT_R_X11Y17/WL1END1 INT_R_X11Y18/IMUX6 INT_R_X11Y18/NW2BEG3 INT_R_X11Y18/WR1BEG_S0 INT_R_X11Y18/WR1END3 INT_R_X11Y19/IMUX4 INT_R_X11Y19/NW2A3 INT_R_X11Y19/WR1BEG0 INT_R_X11Y19/WR1BEG3 INT_R_X11Y19/WR1END2 INT_R_X11Y21/IMUX1 INT_R_X11Y21/IMUX24 INT_R_X11Y21/SS2END0 INT_R_X11Y22/EL1END1 INT_R_X11Y22/EL1END_S3_0 INT_R_X11Y22/IMUX11 INT_R_X11Y22/IMUX18 INT_R_X11Y22/IMUX31 INT_R_X11Y22/SS2A0 INT_R_X11Y23/EE2BEG0 INT_R_X11Y23/EL1END0 INT_R_X11Y23/IMUX1 INT_R_X11Y23/IMUX17 INT_R_X11Y23/SS2BEG0 INT_R_X11Y24/EL1END3 INT_R_X11Y24/IMUX15 INT_R_X11Y25/IMUX18 INT_R_X11Y25/IMUX2 INT_R_X11Y25/NE2END1 INT_R_X13Y17/SS2END3 INT_R_X13Y18/IMUX0 INT_R_X13Y18/SS2A3 INT_R_X13Y18/SS2END_N0_3 INT_R_X13Y18/SW2A3 INT_R_X13Y19/EE2A1 INT_R_X13Y19/FAN_ALT3 INT_R_X13Y19/FAN_BOUNCE3 INT_R_X13Y19/IMUX15 INT_R_X13Y19/IMUX37 INT_R_X13Y19/IMUX7 INT_R_X13Y19/SR1END3 INT_R_X13Y19/SS2BEG3 INT_R_X13Y19/SW2BEG3 INT_R_X13Y20/SR1BEG3 INT_R_X13Y20/SR1END_N3_3 INT_R_X13Y20/SW2END2 INT_R_X13Y23/BYP_ALT0 INT_R_X13Y23/BYP_BOUNCE0 INT_R_X13Y23/EE2END0 INT_R_X13Y23/IMUX18 INT_R_X13Y23/IMUX8 INT_R_X13Y23/IMUX9 INT_R_X13Y23/NR1BEG0 INT_R_X13Y24/IMUX9 INT_R_X13Y24/NR1END0 INT_R_X15Y18/EL1END_S3_0 INT_R_X15Y19/EL1END0 INT_R_X15Y19/IMUX1 INT_R_X15Y19/NE2BEG0 INT_R_X15Y20/NE2A0 INT_R_X15Y20/NW2END_S0_0 INT_R_X15Y21/IMUX15 INT_R_X15Y21/IMUX32 INT_R_X15Y21/IMUX8 INT_R_X15Y21/NW2END0 INT_R_X15Y21/NW2END_S0_0 INT_R_X15Y21/WL1BEG2 INT_R_X15Y22/IMUX24 INT_R_X15Y22/IMUX8 INT_R_X15Y22/NW2END0 INT_R_X17Y20/EL1END3 INT_R_X17Y20/NR1BEG3 INT_R_X17Y21/IMUX7 INT_R_X17Y21/NR1BEG3 INT_R_X17Y21/NR1END3 INT_R_X17Y22/IMUX6 INT_R_X17Y22/NR1END3 VBRK_X34Y18/VBRK_WL1END1 VBRK_X34Y19/VBRK_WR1END3 VBRK_X34Y20/VBRK_WR1END2 VBRK_X34Y24/VBRK_EE2BEG0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X17Y21/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y19/INT_L.NW2END3->>IMUX_L21 INT_L_X10Y19/INT_L.NW2END3->>NN2BEG3 INT_L_X10Y19/INT_L.WR1END0->>IMUX_L8 INT_L_X10Y19/INT_L.WR1END0->>IMUX_L9 INT_L_X10Y19/INT_L.WR1END3->>IMUX_L15 INT_L_X10Y21/INT_L.NN2END3->>IMUX_L14 INT_L_X10Y21/INT_L.NN2END3->>IMUX_L6 INT_L_X10Y21/INT_L.NN2END3->>NL1BEG2 INT_L_X10Y22/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y22/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X10Y22/INT_L.NL1END2->>BYP_ALT2 INT_L_X10Y22/INT_L.NL1END2->>EL1BEG1 INT_L_X10Y22/INT_L.NL1END2->>IMUX_L11 INT_L_X10Y22/INT_L.NL1END2->>IMUX_L3 INT_L_X10Y22/INT_L.NL1END2->>NL1BEG1 INT_L_X10Y23/INT_L.NL1END1->>EL1BEG0 INT_L_X10Y23/INT_L.NL1END1->>IMUX_L10 INT_L_X10Y23/INT_L.NL1END1->>IMUX_L25 INT_L_X10Y23/INT_L.NL1END1->>IMUX_L33 INT_L_X10Y23/INT_L.NL1END1->>NR1BEG1 INT_L_X10Y24/INT_L.NR1END1->>IMUX_L11 INT_L_X10Y24/INT_L.NR1END1->>NE2BEG1 INT_L_X10Y24/INT_L.NR1END1->>NL1BEG0 INT_L_X10Y25/INT_L.NL1END0->>EL1BEG_N3 INT_L_X12Y17/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y17/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X12Y17/INT_L.SL1END2->>FAN_ALT5 INT_L_X12Y17/INT_L.SL1END2->>IMUX_L12 INT_L_X12Y17/INT_L.SL1END2->>WL1BEG1 INT_L_X12Y18/INT_L.BYP_ALT7->>BYP_L7 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>IMUX_L28 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X12Y18/INT_L.SW2END3->>BYP_ALT7 INT_L_X12Y18/INT_L.SW2END3->>IMUX_L46 INT_L_X12Y19/INT_L.NL1END1->>EE2BEG1 INT_L_X12Y19/INT_L.NL1END1->>IMUX_L41 INT_L_X12Y19/INT_L.NL1END1->>WR1BEG2 INT_L_X12Y20/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y20/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X12Y20/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X12Y20/INT_L.NN2END2->>FAN_ALT5 INT_L_X12Y20/INT_L.NN2END2->>IMUX_L20 INT_L_X12Y20/INT_L.NN2END2->>IMUX_L27 INT_L_X14Y19/INT_L.EE2END1->>EL1BEG0 INT_L_X14Y19/INT_L.EE2END1->>IMUX_L27 INT_L_X14Y21/INT_L.WL1END2->>IMUX_L6 INT_L_X14Y21/INT_L.WL1END2->>SW2BEG2 INT_L_X16Y20/INT_L.NE2END0->>IMUX_L1 INT_L_X16Y20/INT_L.NE2END0->>IMUX_L17 INT_L_X16Y20/INT_L.NE2END0->>NR1BEG0 INT_L_X16Y20/INT_L.NE2END0->>NW2BEG0 INT_L_X16Y21/INT_L.NR1END0->>EL1BEG_N3 INT_L_X16Y21/INT_L.NR1END0->>IMUX_L24 INT_L_X16Y21/INT_L.NR1END0->>IMUX_L8 INT_L_X16Y21/INT_L.NR1END0->>NW2BEG0 INT_R_X11Y17/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y17/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X11Y17/INT_R.WL1END1->>FAN_ALT7 INT_R_X11Y17/INT_R.WL1END1->>IMUX26 INT_R_X11Y18/INT_R.WR1END3->>IMUX6 INT_R_X11Y18/INT_R.WR1END3->>NW2BEG3 INT_R_X11Y18/INT_R.WR1END3->>WR1BEG_S0 INT_R_X11Y19/INT_R.WR1END2->>IMUX4 INT_R_X11Y19/INT_R.WR1END2->>WR1BEG3 INT_R_X11Y21/INT_R.SS2END0->>IMUX1 INT_R_X11Y21/INT_R.SS2END0->>IMUX24 INT_R_X11Y22/INT_R.EL1END1->>IMUX11 INT_R_X11Y22/INT_R.EL1END1->>IMUX18 INT_R_X11Y22/INT_R.EL1END_S3_0->>IMUX31 INT_R_X11Y23/INT_R.EL1END0->>EE2BEG0 INT_R_X11Y23/INT_R.EL1END0->>IMUX1 INT_R_X11Y23/INT_R.EL1END0->>IMUX17 INT_R_X11Y23/INT_R.EL1END0->>SS2BEG0 INT_R_X11Y24/INT_R.EL1END3->>IMUX15 INT_R_X11Y25/INT_R.NE2END1->>IMUX18 INT_R_X11Y25/INT_R.NE2END1->>IMUX2 INT_R_X13Y18/INT_R.SS2END_N0_3->>IMUX0 INT_R_X13Y19/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y19/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X13Y19/INT_R.SR1END3->>FAN_ALT3 INT_R_X13Y19/INT_R.SR1END3->>IMUX15 INT_R_X13Y19/INT_R.SR1END3->>IMUX7 INT_R_X13Y19/INT_R.SR1END3->>SS2BEG3 INT_R_X13Y19/INT_R.SR1END3->>SW2BEG3 INT_R_X13Y20/INT_R.SW2END2->>SR1BEG3 INT_R_X13Y23/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X13Y23/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X13Y23/INT_R.EE2END0->>BYP_ALT0 INT_R_X13Y23/INT_R.EE2END0->>IMUX8 INT_R_X13Y23/INT_R.EE2END0->>IMUX9 INT_R_X13Y23/INT_R.EE2END0->>NR1BEG0 INT_R_X13Y24/INT_R.NR1END0->>IMUX9 INT_R_X15Y19/INT_R.EL1END0->>IMUX1 INT_R_X15Y19/INT_R.EL1END0->>NE2BEG0 INT_R_X15Y21/INT_R.NW2END0->>IMUX32 INT_R_X15Y21/INT_R.NW2END0->>IMUX8 INT_R_X15Y21/INT_R.NW2END_S0_0->>IMUX15 INT_R_X15Y21/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X15Y22/INT_R.NW2END0->>IMUX24 INT_R_X15Y22/INT_R.NW2END0->>IMUX8 INT_R_X17Y20/INT_R.EL1END3->>NR1BEG3 INT_R_X17Y21/INT_R.NR1END3->>IMUX7 INT_R_X17Y21/INT_R.NR1END3->>NR1BEG3 INT_R_X17Y22/INT_R.NR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 76, 

state_1_reg_n_0_[6] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX2 CLBLL_L_X12Y17/CLBLL_IMUX3 CLBLL_L_X12Y17/CLBLL_LL_A2 CLBLL_L_X12Y17/CLBLL_L_A2 CLBLL_L_X12Y17/CLBLL_WL1END0 CLBLL_L_X12Y18/CLBLL_BYP2 CLBLL_L_X12Y18/CLBLL_ER1BEG2 CLBLL_L_X12Y18/CLBLL_IMUX22 CLBLL_L_X12Y18/CLBLL_IMUX23 CLBLL_L_X12Y18/CLBLL_IMUX37 CLBLL_L_X12Y18/CLBLL_LL_C3 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y18/CLBLL_L_BQ CLBLL_L_X12Y18/CLBLL_L_C3 CLBLL_L_X12Y18/CLBLL_L_CX CLBLL_L_X12Y18/CLBLL_L_D4 CLBLL_L_X12Y19/CLBLL_IMUX46 CLBLL_L_X12Y19/CLBLL_L_D5 CLBLL_L_X12Y20/CLBLL_IMUX24 CLBLL_L_X12Y20/CLBLL_IMUX4 CLBLL_L_X12Y20/CLBLL_LL_A6 CLBLL_L_X12Y20/CLBLL_LL_B5 CLBLL_L_X12Y21/CLBLL_NW2A2 CLBLL_L_X12Y22/CLBLL_IMUX12 CLBLL_L_X12Y22/CLBLL_LL_B6 CLBLL_L_X12Y22/CLBLL_NE2A2 CLBLL_L_X12Y24/CLBLL_NW2A2 CLBLL_L_X12Y25/CLBLL_EE2BEG1 CLBLL_L_X14Y19/CLBLL_EE2BEG2 CLBLL_L_X14Y22/CLBLL_EE2A2 CLBLL_L_X14Y24/CLBLL_IMUX43 CLBLL_L_X14Y24/CLBLL_LL_D6 CLBLL_L_X14Y24/CLBLL_NE2A2 CLBLL_L_X14Y25/CLBLL_EE2BEG2 CLBLL_L_X14Y25/CLBLL_SE4BEG1 CLBLL_L_X16Y21/CLBLL_ER1BEG2 CLBLL_L_X16Y21/CLBLL_IMUX13 CLBLL_L_X16Y21/CLBLL_L_B6 CLBLL_L_X16Y22/CLBLL_IMUX27 CLBLL_L_X16Y22/CLBLL_IMUX45 CLBLL_L_X16Y22/CLBLL_LL_B4 CLBLL_L_X16Y22/CLBLL_LL_D2 CLBLL_L_X16Y22/CLBLL_SE2A1 CLBLL_L_X16Y23/CLBLL_EE2BEG2 CLBLL_R_X13Y18/CLBLL_IMUX13 CLBLL_R_X13Y18/CLBLL_IMUX17 CLBLL_R_X13Y18/CLBLL_IMUX43 CLBLL_R_X13Y18/CLBLL_IMUX9 CLBLL_R_X13Y18/CLBLL_LL_B3 CLBLL_R_X13Y18/CLBLL_LL_D6 CLBLL_R_X13Y18/CLBLL_L_A5 CLBLL_R_X13Y18/CLBLL_L_B6 CLBLL_R_X13Y19/CLBLL_EE2BEG2 CLBLL_R_X13Y19/CLBLL_IMUX12 CLBLL_R_X13Y19/CLBLL_LL_B6 CLBLL_R_X13Y20/CLBLL_IMUX12 CLBLL_R_X13Y20/CLBLL_IMUX2 CLBLL_R_X13Y20/CLBLL_IMUX45 CLBLL_R_X13Y20/CLBLL_LL_A2 CLBLL_R_X13Y20/CLBLL_LL_B6 CLBLL_R_X13Y20/CLBLL_LL_D2 CLBLL_R_X13Y22/CLBLL_EE2A2 CLBLL_R_X13Y23/CLBLL_IMUX31 CLBLL_R_X13Y23/CLBLL_LL_C5 CLBLL_R_X13Y24/CLBLL_IMUX5 CLBLL_R_X13Y24/CLBLL_L_A6 CLBLL_R_X13Y24/CLBLL_NE2A2 CLBLL_R_X13Y25/CLBLL_EE2BEG2 CLBLL_R_X13Y25/CLBLL_IMUX42 CLBLL_R_X13Y25/CLBLL_L_D6 CLBLL_R_X13Y25/CLBLL_SE4BEG1 CLBLL_R_X15Y19/CLBLL_IMUX27 CLBLL_R_X15Y19/CLBLL_LL_B4 CLBLL_R_X15Y21/CLBLL_ER1BEG2 CLBLL_R_X15Y21/CLBLL_IMUX27 CLBLL_R_X15Y21/CLBLL_IMUX35 CLBLL_R_X15Y21/CLBLL_IMUX43 CLBLL_R_X15Y21/CLBLL_LL_B4 CLBLL_R_X15Y21/CLBLL_LL_C6 CLBLL_R_X15Y21/CLBLL_LL_D6 CLBLL_R_X15Y22/CLBLL_IMUX15 CLBLL_R_X15Y22/CLBLL_IMUX31 CLBLL_R_X15Y22/CLBLL_LL_B1 CLBLL_R_X15Y22/CLBLL_LL_C5 CLBLL_R_X15Y22/CLBLL_SE2A1 CLBLL_R_X15Y23/CLBLL_EE2BEG2 CLBLL_R_X15Y24/CLBLL_IMUX42 CLBLL_R_X15Y24/CLBLL_L_D6 CLBLL_R_X15Y25/CLBLL_IMUX6 CLBLL_R_X15Y25/CLBLL_L_A1 CLBLL_R_X17Y23/CLBLL_IMUX12 CLBLL_R_X17Y23/CLBLL_LL_B6 CLBLM_L_X10Y18/CLBLM_IMUX1 CLBLM_L_X10Y18/CLBLM_IMUX32 CLBLM_L_X10Y18/CLBLM_IMUX9 CLBLM_L_X10Y18/CLBLM_L_A5 CLBLM_L_X10Y18/CLBLM_M_A3 CLBLM_L_X10Y18/CLBLM_M_C1 CLBLM_L_X10Y20/CLBLM_IMUX33 CLBLM_L_X10Y20/CLBLM_L_C1 CLBLM_L_X10Y21/CLBLM_IMUX16 CLBLM_L_X10Y21/CLBLM_IMUX5 CLBLM_L_X10Y21/CLBLM_L_A6 CLBLM_L_X10Y21/CLBLM_L_B3 CLBLM_L_X10Y22/CLBLM_IMUX10 CLBLM_L_X10Y22/CLBLM_IMUX26 CLBLM_L_X10Y22/CLBLM_L_A4 CLBLM_L_X10Y22/CLBLM_L_B4 CLBLM_L_X10Y23/CLBLM_IMUX13 CLBLM_L_X10Y23/CLBLM_IMUX23 CLBLM_L_X10Y23/CLBLM_L_B6 CLBLM_L_X10Y23/CLBLM_L_C3 CLBLM_R_X11Y17/CLBLM_IMUX9 CLBLM_R_X11Y17/CLBLM_L_A5 CLBLM_R_X11Y17/CLBLM_WL1END0 CLBLM_R_X11Y18/CLBLM_ER1BEG2 CLBLM_R_X11Y19/CLBLM_IMUX2 CLBLM_R_X11Y19/CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_IMUX11 CLBLM_R_X11Y21/CLBLM_IMUX12 CLBLM_R_X11Y21/CLBLM_M_A4 CLBLM_R_X11Y21/CLBLM_M_B6 CLBLM_R_X11Y21/CLBLM_NW2A2 CLBLM_R_X11Y22/CLBLM_NE2A2 CLBLM_R_X11Y24/CLBLM_IMUX28 CLBLM_R_X11Y24/CLBLM_IMUX43 CLBLM_R_X11Y24/CLBLM_M_C4 CLBLM_R_X11Y24/CLBLM_M_D6 CLBLM_R_X11Y24/CLBLM_NW2A2 CLBLM_R_X11Y25/CLBLM_EE2BEG1 CLBLM_R_X11Y25/CLBLM_IMUX15 CLBLM_R_X11Y25/CLBLM_IMUX28 CLBLM_R_X11Y25/CLBLM_M_B1 CLBLM_R_X11Y25/CLBLM_M_C4 HCLK_L_X40Y26/HCLK_SE6B1 HCLK_R_X32Y26/HCLK_NL1BEG1 HCLK_R_X37Y26/HCLK_NN2A2 HCLK_R_X37Y26/HCLK_SR1END2 INT_L_X10Y17/FAN_BOUNCE_S3_2 INT_L_X10Y18/FAN_ALT2 INT_L_X10Y18/FAN_BOUNCE2 INT_L_X10Y18/IMUX_L1 INT_L_X10Y18/IMUX_L32 INT_L_X10Y18/IMUX_L9 INT_L_X10Y18/NW2END1 INT_L_X10Y20/IMUX_L33 INT_L_X10Y20/NL1BEG0 INT_L_X10Y20/NL1END_S3_0 INT_L_X10Y20/NW2END1 INT_L_X10Y21/IMUX_L16 INT_L_X10Y21/IMUX_L5 INT_L_X10Y21/NL1END0 INT_L_X10Y21/WR1END2 INT_L_X10Y22/IMUX_L10 INT_L_X10Y22/IMUX_L26 INT_L_X10Y22/NW2END1 INT_L_X10Y23/FAN_ALT3 INT_L_X10Y23/FAN_BOUNCE3 INT_L_X10Y23/IMUX_L13 INT_L_X10Y23/IMUX_L23 INT_L_X10Y23/SR1END3 INT_L_X10Y24/SR1BEG3 INT_L_X10Y24/SR1END_N3_3 INT_L_X10Y24/WR1END3 INT_L_X12Y17/IMUX_L2 INT_L_X12Y17/IMUX_L3 INT_L_X12Y17/SL1END1 INT_L_X12Y17/WL1BEG0 INT_L_X12Y18/BYP_ALT2 INT_L_X12Y18/BYP_L2 INT_L_X12Y18/EL1BEG0 INT_L_X12Y18/ER1END2 INT_L_X12Y18/IMUX_L22 INT_L_X12Y18/IMUX_L23 INT_L_X12Y18/IMUX_L37 INT_L_X12Y18/LOGIC_OUTS_L1 INT_L_X12Y18/NE2BEG2 INT_L_X12Y18/NL1BEG0 INT_L_X12Y18/NL1END_S3_0 INT_L_X12Y18/SL1BEG1 INT_L_X12Y19/BYP_ALT6 INT_L_X12Y19/BYP_BOUNCE6 INT_L_X12Y19/IMUX_L46 INT_L_X12Y19/NE2A2 INT_L_X12Y19/NL1BEG2 INT_L_X12Y19/NL1BEG_N3 INT_L_X12Y19/NL1END0 INT_L_X12Y20/BYP_BOUNCE_N3_6 INT_L_X12Y20/IMUX_L24 INT_L_X12Y20/IMUX_L4 INT_L_X12Y20/NL1END2 INT_L_X12Y20/NW2BEG2 INT_L_X12Y21/NW2A2 INT_L_X12Y22/EE2BEG2 INT_L_X12Y22/IMUX_L12 INT_L_X12Y22/NE2BEG2 INT_L_X12Y22/NE2END2 INT_L_X12Y22/NR1BEG2 INT_L_X12Y23/NE2A2 INT_L_X12Y23/NR1END2 INT_L_X12Y23/NW2BEG2 INT_L_X12Y24/NW2A2 INT_L_X12Y25/EE2A1 INT_L_X14Y19/EE2A2 INT_L_X14Y21/SE6E1 INT_L_X14Y22/EE2END2 INT_L_X14Y22/ER1BEG3 INT_L_X14Y22/SE6D1 INT_L_X14Y23/SE6C1 INT_L_X14Y24/EL1BEG1 INT_L_X14Y24/IMUX_L43 INT_L_X14Y24/NE2END2 INT_L_X14Y24/SE6B1 INT_L_X14Y25/EE2A2 INT_L_X14Y25/SE6A1 INT_L_X16Y21/ER1END2 INT_L_X16Y21/IMUX_L13 INT_L_X16Y22/BYP_ALT5 INT_L_X16Y22/BYP_BOUNCE5 INT_L_X16Y22/IMUX_L27 INT_L_X16Y22/IMUX_L45 INT_L_X16Y22/SE2END1 INT_L_X16Y23/EE2A2 INT_R_X11Y17/IMUX9 INT_R_X11Y17/NN2BEG1 INT_R_X11Y17/NW2BEG1 INT_R_X11Y17/WL1END0 INT_R_X11Y18/ER1BEG2 INT_R_X11Y18/NN2A1 INT_R_X11Y18/NW2A1 INT_R_X11Y18/SR1END1 INT_R_X11Y19/IMUX2 INT_R_X11Y19/NN2BEG1 INT_R_X11Y19/NN2END1 INT_R_X11Y19/NW2BEG1 INT_R_X11Y19/SR1BEG1 INT_R_X11Y20/NN2A1 INT_R_X11Y20/NW2A1 INT_R_X11Y21/IMUX11 INT_R_X11Y21/IMUX12 INT_R_X11Y21/NE2BEG2 INT_R_X11Y21/NN2END1 INT_R_X11Y21/NW2BEG1 INT_R_X11Y21/NW2END2 INT_R_X11Y21/WR1BEG2 INT_R_X11Y22/NE2A2 INT_R_X11Y22/NW2A1 INT_R_X11Y24/IMUX28 INT_R_X11Y24/IMUX43 INT_R_X11Y24/NL1BEG1 INT_R_X11Y24/NW2END2 INT_R_X11Y24/WR1BEG3 INT_R_X11Y25/BYP_ALT4 INT_R_X11Y25/BYP_ALT5 INT_R_X11Y25/BYP_BOUNCE4 INT_R_X11Y25/BYP_BOUNCE5 INT_R_X11Y25/EE2BEG1 INT_R_X11Y25/IMUX15 INT_R_X11Y25/IMUX28 INT_R_X11Y25/NL1END1 INT_R_X13Y17/EL1END_S3_0 INT_R_X13Y18/EL1END0 INT_R_X13Y18/FAN_ALT5 INT_R_X13Y18/FAN_BOUNCE5 INT_R_X13Y18/IMUX13 INT_R_X13Y18/IMUX17 INT_R_X13Y18/IMUX43 INT_R_X13Y18/IMUX9 INT_R_X13Y18/SL1END2 INT_R_X13Y19/EE2BEG2 INT_R_X13Y19/IMUX12 INT_R_X13Y19/NE2END2 INT_R_X13Y19/NL1BEG1 INT_R_X13Y19/NR1BEG2 INT_R_X13Y19/SL1BEG2 INT_R_X13Y20/IMUX12 INT_R_X13Y20/IMUX2 INT_R_X13Y20/IMUX45 INT_R_X13Y20/NL1END1 INT_R_X13Y20/NR1END2 INT_R_X13Y22/EE2A2 INT_R_X13Y23/IMUX31 INT_R_X13Y23/NE2BEG2 INT_R_X13Y23/NE2END2 INT_R_X13Y23/NN2BEG2 INT_R_X13Y23/SR1END3 INT_R_X13Y24/IMUX5 INT_R_X13Y24/NE2A2 INT_R_X13Y24/NN2A2 INT_R_X13Y24/SR1BEG3 INT_R_X13Y24/SR1END2 INT_R_X13Y24/SR1END_N3_3 INT_R_X13Y25/EE2BEG2 INT_R_X13Y25/EE2END1 INT_R_X13Y25/IMUX42 INT_R_X13Y25/NN2END2 INT_R_X13Y25/SE6BEG1 INT_R_X13Y25/SR1BEG2 INT_R_X15Y19/EE2END2 INT_R_X15Y19/FAN_ALT5 INT_R_X15Y19/FAN_BOUNCE5 INT_R_X15Y19/IMUX27 INT_R_X15Y19/NN2BEG2 INT_R_X15Y20/NN2A2 INT_R_X15Y21/ER1BEG2 INT_R_X15Y21/IMUX27 INT_R_X15Y21/IMUX35 INT_R_X15Y21/IMUX43 INT_R_X15Y21/NN2BEG2 INT_R_X15Y21/NN2END2 INT_R_X15Y21/SE6END1 INT_R_X15Y22/ER1END3 INT_R_X15Y22/IMUX15 INT_R_X15Y22/IMUX31 INT_R_X15Y22/NN2A2 INT_R_X15Y22/SE2A1 INT_R_X15Y23/EE2BEG2 INT_R_X15Y23/ER1END_N3_3 INT_R_X15Y23/NN2END2 INT_R_X15Y23/SE2BEG1 INT_R_X15Y23/SL1END1 INT_R_X15Y24/EL1END1 INT_R_X15Y24/IMUX42 INT_R_X15Y24/SL1BEG1 INT_R_X15Y25/BYP_ALT2 INT_R_X15Y25/BYP_BOUNCE2 INT_R_X15Y25/EE2END2 INT_R_X15Y25/IMUX6 INT_R_X15Y26/BYP_BOUNCE_N3_2 INT_R_X17Y23/EE2END2 INT_R_X17Y23/IMUX12 VBRK_X34Y18/VBRK_WL1END0 VBRK_X34Y19/VBRK_ER1BEG2 VBRK_X34Y22/VBRK_NW2A2 VBRK_X34Y23/VBRK_NE2A2 VBRK_X34Y25/VBRK_NW2A2 VBRK_X34Y27/VBRK_EE2BEG1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y18/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y18/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X10Y18/INT_L.NW2END1->>FAN_ALT2 INT_L_X10Y18/INT_L.NW2END1->>IMUX_L1 INT_L_X10Y18/INT_L.NW2END1->>IMUX_L9 INT_L_X10Y20/INT_L.NW2END1->>IMUX_L33 INT_L_X10Y20/INT_L.NW2END1->>NL1BEG0 INT_L_X10Y21/INT_L.NL1END0->>IMUX_L16 INT_L_X10Y21/INT_L.WR1END2->>IMUX_L5 INT_L_X10Y22/INT_L.NW2END1->>IMUX_L10 INT_L_X10Y22/INT_L.NW2END1->>IMUX_L26 INT_L_X10Y23/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y23/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X10Y23/INT_L.SR1END3->>FAN_ALT3 INT_L_X10Y23/INT_L.SR1END3->>IMUX_L23 INT_L_X10Y24/INT_L.WR1END3->>SR1BEG3 INT_L_X12Y17/INT_L.SL1END1->>IMUX_L2 INT_L_X12Y17/INT_L.SL1END1->>IMUX_L3 INT_L_X12Y17/INT_L.SL1END1->>WL1BEG0 INT_L_X12Y18/INT_L.BYP_ALT2->>BYP_L2 INT_L_X12Y18/INT_L.ER1END2->>BYP_ALT2 INT_L_X12Y18/INT_L.ER1END2->>IMUX_L22 INT_L_X12Y18/INT_L.ER1END2->>IMUX_L37 INT_L_X12Y18/INT_L.ER1END2->>NE2BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X12Y18/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X12Y18/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X12Y18/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X12Y19/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X12Y19/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X12Y19/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X12Y19/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X12Y19/INT_L.NL1END0->>NL1BEG_N3 INT_L_X12Y20/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X12Y20/INT_L.NL1END2->>IMUX_L4 INT_L_X12Y20/INT_L.NL1END2->>NW2BEG2 INT_L_X12Y22/INT_L.NE2END2->>EE2BEG2 INT_L_X12Y22/INT_L.NE2END2->>IMUX_L12 INT_L_X12Y22/INT_L.NE2END2->>NE2BEG2 INT_L_X12Y22/INT_L.NE2END2->>NR1BEG2 INT_L_X12Y23/INT_L.NR1END2->>NW2BEG2 INT_L_X14Y22/INT_L.EE2END2->>ER1BEG3 INT_L_X14Y24/INT_L.NE2END2->>EL1BEG1 INT_L_X14Y24/INT_L.NE2END2->>IMUX_L43 INT_L_X16Y21/INT_L.ER1END2->>IMUX_L13 INT_L_X16Y22/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X16Y22/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X16Y22/INT_L.SE2END1->>BYP_ALT5 INT_L_X16Y22/INT_L.SE2END1->>IMUX_L27 INT_R_X11Y17/INT_R.WL1END0->>IMUX9 INT_R_X11Y17/INT_R.WL1END0->>NN2BEG1 INT_R_X11Y17/INT_R.WL1END0->>NW2BEG1 INT_R_X11Y18/INT_R.SR1END1->>ER1BEG2 INT_R_X11Y19/INT_R.NN2END1->>IMUX2 INT_R_X11Y19/INT_R.NN2END1->>NN2BEG1 INT_R_X11Y19/INT_R.NN2END1->>NW2BEG1 INT_R_X11Y19/INT_R.NN2END1->>SR1BEG1 INT_R_X11Y21/INT_R.NN2END1->>IMUX11 INT_R_X11Y21/INT_R.NN2END1->>NW2BEG1 INT_R_X11Y21/INT_R.NN2END1->>WR1BEG2 INT_R_X11Y21/INT_R.NW2END2->>IMUX12 INT_R_X11Y21/INT_R.NW2END2->>NE2BEG2 INT_R_X11Y24/INT_R.NW2END2->>IMUX28 INT_R_X11Y24/INT_R.NW2END2->>IMUX43 INT_R_X11Y24/INT_R.NW2END2->>NL1BEG1 INT_R_X11Y24/INT_R.NW2END2->>WR1BEG3 INT_R_X11Y25/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y25/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y25/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X11Y25/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X11Y25/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X11Y25/INT_R.NL1END1->>BYP_ALT4 INT_R_X11Y25/INT_R.NL1END1->>EE2BEG1 INT_R_X13Y18/INT_R.EL1END0->>IMUX17 INT_R_X13Y18/INT_R.EL1END0->>IMUX9 INT_R_X13Y18/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X13Y18/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X13Y18/INT_R.SL1END2->>FAN_ALT5 INT_R_X13Y18/INT_R.SL1END2->>IMUX13 INT_R_X13Y19/INT_R.NE2END2->>EE2BEG2 INT_R_X13Y19/INT_R.NE2END2->>IMUX12 INT_R_X13Y19/INT_R.NE2END2->>NL1BEG1 INT_R_X13Y19/INT_R.NE2END2->>NR1BEG2 INT_R_X13Y19/INT_R.NE2END2->>SL1BEG2 INT_R_X13Y20/INT_R.NL1END1->>IMUX2 INT_R_X13Y20/INT_R.NR1END2->>IMUX12 INT_R_X13Y20/INT_R.NR1END2->>IMUX45 INT_R_X13Y23/INT_R.NE2END2->>NE2BEG2 INT_R_X13Y23/INT_R.NE2END2->>NN2BEG2 INT_R_X13Y23/INT_R.SR1END3->>IMUX31 INT_R_X13Y24/INT_R.SR1END2->>IMUX5 INT_R_X13Y24/INT_R.SR1END2->>SR1BEG3 INT_R_X13Y25/INT_R.EE2END1->>IMUX42 INT_R_X13Y25/INT_R.EE2END1->>SE6BEG1 INT_R_X13Y25/INT_R.NN2END2->>EE2BEG2 INT_R_X13Y25/INT_R.NN2END2->>SR1BEG2 INT_R_X15Y19/INT_R.EE2END2->>FAN_ALT5 INT_R_X15Y19/INT_R.EE2END2->>NN2BEG2 INT_R_X15Y19/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X15Y19/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X15Y21/INT_R.NN2END2->>IMUX27 INT_R_X15Y21/INT_R.NN2END2->>IMUX35 INT_R_X15Y21/INT_R.NN2END2->>IMUX43 INT_R_X15Y21/INT_R.NN2END2->>NN2BEG2 INT_R_X15Y21/INT_R.SE6END1->>ER1BEG2 INT_R_X15Y22/INT_R.ER1END3->>IMUX15 INT_R_X15Y22/INT_R.ER1END3->>IMUX31 INT_R_X15Y23/INT_R.NN2END2->>EE2BEG2 INT_R_X15Y23/INT_R.SL1END1->>SE2BEG1 INT_R_X15Y24/INT_R.EL1END1->>IMUX42 INT_R_X15Y24/INT_R.EL1END1->>SL1BEG1 INT_R_X15Y25/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X15Y25/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X15Y25/INT_R.EE2END2->>BYP_ALT2 INT_R_X17Y23/INT_R.EE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 55, 

sigma_reg_n_0_[0] - 
wires: CLBLM_R_X11Y22/CLBLM_IMUX20 CLBLM_R_X11Y22/CLBLM_L_C2 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y23/CLBLM_M_AQ CLBLM_R_X11Y25/CLBLM_IMUX17 CLBLM_R_X11Y25/CLBLM_M_B3 HCLK_R_X32Y26/HCLK_NN2A0 HCLK_R_X32Y26/HCLK_NN2END_S2_0 INT_R_X11Y22/IMUX20 INT_R_X11Y22/SR1END1 INT_R_X11Y23/LOGIC_OUTS4 INT_R_X11Y23/NN2BEG0 INT_R_X11Y23/SR1BEG1 INT_R_X11Y24/NN2A0 INT_R_X11Y24/NN2END_S2_0 INT_R_X11Y25/IMUX17 INT_R_X11Y25/NN2END0 
pips: CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X11Y22/INT_R.SR1END1->>IMUX20 INT_R_X11Y23/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X11Y23/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X11Y25/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[0]_i_2_n_0 - 
wires: CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y24/CLBLM_M_D CLBLM_R_X11Y25/CLBLM_IMUX27 CLBLM_R_X11Y25/CLBLM_M_B4 HCLK_R_X32Y26/HCLK_NL1BEG2 INT_R_X11Y24/LOGIC_OUTS15 INT_R_X11Y24/NL1BEG2 INT_R_X11Y25/IMUX27 INT_R_X11Y25/NL1END2 
pips: CLBLM_R_X11Y24/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X11Y24/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X11Y25/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kd[0] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX9 CLBLL_L_X12Y23/CLBLL_L_A5 CLBLL_L_X12Y24/CLBLL_WL1END2 CLBLL_L_X14Y23/CLBLL_WL1END3 CLBLL_L_X14Y24/CLBLL_LL_AQ CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y24/CLBLL_WR1END1 CLBLL_R_X13Y23/CLBLL_WL1END3 CLBLL_R_X13Y24/CLBLL_WR1END1 CLBLM_R_X11Y24/CLBLM_IMUX44 CLBLM_R_X11Y24/CLBLM_IMUX6 CLBLM_R_X11Y24/CLBLM_L_A1 CLBLM_R_X11Y24/CLBLM_M_D4 CLBLM_R_X11Y24/CLBLM_WL1END2 HCLK_L_X36Y26/HCLK_NW2END_S0_0 HCLK_R_X37Y26/HCLK_NW2A0 INT_L_X12Y23/IMUX_L9 INT_L_X12Y23/SW2END0 INT_L_X12Y24/NW2END_S0_0 INT_L_X12Y24/WL1BEG2 INT_L_X12Y25/NW2END0 INT_L_X14Y23/WL1BEG3 INT_L_X14Y24/LOGIC_OUTS_L4 INT_L_X14Y24/WL1BEG_N3 INT_L_X14Y24/WR1BEG1 INT_R_X11Y24/IMUX44 INT_R_X11Y24/IMUX6 INT_R_X11Y24/WL1END2 INT_R_X13Y23/SW2A0 INT_R_X13Y23/WL1END3 INT_R_X13Y24/NW2BEG0 INT_R_X13Y24/SW2BEG0 INT_R_X13Y24/WL1END_N1_3 INT_R_X13Y24/WR1END1 INT_R_X13Y25/NW2A0 VBRK_X34Y25/VBRK_WL1END2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X12Y23/INT_L.SW2END0->>IMUX_L9 INT_L_X12Y24/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X14Y24/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X14Y24/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X11Y24/INT_R.WL1END2->>IMUX44 INT_R_X11Y24/INT_R.WL1END2->>IMUX6 INT_R_X13Y24/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X13Y24/INT_R.WR1END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[0] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX33 CLBLL_L_X12Y23/CLBLL_L_C1 CLBLL_L_X12Y27/CLBLL_NW4END0 CLBLL_L_X14Y22/CLBLL_LL_AQ CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y23/CLBLL_NW2A0 CLBLL_R_X13Y23/CLBLL_NW2A0 CLBLM_R_X11Y24/CLBLM_IMUX38 CLBLM_R_X11Y24/CLBLM_M_D3 CLBLM_R_X11Y27/CLBLM_NW4END0 HCLK_L_X31Y26/HCLK_SE2A3 HCLK_L_X36Y26/HCLK_NW6B0 INT_L_X10Y24/SE2A3 INT_L_X10Y25/SE2BEG3 INT_L_X10Y25/SW2END3 INT_L_X10Y26/SW2END_N0_3 INT_L_X12Y23/IMUX_L33 INT_L_X12Y23/NW6A0 INT_L_X12Y23/WR1END1 INT_L_X12Y24/NW6B0 INT_L_X12Y25/NW6C0 INT_L_X12Y26/NW6D0 INT_L_X12Y27/NW6E0 INT_L_X14Y22/LOGIC_OUTS_L4 INT_L_X14Y22/NW2BEG0 INT_L_X14Y23/NW2A0 INT_R_X11Y24/IMUX38 INT_R_X11Y24/SE2END3 INT_R_X11Y25/SW2A3 INT_R_X11Y26/NW6END_S0_0 INT_R_X11Y26/SW2BEG3 INT_R_X11Y27/NW6END0 INT_R_X13Y22/NW2END_S0_0 INT_R_X13Y23/NW2END0 INT_R_X13Y23/NW6BEG0 INT_R_X13Y23/WR1BEG1 VBRK_X34Y29/VBRK_NW4END0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y25/INT_L.SW2END3->>SE2BEG3 INT_L_X12Y23/INT_L.WR1END1->>IMUX_L33 INT_L_X14Y22/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X11Y24/INT_R.SE2END3->>IMUX38 INT_R_X11Y26/INT_R.NW6END_S0_0->>SW2BEG3 INT_R_X13Y23/INT_R.NW2END0->>NW6BEG0 INT_R_X13Y23/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state_1_reg_n_0_[3] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX19 CLBLL_L_X12Y17/CLBLL_IMUX27 CLBLL_L_X12Y17/CLBLL_LL_B4 CLBLL_L_X12Y17/CLBLL_L_B2 CLBLL_L_X12Y18/CLBLL_IMUX2 CLBLL_L_X12Y18/CLBLL_IMUX31 CLBLL_L_X12Y18/CLBLL_LL_A2 CLBLL_L_X12Y18/CLBLL_LL_C5 CLBLL_L_X12Y20/CLBLL_IMUX39 CLBLL_L_X12Y20/CLBLL_L_D3 CLBLL_L_X12Y22/CLBLL_IMUX18 CLBLL_L_X12Y22/CLBLL_LL_B2 CLBLL_L_X12Y24/CLBLL_ER1BEG0 CLBLL_L_X12Y24/CLBLL_IMUX40 CLBLL_L_X12Y24/CLBLL_IMUX9 CLBLL_L_X12Y24/CLBLL_LL_D1 CLBLL_L_X12Y24/CLBLL_L_A5 CLBLL_L_X12Y25/CLBLL_ER1BEG0 CLBLL_L_X12Y25/CLBLL_IMUX10 CLBLL_L_X12Y25/CLBLL_IMUX47 CLBLL_L_X12Y25/CLBLL_LL_D5 CLBLL_L_X12Y25/CLBLL_L_A4 CLBLL_L_X12Y25/CLBLL_WL1END2 CLBLL_L_X12Y26/CLBLL_IMUX0 CLBLL_L_X12Y26/CLBLL_L_A3 CLBLL_L_X12Y29/CLBLL_IMUX41 CLBLL_L_X12Y29/CLBLL_L_D1 CLBLL_L_X12Y30/CLBLL_NW2A0 CLBLL_L_X14Y18/CLBLL_WW2END0 CLBLL_L_X14Y19/CLBLL_EE2BEG0 CLBLL_L_X14Y22/CLBLL_EE2A1 CLBLL_L_X14Y22/CLBLL_IMUX26 CLBLL_L_X14Y22/CLBLL_L_B4 CLBLL_L_X14Y23/CLBLL_IMUX47 CLBLL_L_X14Y23/CLBLL_LL_D5 CLBLL_L_X14Y23/CLBLL_WR1END2 CLBLL_L_X14Y24/CLBLL_IMUX40 CLBLL_L_X14Y24/CLBLL_LL_D1 CLBLL_L_X14Y24/CLBLL_NW2A1 CLBLL_L_X14Y26/CLBLL_IMUX17 CLBLL_L_X14Y26/CLBLL_IMUX33 CLBLL_L_X14Y26/CLBLL_LL_B3 CLBLL_L_X14Y26/CLBLL_L_C1 CLBLL_L_X14Y26/CLBLL_NE2A0 CLBLL_L_X14Y27/CLBLL_EE2BEG2 CLBLL_L_X16Y21/CLBLL_IMUX16 CLBLL_L_X16Y21/CLBLL_L_B3 CLBLL_L_X16Y21/CLBLL_SE2A0 CLBLL_L_X16Y22/CLBLL_EE2A1 CLBLL_L_X16Y22/CLBLL_IMUX18 CLBLL_L_X16Y22/CLBLL_IMUX43 CLBLL_L_X16Y22/CLBLL_LL_B2 CLBLL_L_X16Y22/CLBLL_LL_D6 CLBLL_L_X16Y23/CLBLL_IMUX42 CLBLL_L_X16Y23/CLBLL_L_D6 CLBLL_L_X16Y25/CLBLL_SW2A1 CLBLL_L_X16Y26/CLBLL_IMUX2 CLBLL_L_X16Y26/CLBLL_LL_A2 CLBLL_L_X16Y27/CLBLL_EL1BEG1 CLBLL_R_X13Y18/CLBLL_BYP4 CLBLL_R_X13Y18/CLBLL_IMUX25 CLBLL_R_X13Y18/CLBLL_LL_AQ CLBLL_R_X13Y18/CLBLL_LL_BX CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y18/CLBLL_L_B5 CLBLL_R_X13Y18/CLBLL_WW2END0 CLBLL_R_X13Y19/CLBLL_EE2BEG0 CLBLL_R_X13Y19/CLBLL_IMUX27 CLBLL_R_X13Y19/CLBLL_LL_B4 CLBLL_R_X13Y22/CLBLL_EE2A1 CLBLL_R_X13Y23/CLBLL_IMUX28 CLBLL_R_X13Y23/CLBLL_LL_C4 CLBLL_R_X13Y23/CLBLL_WR1END2 CLBLL_R_X13Y24/CLBLL_IMUX33 CLBLL_R_X13Y24/CLBLL_L_C1 CLBLL_R_X13Y24/CLBLL_NW2A1 CLBLL_R_X13Y25/CLBLL_IMUX46 CLBLL_R_X13Y25/CLBLL_L_D5 CLBLL_R_X13Y26/CLBLL_IMUX23 CLBLL_R_X13Y26/CLBLL_IMUX36 CLBLL_R_X13Y26/CLBLL_L_C3 CLBLL_R_X13Y26/CLBLL_L_D2 CLBLL_R_X13Y26/CLBLL_NE2A0 CLBLL_R_X13Y27/CLBLL_EE2BEG2 CLBLL_R_X13Y27/CLBLL_IMUX27 CLBLL_R_X13Y27/CLBLL_LL_B4 CLBLL_R_X15Y19/CLBLL_IMUX17 CLBLL_R_X15Y19/CLBLL_LL_B3 CLBLL_R_X15Y21/CLBLL_IMUX47 CLBLL_R_X15Y21/CLBLL_LL_D5 CLBLL_R_X15Y21/CLBLL_SE2A0 CLBLL_R_X15Y22/CLBLL_EE2A1 CLBLL_R_X15Y22/CLBLL_IMUX0 CLBLL_R_X15Y22/CLBLL_IMUX28 CLBLL_R_X15Y22/CLBLL_LL_C4 CLBLL_R_X15Y22/CLBLL_L_A3 CLBLL_R_X15Y24/CLBLL_IMUX46 CLBLL_R_X15Y24/CLBLL_L_D5 CLBLL_R_X15Y25/CLBLL_IMUX3 CLBLL_R_X15Y25/CLBLL_L_A2 CLBLL_R_X15Y25/CLBLL_SW2A1 CLBLL_R_X15Y27/CLBLL_EL1BEG1 CLBLL_R_X15Y27/CLBLL_IMUX29 CLBLL_R_X15Y27/CLBLL_LL_C2 CLBLL_R_X17Y23/CLBLL_IMUX18 CLBLL_R_X17Y23/CLBLL_LL_B2 CLBLL_R_X17Y24/CLBLL_IMUX19 CLBLL_R_X17Y24/CLBLL_IMUX3 CLBLL_R_X17Y24/CLBLL_L_A2 CLBLL_R_X17Y24/CLBLL_L_B2 CLBLM_L_X10Y31/CLBLM_IMUX15 CLBLM_L_X10Y31/CLBLM_M_B1 CLBLM_R_X11Y24/CLBLM_ER1BEG0 CLBLM_R_X11Y24/CLBLM_IMUX31 CLBLM_R_X11Y24/CLBLM_IMUX47 CLBLM_R_X11Y24/CLBLM_M_C5 CLBLM_R_X11Y24/CLBLM_M_D5 CLBLM_R_X11Y25/CLBLM_ER1BEG0 CLBLM_R_X11Y25/CLBLM_IMUX29 CLBLM_R_X11Y25/CLBLM_M_C2 CLBLM_R_X11Y25/CLBLM_WL1END2 CLBLM_R_X11Y26/CLBLM_IMUX31 CLBLM_R_X11Y26/CLBLM_IMUX44 CLBLM_R_X11Y26/CLBLM_M_C5 CLBLM_R_X11Y26/CLBLM_M_D4 CLBLM_R_X11Y30/CLBLM_IMUX30 CLBLM_R_X11Y30/CLBLM_L_C5 CLBLM_R_X11Y30/CLBLM_NW2A0 CLBLM_R_X11Y31/CLBLM_IMUX27 CLBLM_R_X11Y31/CLBLM_M_B4 HCLK_L_X40Y26/HCLK_NR1BEG0 HCLK_L_X44Y26/HCLK_SE2A1 HCLK_R_X32Y26/HCLK_ER1BEG_S0 HCLK_R_X32Y26/HCLK_SR1BEG3 HCLK_R_X32Y26/HCLK_SR1END_N3_3 HCLK_R_X37Y26/HCLK_NL1BEG0 HCLK_R_X37Y26/HCLK_NL1END_S3_0 HCLK_R_X41Y26/HCLK_SR1END2 INT_L_X10Y31/IMUX_L15 INT_L_X10Y31/WR1END3 INT_L_X12Y17/IMUX_L19 INT_L_X12Y17/IMUX_L27 INT_L_X12Y17/SR1END1 INT_L_X12Y18/IMUX_L2 INT_L_X12Y18/IMUX_L31 INT_L_X12Y18/NN2BEG1 INT_L_X12Y18/NW2END_S0_0 INT_L_X12Y18/SR1BEG1 INT_L_X12Y18/WR1END1 INT_L_X12Y19/NN2A1 INT_L_X12Y19/NW2END0 INT_L_X12Y20/IMUX_L39 INT_L_X12Y20/NL1BEG0 INT_L_X12Y20/NL1END_S3_0 INT_L_X12Y20/NN2BEG1 INT_L_X12Y20/NN2END1 INT_L_X12Y21/NL1END0 INT_L_X12Y21/NN2A1 INT_L_X12Y22/EE2BEG1 INT_L_X12Y22/IMUX_L18 INT_L_X12Y22/NN2END1 INT_L_X12Y24/ER1END0 INT_L_X12Y24/IMUX_L40 INT_L_X12Y24/IMUX_L9 INT_L_X12Y25/ER1END0 INT_L_X12Y25/IMUX_L10 INT_L_X12Y25/IMUX_L47 INT_L_X12Y25/WL1BEG2 INT_L_X12Y25/WR1END_S1_0 INT_L_X12Y26/IMUX_L0 INT_L_X12Y26/NN2BEG0 INT_L_X12Y26/WR1END0 INT_L_X12Y27/NN2A0 INT_L_X12Y27/NN2END_S2_0 INT_L_X12Y28/NN2END0 INT_L_X12Y28/NR1BEG0 INT_L_X12Y29/IMUX_L41 INT_L_X12Y29/NR1END0 INT_L_X12Y29/NW2BEG0 INT_L_X12Y30/NW2A0 INT_L_X14Y18/WW2A0 INT_L_X14Y19/EE2A0 INT_L_X14Y22/EE2BEG1 INT_L_X14Y22/EE2END1 INT_L_X14Y22/EL1BEG0 INT_L_X14Y22/IMUX_L26 INT_L_X14Y22/NR1BEG1 INT_L_X14Y23/IMUX_L47 INT_L_X14Y23/NL1BEG0 INT_L_X14Y23/NL1END_S3_0 INT_L_X14Y23/NR1END1 INT_L_X14Y23/NW2BEG1 INT_L_X14Y23/WR1BEG2 INT_L_X14Y24/IMUX_L40 INT_L_X14Y24/NL1END0 INT_L_X14Y24/NR1BEG0 INT_L_X14Y24/NW2A1 INT_L_X14Y25/NE2END_S3_0 INT_L_X14Y25/NR1BEG0 INT_L_X14Y25/NR1END0 INT_L_X14Y26/IMUX_L17 INT_L_X14Y26/IMUX_L33 INT_L_X14Y26/NE2END0 INT_L_X14Y26/NR1END0 INT_L_X14Y27/EE2A2 INT_L_X16Y21/IMUX_L16 INT_L_X16Y21/SE2END0 INT_L_X16Y22/EE2END1 INT_L_X16Y22/IMUX_L18 INT_L_X16Y22/IMUX_L43 INT_L_X16Y22/NR1BEG1 INT_L_X16Y23/IMUX_L42 INT_L_X16Y23/NR1END1 INT_L_X16Y24/SE2A1 INT_L_X16Y25/SE2BEG1 INT_L_X16Y25/SL1END1 INT_L_X16Y25/SW2A1 INT_L_X16Y26/IMUX_L2 INT_L_X16Y26/SL1BEG1 INT_L_X16Y26/SL1END1 INT_L_X16Y26/SW2BEG1 INT_L_X16Y27/EL1END1 INT_L_X16Y27/SL1BEG1 INT_R_X11Y23/ER1BEG_S0 INT_R_X11Y23/SL1END3 INT_R_X11Y24/ER1BEG0 INT_R_X11Y24/ER1BEG_S0 INT_R_X11Y24/IMUX31 INT_R_X11Y24/IMUX47 INT_R_X11Y24/SL1BEG3 INT_R_X11Y24/SR1END3 INT_R_X11Y25/ER1BEG0 INT_R_X11Y25/IMUX29 INT_R_X11Y25/NL1BEG2 INT_R_X11Y25/SR1BEG3 INT_R_X11Y25/SR1END_N3_3 INT_R_X11Y25/WL1END2 INT_R_X11Y26/BYP_ALT5 INT_R_X11Y26/BYP_BOUNCE5 INT_R_X11Y26/IMUX31 INT_R_X11Y26/IMUX44 INT_R_X11Y26/NL1END2 INT_R_X11Y29/NW2END_S0_0 INT_R_X11Y30/IMUX30 INT_R_X11Y30/NL1BEG2 INT_R_X11Y30/NL1BEG_N3 INT_R_X11Y30/NW2END0 INT_R_X11Y31/IMUX27 INT_R_X11Y31/NL1END2 INT_R_X11Y31/WR1BEG3 INT_R_X13Y18/BYP4 INT_R_X13Y18/BYP_ALT4 INT_R_X13Y18/IMUX25 INT_R_X13Y18/LOGIC_OUTS4 INT_R_X13Y18/NR1BEG0 INT_R_X13Y18/NW2BEG0 INT_R_X13Y18/WR1BEG1 INT_R_X13Y18/WW2END0 INT_R_X13Y19/BYP_ALT1 INT_R_X13Y19/BYP_BOUNCE1 INT_R_X13Y19/EE2BEG0 INT_R_X13Y19/IMUX27 INT_R_X13Y19/NR1END0 INT_R_X13Y19/NW2A0 INT_R_X13Y22/EE2A1 INT_R_X13Y23/IMUX28 INT_R_X13Y23/WR1END2 INT_R_X13Y24/IMUX33 INT_R_X13Y24/NL1BEG0 INT_R_X13Y24/NL1END_S3_0 INT_R_X13Y24/NW2END1 INT_R_X13Y25/IMUX46 INT_R_X13Y25/NE2BEG0 INT_R_X13Y25/NL1BEG_N3 INT_R_X13Y25/NL1END0 INT_R_X13Y25/NR1BEG3 INT_R_X13Y25/WR1BEG_S0 INT_R_X13Y26/FAN_ALT1 INT_R_X13Y26/FAN_BOUNCE1 INT_R_X13Y26/IMUX23 INT_R_X13Y26/IMUX36 INT_R_X13Y26/NE2A0 INT_R_X13Y26/NL1BEG2 INT_R_X13Y26/NR1END3 INT_R_X13Y26/WR1BEG0 INT_R_X13Y27/EE2BEG2 INT_R_X13Y27/IMUX27 INT_R_X13Y27/NL1END2 INT_R_X15Y18/SL1END0 INT_R_X15Y18/WW2BEG0 INT_R_X15Y19/EE2END0 INT_R_X15Y19/IMUX17 INT_R_X15Y19/SL1BEG0 INT_R_X15Y21/EL1END_S3_0 INT_R_X15Y21/IMUX47 INT_R_X15Y21/SE2A0 INT_R_X15Y22/BYP_ALT0 INT_R_X15Y22/BYP_BOUNCE0 INT_R_X15Y22/EE2A1 INT_R_X15Y22/EL1END0 INT_R_X15Y22/IMUX0 INT_R_X15Y22/IMUX28 INT_R_X15Y22/SE2BEG0 INT_R_X15Y24/IMUX46 INT_R_X15Y24/SR1END2 INT_R_X15Y25/IMUX3 INT_R_X15Y25/SR1BEG2 INT_R_X15Y25/SW2END1 INT_R_X15Y27/EE2END2 INT_R_X15Y27/EL1BEG1 INT_R_X15Y27/IMUX29 INT_R_X17Y23/IMUX18 INT_R_X17Y23/SL1END1 INT_R_X17Y24/IMUX19 INT_R_X17Y24/IMUX3 INT_R_X17Y24/SE2END1 INT_R_X17Y24/SL1BEG1 VBRK_X34Y25/VBRK_ER1BEG0 VBRK_X34Y27/VBRK_ER1BEG0 VBRK_X34Y27/VBRK_WL1END2 VBRK_X34Y32/VBRK_NW2A0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X10Y31/INT_L.WR1END3->>IMUX_L15 INT_L_X12Y17/INT_L.SR1END1->>IMUX_L19 INT_L_X12Y17/INT_L.SR1END1->>IMUX_L27 INT_L_X12Y18/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X12Y18/INT_L.WR1END1->>IMUX_L2 INT_L_X12Y18/INT_L.WR1END1->>NN2BEG1 INT_L_X12Y18/INT_L.WR1END1->>SR1BEG1 INT_L_X12Y20/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X12Y20/INT_L.NN2END1->>NL1BEG0 INT_L_X12Y20/INT_L.NN2END1->>NN2BEG1 INT_L_X12Y22/INT_L.NN2END1->>EE2BEG1 INT_L_X12Y22/INT_L.NN2END1->>IMUX_L18 INT_L_X12Y24/INT_L.ER1END0->>IMUX_L40 INT_L_X12Y24/INT_L.ER1END0->>IMUX_L9 INT_L_X12Y25/INT_L.ER1END0->>IMUX_L10 INT_L_X12Y25/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X12Y25/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X12Y26/INT_L.WR1END0->>IMUX_L0 INT_L_X12Y26/INT_L.WR1END0->>NN2BEG0 INT_L_X12Y28/INT_L.NN2END0->>NR1BEG0 INT_L_X12Y29/INT_L.NR1END0->>IMUX_L41 INT_L_X12Y29/INT_L.NR1END0->>NW2BEG0 INT_L_X14Y22/INT_L.EE2END1->>EE2BEG1 INT_L_X14Y22/INT_L.EE2END1->>EL1BEG0 INT_L_X14Y22/INT_L.EE2END1->>IMUX_L26 INT_L_X14Y22/INT_L.EE2END1->>NR1BEG1 INT_L_X14Y23/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X14Y23/INT_L.NR1END1->>NL1BEG0 INT_L_X14Y23/INT_L.NR1END1->>NW2BEG1 INT_L_X14Y23/INT_L.NR1END1->>WR1BEG2 INT_L_X14Y24/INT_L.NL1END0->>IMUX_L40 INT_L_X14Y24/INT_L.NL1END0->>NR1BEG0 INT_L_X14Y25/INT_L.NR1END0->>NR1BEG0 INT_L_X14Y26/INT_L.NE2END0->>IMUX_L17 INT_L_X14Y26/INT_L.NR1END0->>IMUX_L33 INT_L_X16Y21/INT_L.SE2END0->>IMUX_L16 INT_L_X16Y22/INT_L.EE2END1->>IMUX_L18 INT_L_X16Y22/INT_L.EE2END1->>IMUX_L43 INT_L_X16Y22/INT_L.EE2END1->>NR1BEG1 INT_L_X16Y23/INT_L.NR1END1->>IMUX_L42 INT_L_X16Y25/INT_L.SL1END1->>SE2BEG1 INT_L_X16Y26/INT_L.SL1END1->>IMUX_L2 INT_L_X16Y26/INT_L.SL1END1->>SL1BEG1 INT_L_X16Y26/INT_L.SL1END1->>SW2BEG1 INT_L_X16Y27/INT_L.EL1END1->>SL1BEG1 INT_R_X11Y23/INT_R.SL1END3->>ER1BEG_S0 INT_R_X11Y24/INT_R.SR1END3->>ER1BEG_S0 INT_R_X11Y24/INT_R.SR1END3->>IMUX31 INT_R_X11Y24/INT_R.SR1END3->>IMUX47 INT_R_X11Y24/INT_R.SR1END3->>SL1BEG3 INT_R_X11Y25/INT_R.WL1END2->>IMUX29 INT_R_X11Y25/INT_R.WL1END2->>NL1BEG2 INT_R_X11Y25/INT_R.WL1END2->>SR1BEG3 INT_R_X11Y26/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y26/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X11Y26/INT_R.NL1END2->>BYP_ALT5 INT_R_X11Y26/INT_R.NL1END2->>IMUX44 INT_R_X11Y30/INT_R.NL1BEG_N3->>IMUX30 INT_R_X11Y30/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y30/INT_R.NW2END0->>NL1BEG_N3 INT_R_X11Y31/INT_R.NL1END2->>IMUX27 INT_R_X11Y31/INT_R.NL1END2->>WR1BEG3 INT_R_X13Y18/INT_R.BYP_ALT4->>BYP4 INT_R_X13Y18/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X13Y18/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X13Y18/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X13Y18/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X13Y18/INT_R.WW2END0->>BYP_ALT4 INT_R_X13Y19/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y19/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X13Y19/INT_R.NR1END0->>BYP_ALT1 INT_R_X13Y19/INT_R.NR1END0->>EE2BEG0 INT_R_X13Y23/INT_R.WR1END2->>IMUX28 INT_R_X13Y24/INT_R.NW2END1->>IMUX33 INT_R_X13Y24/INT_R.NW2END1->>NL1BEG0 INT_R_X13Y25/INT_R.NL1BEG_N3->>IMUX46 INT_R_X13Y25/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X13Y25/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X13Y25/INT_R.NL1END0->>NE2BEG0 INT_R_X13Y25/INT_R.NL1END0->>NL1BEG_N3 INT_R_X13Y26/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y26/INT_R.FAN_BOUNCE1->>IMUX36 INT_R_X13Y26/INT_R.NR1END3->>FAN_ALT1 INT_R_X13Y26/INT_R.NR1END3->>IMUX23 INT_R_X13Y26/INT_R.NR1END3->>NL1BEG2 INT_R_X13Y27/INT_R.NL1END2->>EE2BEG2 INT_R_X13Y27/INT_R.NL1END2->>IMUX27 INT_R_X15Y18/INT_R.SL1END0->>WW2BEG0 INT_R_X15Y19/INT_R.EE2END0->>IMUX17 INT_R_X15Y19/INT_R.EE2END0->>SL1BEG0 INT_R_X15Y21/INT_R.EL1END_S3_0->>IMUX47 INT_R_X15Y22/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X15Y22/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X15Y22/INT_R.EL1END0->>BYP_ALT0 INT_R_X15Y22/INT_R.EL1END0->>IMUX0 INT_R_X15Y22/INT_R.EL1END0->>SE2BEG0 INT_R_X15Y24/INT_R.SR1END2->>IMUX46 INT_R_X15Y25/INT_R.SW2END1->>IMUX3 INT_R_X15Y25/INT_R.SW2END1->>SR1BEG2 INT_R_X15Y27/INT_R.EE2END2->>EL1BEG1 INT_R_X15Y27/INT_R.EE2END2->>IMUX29 INT_R_X17Y23/INT_R.SL1END1->>IMUX18 INT_R_X17Y24/INT_R.SE2END1->>IMUX19 INT_R_X17Y24/INT_R.SE2END1->>IMUX3 INT_R_X17Y24/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 51, 

state_1_reg_n_0_[4] - 
wires: CLBLL_L_X12Y17/CLBLL_BYP0 CLBLL_L_X12Y17/CLBLL_IMUX26 CLBLL_L_X12Y17/CLBLL_IMUX4 CLBLL_L_X12Y17/CLBLL_LL_A6 CLBLL_L_X12Y17/CLBLL_L_AX CLBLL_L_X12Y17/CLBLL_L_B4 CLBLL_L_X12Y18/CLBLL_IMUX35 CLBLL_L_X12Y18/CLBLL_IMUX8 CLBLL_L_X12Y18/CLBLL_LL_A5 CLBLL_L_X12Y18/CLBLL_LL_C6 CLBLL_L_X12Y20/CLBLL_IMUX36 CLBLL_L_X12Y20/CLBLL_L_D2 CLBLL_L_X12Y22/CLBLL_IMUX17 CLBLL_L_X12Y22/CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_IMUX12 CLBLL_L_X12Y24/CLBLL_IMUX29 CLBLL_L_X12Y24/CLBLL_IMUX47 CLBLL_L_X12Y24/CLBLL_IMUX7 CLBLL_L_X12Y24/CLBLL_LL_A1 CLBLL_L_X12Y24/CLBLL_LL_B6 CLBLL_L_X12Y24/CLBLL_LL_C2 CLBLL_L_X12Y24/CLBLL_LL_D5 CLBLL_L_X12Y24/CLBLL_WR1END3 CLBLL_L_X12Y25/CLBLL_IMUX16 CLBLL_L_X12Y25/CLBLL_IMUX44 CLBLL_L_X12Y25/CLBLL_IMUX6 CLBLL_L_X12Y25/CLBLL_LL_D4 CLBLL_L_X12Y25/CLBLL_L_A1 CLBLL_L_X12Y25/CLBLL_L_B3 CLBLL_L_X12Y25/CLBLL_NW2A2 CLBLL_L_X12Y26/CLBLL_EL1BEG2 CLBLL_L_X12Y26/CLBLL_IMUX24 CLBLL_L_X12Y26/CLBLL_LL_B5 CLBLL_L_X12Y29/CLBLL_IMUX36 CLBLL_L_X12Y29/CLBLL_L_D2 CLBLL_L_X12Y29/CLBLL_WW2END0 CLBLL_L_X12Y30/CLBLL_NW2A2 CLBLL_L_X14Y23/CLBLL_EE2A2 CLBLL_L_X14Y23/CLBLL_IMUX45 CLBLL_L_X14Y23/CLBLL_LL_D2 CLBLL_L_X14Y24/CLBLL_EE2A2 CLBLL_L_X14Y24/CLBLL_IMUX44 CLBLL_L_X14Y24/CLBLL_LL_D4 CLBLL_L_X14Y25/CLBLL_SE2A1 CLBLL_L_X14Y26/CLBLL_EE2A2 CLBLL_L_X14Y26/CLBLL_ER1BEG2 CLBLL_L_X14Y26/CLBLL_IMUX12 CLBLL_L_X14Y26/CLBLL_IMUX14 CLBLL_L_X14Y26/CLBLL_IMUX21 CLBLL_L_X14Y26/CLBLL_IMUX4 CLBLL_L_X14Y26/CLBLL_IMUX46 CLBLL_L_X14Y26/CLBLL_LL_A6 CLBLL_L_X14Y26/CLBLL_LL_B6 CLBLL_L_X14Y26/CLBLL_L_B1 CLBLL_L_X14Y26/CLBLL_L_C4 CLBLL_L_X14Y26/CLBLL_L_D5 CLBLL_L_X14Y26/CLBLL_NE2A3 CLBLL_L_X16Y20/CLBLL_SW2A3 CLBLL_L_X16Y21/CLBLL_IMUX14 CLBLL_L_X16Y21/CLBLL_L_B1 CLBLL_L_X16Y22/CLBLL_IMUX15 CLBLL_L_X16Y22/CLBLL_IMUX47 CLBLL_L_X16Y22/CLBLL_LL_B1 CLBLL_L_X16Y22/CLBLL_LL_D5 CLBLL_L_X16Y23/CLBLL_IMUX46 CLBLL_L_X16Y23/CLBLL_L_D5 CLBLL_L_X16Y25/CLBLL_ER1BEG3 CLBLL_L_X16Y25/CLBLL_IMUX7 CLBLL_L_X16Y25/CLBLL_LL_A1 CLBLL_R_X13Y17/CLBLL_IMUX2 CLBLL_R_X13Y17/CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_IMUX26 CLBLL_R_X13Y18/CLBLL_LL_BQ CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y18/CLBLL_L_B4 CLBLL_R_X13Y20/CLBLL_IMUX15 CLBLL_R_X13Y20/CLBLL_IMUX47 CLBLL_R_X13Y20/CLBLL_IMUX7 CLBLL_R_X13Y20/CLBLL_LL_A1 CLBLL_R_X13Y20/CLBLL_LL_B1 CLBLL_R_X13Y20/CLBLL_LL_D5 CLBLL_R_X13Y21/CLBLL_IMUX24 CLBLL_R_X13Y21/CLBLL_IMUX8 CLBLL_R_X13Y21/CLBLL_LL_A5 CLBLL_R_X13Y21/CLBLL_LL_B5 CLBLL_R_X13Y23/CLBLL_EE2A2 CLBLL_R_X13Y23/CLBLL_IMUX32 CLBLL_R_X13Y23/CLBLL_LL_C1 CLBLL_R_X13Y24/CLBLL_EE2A2 CLBLL_R_X13Y25/CLBLL_IMUX39 CLBLL_R_X13Y25/CLBLL_L_D3 CLBLL_R_X13Y25/CLBLL_SE2A1 CLBLL_R_X13Y26/CLBLL_EE2A2 CLBLL_R_X13Y26/CLBLL_ER1BEG2 CLBLL_R_X13Y26/CLBLL_IMUX2 CLBLL_R_X13Y26/CLBLL_IMUX34 CLBLL_R_X13Y26/CLBLL_IMUX42 CLBLL_R_X13Y26/CLBLL_LL_A2 CLBLL_R_X13Y26/CLBLL_L_C6 CLBLL_R_X13Y26/CLBLL_L_D6 CLBLL_R_X13Y26/CLBLL_NE2A3 CLBLL_R_X13Y27/CLBLL_IMUX18 CLBLL_R_X13Y27/CLBLL_LL_B2 CLBLL_R_X13Y29/CLBLL_IMUX2 CLBLL_R_X13Y29/CLBLL_LL_A2 CLBLL_R_X15Y19/CLBLL_IMUX15 CLBLL_R_X15Y19/CLBLL_LL_B1 CLBLL_R_X15Y20/CLBLL_SW2A3 CLBLL_R_X15Y21/CLBLL_IMUX45 CLBLL_R_X15Y21/CLBLL_LL_D2 CLBLL_R_X15Y22/CLBLL_IMUX22 CLBLL_R_X15Y22/CLBLL_LL_C3 CLBLL_R_X15Y24/CLBLL_IMUX36 CLBLL_R_X15Y24/CLBLL_L_D2 CLBLL_R_X15Y25/CLBLL_ER1BEG3 CLBLL_R_X15Y25/CLBLL_IMUX0 CLBLL_R_X15Y25/CLBLL_L_A3 CLBLL_R_X15Y27/CLBLL_IMUX28 CLBLL_R_X15Y27/CLBLL_LL_C4 CLBLL_R_X17Y23/CLBLL_IMUX17 CLBLL_R_X17Y23/CLBLL_IMUX9 CLBLL_R_X17Y23/CLBLL_LL_B3 CLBLL_R_X17Y23/CLBLL_L_A5 CLBLM_L_X10Y31/CLBLM_IMUX27 CLBLM_L_X10Y31/CLBLM_M_B4 CLBLM_R_X11Y24/CLBLM_IMUX22 CLBLM_R_X11Y24/CLBLM_IMUX45 CLBLM_R_X11Y24/CLBLM_M_C3 CLBLM_R_X11Y24/CLBLM_M_D2 CLBLM_R_X11Y24/CLBLM_WR1END3 CLBLM_R_X11Y25/CLBLM_IMUX35 CLBLM_R_X11Y25/CLBLM_M_C6 CLBLM_R_X11Y25/CLBLM_NW2A2 CLBLM_R_X11Y26/CLBLM_EL1BEG2 CLBLM_R_X11Y26/CLBLM_IMUX29 CLBLM_R_X11Y26/CLBLM_IMUX38 CLBLM_R_X11Y26/CLBLM_M_C2 CLBLM_R_X11Y26/CLBLM_M_D3 CLBLM_R_X11Y29/CLBLM_WW2END0 CLBLM_R_X11Y30/CLBLM_IMUX20 CLBLM_R_X11Y30/CLBLM_L_C2 CLBLM_R_X11Y30/CLBLM_NW2A2 CLBLM_R_X11Y31/CLBLM_IMUX18 CLBLM_R_X11Y31/CLBLM_M_B2 HCLK_L_X36Y26/HCLK_BYP_BOUNCE2 HCLK_L_X36Y26/HCLK_NW2A2 HCLK_L_X36Y26/HCLK_SS2A2 HCLK_L_X44Y26/HCLK_SS2BEG3 HCLK_R_X32Y26/HCLK_NN2BEG3 HCLK_R_X41Y26/HCLK_EL1END_S3_0 HCLK_R_X41Y26/HCLK_SL1END2 INT_L_X10Y31/IMUX_L27 INT_L_X10Y31/WR1END2 INT_L_X12Y17/BYP_ALT0 INT_L_X12Y17/BYP_BOUNCE0 INT_L_X12Y17/BYP_L0 INT_L_X12Y17/IMUX_L26 INT_L_X12Y17/IMUX_L4 INT_L_X12Y17/WL1END0 INT_L_X12Y18/FAN_ALT7 INT_L_X12Y18/FAN_BOUNCE7 INT_L_X12Y18/IMUX_L35 INT_L_X12Y18/IMUX_L8 INT_L_X12Y18/WR1END2 INT_L_X12Y20/IMUX_L36 INT_L_X12Y20/NN2BEG2 INT_L_X12Y20/WR1END2 INT_L_X12Y21/NN2A2 INT_L_X12Y21/WR1END_S1_0 INT_L_X12Y22/IMUX_L17 INT_L_X12Y22/NN2BEG2 INT_L_X12Y22/NN2END2 INT_L_X12Y22/WR1END0 INT_L_X12Y23/EE2BEG2 INT_L_X12Y23/NN2A2 INT_L_X12Y23/SS2END2 INT_L_X12Y24/BYP_ALT2 INT_L_X12Y24/BYP_ALT5 INT_L_X12Y24/BYP_BOUNCE2 INT_L_X12Y24/BYP_BOUNCE5 INT_L_X12Y24/EE2BEG2 INT_L_X12Y24/IMUX_L12 INT_L_X12Y24/IMUX_L29 INT_L_X12Y24/IMUX_L47 INT_L_X12Y24/IMUX_L7 INT_L_X12Y24/NN2END2 INT_L_X12Y24/NW2BEG2 INT_L_X12Y24/SS2A2 INT_L_X12Y24/WR1BEG3 INT_L_X12Y25/BYP_ALT2 INT_L_X12Y25/BYP_BOUNCE2 INT_L_X12Y25/BYP_BOUNCE_N3_2 INT_L_X12Y25/ER1BEG3 INT_L_X12Y25/IMUX_L16 INT_L_X12Y25/IMUX_L44 INT_L_X12Y25/IMUX_L6 INT_L_X12Y25/NW2A2 INT_L_X12Y25/SL1END2 INT_L_X12Y25/SS2BEG2 INT_L_X12Y26/BYP_BOUNCE_N3_2 INT_L_X12Y26/EE2BEG2 INT_L_X12Y26/EL1BEG1 INT_L_X12Y26/EL1END2 INT_L_X12Y26/IMUX_L24 INT_L_X12Y26/SL1BEG2 INT_L_X12Y27/NN2BEG2 INT_L_X12Y27/WR1END2 INT_L_X12Y28/NN2A2 INT_L_X12Y29/IMUX_L36 INT_L_X12Y29/NN2END2 INT_L_X12Y29/NW2BEG2 INT_L_X12Y29/WW2A0 INT_L_X12Y30/NW2A2 INT_L_X14Y23/EE2END2 INT_L_X14Y23/IMUX_L45 INT_L_X14Y24/EE2END2 INT_L_X14Y24/IMUX_L44 INT_L_X14Y25/EL1BEG0 INT_L_X14Y25/SE2A2 INT_L_X14Y25/SE2END1 INT_L_X14Y26/EE2END2 INT_L_X14Y26/ER1END2 INT_L_X14Y26/IMUX_L12 INT_L_X14Y26/IMUX_L14 INT_L_X14Y26/IMUX_L21 INT_L_X14Y26/IMUX_L4 INT_L_X14Y26/IMUX_L46 INT_L_X14Y26/NE2BEG2 INT_L_X14Y26/NE2END3 INT_L_X14Y26/SE2BEG2 INT_L_X14Y27/NE2A2 INT_L_X16Y20/SW2A3 INT_L_X16Y21/IMUX_L14 INT_L_X16Y21/SL1END3 INT_L_X16Y21/SW2BEG3 INT_L_X16Y22/ER1BEG_S0 INT_L_X16Y22/IMUX_L15 INT_L_X16Y22/IMUX_L47 INT_L_X16Y22/SL1BEG3 INT_L_X16Y22/SL1END3 INT_L_X16Y23/ER1BEG0 INT_L_X16Y23/IMUX_L46 INT_L_X16Y23/SL1BEG3 INT_L_X16Y23/SS2END3 INT_L_X16Y24/SS2A3 INT_L_X16Y24/SS2END_N0_3 INT_L_X16Y25/ER1END3 INT_L_X16Y25/IMUX_L7 INT_L_X16Y25/SS2BEG3 INT_L_X16Y26/ER1END_N3_3 INT_R_X11Y24/IMUX22 INT_R_X11Y24/IMUX45 INT_R_X11Y24/NN2BEG3 INT_R_X11Y24/WR1END3 INT_R_X11Y25/IMUX35 INT_R_X11Y25/NN2A3 INT_R_X11Y25/NW2END2 INT_R_X11Y26/EL1BEG2 INT_R_X11Y26/IMUX29 INT_R_X11Y26/IMUX38 INT_R_X11Y26/NN2END3 INT_R_X11Y29/NN2BEG1 INT_R_X11Y29/WW2END0 INT_R_X11Y30/IMUX20 INT_R_X11Y30/NN2A1 INT_R_X11Y30/NW2END2 INT_R_X11Y31/IMUX18 INT_R_X11Y31/NN2END1 INT_R_X11Y31/WR1BEG2 INT_R_X13Y17/IMUX2 INT_R_X13Y17/SL1END1 INT_R_X13Y17/WL1BEG0 INT_R_X13Y18/IMUX26 INT_R_X13Y18/LOGIC_OUTS5 INT_R_X13Y18/NN2BEG1 INT_R_X13Y18/SL1BEG1 INT_R_X13Y18/WR1BEG2 INT_R_X13Y19/NN2A1 INT_R_X13Y20/IMUX15 INT_R_X13Y20/IMUX47 INT_R_X13Y20/IMUX7 INT_R_X13Y20/NL1BEG0 INT_R_X13Y20/NL1END_S3_0 INT_R_X13Y20/NN2END1 INT_R_X13Y20/WR1BEG2 INT_R_X13Y21/IMUX24 INT_R_X13Y21/IMUX8 INT_R_X13Y21/NL1BEG_N3 INT_R_X13Y21/NL1END0 INT_R_X13Y21/NN2BEG0 INT_R_X13Y21/WR1BEG_S0 INT_R_X13Y22/NN2A0 INT_R_X13Y22/NN2END_S2_0 INT_R_X13Y22/WR1BEG0 INT_R_X13Y23/EE2A2 INT_R_X13Y23/IMUX32 INT_R_X13Y23/NN2END0 INT_R_X13Y24/EE2A2 INT_R_X13Y25/ER1END3 INT_R_X13Y25/IMUX39 INT_R_X13Y25/NE2BEG3 INT_R_X13Y25/SE2A1 INT_R_X13Y26/EE2A2 INT_R_X13Y26/EL1END1 INT_R_X13Y26/ER1BEG2 INT_R_X13Y26/ER1END_N3_3 INT_R_X13Y26/IMUX2 INT_R_X13Y26/IMUX34 INT_R_X13Y26/IMUX42 INT_R_X13Y26/NE2A3 INT_R_X13Y26/NR1BEG1 INT_R_X13Y26/SE2BEG1 INT_R_X13Y27/IMUX18 INT_R_X13Y27/NN2BEG1 INT_R_X13Y27/NR1END1 INT_R_X13Y27/WR1BEG2 INT_R_X13Y28/NN2A1 INT_R_X13Y29/IMUX2 INT_R_X13Y29/NN2END1 INT_R_X13Y29/WW2BEG0 INT_R_X15Y19/IMUX15 INT_R_X15Y19/SL1END3 INT_R_X15Y20/SL1BEG3 INT_R_X15Y20/SW2END3 INT_R_X15Y21/IMUX45 INT_R_X15Y21/NL1BEG_N3 INT_R_X15Y21/SW2END_N0_3 INT_R_X15Y22/IMUX22 INT_R_X15Y22/SL1END3 INT_R_X15Y23/SL1BEG3 INT_R_X15Y23/SR1END3 INT_R_X15Y24/EL1END_S3_0 INT_R_X15Y24/IMUX36 INT_R_X15Y24/SL1END2 INT_R_X15Y24/SR1BEG3 INT_R_X15Y24/SR1END_N3_3 INT_R_X15Y25/EL1END0 INT_R_X15Y25/ER1BEG3 INT_R_X15Y25/IMUX0 INT_R_X15Y25/SE2END2 INT_R_X15Y25/SL1BEG2 INT_R_X15Y27/IMUX28 INT_R_X15Y27/NE2END2 INT_R_X17Y23/ER1END0 INT_R_X17Y23/IMUX17 INT_R_X17Y23/IMUX9 VBRK_X34Y25/VBRK_WR1END3 VBRK_X34Y27/VBRK_NW2A2 VBRK_X34Y28/VBRK_EL1BEG2 VBRK_X34Y31/VBRK_WW2END0 VBRK_X34Y32/VBRK_NW2A2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X16Y25/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y17/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X10Y31/INT_L.WR1END2->>IMUX_L27 INT_L_X12Y17/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y17/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y17/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X12Y17/INT_L.BYP_BOUNCE0->>IMUX_L4 INT_L_X12Y17/INT_L.WL1END0->>BYP_ALT0 INT_L_X12Y18/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X12Y18/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X12Y18/INT_L.WR1END2->>FAN_ALT7 INT_L_X12Y18/INT_L.WR1END2->>IMUX_L35 INT_L_X12Y20/INT_L.WR1END2->>IMUX_L36 INT_L_X12Y20/INT_L.WR1END2->>NN2BEG2 INT_L_X12Y22/INT_L.NN2END2->>NN2BEG2 INT_L_X12Y22/INT_L.WR1END0->>IMUX_L17 INT_L_X12Y23/INT_L.SS2END2->>EE2BEG2 INT_L_X12Y24/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X12Y24/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X12Y24/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X12Y24/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X12Y24/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X12Y24/INT_L.NN2END2->>BYP_ALT2 INT_L_X12Y24/INT_L.NN2END2->>BYP_ALT5 INT_L_X12Y24/INT_L.NN2END2->>EE2BEG2 INT_L_X12Y24/INT_L.NN2END2->>IMUX_L12 INT_L_X12Y24/INT_L.NN2END2->>NW2BEG2 INT_L_X12Y24/INT_L.NN2END2->>WR1BEG3 INT_L_X12Y25/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X12Y25/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X12Y25/INT_L.BYP_BOUNCE_N3_2->>IMUX_L16 INT_L_X12Y25/INT_L.SL1END2->>BYP_ALT2 INT_L_X12Y25/INT_L.SL1END2->>ER1BEG3 INT_L_X12Y25/INT_L.SL1END2->>IMUX_L44 INT_L_X12Y25/INT_L.SL1END2->>SS2BEG2 INT_L_X12Y26/INT_L.BYP_BOUNCE_N3_2->>IMUX_L24 INT_L_X12Y26/INT_L.EL1END2->>EE2BEG2 INT_L_X12Y26/INT_L.EL1END2->>EL1BEG1 INT_L_X12Y26/INT_L.EL1END2->>SL1BEG2 INT_L_X12Y27/INT_L.WR1END2->>NN2BEG2 INT_L_X12Y29/INT_L.NN2END2->>IMUX_L36 INT_L_X12Y29/INT_L.NN2END2->>NW2BEG2 INT_L_X14Y23/INT_L.EE2END2->>IMUX_L45 INT_L_X14Y24/INT_L.EE2END2->>IMUX_L44 INT_L_X14Y25/INT_L.SE2END1->>EL1BEG0 INT_L_X14Y26/INT_L.EE2END2->>IMUX_L12 INT_L_X14Y26/INT_L.EE2END2->>IMUX_L21 INT_L_X14Y26/INT_L.EE2END2->>IMUX_L4 INT_L_X14Y26/INT_L.EE2END2->>NE2BEG2 INT_L_X14Y26/INT_L.EE2END2->>SE2BEG2 INT_L_X14Y26/INT_L.ER1END2->>IMUX_L14 INT_L_X14Y26/INT_L.NE2END3->>IMUX_L46 INT_L_X16Y21/INT_L.SL1END3->>IMUX_L14 INT_L_X16Y21/INT_L.SL1END3->>SW2BEG3 INT_L_X16Y22/INT_L.SL1END3->>ER1BEG_S0 INT_L_X16Y22/INT_L.SL1END3->>IMUX_L15 INT_L_X16Y22/INT_L.SL1END3->>IMUX_L47 INT_L_X16Y22/INT_L.SL1END3->>SL1BEG3 INT_L_X16Y23/INT_L.SS2END3->>IMUX_L46 INT_L_X16Y23/INT_L.SS2END3->>SL1BEG3 INT_L_X16Y25/INT_L.ER1END3->>IMUX_L7 INT_L_X16Y25/INT_L.ER1END3->>SS2BEG3 INT_R_X11Y24/INT_R.WR1END3->>IMUX22 INT_R_X11Y24/INT_R.WR1END3->>IMUX45 INT_R_X11Y24/INT_R.WR1END3->>NN2BEG3 INT_R_X11Y25/INT_R.NW2END2->>IMUX35 INT_R_X11Y26/INT_R.NN2END3->>EL1BEG2 INT_R_X11Y26/INT_R.NN2END3->>IMUX29 INT_R_X11Y26/INT_R.NN2END3->>IMUX38 INT_R_X11Y29/INT_R.WW2END0->>NN2BEG1 INT_R_X11Y30/INT_R.NW2END2->>IMUX20 INT_R_X11Y31/INT_R.NN2END1->>IMUX18 INT_R_X11Y31/INT_R.NN2END1->>WR1BEG2 INT_R_X13Y17/INT_R.SL1END1->>IMUX2 INT_R_X13Y17/INT_R.SL1END1->>WL1BEG0 INT_R_X13Y18/INT_R.LOGIC_OUTS5->>IMUX26 INT_R_X13Y18/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X13Y18/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X13Y18/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X13Y20/INT_R.NL1END_S3_0->>IMUX15 INT_R_X13Y20/INT_R.NL1END_S3_0->>IMUX47 INT_R_X13Y20/INT_R.NL1END_S3_0->>IMUX7 INT_R_X13Y20/INT_R.NN2END1->>NL1BEG0 INT_R_X13Y20/INT_R.NN2END1->>WR1BEG2 INT_R_X13Y21/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X13Y21/INT_R.NL1END0->>IMUX24 INT_R_X13Y21/INT_R.NL1END0->>IMUX8 INT_R_X13Y21/INT_R.NL1END0->>NL1BEG_N3 INT_R_X13Y21/INT_R.NL1END0->>NN2BEG0 INT_R_X13Y23/INT_R.NN2END0->>IMUX32 INT_R_X13Y25/INT_R.ER1END3->>IMUX39 INT_R_X13Y25/INT_R.ER1END3->>NE2BEG3 INT_R_X13Y26/INT_R.EL1END1->>ER1BEG2 INT_R_X13Y26/INT_R.EL1END1->>IMUX2 INT_R_X13Y26/INT_R.EL1END1->>IMUX34 INT_R_X13Y26/INT_R.EL1END1->>IMUX42 INT_R_X13Y26/INT_R.EL1END1->>NR1BEG1 INT_R_X13Y26/INT_R.EL1END1->>SE2BEG1 INT_R_X13Y27/INT_R.NR1END1->>IMUX18 INT_R_X13Y27/INT_R.NR1END1->>NN2BEG1 INT_R_X13Y27/INT_R.NR1END1->>WR1BEG2 INT_R_X13Y29/INT_R.NN2END1->>IMUX2 INT_R_X13Y29/INT_R.NN2END1->>WW2BEG0 INT_R_X15Y19/INT_R.SL1END3->>IMUX15 INT_R_X15Y20/INT_R.SW2END3->>SL1BEG3 INT_R_X15Y21/INT_R.NL1BEG_N3->>IMUX45 INT_R_X15Y21/INT_R.SW2END_N0_3->>NL1BEG_N3 INT_R_X15Y22/INT_R.SL1END3->>IMUX22 INT_R_X15Y23/INT_R.SR1END3->>SL1BEG3 INT_R_X15Y24/INT_R.SL1END2->>IMUX36 INT_R_X15Y24/INT_R.SL1END2->>SR1BEG3 INT_R_X15Y25/INT_R.EL1END0->>IMUX0 INT_R_X15Y25/INT_R.SE2END2->>ER1BEG3 INT_R_X15Y25/INT_R.SE2END2->>SL1BEG2 INT_R_X15Y27/INT_R.NE2END2->>IMUX28 INT_R_X17Y23/INT_R.ER1END0->>IMUX17 INT_R_X17Y23/INT_R.ER1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 69, 

a[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[10]_i_2_n_0 - 
wires: CLBLL_R_X17Y21/CLBLL_IMUX4 CLBLL_R_X17Y21/CLBLL_LL_A6 CLBLL_R_X17Y23/CLBLL_LL_B CLBLL_R_X17Y23/CLBLL_LOGIC_OUTS13 INT_R_X17Y21/IMUX4 INT_R_X17Y21/SS2END1 INT_R_X17Y22/SS2A1 INT_R_X17Y23/LOGIC_OUTS13 INT_R_X17Y23/SS2BEG1 
pips: CLBLL_R_X17Y21/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X17Y23/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X17Y21/INT_R.SS2END1->>IMUX4 INT_R_X17Y23/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s09_out - 
wires: CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS9 CLBLL_L_X16Y22/CLBLL_L_B CLBLL_L_X16Y23/CLBLL_IMUX5 CLBLL_L_X16Y23/CLBLL_L_A6 CLBLL_L_X16Y25/CLBLL_BYP0 CLBLL_L_X16Y25/CLBLL_L_AX CLBLL_L_X16Y26/CLBLL_IMUX10 CLBLL_L_X16Y26/CLBLL_L_A4 CLBLL_R_X17Y21/CLBLL_IMUX11 CLBLL_R_X17Y21/CLBLL_LL_A4 HCLK_L_X44Y26/HCLK_EL1BEG3 HCLK_L_X44Y26/HCLK_NL1BEG0 HCLK_L_X44Y26/HCLK_NL1END_S3_0 HCLK_L_X44Y26/HCLK_NN2BEG1 INT_L_X16Y21/SE2A1 INT_L_X16Y22/LOGIC_OUTS_L9 INT_L_X16Y22/NN2BEG1 INT_L_X16Y22/SE2BEG1 INT_L_X16Y23/IMUX_L5 INT_L_X16Y23/NN2A1 INT_L_X16Y23/WL1END2 INT_L_X16Y24/EL1BEG3 INT_L_X16Y24/NL1BEG0 INT_L_X16Y24/NL1END_S3_0 INT_L_X16Y24/NN2BEG1 INT_L_X16Y24/NN2END1 INT_L_X16Y25/BYP_ALT0 INT_L_X16Y25/BYP_L0 INT_L_X16Y25/EL1BEG_N3 INT_L_X16Y25/NL1END0 INT_L_X16Y25/NN2A1 INT_L_X16Y26/IMUX_L10 INT_L_X16Y26/NN2END1 INT_R_X17Y21/IMUX11 INT_R_X17Y21/SE2END1 INT_R_X17Y23/SL1END3 INT_R_X17Y23/WL1BEG2 INT_R_X17Y24/EL1END3 INT_R_X17Y24/SL1BEG3 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X16Y25/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X17Y21/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X16Y22/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X16Y22/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_L_X16Y23/INT_L.WL1END2->>IMUX_L5 INT_L_X16Y24/INT_L.NN2END1->>NL1BEG0 INT_L_X16Y24/INT_L.NN2END1->>NN2BEG1 INT_L_X16Y25/INT_L.BYP_ALT0->>BYP_L0 INT_L_X16Y25/INT_L.NL1END0->>BYP_ALT0 INT_L_X16Y25/INT_L.NL1END0->>EL1BEG_N3 INT_L_X16Y26/INT_L.NN2END1->>IMUX_L10 INT_R_X17Y21/INT_R.SE2END1->>IMUX11 INT_R_X17Y23/INT_R.SL1END3->>WL1BEG2 INT_R_X17Y24/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sigma_reg_n_0_[10] - 
wires: CLBLL_L_X12Y23/CLBLL_EE4BEG1 CLBLL_L_X12Y23/CLBLL_IMUX31 CLBLL_L_X12Y23/CLBLL_LL_C5 CLBLL_L_X12Y24/CLBLL_EL1BEG0 CLBLL_L_X14Y23/CLBLL_EE4B1 CLBLL_L_X16Y23/CLBLL_EE2BEG1 CLBLL_R_X13Y23/CLBLL_EE4B1 CLBLL_R_X15Y23/CLBLL_EE2BEG1 CLBLL_R_X17Y23/CLBLL_IMUX15 CLBLL_R_X17Y23/CLBLL_LL_B1 CLBLM_R_X11Y23/CLBLM_EE4BEG1 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y23/CLBLM_M_BQ CLBLM_R_X11Y24/CLBLM_EL1BEG0 INT_L_X12Y23/EE4A1 INT_L_X12Y23/EL1END_S3_0 INT_L_X12Y23/IMUX_L31 INT_L_X12Y24/EL1END0 INT_L_X14Y23/EE4C1 INT_L_X16Y23/EE2A1 INT_R_X11Y23/EE4BEG1 INT_R_X11Y23/LOGIC_OUTS5 INT_R_X11Y23/NR1BEG1 INT_R_X11Y24/EL1BEG0 INT_R_X11Y24/NR1END1 INT_R_X13Y23/EE4B1 INT_R_X15Y23/EE2BEG1 INT_R_X15Y23/EE4END1 INT_R_X17Y23/BYP_ALT5 INT_R_X17Y23/BYP_BOUNCE5 INT_R_X17Y23/EE2END1 INT_R_X17Y23/IMUX15 VBRK_X34Y24/VBRK_EE4BEG1 VBRK_X34Y25/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X12Y23/INT_L.EL1END_S3_0->>IMUX_L31 INT_R_X11Y23/INT_R.LOGIC_OUTS5->>EE4BEG1 INT_R_X11Y23/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X11Y24/INT_R.NR1END1->>EL1BEG0 INT_R_X15Y23/INT_R.EE4END1->>EE2BEG1 INT_R_X17Y23/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X17Y23/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X17Y23/INT_R.EE2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pv[10] - 
wires: CLBLL_L_X16Y24/CLBLL_ER1BEG1 CLBLL_L_X16Y24/CLBLL_IMUX20 CLBLL_L_X16Y24/CLBLL_L_C2 CLBLL_R_X15Y24/CLBLL_ER1BEG1 CLBLL_R_X15Y24/CLBLL_LL_AQ CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS4 CLBLL_R_X17Y23/CLBLL_IMUX27 CLBLL_R_X17Y23/CLBLL_LL_B4 INT_L_X16Y23/SE2A1 INT_L_X16Y24/ER1END1 INT_L_X16Y24/IMUX_L20 INT_L_X16Y24/SE2BEG1 INT_R_X15Y24/ER1BEG1 INT_R_X15Y24/LOGIC_OUTS4 INT_R_X17Y23/IMUX27 INT_R_X17Y23/SE2END1 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X16Y24/INT_L.ER1END1->>IMUX_L20 INT_L_X16Y24/INT_L.ER1END1->>SE2BEG1 INT_R_X15Y24/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X17Y23/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[10] - 
wires: CLBLL_L_X16Y23/CLBLL_SE2A0 CLBLL_L_X16Y24/CLBLL_EE2BEG0 CLBLL_L_X16Y24/CLBLL_IMUX25 CLBLL_L_X16Y24/CLBLL_L_B5 CLBLL_R_X15Y23/CLBLL_SE2A0 CLBLL_R_X15Y24/CLBLL_EE2BEG0 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y24/CLBLL_L_AQ CLBLL_R_X17Y23/CLBLL_IMUX24 CLBLL_R_X17Y23/CLBLL_LL_B5 CLBLL_R_X17Y24/CLBLL_IMUX4 CLBLL_R_X17Y24/CLBLL_LL_A6 INT_L_X16Y23/NR1BEG0 INT_L_X16Y23/SE2END0 INT_L_X16Y24/EE2A0 INT_L_X16Y24/IMUX_L25 INT_L_X16Y24/NR1END0 INT_R_X15Y23/SE2A0 INT_R_X15Y24/EE2BEG0 INT_R_X15Y24/LOGIC_OUTS0 INT_R_X15Y24/SE2BEG0 INT_R_X17Y23/IMUX24 INT_R_X17Y23/SL1END0 INT_R_X17Y24/BYP_ALT0 INT_R_X17Y24/BYP_BOUNCE0 INT_R_X17Y24/EE2END0 INT_R_X17Y24/IMUX4 INT_R_X17Y24/SL1BEG0 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X16Y23/INT_L.SE2END0->>NR1BEG0 INT_L_X16Y24/INT_L.NR1END0->>IMUX_L25 INT_R_X15Y24/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X15Y24/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X17Y23/INT_R.SL1END0->>IMUX24 INT_R_X17Y24/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X17Y24/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X17Y24/INT_R.EE2END0->>BYP_ALT0 INT_R_X17Y24/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[11]_i_2_n_0 - 
wires: CLBLL_L_X16Y20/CLBLL_IMUX11 CLBLL_L_X16Y20/CLBLL_LL_A4 CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS9 CLBLL_L_X16Y21/CLBLL_L_B INT_L_X16Y20/IMUX_L11 INT_L_X16Y20/SL1END1 INT_L_X16Y21/LOGIC_OUTS_L9 INT_L_X16Y21/SL1BEG1 
pips: CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X16Y20/INT_L.SL1END1->>IMUX_L11 INT_L_X16Y21/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s010_out - 
wires: CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y21/CLBLL_L_A CLBLL_L_X16Y20/CLBLL_IMUX7 CLBLL_L_X16Y20/CLBLL_LL_A1 CLBLL_L_X16Y20/CLBLL_SE2A3 CLBLL_R_X15Y20/CLBLL_BYP0 CLBLL_R_X15Y20/CLBLL_L_AX CLBLL_R_X15Y20/CLBLL_SE2A3 CLBLL_R_X15Y21/CLBLL_IMUX6 CLBLL_R_X15Y21/CLBLL_L_A1 INT_L_X14Y20/SE2A0 INT_L_X14Y21/EL1BEG3 INT_L_X14Y21/LOGIC_OUTS_L8 INT_L_X14Y21/NR1BEG0 INT_L_X14Y21/SE2BEG0 INT_L_X14Y22/EL1BEG_N3 INT_L_X14Y22/NR1END0 INT_L_X16Y20/IMUX_L7 INT_L_X16Y20/SE2END3 INT_R_X15Y20/BYP0 INT_R_X15Y20/BYP_ALT0 INT_R_X15Y20/SE2A3 INT_R_X15Y20/SE2END0 INT_R_X15Y21/EL1END3 INT_R_X15Y21/IMUX6 INT_R_X15Y21/SE2BEG3 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y20/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X14Y21/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X14Y21/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X14Y22/INT_L.NR1END0->>EL1BEG_N3 INT_L_X16Y20/INT_L.SE2END3->>IMUX_L7 INT_R_X15Y20/INT_R.BYP_ALT0->>BYP0 INT_R_X15Y20/INT_R.SE2END0->>BYP_ALT0 INT_R_X15Y21/INT_R.EL1END3->>IMUX6 INT_R_X15Y21/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pv[11] - 
wires: CLBLL_L_X16Y21/CLBLL_IMUX25 CLBLL_L_X16Y21/CLBLL_L_B5 CLBLL_L_X16Y21/CLBLL_WW2END1 CLBLL_R_X15Y21/CLBLL_IMUX36 CLBLL_R_X15Y21/CLBLL_L_D2 CLBLL_R_X15Y21/CLBLL_WW2END1 CLBLL_R_X17Y22/CLBLL_LL_AQ CLBLL_R_X17Y22/CLBLL_LOGIC_OUTS4 INT_L_X16Y21/IMUX_L25 INT_L_X16Y21/SW2END0 INT_L_X16Y21/WW2A1 INT_R_X15Y21/IMUX36 INT_R_X15Y21/WW2END1 INT_R_X17Y21/SR1END1 INT_R_X17Y21/SW2A0 INT_R_X17Y21/WW2BEG1 INT_R_X17Y22/LOGIC_OUTS4 INT_R_X17Y22/SR1BEG1 INT_R_X17Y22/SW2BEG0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X17Y22/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X16Y21/INT_L.SW2END0->>IMUX_L25 INT_R_X15Y21/INT_R.WW2END1->>IMUX36 INT_R_X17Y21/INT_R.SR1END1->>WW2BEG1 INT_R_X17Y22/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X17Y22/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[11] - 
wires: CLBLL_L_X16Y21/CLBLL_ER1BEG1 CLBLL_L_X16Y21/CLBLL_IMUX19 CLBLL_L_X16Y21/CLBLL_L_B2 CLBLL_L_X16Y21/CLBLL_SW2A0 CLBLL_L_X16Y22/CLBLL_IMUX29 CLBLL_L_X16Y22/CLBLL_LL_AQ CLBLL_L_X16Y22/CLBLL_LL_C2 CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y21/CLBLL_ER1BEG1 CLBLL_R_X15Y21/CLBLL_IMUX25 CLBLL_R_X15Y21/CLBLL_L_B5 CLBLL_R_X15Y21/CLBLL_SW2A0 INT_L_X16Y21/ER1END1 INT_L_X16Y21/IMUX_L19 INT_L_X16Y21/SW2A0 INT_L_X16Y22/IMUX_L29 INT_L_X16Y22/LOGIC_OUTS_L4 INT_L_X16Y22/NL1BEG_N3 INT_L_X16Y22/SW2BEG0 INT_R_X15Y21/ER1BEG1 INT_R_X15Y21/IMUX25 INT_R_X15Y21/SW2END0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X16Y21/INT_L.ER1END1->>IMUX_L19 INT_L_X16Y22/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X16Y22/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X16Y22/INT_L.NL1BEG_N3->>IMUX_L29 INT_R_X15Y21/INT_R.SW2END0->>ER1BEG1 INT_R_X15Y21/INT_R.SW2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[11] - 
wires: CLBLL_L_X14Y19/CLBLL_IMUX19 CLBLL_L_X14Y19/CLBLL_L_B2 CLBLL_L_X14Y21/CLBLL_LL_AQ CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS4 CLBLL_L_X16Y21/CLBLL_IMUX26 CLBLL_L_X16Y21/CLBLL_L_B4 CLBLL_L_X16Y21/CLBLL_NE2A1 CLBLL_R_X15Y21/CLBLL_NE2A1 INT_L_X14Y19/IMUX_L19 INT_L_X14Y19/SR1END1 INT_L_X14Y20/ER1BEG1 INT_L_X14Y20/SL1END0 INT_L_X14Y20/SR1BEG1 INT_L_X14Y21/LOGIC_OUTS_L4 INT_L_X14Y21/SL1BEG0 INT_L_X16Y21/IMUX_L26 INT_L_X16Y21/NE2END1 INT_R_X15Y20/ER1END1 INT_R_X15Y20/NE2BEG1 INT_R_X15Y21/NE2A1 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X14Y19/INT_L.SR1END1->>IMUX_L19 INT_L_X14Y20/INT_L.SL1END0->>ER1BEG1 INT_L_X14Y20/INT_L.SL1END0->>SR1BEG1 INT_L_X14Y21/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X16Y21/INT_L.NE2END1->>IMUX_L26 INT_R_X15Y20/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[12]_i_2_n_0 - 
wires: CLBLL_R_X15Y19/CLBLL_IMUX11 CLBLL_R_X15Y19/CLBLL_LL_A4 CLBLL_R_X15Y19/CLBLL_LL_B CLBLL_R_X15Y19/CLBLL_LOGIC_OUTS13 INT_R_X15Y19/IMUX11 INT_R_X15Y19/LOGIC_OUTS13 
pips: CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y19/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X15Y19/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s011_out - 
wires: CLBLL_L_X12Y21/CLBLL_SW2A0 CLBLL_L_X12Y21/CLBLL_WL1END3 CLBLL_L_X12Y22/CLBLL_IMUX2 CLBLL_L_X12Y22/CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_BYP5 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y21/CLBLL_L_BX CLBLL_L_X14Y21/CLBLL_L_C CLBLL_L_X14Y21/CLBLL_WL1END1 CLBLL_L_X14Y22/CLBLL_NW2A2 CLBLL_L_X16Y21/CLBLL_EE2A2 CLBLL_L_X16Y21/CLBLL_WR1END3 CLBLL_R_X13Y21/CLBLL_IMUX11 CLBLL_R_X13Y21/CLBLL_LL_A4 CLBLL_R_X13Y21/CLBLL_WL1END1 CLBLL_R_X13Y22/CLBLL_IMUX3 CLBLL_R_X13Y22/CLBLL_L_A2 CLBLL_R_X13Y22/CLBLL_NW2A2 CLBLL_R_X15Y19/CLBLL_IMUX7 CLBLL_R_X15Y19/CLBLL_LL_A1 CLBLL_R_X15Y21/CLBLL_EE2A2 CLBLL_R_X15Y21/CLBLL_WR1END3 CLBLM_R_X11Y21/CLBLM_BYP0 CLBLM_R_X11Y21/CLBLM_L_AX CLBLM_R_X11Y21/CLBLM_SW2A0 CLBLM_R_X11Y21/CLBLM_WL1END3 CLBLM_R_X11Y22/CLBLM_IMUX8 CLBLM_R_X11Y22/CLBLM_M_A5 INT_L_X12Y21/SW2A0 INT_L_X12Y21/WL1BEG3 INT_L_X12Y22/IMUX_L2 INT_L_X12Y22/SW2BEG0 INT_L_X12Y22/WL1BEG_N3 INT_L_X12Y22/WL1END0 INT_L_X14Y19/ER1BEG3 INT_L_X14Y19/SS2END2 INT_L_X14Y20/SS2A2 INT_L_X14Y21/BYP_ALT5 INT_L_X14Y21/BYP_L5 INT_L_X14Y21/EE2BEG2 INT_L_X14Y21/LOGIC_OUTS_L10 INT_L_X14Y21/NW2BEG2 INT_L_X14Y21/SS2BEG2 INT_L_X14Y21/WL1BEG1 INT_L_X14Y21/WL1END1 INT_L_X14Y22/NW2A2 INT_L_X16Y21/EE2END2 INT_L_X16Y21/WR1BEG3 INT_R_X11Y21/BYP0 INT_R_X11Y21/BYP_ALT0 INT_R_X11Y21/SW2END0 INT_R_X11Y21/WL1END3 INT_R_X11Y22/IMUX8 INT_R_X11Y22/WL1END_N1_3 INT_R_X13Y21/IMUX11 INT_R_X13Y21/WL1END1 INT_R_X13Y22/IMUX3 INT_R_X13Y22/NW2END2 INT_R_X13Y22/WL1BEG0 INT_R_X15Y19/ER1END3 INT_R_X15Y19/IMUX7 INT_R_X15Y20/ER1END_N3_3 INT_R_X15Y21/EE2A2 INT_R_X15Y21/WL1BEG1 INT_R_X15Y21/WR1END3 VBRK_X34Y22/VBRK_SW2A0 VBRK_X34Y22/VBRK_WL1END3 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X12Y22/INT_L.WL1END0->>IMUX_L2 INT_L_X12Y22/INT_L.WL1END0->>SW2BEG0 INT_L_X12Y22/INT_L.WL1END0->>WL1BEG_N3 INT_L_X14Y19/INT_L.SS2END2->>ER1BEG3 INT_L_X14Y21/INT_L.BYP_ALT5->>BYP_L5 INT_L_X14Y21/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X14Y21/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X14Y21/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X14Y21/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X14Y21/INT_L.WL1END1->>BYP_ALT5 INT_L_X16Y21/INT_L.EE2END2->>WR1BEG3 INT_R_X11Y21/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y21/INT_R.SW2END0->>BYP_ALT0 INT_R_X11Y22/INT_R.WL1END_N1_3->>IMUX8 INT_R_X13Y21/INT_R.WL1END1->>IMUX11 INT_R_X13Y22/INT_R.NW2END2->>IMUX3 INT_R_X13Y22/INT_R.NW2END2->>WL1BEG0 INT_R_X15Y19/INT_R.ER1END3->>IMUX7 INT_R_X15Y21/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

sigma_reg_n_0_[12] - 
wires: CLBLL_L_X12Y22/CLBLL_ER1BEG1 CLBLL_L_X12Y22/CLBLL_IMUX35 CLBLL_L_X12Y22/CLBLL_LL_C6 CLBLL_L_X12Y22/CLBLL_SE4BEG0 CLBLL_L_X14Y18/CLBLL_EE2BEG0 CLBLL_R_X13Y18/CLBLL_EE2BEG0 CLBLL_R_X15Y19/CLBLL_IMUX24 CLBLL_R_X15Y19/CLBLL_LL_B5 CLBLM_R_X11Y22/CLBLM_ER1BEG1 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y22/CLBLM_M_AQ CLBLM_R_X11Y22/CLBLM_SE4BEG0 INT_L_X12Y18/SE6E0 INT_L_X12Y19/SE6D0 INT_L_X12Y20/SE6C0 INT_L_X12Y21/SE6B0 INT_L_X12Y22/ER1END1 INT_L_X12Y22/IMUX_L35 INT_L_X12Y22/SE6A0 INT_L_X14Y18/EE2A0 INT_R_X11Y22/ER1BEG1 INT_R_X11Y22/LOGIC_OUTS4 INT_R_X11Y22/SE6BEG0 INT_R_X13Y18/EE2BEG0 INT_R_X13Y18/SE6END0 INT_R_X15Y18/EE2END0 INT_R_X15Y18/NR1BEG0 INT_R_X15Y19/IMUX24 INT_R_X15Y19/NR1END0 VBRK_X34Y23/VBRK_ER1BEG1 VBRK_X34Y23/VBRK_SE4BEG0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y22/INT_L.ER1END1->>IMUX_L35 INT_R_X11Y22/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X11Y22/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X13Y18/INT_R.SE6END0->>EE2BEG0 INT_R_X15Y18/INT_R.EE2END0->>NR1BEG0 INT_R_X15Y19/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pv[12] - 
wires: CLBLL_L_X14Y22/CLBLL_SW2A1 CLBLL_L_X16Y19/CLBLL_SE4C1 CLBLL_L_X16Y19/CLBLL_WL1END0 CLBLL_R_X13Y22/CLBLL_IMUX35 CLBLL_R_X13Y22/CLBLL_LL_C6 CLBLL_R_X13Y22/CLBLL_SW2A1 CLBLL_R_X15Y19/CLBLL_IMUX18 CLBLL_R_X15Y19/CLBLL_LL_B2 CLBLL_R_X15Y19/CLBLL_SE4C1 CLBLL_R_X15Y19/CLBLL_WL1END0 CLBLL_R_X15Y24/CLBLL_LL_BQ CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS5 INT_L_X14Y22/SW2A1 INT_L_X14Y23/SE6BEG1 INT_L_X14Y23/SW2BEG1 INT_L_X14Y23/SW2END1 INT_L_X16Y19/SE6END1 INT_L_X16Y19/WL1BEG0 INT_R_X13Y22/IMUX35 INT_R_X13Y22/SW2END1 INT_R_X15Y19/IMUX18 INT_R_X15Y19/SE6E1 INT_R_X15Y19/WL1END0 INT_R_X15Y20/SE6D1 INT_R_X15Y21/SE6C1 INT_R_X15Y22/SE6B1 INT_R_X15Y23/SE6A1 INT_R_X15Y23/SW2A1 INT_R_X15Y24/LOGIC_OUTS5 INT_R_X15Y24/SW2BEG1 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X14Y23/INT_L.SW2END1->>SE6BEG1 INT_L_X14Y23/INT_L.SW2END1->>SW2BEG1 INT_L_X16Y19/INT_L.SE6END1->>WL1BEG0 INT_R_X13Y22/INT_R.SW2END1->>IMUX35 INT_R_X15Y19/INT_R.WL1END0->>IMUX18 INT_R_X15Y24/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[12] - 
wires: CLBLL_L_X14Y22/CLBLL_WW2END1 CLBLL_L_X16Y21/CLBLL_SW2A1 CLBLL_L_X16Y22/CLBLL_LL_BQ CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y22/CLBLL_WL1END0 CLBLL_L_X16Y22/CLBLL_WR1END2 CLBLL_R_X13Y22/CLBLL_IMUX19 CLBLL_R_X13Y22/CLBLL_L_B2 CLBLL_R_X13Y22/CLBLL_WW2END1 CLBLL_R_X15Y19/CLBLL_IMUX12 CLBLL_R_X15Y19/CLBLL_LL_B6 CLBLL_R_X15Y21/CLBLL_SW2A1 CLBLL_R_X15Y22/CLBLL_IMUX40 CLBLL_R_X15Y22/CLBLL_LL_D1 CLBLL_R_X15Y22/CLBLL_WL1END0 CLBLL_R_X15Y22/CLBLL_WR1END2 INT_L_X14Y22/WW2A1 INT_L_X16Y21/SW2A1 INT_L_X16Y22/LOGIC_OUTS_L5 INT_L_X16Y22/SW2BEG1 INT_L_X16Y22/WL1BEG0 INT_L_X16Y22/WR1BEG2 INT_R_X13Y22/IMUX19 INT_R_X13Y22/WW2END1 INT_R_X15Y19/IMUX12 INT_R_X15Y19/SS2END1 INT_R_X15Y20/SS2A1 INT_R_X15Y21/SS2BEG1 INT_R_X15Y21/SW2END1 INT_R_X15Y22/IMUX40 INT_R_X15Y22/WL1END0 INT_R_X15Y22/WR1END2 INT_R_X15Y22/WW2BEG1 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X16Y22/INT_L.LOGIC_OUTS_L5->>SW2BEG1 INT_L_X16Y22/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X16Y22/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X13Y22/INT_R.WW2END1->>IMUX19 INT_R_X15Y19/INT_R.SS2END1->>IMUX12 INT_R_X15Y21/INT_R.SW2END1->>SS2BEG1 INT_R_X15Y22/INT_R.WL1END0->>IMUX40 INT_R_X15Y22/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[13]_i_2_n_0 - 
wires: CLBLL_R_X13Y23/CLBLL_IMUX0 CLBLL_R_X13Y23/CLBLL_LL_C CLBLL_R_X13Y23/CLBLL_LL_CMUX CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS22 CLBLL_R_X13Y23/CLBLL_L_A3 INT_R_X13Y23/IMUX0 INT_R_X13Y23/LOGIC_OUTS22 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X13Y23/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s012_out - 
wires: CLBLL_L_X14Y21/CLBLL_EL1BEG2 CLBLL_L_X14Y23/CLBLL_IMUX9 CLBLL_L_X14Y23/CLBLL_L_A5 CLBLL_R_X13Y21/CLBLL_EL1BEG2 CLBLL_R_X13Y21/CLBLL_LL_D CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y23/CLBLL_IMUX6 CLBLL_R_X13Y23/CLBLL_IMUX7 CLBLL_R_X13Y23/CLBLL_LL_A1 CLBLL_R_X13Y23/CLBLL_L_A1 CLBLL_R_X13Y24/CLBLL_BYP1 CLBLL_R_X13Y24/CLBLL_LL_AX CLBLL_R_X13Y25/CLBLL_BYP1 CLBLL_R_X13Y25/CLBLL_LL_AX CLBLL_R_X13Y26/CLBLL_IMUX6 CLBLL_R_X13Y26/CLBLL_IMUX7 CLBLL_R_X13Y26/CLBLL_LL_A1 CLBLL_R_X13Y26/CLBLL_L_A1 HCLK_R_X37Y26/HCLK_NN2BEG3 INT_L_X14Y21/EL1END2 INT_L_X14Y21/NR1BEG2 INT_L_X14Y22/NL1BEG1 INT_L_X14Y22/NR1END2 INT_L_X14Y23/IMUX_L9 INT_L_X14Y23/NL1END1 INT_R_X13Y21/EL1BEG2 INT_R_X13Y21/LOGIC_OUTS15 INT_R_X13Y21/NN2BEG3 INT_R_X13Y22/NN2A3 INT_R_X13Y23/BYP_ALT6 INT_R_X13Y23/BYP_BOUNCE6 INT_R_X13Y23/IMUX6 INT_R_X13Y23/IMUX7 INT_R_X13Y23/NN2END3 INT_R_X13Y23/NR1BEG3 INT_R_X13Y24/BYP1 INT_R_X13Y24/BYP_ALT1 INT_R_X13Y24/BYP_BOUNCE_N3_6 INT_R_X13Y24/NN2BEG3 INT_R_X13Y24/NR1END3 INT_R_X13Y25/BYP1 INT_R_X13Y25/BYP_ALT1 INT_R_X13Y25/NN2A3 INT_R_X13Y25/SR1BEG_S0 INT_R_X13Y25/SR1END3 INT_R_X13Y26/IMUX6 INT_R_X13Y26/IMUX7 INT_R_X13Y26/NN2END3 INT_R_X13Y26/SR1BEG3 INT_R_X13Y26/SR1END_N3_3 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X13Y25/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X14Y21/INT_L.EL1END2->>NR1BEG2 INT_L_X14Y22/INT_L.NR1END2->>NL1BEG1 INT_L_X14Y23/INT_L.NL1END1->>IMUX_L9 INT_R_X13Y21/INT_R.LOGIC_OUTS15->>EL1BEG2 INT_R_X13Y21/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X13Y23/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X13Y23/INT_R.NN2END3->>BYP_ALT6 INT_R_X13Y23/INT_R.NN2END3->>IMUX6 INT_R_X13Y23/INT_R.NN2END3->>IMUX7 INT_R_X13Y23/INT_R.NN2END3->>NR1BEG3 INT_R_X13Y24/INT_R.BYP_ALT1->>BYP1 INT_R_X13Y24/INT_R.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_R_X13Y24/INT_R.NR1END3->>NN2BEG3 INT_R_X13Y25/INT_R.BYP_ALT1->>BYP1 INT_R_X13Y25/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X13Y25/INT_R.SR1END3->>SR1BEG_S0 INT_R_X13Y26/INT_R.NN2END3->>IMUX6 INT_R_X13Y26/INT_R.NN2END3->>IMUX7 INT_R_X13Y26/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pv[13] - 
wires: CLBLL_L_X12Y22/CLBLL_WW4C1 CLBLL_L_X12Y26/CLBLL_NE4C1 CLBLL_L_X14Y22/CLBLL_LL_BQ CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y22/CLBLL_WW4A1 CLBLL_L_X14Y23/CLBLL_NW2A1 CLBLL_R_X13Y22/CLBLL_WW4A1 CLBLL_R_X13Y23/CLBLL_IMUX22 CLBLL_R_X13Y23/CLBLL_LL_C3 CLBLL_R_X13Y23/CLBLL_NW2A1 CLBLL_R_X13Y25/CLBLL_IMUX27 CLBLL_R_X13Y25/CLBLL_LL_B4 CLBLM_R_X11Y22/CLBLM_WW4C1 CLBLM_R_X11Y26/CLBLM_NE4C1 HCLK_R_X32Y26/HCLK_NE6C1 INT_L_X10Y22/NE6BEG1 INT_L_X10Y22/WW4END1 INT_L_X12Y22/WW4B1 INT_L_X12Y25/SE2A1 INT_L_X12Y26/NE6END1 INT_L_X12Y26/SE2BEG1 INT_L_X14Y22/LOGIC_OUTS_L5 INT_L_X14Y22/NW2BEG1 INT_L_X14Y22/WW4BEG1 INT_L_X14Y23/NW2A1 INT_R_X11Y22/NE6A1 INT_R_X11Y22/WW4C1 INT_R_X11Y23/NE6B1 INT_R_X11Y24/NE6C1 INT_R_X11Y25/NE6D1 INT_R_X11Y26/NE6E1 INT_R_X13Y22/WW4A1 INT_R_X13Y23/BYP_ALT4 INT_R_X13Y23/BYP_BOUNCE4 INT_R_X13Y23/IMUX22 INT_R_X13Y23/NW2END1 INT_R_X13Y25/IMUX27 INT_R_X13Y25/SE2END1 VBRK_X34Y23/VBRK_WW4C1 VBRK_X34Y28/VBRK_NE4C1 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X10Y22/INT_L.WW4END1->>NE6BEG1 INT_L_X12Y26/INT_L.NE6END1->>SE2BEG1 INT_L_X14Y22/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X14Y22/INT_L.LOGIC_OUTS_L5->>WW4BEG1 INT_R_X13Y23/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y23/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X13Y23/INT_R.NW2END1->>BYP_ALT4 INT_R_X13Y25/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[13] - 
wires: CLBLL_L_X14Y25/CLBLL_WR1END2 CLBLL_R_X13Y23/CLBLL_IMUX35 CLBLL_R_X13Y23/CLBLL_LL_C6 CLBLL_R_X13Y25/CLBLL_IMUX21 CLBLL_R_X13Y25/CLBLL_IMUX5 CLBLL_R_X13Y25/CLBLL_L_A6 CLBLL_R_X13Y25/CLBLL_L_C4 CLBLL_R_X13Y25/CLBLL_WR1END2 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y24/CLBLL_L_BQ HCLK_R_X37Y26/HCLK_SW2END1 HCLK_R_X41Y26/HCLK_NW2A1 INT_L_X12Y23/SE2A1 INT_L_X12Y24/SE2BEG1 INT_L_X12Y24/SW2END1 INT_L_X14Y25/NW2END1 INT_L_X14Y25/WR1BEG2 INT_R_X13Y23/IMUX35 INT_R_X13Y23/SE2END1 INT_R_X13Y24/SW2A1 INT_R_X13Y25/IMUX21 INT_R_X13Y25/IMUX5 INT_R_X13Y25/SW2BEG1 INT_R_X13Y25/WR1END2 INT_R_X15Y24/LOGIC_OUTS1 INT_R_X15Y24/NW2BEG1 INT_R_X15Y25/NW2A1 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X12Y24/INT_L.SW2END1->>SE2BEG1 INT_L_X14Y25/INT_L.NW2END1->>WR1BEG2 INT_R_X13Y23/INT_R.SE2END1->>IMUX35 INT_R_X13Y25/INT_R.WR1END2->>IMUX21 INT_R_X13Y25/INT_R.WR1END2->>IMUX5 INT_R_X13Y25/INT_R.WR1END2->>SW2BEG1 INT_R_X15Y24/INT_R.LOGIC_OUTS1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[13] - 
wires: CLBLL_R_X13Y23/CLBLL_IMUX29 CLBLL_R_X13Y23/CLBLL_IMUX43 CLBLL_R_X13Y23/CLBLL_LL_AQ CLBLL_R_X13Y23/CLBLL_LL_C2 CLBLL_R_X13Y23/CLBLL_LL_D6 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS4 INT_R_X13Y23/BYP_ALT1 INT_R_X13Y23/BYP_BOUNCE1 INT_R_X13Y23/IMUX29 INT_R_X13Y23/IMUX43 INT_R_X13Y23/LOGIC_OUTS4 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X13Y23/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y23/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X13Y23/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X13Y23/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[14]_i_2_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX5 CLBLM_L_X10Y23/CLBLM_L_A6 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y24/CLBLM_M_C INT_L_X10Y23/IMUX_L5 INT_L_X10Y23/SW2END2 INT_R_X11Y23/SW2A2 INT_R_X11Y24/LOGIC_OUTS14 INT_R_X11Y24/SW2BEG2 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y24/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y23/INT_L.SW2END2->>IMUX_L5 INT_R_X11Y24/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sum[14] - 
wires: CLBLL_L_X12Y21/CLBLL_LL_A CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y22/CLBLL_NW2A0 CLBLL_L_X12Y25/CLBLL_EE2A0 CLBLL_L_X12Y25/CLBLL_IMUX9 CLBLL_L_X12Y25/CLBLL_L_A5 CLBLL_R_X13Y25/CLBLL_BYP4 CLBLL_R_X13Y25/CLBLL_LL_BX CLBLM_L_X10Y23/CLBLM_IMUX0 CLBLM_L_X10Y23/CLBLM_L_A3 CLBLM_L_X10Y25/CLBLM_BYP0 CLBLM_L_X10Y25/CLBLM_L_AX CLBLM_R_X11Y22/CLBLM_IMUX16 CLBLM_R_X11Y22/CLBLM_L_B3 CLBLM_R_X11Y22/CLBLM_NW2A0 CLBLM_R_X11Y23/CLBLM_IMUX18 CLBLM_R_X11Y23/CLBLM_M_B2 CLBLM_R_X11Y25/CLBLM_EE2A0 CLBLM_R_X11Y25/CLBLM_IMUX5 CLBLM_R_X11Y25/CLBLM_L_A6 HCLK_L_X31Y26/HCLK_NN2A0 HCLK_L_X31Y26/HCLK_NN2END_S2_0 INT_L_X10Y22/NL1BEG0 INT_L_X10Y22/NL1END_S3_0 INT_L_X10Y22/WR1END1 INT_L_X10Y23/IMUX_L0 INT_L_X10Y23/NL1END0 INT_L_X10Y23/NN2BEG0 INT_L_X10Y24/NN2A0 INT_L_X10Y24/NN2END_S2_0 INT_L_X10Y25/BYP_ALT0 INT_L_X10Y25/BYP_L0 INT_L_X10Y25/EE2BEG0 INT_L_X10Y25/EL1BEG2 INT_L_X10Y25/NL1BEG_N3 INT_L_X10Y25/NN2END0 INT_L_X12Y21/LOGIC_OUTS_L12 INT_L_X12Y21/NW2BEG0 INT_L_X12Y22/NW2A0 INT_L_X12Y25/EE2END0 INT_L_X12Y25/ER1BEG1 INT_L_X12Y25/IMUX_L9 INT_R_X11Y21/NW2END_S0_0 INT_R_X11Y22/IMUX16 INT_R_X11Y22/NN2BEG0 INT_R_X11Y22/NW2END0 INT_R_X11Y22/WR1BEG1 INT_R_X11Y23/IMUX18 INT_R_X11Y23/NN2A0 INT_R_X11Y23/NN2END_S2_0 INT_R_X11Y23/SR1BEG_S0 INT_R_X11Y24/NN2END0 INT_R_X11Y25/EE2A0 INT_R_X11Y25/EL1END2 INT_R_X11Y25/IMUX5 INT_R_X13Y25/BYP4 INT_R_X13Y25/BYP_ALT4 INT_R_X13Y25/ER1END1 VBRK_X34Y23/VBRK_NW2A0 VBRK_X34Y27/VBRK_EE2A0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y25/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y25/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y22/INT_L.WR1END1->>NL1BEG0 INT_L_X10Y23/INT_L.NL1END0->>IMUX_L0 INT_L_X10Y23/INT_L.NL1END0->>NN2BEG0 INT_L_X10Y25/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y25/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X10Y25/INT_L.NN2END0->>BYP_ALT0 INT_L_X10Y25/INT_L.NN2END0->>EE2BEG0 INT_L_X10Y25/INT_L.NN2END0->>NL1BEG_N3 INT_L_X12Y21/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_L_X12Y25/INT_L.EE2END0->>ER1BEG1 INT_L_X12Y25/INT_L.EE2END0->>IMUX_L9 INT_R_X11Y22/INT_R.NW2END0->>IMUX16 INT_R_X11Y22/INT_R.NW2END0->>NN2BEG0 INT_R_X11Y22/INT_R.NW2END0->>WR1BEG1 INT_R_X11Y23/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X11Y23/INT_R.SR1BEG_S0->>IMUX18 INT_R_X11Y25/INT_R.EL1END2->>IMUX5 INT_R_X13Y25/INT_R.BYP_ALT4->>BYP4 INT_R_X13Y25/INT_R.ER1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

sigma_reg_n_0_[14] - 
wires: CLBLM_R_X11Y23/CLBLM_IMUX23 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y23/CLBLM_L_C3 CLBLM_R_X11Y23/CLBLM_M_BMUX CLBLM_R_X11Y24/CLBLM_IMUX35 CLBLM_R_X11Y24/CLBLM_M_C6 INT_R_X11Y23/BYP_ALT7 INT_R_X11Y23/BYP_BOUNCE7 INT_R_X11Y23/IMUX23 INT_R_X11Y23/LOGIC_OUTS21 INT_R_X11Y24/BYP_BOUNCE_N3_7 INT_R_X11Y24/IMUX35 
pips: CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X11Y23/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X11Y23/INT_R.LOGIC_OUTS21->>BYP_ALT7 INT_R_X11Y23/INT_R.LOGIC_OUTS21->>IMUX23 INT_R_X11Y24/INT_R.BYP_BOUNCE_N3_7->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pv[14] - 
wires: CLBLL_L_X12Y24/CLBLL_WW4END2 CLBLL_L_X14Y24/CLBLL_WW4B2 CLBLL_R_X13Y24/CLBLL_WW4B2 CLBLL_R_X15Y24/CLBLL_LL_CQ CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y24/CLBLM_IMUX29 CLBLM_R_X11Y24/CLBLM_M_C2 CLBLM_R_X11Y24/CLBLM_WW4END2 CLBLM_R_X11Y25/CLBLM_IMUX46 CLBLM_R_X11Y25/CLBLM_L_D5 HCLK_R_X32Y26/HCLK_NN2BEG2 HCLK_R_X32Y26/HCLK_SL1END2 INT_L_X12Y24/WW4C2 INT_L_X14Y24/WW4A2 INT_R_X11Y24/IMUX29 INT_R_X11Y24/NN2BEG2 INT_R_X11Y24/SL1END2 INT_R_X11Y24/WW4END2 INT_R_X11Y25/IMUX46 INT_R_X11Y25/NN2A2 INT_R_X11Y25/SL1BEG2 INT_R_X11Y25/SR1END2 INT_R_X11Y26/NN2END2 INT_R_X11Y26/SR1BEG2 INT_R_X13Y24/WW4B2 INT_R_X15Y24/LOGIC_OUTS6 INT_R_X15Y24/WW4BEG2 VBRK_X34Y25/VBRK_WW4END2 
pips: CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_R_X11Y24/INT_R.SL1END2->>IMUX29 INT_R_X11Y24/INT_R.WW4END2->>NN2BEG2 INT_R_X11Y25/INT_R.SR1END2->>IMUX46 INT_R_X11Y25/INT_R.SR1END2->>SL1BEG2 INT_R_X11Y26/INT_R.NN2END2->>SR1BEG2 INT_R_X15Y24/INT_R.LOGIC_OUTS6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[14] - 
wires: CLBLL_L_X12Y24/CLBLL_SW2A0 CLBLL_L_X12Y25/CLBLL_IMUX34 CLBLL_L_X12Y25/CLBLL_L_C6 CLBLL_L_X12Y25/CLBLL_WR1END2 CLBLL_L_X14Y24/CLBLL_LL_BQ CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y24/CLBLL_WL1END0 CLBLL_R_X13Y24/CLBLL_WL1END0 CLBLM_R_X11Y24/CLBLM_IMUX32 CLBLM_R_X11Y24/CLBLM_M_C1 CLBLM_R_X11Y24/CLBLM_SW2A0 CLBLM_R_X11Y25/CLBLM_IMUX13 CLBLM_R_X11Y25/CLBLM_L_B6 CLBLM_R_X11Y25/CLBLM_WR1END2 HCLK_L_X36Y26/HCLK_SW2END0 HCLK_R_X37Y26/HCLK_NW2A1 INT_L_X12Y24/SW2A0 INT_L_X12Y25/IMUX_L34 INT_L_X12Y25/NW2END1 INT_L_X12Y25/SW2BEG0 INT_L_X12Y25/WR1BEG2 INT_L_X14Y24/LOGIC_OUTS_L5 INT_L_X14Y24/WL1BEG0 INT_R_X11Y24/IMUX32 INT_R_X11Y24/SW2END0 INT_R_X11Y25/IMUX13 INT_R_X11Y25/WR1END2 INT_R_X13Y24/NW2BEG1 INT_R_X13Y24/WL1END0 INT_R_X13Y25/NW2A1 VBRK_X34Y25/VBRK_SW2A0 VBRK_X34Y27/VBRK_WR1END2 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X12Y25/INT_L.NW2END1->>IMUX_L34 INT_L_X12Y25/INT_L.NW2END1->>SW2BEG0 INT_L_X12Y25/INT_L.NW2END1->>WR1BEG2 INT_L_X14Y24/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X11Y24/INT_R.SW2END0->>IMUX32 INT_R_X11Y25/INT_R.WR1END2->>IMUX13 INT_R_X13Y24/INT_R.WL1END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[15] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y20/CLBLL_L_AQ CLBLL_L_X12Y21/CLBLL_NW2A0 CLBLM_R_X11Y21/CLBLM_IMUX8 CLBLM_R_X11Y21/CLBLM_M_A5 CLBLM_R_X11Y21/CLBLM_NW2A0 CLBLM_R_X11Y22/CLBLM_IMUX39 CLBLM_R_X11Y22/CLBLM_L_D3 INT_L_X12Y20/LOGIC_OUTS_L0 INT_L_X12Y20/NW2BEG0 INT_L_X12Y21/NW2A0 INT_R_X11Y20/NW2END_S0_0 INT_R_X11Y21/IMUX8 INT_R_X11Y21/NN2BEG0 INT_R_X11Y21/NW2END0 INT_R_X11Y22/IMUX39 INT_R_X11Y22/NN2A0 INT_R_X11Y22/NN2END_S2_0 INT_R_X11Y23/NN2END0 VBRK_X34Y22/VBRK_NW2A0 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X11Y21/INT_R.NW2END0->>IMUX8 INT_R_X11Y21/INT_R.NW2END0->>NN2BEG0 INT_R_X11Y22/INT_R.NN2END_S2_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[30]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_SW2A1 CLBLL_L_X12Y20/CLBLL_IMUX11 CLBLL_L_X12Y20/CLBLL_IMUX18 CLBLL_L_X12Y20/CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_LL_B2 CLBLL_L_X12Y20/CLBLL_SE2A1 CLBLL_L_X12Y21/CLBLL_SW2A1 CLBLL_L_X12Y22/CLBLL_LL_B CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y22/CLBLL_WW2A1 CLBLM_L_X10Y18/CLBLM_IMUX11 CLBLM_L_X10Y18/CLBLM_IMUX3 CLBLM_L_X10Y18/CLBLM_IMUX35 CLBLM_L_X10Y18/CLBLM_L_A2 CLBLM_L_X10Y18/CLBLM_M_A4 CLBLM_L_X10Y18/CLBLM_M_C6 CLBLM_L_X10Y20/CLBLM_IMUX20 CLBLM_L_X10Y20/CLBLM_L_C2 CLBLM_L_X10Y21/CLBLM_IMUX10 CLBLM_L_X10Y21/CLBLM_IMUX25 CLBLM_L_X10Y21/CLBLM_L_A4 CLBLM_L_X10Y21/CLBLM_L_B5 CLBLM_L_X10Y22/CLBLM_IMUX19 CLBLM_L_X10Y22/CLBLM_IMUX5 CLBLM_L_X10Y22/CLBLM_L_A6 CLBLM_L_X10Y22/CLBLM_L_B2 CLBLM_L_X10Y23/CLBLM_IMUX19 CLBLM_L_X10Y23/CLBLM_IMUX34 CLBLM_L_X10Y23/CLBLM_L_B2 CLBLM_L_X10Y23/CLBLM_L_C6 CLBLM_R_X11Y17/CLBLM_IMUX3 CLBLM_R_X11Y17/CLBLM_L_A2 CLBLM_R_X11Y19/CLBLM_IMUX11 CLBLM_R_X11Y19/CLBLM_M_A4 CLBLM_R_X11Y19/CLBLM_SW2A1 CLBLM_R_X11Y20/CLBLM_SE2A1 CLBLM_R_X11Y21/CLBLM_IMUX27 CLBLM_R_X11Y21/CLBLM_IMUX4 CLBLM_R_X11Y21/CLBLM_M_A6 CLBLM_R_X11Y21/CLBLM_M_B4 CLBLM_R_X11Y21/CLBLM_SW2A1 CLBLM_R_X11Y22/CLBLM_WW2A1 INT_L_X10Y17/SE2A1 INT_L_X10Y18/IMUX_L11 INT_L_X10Y18/IMUX_L3 INT_L_X10Y18/IMUX_L35 INT_L_X10Y18/SE2BEG1 INT_L_X10Y18/SS2END1 INT_L_X10Y19/SS2A1 INT_L_X10Y20/IMUX_L20 INT_L_X10Y20/SR1END1 INT_L_X10Y20/SS2BEG1 INT_L_X10Y21/IMUX_L10 INT_L_X10Y21/IMUX_L25 INT_L_X10Y21/NN2BEG1 INT_L_X10Y21/SR1BEG1 INT_L_X10Y21/WL1END0 INT_L_X10Y22/IMUX_L19 INT_L_X10Y22/IMUX_L5 INT_L_X10Y22/NN2A1 INT_L_X10Y22/WR1END2 INT_L_X10Y22/WW2END1 INT_L_X10Y23/IMUX_L19 INT_L_X10Y23/IMUX_L34 INT_L_X10Y23/NN2END1 INT_L_X12Y19/SW2A1 INT_L_X12Y20/IMUX_L11 INT_L_X12Y20/IMUX_L18 INT_L_X12Y20/SE2END1 INT_L_X12Y20/SW2BEG1 INT_L_X12Y21/SW2A1 INT_L_X12Y22/LOGIC_OUTS_L13 INT_L_X12Y22/SW2BEG1 INT_L_X12Y22/WW2BEG1 INT_R_X11Y17/IMUX3 INT_R_X11Y17/SE2END1 INT_R_X11Y19/IMUX11 INT_R_X11Y19/SW2END1 INT_R_X11Y20/SE2A1 INT_R_X11Y21/IMUX27 INT_R_X11Y21/IMUX4 INT_R_X11Y21/NL1BEG1 INT_R_X11Y21/SE2BEG1 INT_R_X11Y21/SW2END1 INT_R_X11Y21/WL1BEG0 INT_R_X11Y22/NL1END1 INT_R_X11Y22/WR1BEG2 INT_R_X11Y22/WW2A1 VBRK_X34Y20/VBRK_SW2A1 VBRK_X34Y21/VBRK_SE2A1 VBRK_X34Y22/VBRK_SW2A1 VBRK_X34Y23/VBRK_WW2A1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y22/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y18/INT_L.SS2END1->>IMUX_L11 INT_L_X10Y18/INT_L.SS2END1->>IMUX_L3 INT_L_X10Y18/INT_L.SS2END1->>IMUX_L35 INT_L_X10Y18/INT_L.SS2END1->>SE2BEG1 INT_L_X10Y20/INT_L.SR1END1->>IMUX_L20 INT_L_X10Y20/INT_L.SR1END1->>SS2BEG1 INT_L_X10Y21/INT_L.WL1END0->>IMUX_L10 INT_L_X10Y21/INT_L.WL1END0->>IMUX_L25 INT_L_X10Y21/INT_L.WL1END0->>NN2BEG1 INT_L_X10Y21/INT_L.WL1END0->>SR1BEG1 INT_L_X10Y22/INT_L.WR1END2->>IMUX_L5 INT_L_X10Y22/INT_L.WW2END1->>IMUX_L19 INT_L_X10Y23/INT_L.NN2END1->>IMUX_L19 INT_L_X10Y23/INT_L.NN2END1->>IMUX_L34 INT_L_X12Y20/INT_L.SE2END1->>IMUX_L11 INT_L_X12Y20/INT_L.SE2END1->>IMUX_L18 INT_L_X12Y20/INT_L.SE2END1->>SW2BEG1 INT_L_X12Y22/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X12Y22/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X11Y17/INT_R.SE2END1->>IMUX3 INT_R_X11Y19/INT_R.SW2END1->>IMUX11 INT_R_X11Y21/INT_R.SW2END1->>IMUX27 INT_R_X11Y21/INT_R.SW2END1->>IMUX4 INT_R_X11Y21/INT_R.SW2END1->>NL1BEG1 INT_R_X11Y21/INT_R.SW2END1->>SE2BEG1 INT_R_X11Y21/INT_R.SW2END1->>WL1BEG0 INT_R_X11Y22/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

sum[15] - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX46 CLBLL_L_X12Y20/CLBLL_IMUX6 CLBLL_L_X12Y20/CLBLL_L_A1 CLBLL_L_X12Y20/CLBLL_L_D5 CLBLL_L_X12Y21/CLBLL_BYP5 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y21/CLBLL_L_BX CLBLL_L_X12Y21/CLBLL_L_D CLBLL_L_X12Y21/CLBLL_L_DMUX CLBLL_L_X12Y22/CLBLL_IMUX6 CLBLL_L_X12Y22/CLBLL_L_A1 CLBLL_L_X12Y22/CLBLL_WR1END0 CLBLM_R_X11Y21/CLBLM_BYP5 CLBLM_R_X11Y21/CLBLM_IMUX2 CLBLM_R_X11Y21/CLBLM_L_BX CLBLM_R_X11Y21/CLBLM_M_A2 CLBLM_R_X11Y22/CLBLM_IMUX0 CLBLM_R_X11Y22/CLBLM_L_A3 CLBLM_R_X11Y22/CLBLM_WR1END0 INT_L_X12Y20/IMUX_L46 INT_L_X12Y20/IMUX_L6 INT_L_X12Y20/SL1END3 INT_L_X12Y21/BYP_ALT4 INT_L_X12Y21/BYP_ALT5 INT_L_X12Y21/BYP_BOUNCE4 INT_L_X12Y21/BYP_L5 INT_L_X12Y21/LOGIC_OUTS_L11 INT_L_X12Y21/LOGIC_OUTS_L19 INT_L_X12Y21/NR1BEG3 INT_L_X12Y21/SL1BEG3 INT_L_X12Y21/WR1BEG_S0 INT_L_X12Y22/IMUX_L6 INT_L_X12Y22/NR1END3 INT_L_X12Y22/WR1BEG0 INT_R_X11Y21/BYP5 INT_R_X11Y21/BYP_ALT4 INT_R_X11Y21/BYP_ALT5 INT_R_X11Y21/BYP_BOUNCE4 INT_R_X11Y21/IMUX2 INT_R_X11Y21/SR1BEG_S0 INT_R_X11Y21/WR1END_S1_0 INT_R_X11Y22/IMUX0 INT_R_X11Y22/WR1END0 VBRK_X34Y23/VBRK_WR1END0 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X12Y20/INT_L.SL1END3->>IMUX_L46 INT_L_X12Y20/INT_L.SL1END3->>IMUX_L6 INT_L_X12Y21/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y21/INT_L.BYP_ALT5->>BYP_L5 INT_L_X12Y21/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X12Y21/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X12Y21/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_L_X12Y21/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_L_X12Y21/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 INT_L_X12Y22/INT_L.NR1END3->>IMUX_L6 INT_R_X11Y21/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y21/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y21/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X11Y21/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X11Y21/INT_R.SR1BEG_S0->>IMUX2 INT_R_X11Y21/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X11Y22/INT_R.WR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[16] - 
wires: CLBLL_L_X12Y20/CLBLL_EE2BEG0 CLBLL_R_X13Y19/CLBLL_IMUX40 CLBLL_R_X13Y19/CLBLL_LL_D1 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y19/CLBLM_L_AQ CLBLM_R_X11Y20/CLBLM_EE2BEG0 CLBLM_R_X11Y21/CLBLM_IMUX17 CLBLM_R_X11Y21/CLBLM_M_B3 INT_L_X10Y19/LOGIC_OUTS_L0 INT_L_X10Y19/NE2BEG0 INT_L_X10Y20/NE2A0 INT_L_X12Y20/EE2A0 INT_R_X11Y19/NE2END_S3_0 INT_R_X11Y20/EE2BEG0 INT_R_X11Y20/NE2END0 INT_R_X11Y20/NR1BEG0 INT_R_X11Y21/IMUX17 INT_R_X11Y21/NR1END0 INT_R_X13Y19/IMUX40 INT_R_X13Y19/SL1END0 INT_R_X13Y20/EE2END0 INT_R_X13Y20/SL1BEG0 VBRK_X34Y21/VBRK_EE2BEG0 
pips: CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y19/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_R_X11Y20/INT_R.NE2END0->>EE2BEG0 INT_R_X11Y20/INT_R.NE2END0->>NR1BEG0 INT_R_X11Y21/INT_R.NR1END0->>IMUX17 INT_R_X13Y19/INT_R.SL1END0->>IMUX40 INT_R_X13Y20/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[16]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_WW2A1 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y21/CLBLL_L_B CLBLL_L_X12Y21/CLBLL_WL1END0 CLBLL_L_X14Y19/CLBLL_IMUX11 CLBLL_L_X14Y19/CLBLL_LL_A4 CLBLL_L_X14Y19/CLBLL_WW2A1 CLBLL_L_X14Y21/CLBLL_EE2A1 CLBLL_R_X13Y19/CLBLL_WW2A1 CLBLL_R_X13Y21/CLBLL_EE2A1 CLBLM_L_X10Y19/CLBLM_IMUX3 CLBLM_L_X10Y19/CLBLM_L_A2 CLBLM_R_X11Y19/CLBLM_WW2A1 CLBLM_R_X11Y21/CLBLM_IMUX18 CLBLM_R_X11Y21/CLBLM_M_B2 CLBLM_R_X11Y21/CLBLM_WL1END0 INT_L_X10Y19/IMUX_L3 INT_L_X10Y19/WW2END1 INT_L_X12Y19/WW2BEG1 INT_L_X12Y19/WW2END1 INT_L_X12Y21/EE2BEG1 INT_L_X12Y21/LOGIC_OUTS_L9 INT_L_X12Y21/WL1BEG0 INT_L_X14Y19/IMUX_L11 INT_L_X14Y19/SS2END1 INT_L_X14Y19/WW2BEG1 INT_L_X14Y20/SS2A1 INT_L_X14Y21/EE2END1 INT_L_X14Y21/SS2BEG1 INT_R_X11Y19/WW2A1 INT_R_X11Y21/IMUX18 INT_R_X11Y21/WL1END0 INT_R_X13Y19/WW2A1 INT_R_X13Y21/EE2A1 VBRK_X34Y20/VBRK_WW2A1 VBRK_X34Y22/VBRK_WL1END0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X10Y19/INT_L.WW2END1->>IMUX_L3 INT_L_X12Y19/INT_L.WW2END1->>WW2BEG1 INT_L_X12Y21/INT_L.LOGIC_OUTS_L9->>EE2BEG1 INT_L_X12Y21/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_L_X14Y19/INT_L.SS2END1->>IMUX_L11 INT_L_X14Y19/INT_L.SS2END1->>WW2BEG1 INT_L_X14Y21/INT_L.EE2END1->>SS2BEG1 INT_R_X11Y21/INT_R.WL1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[17] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX27 CLBLM_L_X10Y21/CLBLM_M_B4 CLBLM_L_X10Y22/CLBLM_IMUX9 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y22/CLBLM_L_A5 CLBLM_L_X10Y22/CLBLM_M_AQ INT_L_X10Y21/IMUX_L27 INT_L_X10Y21/SR1END1 INT_L_X10Y22/IMUX_L9 INT_L_X10Y22/LOGIC_OUTS_L4 INT_L_X10Y22/SR1BEG1 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y21/INT_L.SR1END1->>IMUX_L27 INT_L_X10Y22/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X10Y22/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[17]_i_2_n_0 - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX2 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y21/CLBLM_L_D CLBLM_L_X10Y21/CLBLM_L_DMUX CLBLM_L_X10Y21/CLBLM_M_A2 CLBLM_L_X10Y22/CLBLM_IMUX6 CLBLM_L_X10Y22/CLBLM_IMUX7 CLBLM_L_X10Y22/CLBLM_L_A1 CLBLM_L_X10Y22/CLBLM_M_A1 INT_L_X10Y21/IMUX_L2 INT_L_X10Y21/LOGIC_OUTS_L11 INT_L_X10Y21/LOGIC_OUTS_L19 INT_L_X10Y21/NR1BEG3 INT_L_X10Y22/IMUX_L6 INT_L_X10Y22/IMUX_L7 INT_L_X10Y22/NR1END3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y21/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X10Y21/INT_L.LOGIC_OUTS_L19->>IMUX_L2 INT_L_X10Y22/INT_L.NR1END3->>IMUX_L6 INT_L_X10Y22/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[18] - 
wires: CLBLL_L_X12Y22/CLBLL_EE2BEG1 CLBLL_L_X12Y22/CLBLL_IMUX43 CLBLL_L_X12Y22/CLBLL_LL_D6 CLBLM_L_X10Y22/CLBLM_IMUX25 CLBLM_L_X10Y22/CLBLM_L_B5 CLBLM_R_X11Y22/CLBLM_EE2BEG1 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y22/CLBLM_M_BQ INT_L_X10Y22/IMUX_L25 INT_L_X10Y22/WL1END0 INT_L_X12Y22/EE2A1 INT_L_X12Y22/IMUX_L43 INT_L_X12Y22/WR1END2 INT_R_X11Y22/EE2BEG1 INT_R_X11Y22/LOGIC_OUTS5 INT_R_X11Y22/WL1BEG0 INT_R_X13Y22/EE2END1 INT_R_X13Y22/WR1BEG2 VBRK_X34Y23/VBRK_EE2BEG1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y22/INT_L.WL1END0->>IMUX_L25 INT_L_X12Y22/INT_L.WR1END2->>IMUX_L43 INT_R_X11Y22/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X11Y22/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X13Y22/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[18]_i_2_n_0 - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX1 CLBLL_L_X12Y22/CLBLL_LL_A3 CLBLL_L_X12Y23/CLBLL_NE2A0 CLBLM_L_X10Y22/CLBLM_IMUX16 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y22/CLBLM_L_B3 CLBLM_L_X10Y22/CLBLM_L_C CLBLM_R_X11Y22/CLBLM_IMUX17 CLBLM_R_X11Y22/CLBLM_M_B3 CLBLM_R_X11Y23/CLBLM_NE2A0 INT_L_X10Y21/ER1BEG_S0 INT_L_X10Y21/SR1END3 INT_L_X10Y22/ER1BEG0 INT_L_X10Y22/IMUX_L16 INT_L_X10Y22/LOGIC_OUTS_L10 INT_L_X10Y22/SR1BEG3 INT_L_X10Y22/SR1END_N3_3 INT_L_X12Y22/IMUX_L1 INT_L_X12Y22/NE2END_S3_0 INT_L_X12Y22/SL1END0 INT_L_X12Y23/NE2END0 INT_L_X12Y23/SL1BEG0 INT_R_X11Y22/ER1END0 INT_R_X11Y22/IMUX17 INT_R_X11Y22/NE2BEG0 INT_R_X11Y23/NE2A0 VBRK_X34Y24/VBRK_NE2A0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y21/INT_L.SR1END3->>ER1BEG_S0 INT_L_X10Y22/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X10Y22/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X12Y22/INT_L.SL1END0->>IMUX_L1 INT_L_X12Y23/INT_L.NE2END0->>SL1BEG0 INT_R_X11Y22/INT_R.ER1END0->>IMUX17 INT_R_X11Y22/INT_R.ER1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[19] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX16 CLBLM_L_X10Y23/CLBLM_L_B3 CLBLM_L_X10Y24/CLBLM_IMUX25 CLBLM_L_X10Y24/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y24/CLBLM_L_B5 CLBLM_L_X10Y24/CLBLM_M_AQ INT_L_X10Y23/IMUX_L16 INT_L_X10Y23/SL1END0 INT_L_X10Y24/IMUX_L25 INT_L_X10Y24/LOGIC_OUTS_L4 INT_L_X10Y24/SL1BEG0 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y24/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y23/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y24/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X10Y24/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[19]_i_2_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX26 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y23/CLBLM_L_B4 CLBLM_L_X10Y23/CLBLM_M_C CLBLM_L_X10Y23/CLBLM_M_CMUX CLBLM_L_X10Y24/CLBLM_IMUX8 CLBLM_L_X10Y24/CLBLM_IMUX9 CLBLM_L_X10Y24/CLBLM_L_A5 CLBLM_L_X10Y24/CLBLM_M_A5 INT_L_X10Y23/BYP_ALT0 INT_L_X10Y23/BYP_BOUNCE0 INT_L_X10Y23/IMUX_L26 INT_L_X10Y23/LOGIC_OUTS_L22 INT_L_X10Y23/NR1BEG0 INT_L_X10Y24/IMUX_L8 INT_L_X10Y24/IMUX_L9 INT_L_X10Y24/NR1END0 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y23/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y23/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X10Y23/INT_L.LOGIC_OUTS_L22->>BYP_ALT0 INT_L_X10Y23/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X10Y24/INT_L.NR1END0->>IMUX_L8 INT_L_X10Y24/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[1]_i_2_n_0 - 
wires: CLBLM_R_X11Y25/CLBLM_IMUX4 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y25/CLBLM_M_A6 CLBLM_R_X11Y25/CLBLM_M_C INT_R_X11Y25/IMUX4 INT_R_X11Y25/LOGIC_OUTS14 
pips: CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y25/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y25/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s00_out - 
wires: CLBLL_L_X12Y24/CLBLL_EL1BEG3 CLBLL_L_X12Y25/CLBLL_IMUX7 CLBLL_L_X12Y25/CLBLL_LL_A1 CLBLL_L_X12Y25/CLBLL_NE2A0 CLBLL_R_X13Y24/CLBLL_BYP4 CLBLL_R_X13Y24/CLBLL_LL_BX CLBLL_R_X13Y25/CLBLL_BYP3 CLBLL_R_X13Y25/CLBLL_LL_CX CLBLM_R_X11Y24/CLBLM_EL1BEG3 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y24/CLBLM_M_A CLBLM_R_X11Y25/CLBLM_IMUX8 CLBLM_R_X11Y25/CLBLM_M_A5 CLBLM_R_X11Y25/CLBLM_NE2A0 HCLK_L_X36Y26/HCLK_EL1BEG3 HCLK_L_X36Y26/HCLK_NE2BEG3 HCLK_L_X36Y26/HCLK_NE2END_S3_0 HCLK_L_X36Y26/HCLK_NR1BEG3 HCLK_R_X32Y26/HCLK_EL1BEG3 HCLK_R_X32Y26/HCLK_NE2BEG0 HCLK_R_X32Y26/HCLK_NR1BEG0 INT_L_X12Y24/EL1BEG3 INT_L_X12Y24/EL1END3 INT_L_X12Y24/NE2BEG3 INT_L_X12Y24/NE2END_S3_0 INT_L_X12Y24/NR1BEG3 INT_L_X12Y25/EL1BEG_N3 INT_L_X12Y25/IMUX_L7 INT_L_X12Y25/NE2A3 INT_L_X12Y25/NE2END0 INT_L_X12Y25/NR1END3 INT_R_X11Y24/EL1BEG3 INT_R_X11Y24/LOGIC_OUTS12 INT_R_X11Y24/NE2BEG0 INT_R_X11Y24/NR1BEG0 INT_R_X11Y25/EL1BEG_N3 INT_R_X11Y25/IMUX8 INT_R_X11Y25/NE2A0 INT_R_X11Y25/NR1END0 INT_R_X13Y24/BYP4 INT_R_X13Y24/BYP_ALT4 INT_R_X13Y24/EL1END3 INT_R_X13Y24/FAN_ALT1 INT_R_X13Y24/FAN_BOUNCE1 INT_R_X13Y25/BYP3 INT_R_X13Y25/BYP_ALT3 INT_R_X13Y25/NE2END3 VBRK_X34Y25/VBRK_EL1BEG3 VBRK_X34Y27/VBRK_NE2A0 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X13Y25/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLM_R_X11Y24/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X12Y24/INT_L.EL1END3->>NE2BEG3 INT_L_X12Y24/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y25/INT_L.NE2END0->>EL1BEG_N3 INT_L_X12Y25/INT_L.NR1END3->>IMUX_L7 INT_R_X11Y24/INT_R.LOGIC_OUTS12->>NE2BEG0 INT_R_X11Y24/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X11Y25/INT_R.NR1END0->>EL1BEG_N3 INT_R_X11Y25/INT_R.NR1END0->>IMUX8 INT_R_X13Y24/INT_R.BYP_ALT4->>BYP4 INT_R_X13Y24/INT_R.EL1END3->>FAN_ALT1 INT_R_X13Y24/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y24/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X13Y25/INT_R.BYP_ALT3->>BYP3 INT_R_X13Y25/INT_R.NE2END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pv[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX20 CLBLL_L_X12Y24/CLBLL_L_C2 CLBLL_L_X12Y25/CLBLL_NW2A3 CLBLL_L_X14Y22/CLBLL_LL_DQ CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS7 CLBLL_L_X14Y23/CLBLL_NW2A3 CLBLL_R_X13Y23/CLBLL_NW2A3 CLBLM_R_X11Y25/CLBLM_IMUX22 CLBLM_R_X11Y25/CLBLM_M_C3 CLBLM_R_X11Y25/CLBLM_NW2A3 HCLK_L_X36Y26/HCLK_NW2A3 INT_L_X12Y24/FAN_ALT1 INT_L_X12Y24/FAN_BOUNCE1 INT_L_X12Y24/IMUX_L20 INT_L_X12Y24/NW2BEG3 INT_L_X12Y24/NW2END3 INT_L_X12Y25/NW2A3 INT_L_X14Y22/LOGIC_OUTS_L7 INT_L_X14Y22/NW2BEG3 INT_L_X14Y23/NW2A3 INT_R_X11Y25/IMUX22 INT_R_X11Y25/NW2END3 INT_R_X13Y23/NW2BEG3 INT_R_X13Y23/NW2END3 INT_R_X13Y24/NW2A3 VBRK_X34Y27/VBRK_NW2A3 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X12Y24/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y24/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X12Y24/INT_L.NW2END3->>FAN_ALT1 INT_L_X12Y24/INT_L.NW2END3->>NW2BEG3 INT_L_X14Y22/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X11Y25/INT_R.NW2END3->>IMUX22 INT_R_X13Y23/INT_R.NW2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX37 CLBLL_L_X12Y24/CLBLL_L_D4 CLBLL_L_X12Y25/CLBLL_IMUX29 CLBLL_L_X12Y25/CLBLL_LL_C2 CLBLL_L_X12Y26/CLBLL_NW2A0 CLBLL_L_X14Y24/CLBLL_LL_DQ CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS7 CLBLL_L_X14Y24/CLBLL_WW2A3 CLBLL_R_X13Y24/CLBLL_WW2A3 CLBLM_R_X11Y25/CLBLM_IMUX31 CLBLM_R_X11Y25/CLBLM_M_C5 CLBLM_R_X11Y26/CLBLM_NW2A0 HCLK_L_X36Y26/HCLK_WW2END3 INT_L_X12Y24/FAN_ALT3 INT_L_X12Y24/FAN_BOUNCE3 INT_L_X12Y24/IMUX_L37 INT_L_X12Y24/WW2END3 INT_L_X12Y25/IMUX_L29 INT_L_X12Y25/NL1BEG_N3 INT_L_X12Y25/NW2BEG0 INT_L_X12Y25/WW2END_N0_3 INT_L_X12Y26/NW2A0 INT_L_X14Y24/LOGIC_OUTS_L7 INT_L_X14Y24/WW2BEG3 INT_R_X11Y25/IMUX31 INT_R_X11Y25/NW2END_S0_0 INT_R_X11Y26/NW2END0 INT_R_X13Y24/WW2A3 VBRK_X34Y28/VBRK_NW2A0 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X12Y24/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X12Y24/INT_L.FAN_BOUNCE3->>IMUX_L37 INT_L_X12Y24/INT_L.WW2END3->>FAN_ALT3 INT_L_X12Y25/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X12Y25/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X12Y25/INT_L.WW2END_N0_3->>NW2BEG0 INT_L_X14Y24/INT_L.LOGIC_OUTS_L7->>WW2BEG3 INT_R_X11Y25/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[1] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX43 CLBLL_L_X12Y23/CLBLL_LL_D6 CLBLL_L_X12Y23/CLBLL_SE2A1 CLBLM_R_X11Y23/CLBLM_SE2A1 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y24/CLBLM_M_BQ CLBLM_R_X11Y25/CLBLM_IMUX32 CLBLM_R_X11Y25/CLBLM_M_C1 HCLK_R_X32Y26/HCLK_NL1BEG0 HCLK_R_X32Y26/HCLK_NL1END_S3_0 INT_L_X12Y23/IMUX_L43 INT_L_X12Y23/SE2END1 INT_R_X11Y23/SE2A1 INT_R_X11Y24/LOGIC_OUTS5 INT_R_X11Y24/NL1BEG0 INT_R_X11Y24/NL1END_S3_0 INT_R_X11Y24/SE2BEG1 INT_R_X11Y25/IMUX32 INT_R_X11Y25/NL1END0 VBRK_X34Y24/VBRK_SE2A1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X11Y24/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X12Y23/INT_L.SE2END1->>IMUX_L43 INT_R_X11Y24/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X11Y24/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X11Y25/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[20] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX20 CLBLM_L_X10Y23/CLBLM_L_C2 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y22/CLBLM_M_AMUX CLBLM_R_X11Y23/CLBLM_IMUX42 CLBLM_R_X11Y23/CLBLM_L_D6 INT_L_X10Y23/EL1BEG1 INT_L_X10Y23/IMUX_L20 INT_L_X10Y23/NW2END2 INT_R_X11Y22/LOGIC_OUTS20 INT_R_X11Y22/NW2BEG2 INT_R_X11Y23/EL1END1 INT_R_X11Y23/IMUX42 INT_R_X11Y23/NW2A2 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y23/INT_L.NW2END2->>EL1BEG1 INT_L_X10Y23/INT_L.NW2END2->>IMUX_L20 INT_R_X11Y22/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X11Y23/INT_R.EL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[20]_i_2_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX21 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y23/CLBLM_L_C4 CLBLM_L_X10Y23/CLBLM_M_A CLBLM_R_X11Y22/CLBLM_IMUX2 CLBLM_R_X11Y22/CLBLM_M_A2 CLBLM_R_X11Y23/CLBLM_IMUX3 CLBLM_R_X11Y23/CLBLM_L_A2 INT_L_X10Y23/ER1BEG1 INT_L_X10Y23/IMUX_L21 INT_L_X10Y23/LOGIC_OUTS_L12 INT_L_X10Y23/NL1BEG_N3 INT_R_X11Y22/IMUX2 INT_R_X11Y22/SL1END1 INT_R_X11Y23/ER1END1 INT_R_X11Y23/IMUX3 INT_R_X11Y23/SL1BEG1 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y23/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X10Y23/INT_L.NL1BEG_N3->>IMUX_L21 INT_R_X11Y22/INT_R.SL1END1->>IMUX2 INT_R_X11Y23/INT_R.ER1END1->>IMUX3 INT_R_X11Y23/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[21] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX7 CLBLM_L_X10Y18/CLBLM_M_A1 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y19/CLBLM_L_AMUX CLBLM_L_X10Y20/CLBLM_EL1BEG1 CLBLM_L_X10Y20/CLBLM_IMUX18 CLBLM_L_X10Y20/CLBLM_M_B2 CLBLM_L_X10Y20/CLBLM_NW2A2 DSP_R_X9Y20/DSP_EL1BEG1_0 DSP_R_X9Y20/DSP_NW2A2_0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_NW2A2 INT_L_X10Y18/IMUX_L7 INT_L_X10Y18/SR1END3 INT_L_X10Y19/LOGIC_OUTS_L16 INT_L_X10Y19/NW2BEG2 INT_L_X10Y19/SR1BEG3 INT_L_X10Y19/SR1END_N3_3 INT_L_X10Y20/EL1END1 INT_L_X10Y20/IMUX_L18 INT_L_X10Y20/NW2A2 INT_R_X9Y20/EL1BEG1 INT_R_X9Y20/NW2END2 VBRK_X29Y21/VBRK_EL1BEG1 VBRK_X29Y21/VBRK_NW2A2 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X10Y18/INT_L.SR1END3->>IMUX_L7 INT_L_X10Y19/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X10Y20/INT_L.EL1END1->>IMUX_L18 INT_R_X9Y20/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[31]_i_5_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_SE4C2 CLBLL_L_X12Y20/CLBLL_IMUX2 CLBLL_L_X12Y20/CLBLL_LL_A2 CLBLL_L_X12Y20/CLBLL_NE2A1 CLBLL_L_X12Y22/CLBLL_EE2A1 CLBLL_L_X12Y22/CLBLL_IMUX27 CLBLL_L_X12Y22/CLBLL_LL_B4 CLBLL_L_X14Y18/CLBLL_EL1BEG1 CLBLL_L_X14Y18/CLBLL_IMUX11 CLBLL_L_X14Y18/CLBLL_LL_A4 CLBLL_L_X14Y19/CLBLL_IMUX28 CLBLL_L_X14Y19/CLBLL_LL_C4 CLBLL_R_X13Y18/CLBLL_EL1BEG1 CLBLL_R_X13Y18/CLBLL_IMUX27 CLBLL_R_X13Y18/CLBLL_LL_B4 CLBLM_L_X10Y18/CLBLM_IMUX12 CLBLM_L_X10Y18/CLBLM_IMUX28 CLBLM_L_X10Y18/CLBLM_IMUX4 CLBLM_L_X10Y18/CLBLM_M_A6 CLBLM_L_X10Y18/CLBLM_M_B6 CLBLM_L_X10Y18/CLBLM_M_C4 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y19/CLBLM_L_C CLBLM_L_X10Y20/CLBLM_IMUX9 CLBLM_L_X10Y20/CLBLM_L_A5 CLBLM_R_X11Y17/CLBLM_SE4C2 CLBLM_R_X11Y20/CLBLM_NE2A1 CLBLM_R_X11Y22/CLBLM_EE2A1 INT_L_X10Y18/IMUX_L12 INT_L_X10Y18/IMUX_L28 INT_L_X10Y18/IMUX_L4 INT_L_X10Y18/SL1END2 INT_L_X10Y19/BYP_ALT3 INT_L_X10Y19/BYP_BOUNCE3 INT_L_X10Y19/EL1BEG1 INT_L_X10Y19/LOGIC_OUTS_L10 INT_L_X10Y19/NN2BEG2 INT_L_X10Y19/SL1BEG2 INT_L_X10Y20/BYP_BOUNCE_N3_3 INT_L_X10Y20/IMUX_L9 INT_L_X10Y20/NN2A2 INT_L_X10Y21/NL1BEG1 INT_L_X10Y21/NN2END2 INT_L_X10Y21/SE6BEG2 INT_L_X10Y22/EE2BEG1 INT_L_X10Y22/NL1END1 INT_L_X12Y17/NE2BEG2 INT_L_X12Y17/SE6END2 INT_L_X12Y18/NE2A2 INT_L_X12Y20/IMUX_L2 INT_L_X12Y20/NE2END1 INT_L_X12Y22/EE2END1 INT_L_X12Y22/IMUX_L27 INT_L_X14Y18/EL1END1 INT_L_X14Y18/IMUX_L11 INT_L_X14Y18/NR1BEG1 INT_L_X14Y19/GFAN1 INT_L_X14Y19/IMUX_L28 INT_L_X14Y19/NR1END1 INT_R_X11Y17/SE6E2 INT_R_X11Y18/SE6D2 INT_R_X11Y19/EL1END1 INT_R_X11Y19/NE2BEG1 INT_R_X11Y19/SE6C2 INT_R_X11Y20/NE2A1 INT_R_X11Y20/SE6B2 INT_R_X11Y21/SE6A2 INT_R_X11Y22/EE2A1 INT_R_X13Y18/EL1BEG1 INT_R_X13Y18/IMUX27 INT_R_X13Y18/NE2END2 VBRK_X34Y18/VBRK_SE4C2 VBRK_X34Y21/VBRK_NE2A1 VBRK_X34Y23/VBRK_EE2A1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y18/INT_L.SL1END2->>IMUX_L12 INT_L_X10Y18/INT_L.SL1END2->>IMUX_L28 INT_L_X10Y18/INT_L.SL1END2->>IMUX_L4 INT_L_X10Y19/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X10Y19/INT_L.LOGIC_OUTS_L10->>BYP_ALT3 INT_L_X10Y19/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X10Y19/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X10Y20/INT_L.BYP_BOUNCE_N3_3->>IMUX_L9 INT_L_X10Y21/INT_L.NN2END2->>NL1BEG1 INT_L_X10Y21/INT_L.NN2END2->>SE6BEG2 INT_L_X10Y22/INT_L.NL1END1->>EE2BEG1 INT_L_X12Y17/INT_L.SE6END2->>NE2BEG2 INT_L_X12Y20/INT_L.NE2END1->>IMUX_L2 INT_L_X12Y22/INT_L.EE2END1->>IMUX_L27 INT_L_X14Y18/INT_L.EL1END1->>IMUX_L11 INT_L_X14Y18/INT_L.EL1END1->>NR1BEG1 INT_L_X14Y19/INT_L.GFAN1->>IMUX_L28 INT_L_X14Y19/INT_L.NR1END1->>GFAN1 INT_R_X11Y19/INT_R.EL1END1->>NE2BEG1 INT_R_X13Y18/INT_R.NE2END2->>EL1BEG1 INT_R_X13Y18/INT_R.NE2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a[21]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX8 CLBLM_L_X10Y18/CLBLM_M_A5 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y19/CLBLM_M_CMUX INT_L_X10Y18/IMUX_L8 INT_L_X10Y18/SL1END0 INT_L_X10Y19/LOGIC_OUTS_L22 INT_L_X10Y19/SL1BEG0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y18/INT_L.SL1END0->>IMUX_L8 INT_L_X10Y19/INT_L.LOGIC_OUTS_L22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[22]_i_2_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y17/CLBLM_L_AMUX CLBLM_L_X10Y18/CLBLM_IMUX2 CLBLM_L_X10Y18/CLBLM_M_A2 CLBLM_L_X10Y19/CLBLM_IMUX11 CLBLM_L_X10Y19/CLBLM_IMUX28 CLBLM_L_X10Y19/CLBLM_IMUX6 CLBLM_L_X10Y19/CLBLM_L_A1 CLBLM_L_X10Y19/CLBLM_M_A4 CLBLM_L_X10Y19/CLBLM_M_C4 CLBLM_L_X10Y20/CLBLM_IMUX11 CLBLM_L_X10Y20/CLBLM_M_A4 INT_L_X10Y17/LOGIC_OUTS_L16 INT_L_X10Y17/NL1BEG1 INT_L_X10Y17/NN2BEG2 INT_L_X10Y18/IMUX_L2 INT_L_X10Y18/NL1END1 INT_L_X10Y18/NN2A2 INT_L_X10Y18/NN2BEG1 INT_L_X10Y19/BYP_ALT2 INT_L_X10Y19/BYP_BOUNCE2 INT_L_X10Y19/FAN_ALT5 INT_L_X10Y19/FAN_BOUNCE5 INT_L_X10Y19/IMUX_L11 INT_L_X10Y19/IMUX_L28 INT_L_X10Y19/IMUX_L6 INT_L_X10Y19/NN2A1 INT_L_X10Y19/NN2END2 INT_L_X10Y20/BYP_BOUNCE_N3_2 INT_L_X10Y20/IMUX_L11 INT_L_X10Y20/NN2END1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X10Y17/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X10Y17/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X10Y18/INT_L.NL1END1->>IMUX_L2 INT_L_X10Y18/INT_L.NL1END1->>NN2BEG1 INT_L_X10Y19/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y19/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X10Y19/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y19/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X10Y19/INT_L.NN2END2->>BYP_ALT2 INT_L_X10Y19/INT_L.NN2END2->>FAN_ALT5 INT_L_X10Y19/INT_L.NN2END2->>IMUX_L28 INT_L_X10Y20/INT_L.NN2END1->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_reg_n_0_[21] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX10 CLBLM_L_X10Y19/CLBLM_IMUX22 CLBLM_L_X10Y19/CLBLM_IMUX4 CLBLM_L_X10Y19/CLBLM_L_A4 CLBLM_L_X10Y19/CLBLM_M_A6 CLBLM_L_X10Y19/CLBLM_M_C3 CLBLM_L_X10Y20/CLBLM_IMUX2 CLBLM_L_X10Y20/CLBLM_M_A2 CLBLM_L_X10Y22/CLBLM_IMUX18 CLBLM_L_X10Y22/CLBLM_IMUX22 CLBLM_L_X10Y22/CLBLM_IMUX46 CLBLM_L_X10Y22/CLBLM_L_D5 CLBLM_L_X10Y22/CLBLM_M_B2 CLBLM_L_X10Y22/CLBLM_M_C3 CLBLM_R_X11Y29/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y29/CLBLM_M_AQ HCLK_R_X32Y26/HCLK_SS6E0 INT_L_X10Y19/FAN_ALT1 INT_L_X10Y19/FAN_ALT3 INT_L_X10Y19/FAN_BOUNCE1 INT_L_X10Y19/FAN_BOUNCE3 INT_L_X10Y19/FAN_BOUNCE_S3_2 INT_L_X10Y19/IMUX_L10 INT_L_X10Y19/IMUX_L22 INT_L_X10Y19/IMUX_L4 INT_L_X10Y20/FAN_ALT2 INT_L_X10Y20/FAN_BOUNCE2 INT_L_X10Y20/IMUX_L2 INT_L_X10Y20/SS2END0 INT_L_X10Y21/SS2A0 INT_L_X10Y22/BYP_ALT4 INT_L_X10Y22/BYP_BOUNCE4 INT_L_X10Y22/IMUX_L18 INT_L_X10Y22/IMUX_L22 INT_L_X10Y22/IMUX_L46 INT_L_X10Y22/SR1BEG_S0 INT_L_X10Y22/SS2BEG0 INT_L_X10Y22/WL1END3 INT_L_X10Y23/WL1END_N1_3 INT_R_X11Y22/WL1BEG3 INT_R_X11Y23/SS6END0 INT_R_X11Y23/WL1BEG_N3 INT_R_X11Y24/SS6E0 INT_R_X11Y25/SS6D0 INT_R_X11Y26/SS6C0 INT_R_X11Y27/SS6B0 INT_R_X11Y28/SS6A0 INT_R_X11Y29/LOGIC_OUTS4 INT_R_X11Y29/SS6BEG0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y19/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y19/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y19/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X10Y19/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X10Y19/INT_L.FAN_BOUNCE3->>FAN_ALT1 INT_L_X10Y19/INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_L_X10Y19/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 INT_L_X10Y20/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y20/INT_L.SS2END0->>FAN_ALT2 INT_L_X10Y20/INT_L.SS2END0->>IMUX_L2 INT_L_X10Y22/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y22/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X10Y22/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X10Y22/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X10Y22/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X10Y22/INT_L.WL1END3->>IMUX_L46 INT_L_X10Y22/INT_L.WL1END3->>SR1BEG_S0 INT_R_X11Y23/INT_R.SS6END0->>WL1BEG_N3 INT_R_X11Y29/INT_R.LOGIC_OUTS4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

a_reg_n_0_[21] - 
wires: CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y18/CLBLM_M_AQ CLBLM_L_X10Y19/CLBLM_IMUX0 CLBLM_L_X10Y19/CLBLM_IMUX1 CLBLM_L_X10Y19/CLBLM_IMUX32 CLBLM_L_X10Y19/CLBLM_L_A3 CLBLM_L_X10Y19/CLBLM_M_A3 CLBLM_L_X10Y19/CLBLM_M_C1 CLBLM_L_X10Y19/CLBLM_NW2A0 CLBLM_L_X10Y20/CLBLM_IMUX1 CLBLM_L_X10Y20/CLBLM_M_A3 CLBLM_L_X10Y20/CLBLM_NE2A0 CLBLM_L_X10Y22/CLBLM_IMUX24 CLBLM_L_X10Y22/CLBLM_IMUX28 CLBLM_L_X10Y22/CLBLM_IMUX36 CLBLM_L_X10Y22/CLBLM_L_D2 CLBLM_L_X10Y22/CLBLM_M_B5 CLBLM_L_X10Y22/CLBLM_M_C4 DSP_R_X9Y15/DSP_NW2A0_4 DSP_R_X9Y20/DSP_NE2A0_0 INT_INTERFACE_R_X9Y19/INT_INTERFACE_NW2A0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_NE2A0 INT_L_X10Y18/LOGIC_OUTS_L4 INT_L_X10Y18/NR1BEG0 INT_L_X10Y18/NW2BEG0 INT_L_X10Y19/IMUX_L0 INT_L_X10Y19/IMUX_L1 INT_L_X10Y19/IMUX_L32 INT_L_X10Y19/NE2END_S3_0 INT_L_X10Y19/NR1END0 INT_L_X10Y19/NW2A0 INT_L_X10Y20/IMUX_L1 INT_L_X10Y20/NE2END0 INT_L_X10Y20/NN2BEG0 INT_L_X10Y21/NN2A0 INT_L_X10Y21/NN2END_S2_0 INT_L_X10Y22/BYP_ALT0 INT_L_X10Y22/BYP_BOUNCE0 INT_L_X10Y22/IMUX_L24 INT_L_X10Y22/IMUX_L28 INT_L_X10Y22/IMUX_L36 INT_L_X10Y22/NN2END0 INT_R_X9Y18/NW2END_S0_0 INT_R_X9Y19/NE2BEG0 INT_R_X9Y19/NW2END0 INT_R_X9Y20/NE2A0 VBRK_X29Y20/VBRK_NW2A0 VBRK_X29Y21/VBRK_NE2A0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y18/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X10Y18/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X10Y19/INT_L.NR1END0->>IMUX_L0 INT_L_X10Y19/INT_L.NR1END0->>IMUX_L1 INT_L_X10Y19/INT_L.NR1END0->>IMUX_L32 INT_L_X10Y20/INT_L.NE2END0->>IMUX_L1 INT_L_X10Y20/INT_L.NE2END0->>NN2BEG0 INT_L_X10Y22/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y22/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X10Y22/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X10Y22/INT_L.NN2END0->>BYP_ALT0 INT_L_X10Y22/INT_L.NN2END0->>IMUX_L24 INT_R_X9Y19/INT_R.NW2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

a[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[22] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y19/CLBLM_M_AQ CLBLM_L_X10Y20/CLBLM_IMUX32 CLBLM_L_X10Y20/CLBLM_M_C1 CLBLM_L_X10Y21/CLBLM_IMUX9 CLBLM_L_X10Y21/CLBLM_L_A5 INT_L_X10Y19/LOGIC_OUTS_L4 INT_L_X10Y19/NR1BEG0 INT_L_X10Y20/IMUX_L32 INT_L_X10Y20/NR1BEG0 INT_L_X10Y20/NR1END0 INT_L_X10Y21/IMUX_L9 INT_L_X10Y21/NR1END0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y19/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X10Y20/INT_L.NR1END0->>IMUX_L32 INT_L_X10Y20/INT_L.NR1END0->>NR1BEG0 INT_L_X10Y21/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[22]_i_2_n_0 - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX0 CLBLM_L_X10Y21/CLBLM_L_A3 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y22/CLBLM_L_D INT_L_X10Y20/SS2END3 INT_L_X10Y21/IMUX_L0 INT_L_X10Y21/SS2A3 INT_L_X10Y21/SS2END_N0_3 INT_L_X10Y22/LOGIC_OUTS_L11 INT_L_X10Y22/SS2BEG3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y21/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X10Y22/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[22]_i_3_n_0 - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX39 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y22/CLBLM_L_D3 CLBLM_L_X10Y22/CLBLM_M_D INT_L_X10Y22/IMUX_L39 INT_L_X10Y22/LOGIC_OUTS_L15 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y22/INT_L.LOGIC_OUTS_L15->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_3_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_WW2A1 CLBLL_L_X12Y19/CLBLL_IMUX27 CLBLL_L_X12Y19/CLBLL_IMUX35 CLBLL_L_X12Y19/CLBLL_LL_B4 CLBLL_L_X12Y19/CLBLL_LL_C6 CLBLL_L_X12Y21/CLBLL_IMUX43 CLBLL_L_X12Y21/CLBLL_LL_D6 CLBLL_L_X12Y23/CLBLL_EE2A1 CLBLM_L_X10Y17/CLBLM_IMUX25 CLBLM_L_X10Y17/CLBLM_IMUX9 CLBLM_L_X10Y17/CLBLM_L_A5 CLBLM_L_X10Y17/CLBLM_L_B5 CLBLM_L_X10Y22/CLBLM_IMUX37 CLBLM_L_X10Y22/CLBLM_L_D4 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y23/CLBLM_L_D CLBLM_L_X10Y23/CLBLM_L_DMUX CLBLM_R_X11Y17/CLBLM_WW2A1 CLBLM_R_X11Y23/CLBLM_EE2A1 INT_L_X10Y16/FAN_BOUNCE_S3_6 INT_L_X10Y17/FAN_ALT6 INT_L_X10Y17/FAN_BOUNCE6 INT_L_X10Y17/IMUX_L25 INT_L_X10Y17/IMUX_L9 INT_L_X10Y17/WW2END1 INT_L_X10Y22/IMUX_L37 INT_L_X10Y22/SR1END2 INT_L_X10Y23/EE2BEG1 INT_L_X10Y23/LOGIC_OUTS_L19 INT_L_X10Y23/SR1BEG2 INT_L_X12Y17/SS2END1 INT_L_X12Y17/WW2BEG1 INT_L_X12Y18/SS2A1 INT_L_X12Y19/IMUX_L27 INT_L_X12Y19/IMUX_L35 INT_L_X12Y19/SS2BEG1 INT_L_X12Y19/SW2END1 INT_L_X12Y20/SE2A1 INT_L_X12Y21/IMUX_L43 INT_L_X12Y21/SE2BEG1 INT_L_X12Y21/SS2END1 INT_L_X12Y22/SS2A1 INT_L_X12Y23/EE2END1 INT_L_X12Y23/SS2BEG1 INT_R_X11Y17/WW2A1 INT_R_X11Y23/EE2A1 INT_R_X13Y19/SW2A1 INT_R_X13Y20/SE2END1 INT_R_X13Y20/SW2BEG1 VBRK_X34Y18/VBRK_WW2A1 VBRK_X34Y24/VBRK_EE2A1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y17/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X10Y17/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X10Y17/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X10Y17/INT_L.WW2END1->>FAN_ALT6 INT_L_X10Y22/INT_L.SR1END2->>IMUX_L37 INT_L_X10Y23/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L19->>SR1BEG2 INT_L_X12Y17/INT_L.SS2END1->>WW2BEG1 INT_L_X12Y19/INT_L.SW2END1->>IMUX_L27 INT_L_X12Y19/INT_L.SW2END1->>IMUX_L35 INT_L_X12Y19/INT_L.SW2END1->>SS2BEG1 INT_L_X12Y21/INT_L.SS2END1->>IMUX_L43 INT_L_X12Y21/INT_L.SS2END1->>SE2BEG1 INT_L_X12Y23/INT_L.EE2END1->>SS2BEG1 INT_R_X13Y20/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

un[26]_i_5_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_WW4C1 CLBLL_L_X14Y20/CLBLL_LL_B CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y20/CLBLL_WW4A1 CLBLL_R_X13Y20/CLBLL_WW4A1 CLBLM_L_X10Y17/CLBLM_IMUX0 CLBLM_L_X10Y17/CLBLM_IMUX16 CLBLM_L_X10Y17/CLBLM_L_A3 CLBLM_L_X10Y17/CLBLM_L_B3 CLBLM_L_X10Y21/CLBLM_IMUX46 CLBLM_L_X10Y21/CLBLM_L_D5 CLBLM_L_X10Y22/CLBLM_IMUX33 CLBLM_L_X10Y22/CLBLM_IMUX41 CLBLM_L_X10Y22/CLBLM_L_C1 CLBLM_L_X10Y22/CLBLM_L_D1 CLBLM_R_X11Y20/CLBLM_WW4C1 INT_L_X10Y17/IMUX_L0 INT_L_X10Y17/IMUX_L16 INT_L_X10Y17/SL1END0 INT_L_X10Y18/SL1BEG0 INT_L_X10Y18/SS2END0 INT_L_X10Y19/SS2A0 INT_L_X10Y20/NN2BEG1 INT_L_X10Y20/SS2BEG0 INT_L_X10Y20/WW4END1 INT_L_X10Y21/FAN_BOUNCE_S3_2 INT_L_X10Y21/IMUX_L46 INT_L_X10Y21/NN2A1 INT_L_X10Y22/FAN_ALT2 INT_L_X10Y22/FAN_BOUNCE2 INT_L_X10Y22/IMUX_L33 INT_L_X10Y22/IMUX_L41 INT_L_X10Y22/NN2END1 INT_L_X12Y20/WW4B1 INT_L_X14Y20/LOGIC_OUTS_L13 INT_L_X14Y20/WW4BEG1 INT_R_X11Y20/WW4C1 INT_R_X13Y20/WW4A1 VBRK_X34Y21/VBRK_WW4C1 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y17/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y17/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y18/INT_L.SS2END0->>SL1BEG0 INT_L_X10Y20/INT_L.WW4END1->>NN2BEG1 INT_L_X10Y20/INT_L.WW4END1->>SS2BEG0 INT_L_X10Y21/INT_L.FAN_BOUNCE_S3_2->>IMUX_L46 INT_L_X10Y22/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y22/INT_L.NN2END1->>FAN_ALT2 INT_L_X10Y22/INT_L.NN2END1->>IMUX_L33 INT_L_X10Y22/INT_L.NN2END1->>IMUX_L41 INT_L_X14Y20/INT_L.LOGIC_OUTS_L13->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

un[26]_i_4_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_ER1BEG2 CLBLL_L_X12Y19/CLBLL_IMUX15 CLBLL_L_X12Y19/CLBLL_LL_B1 CLBLM_L_X10Y17/CLBLM_IMUX14 CLBLM_L_X10Y17/CLBLM_IMUX6 CLBLM_L_X10Y17/CLBLM_L_A1 CLBLM_L_X10Y17/CLBLM_L_B1 CLBLM_L_X10Y22/CLBLM_IMUX42 CLBLM_L_X10Y22/CLBLM_L_D6 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y23/CLBLM_M_B CLBLM_R_X11Y19/CLBLM_ER1BEG2 CLBLM_R_X11Y19/CLBLM_IMUX31 CLBLM_R_X11Y19/CLBLM_M_C5 INT_L_X10Y17/IMUX_L14 INT_L_X10Y17/IMUX_L6 INT_L_X10Y17/SW2END2 INT_L_X10Y21/SE2A1 INT_L_X10Y22/IMUX_L42 INT_L_X10Y22/SE2BEG1 INT_L_X10Y22/SL1END1 INT_L_X10Y23/LOGIC_OUTS_L13 INT_L_X10Y23/SL1BEG1 INT_L_X12Y19/BYP_ALT3 INT_L_X12Y19/BYP_BOUNCE3 INT_L_X12Y19/ER1END2 INT_L_X12Y19/IMUX_L15 INT_L_X12Y20/BYP_BOUNCE_N3_3 INT_R_X11Y17/SW2A2 INT_R_X11Y18/SR1END2 INT_R_X11Y18/SW2BEG2 INT_R_X11Y19/BYP_ALT5 INT_R_X11Y19/BYP_BOUNCE5 INT_R_X11Y19/ER1BEG2 INT_R_X11Y19/IMUX31 INT_R_X11Y19/SR1BEG2 INT_R_X11Y19/SS2END1 INT_R_X11Y20/SS2A1 INT_R_X11Y21/SE2END1 INT_R_X11Y21/SS2BEG1 VBRK_X34Y20/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X10Y17/INT_L.SW2END2->>IMUX_L14 INT_L_X10Y17/INT_L.SW2END2->>IMUX_L6 INT_L_X10Y22/INT_L.SL1END1->>IMUX_L42 INT_L_X10Y22/INT_L.SL1END1->>SE2BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_L_X12Y19/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X12Y19/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X12Y19/INT_L.ER1END2->>BYP_ALT3 INT_R_X11Y18/INT_R.SR1END2->>SW2BEG2 INT_R_X11Y19/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y19/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X11Y19/INT_R.SS2END1->>BYP_ALT5 INT_R_X11Y19/INT_R.SS2END1->>ER1BEG2 INT_R_X11Y19/INT_R.SS2END1->>SR1BEG2 INT_R_X11Y21/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[22] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX7 CLBLM_L_X10Y19/CLBLM_M_A1 CLBLM_L_X10Y20/CLBLM_IMUX7 CLBLM_L_X10Y20/CLBLM_M_A1 CLBLM_L_X10Y21/CLBLM_SE2A3 CLBLM_L_X10Y22/CLBLM_IMUX27 CLBLM_L_X10Y22/CLBLM_IMUX29 CLBLM_L_X10Y22/CLBLM_IMUX43 CLBLM_L_X10Y22/CLBLM_M_B4 CLBLM_L_X10Y22/CLBLM_M_C2 CLBLM_L_X10Y22/CLBLM_M_D6 CLBLM_L_X10Y22/CLBLM_SW4END3 CLBLM_L_X10Y23/CLBLM_ER1BEG0 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y26/CLBLM_M_BMUX DSP_R_X9Y20/DSP_ER1BEG0_3 DSP_R_X9Y20/DSP_SE2A3_1 DSP_R_X9Y20/DSP_SW4END3_2 HCLK_L_X31Y26/HCLK_SW6C3 INT_INTERFACE_R_X9Y21/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X9Y22/INT_INTERFACE_SW4END3 INT_INTERFACE_R_X9Y23/INT_INTERFACE_ER1BEG0 INT_L_X10Y19/IMUX_L7 INT_L_X10Y19/SL1END3 INT_L_X10Y20/IMUX_L7 INT_L_X10Y20/SL1BEG3 INT_L_X10Y20/SL1END3 INT_L_X10Y21/SE2END3 INT_L_X10Y21/SL1BEG3 INT_L_X10Y22/BYP_ALT1 INT_L_X10Y22/BYP_BOUNCE1 INT_L_X10Y22/IMUX_L27 INT_L_X10Y22/IMUX_L29 INT_L_X10Y22/IMUX_L43 INT_L_X10Y22/SL1END0 INT_L_X10Y22/SW6E3 INT_L_X10Y23/ER1END0 INT_L_X10Y23/SL1BEG0 INT_L_X10Y23/SW6D3 INT_L_X10Y24/SW6C3 INT_L_X10Y25/SW6B3 INT_L_X10Y26/SW6A3 INT_R_X11Y26/LOGIC_OUTS21 INT_R_X11Y26/SW6BEG3 INT_R_X9Y21/SE2A3 INT_R_X9Y22/ER1BEG_S0 INT_R_X9Y22/SE2BEG3 INT_R_X9Y22/SW6END3 INT_R_X9Y23/ER1BEG0 INT_R_X9Y23/SW6END_N0_3 VBRK_X29Y22/VBRK_SE2A3 VBRK_X29Y23/VBRK_SW4END3 VBRK_X29Y24/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y19/INT_L.SL1END3->>IMUX_L7 INT_L_X10Y20/INT_L.SL1END3->>IMUX_L7 INT_L_X10Y20/INT_L.SL1END3->>SL1BEG3 INT_L_X10Y21/INT_L.SE2END3->>SL1BEG3 INT_L_X10Y22/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y22/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X10Y22/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X10Y22/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X10Y22/INT_L.SL1END0->>BYP_ALT1 INT_L_X10Y23/INT_L.ER1END0->>SL1BEG0 INT_R_X11Y26/INT_R.LOGIC_OUTS21->>SW6BEG3 INT_R_X9Y22/INT_R.SW6END3->>ER1BEG_S0 INT_R_X9Y22/INT_R.SW6END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a_reg_n_0_[22] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX2 CLBLM_L_X10Y19/CLBLM_M_A2 CLBLM_L_X10Y20/CLBLM_IMUX8 CLBLM_L_X10Y20/CLBLM_M_A5 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y21/CLBLM_L_AQ CLBLM_L_X10Y22/CLBLM_IMUX17 CLBLM_L_X10Y22/CLBLM_IMUX32 CLBLM_L_X10Y22/CLBLM_IMUX40 CLBLM_L_X10Y22/CLBLM_M_B3 CLBLM_L_X10Y22/CLBLM_M_C1 CLBLM_L_X10Y22/CLBLM_M_D1 INT_L_X10Y19/IMUX_L2 INT_L_X10Y19/SR1BEG_S0 INT_L_X10Y19/WL1END3 INT_L_X10Y20/IMUX_L8 INT_L_X10Y20/SE2A0 INT_L_X10Y20/SL1END0 INT_L_X10Y20/WL1END_N1_3 INT_L_X10Y21/LOGIC_OUTS_L0 INT_L_X10Y21/NR1BEG0 INT_L_X10Y21/SE2BEG0 INT_L_X10Y21/SL1BEG0 INT_L_X10Y22/IMUX_L17 INT_L_X10Y22/IMUX_L32 INT_L_X10Y22/IMUX_L40 INT_L_X10Y22/NR1END0 INT_R_X11Y19/WL1BEG3 INT_R_X11Y20/SE2END0 INT_R_X11Y20/WL1BEG_N3 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X10Y19/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X10Y19/INT_L.WL1END3->>SR1BEG_S0 INT_L_X10Y20/INT_L.SL1END0->>IMUX_L8 INT_L_X10Y21/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X10Y21/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X10Y21/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X10Y22/INT_L.NR1END0->>IMUX_L17 INT_L_X10Y22/INT_L.NR1END0->>IMUX_L32 INT_L_X10Y22/INT_L.NR1END0->>IMUX_L40 INT_R_X11Y20/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[23] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX13 CLBLM_L_X10Y21/CLBLM_IMUX29 CLBLM_L_X10Y21/CLBLM_L_B6 CLBLM_L_X10Y21/CLBLM_M_C2 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y22/CLBLM_M_AMUX INT_L_X10Y21/IMUX_L13 INT_L_X10Y21/IMUX_L29 INT_L_X10Y21/SL1END2 INT_L_X10Y22/LOGIC_OUTS_L20 INT_L_X10Y22/SL1BEG2 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y21/INT_L.SL1END2->>IMUX_L13 INT_L_X10Y21/INT_L.SL1END2->>IMUX_L29 INT_L_X10Y22/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[23]_i_2_n_0 - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX26 CLBLM_L_X10Y21/CLBLM_IMUX7 CLBLM_L_X10Y21/CLBLM_L_B4 CLBLM_L_X10Y21/CLBLM_M_A1 CLBLM_L_X10Y22/CLBLM_IMUX8 CLBLM_L_X10Y22/CLBLM_M_A5 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y22/CLBLM_M_D INT_L_X10Y21/IMUX_L26 INT_L_X10Y21/IMUX_L7 INT_L_X10Y21/SR1BEG_S0 INT_L_X10Y21/SW2END3 INT_L_X10Y22/IMUX_L8 INT_L_X10Y22/SW2END_N0_3 INT_R_X11Y21/SW2A3 INT_R_X11Y22/LOGIC_OUTS15 INT_R_X11Y22/SW2BEG3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y21/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X10Y21/INT_L.SW2END3->>IMUX_L7 INT_L_X10Y21/INT_L.SW2END3->>SR1BEG_S0 INT_L_X10Y22/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X11Y22/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[24]_i_2_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX5 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y20/CLBLM_L_A6 CLBLM_L_X10Y20/CLBLM_L_C INT_L_X10Y20/IMUX_L5 INT_L_X10Y20/LOGIC_OUTS_L10 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y20/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[24]_i_3_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX6 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y20/CLBLM_L_A1 CLBLM_L_X10Y20/CLBLM_L_BMUX INT_L_X10Y20/IMUX_L6 INT_L_X10Y20/LOGIC_OUTS_L17 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y20/INT_L.LOGIC_OUTS_L17->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a_reg_n_0_[23] - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX34 CLBLM_L_X10Y17/CLBLM_L_C6 CLBLM_L_X10Y19/CLBLM_IMUX42 CLBLM_L_X10Y19/CLBLM_L_D6 CLBLM_L_X10Y20/CLBLM_IMUX19 CLBLM_L_X10Y20/CLBLM_IMUX3 CLBLM_L_X10Y20/CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L_B2 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y21/CLBLM_L_BQ CLBLM_R_X11Y17/CLBLM_IMUX2 CLBLM_R_X11Y17/CLBLM_M_A2 CLBLM_R_X11Y19/CLBLM_IMUX18 CLBLM_R_X11Y19/CLBLM_M_B2 CLBLM_R_X11Y20/CLBLM_IMUX2 CLBLM_R_X11Y20/CLBLM_M_A2 CLBLM_R_X11Y22/CLBLM_IMUX29 CLBLM_R_X11Y22/CLBLM_IMUX44 CLBLM_R_X11Y22/CLBLM_M_C2 CLBLM_R_X11Y22/CLBLM_M_D4 INT_L_X10Y17/IMUX_L34 INT_L_X10Y17/SS2END1 INT_L_X10Y18/SS2A1 INT_L_X10Y19/ER1BEG2 INT_L_X10Y19/IMUX_L42 INT_L_X10Y19/SL1END1 INT_L_X10Y19/SS2BEG1 INT_L_X10Y20/IMUX_L19 INT_L_X10Y20/IMUX_L3 INT_L_X10Y20/SE2A1 INT_L_X10Y20/SL1BEG1 INT_L_X10Y20/SL1END1 INT_L_X10Y21/ER1BEG2 INT_L_X10Y21/LOGIC_OUTS_L1 INT_L_X10Y21/SE2BEG1 INT_L_X10Y21/SL1BEG1 INT_R_X11Y17/IMUX2 INT_R_X11Y17/SL1END1 INT_R_X11Y18/SL1BEG1 INT_R_X11Y18/SS2END1 INT_R_X11Y19/ER1END2 INT_R_X11Y19/FAN_ALT1 INT_R_X11Y19/FAN_BOUNCE1 INT_R_X11Y19/IMUX18 INT_R_X11Y19/SS2A1 INT_R_X11Y20/IMUX2 INT_R_X11Y20/SE2END1 INT_R_X11Y20/SS2BEG1 INT_R_X11Y21/ER1END2 INT_R_X11Y21/NR1BEG2 INT_R_X11Y22/IMUX29 INT_R_X11Y22/IMUX44 INT_R_X11Y22/NR1END2 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X10Y17/INT_L.SS2END1->>IMUX_L34 INT_L_X10Y19/INT_L.SL1END1->>ER1BEG2 INT_L_X10Y19/INT_L.SL1END1->>IMUX_L42 INT_L_X10Y19/INT_L.SL1END1->>SS2BEG1 INT_L_X10Y20/INT_L.SL1END1->>IMUX_L19 INT_L_X10Y20/INT_L.SL1END1->>IMUX_L3 INT_L_X10Y20/INT_L.SL1END1->>SL1BEG1 INT_L_X10Y21/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X10Y21/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X10Y21/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X11Y17/INT_R.SL1END1->>IMUX2 INT_R_X11Y18/INT_R.SS2END1->>SL1BEG1 INT_R_X11Y19/INT_R.ER1END2->>FAN_ALT1 INT_R_X11Y19/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y19/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X11Y20/INT_R.SE2END1->>IMUX2 INT_R_X11Y20/INT_R.SE2END1->>SS2BEG1 INT_R_X11Y21/INT_R.ER1END2->>NR1BEG2 INT_R_X11Y22/INT_R.NR1END2->>IMUX29 INT_R_X11Y22/INT_R.NR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

p_reg_n_0_[23] - 
wires: CLBLL_L_X12Y22/CLBLL_WL1END3 CLBLL_L_X12Y23/CLBLL_SE2A0 CLBLM_L_X10Y17/CLBLM_IMUX30 CLBLM_L_X10Y17/CLBLM_L_C5 CLBLM_L_X10Y19/CLBLM_IMUX39 CLBLM_L_X10Y19/CLBLM_L_D3 CLBLM_L_X10Y20/CLBLM_IMUX0 CLBLM_L_X10Y20/CLBLM_IMUX26 CLBLM_L_X10Y20/CLBLM_L_A3 CLBLM_L_X10Y20/CLBLM_L_B4 CLBLM_R_X11Y17/CLBLM_IMUX8 CLBLM_R_X11Y17/CLBLM_M_A5 CLBLM_R_X11Y19/CLBLM_IMUX12 CLBLM_R_X11Y19/CLBLM_M_B6 CLBLM_R_X11Y20/CLBLM_IMUX1 CLBLM_R_X11Y20/CLBLM_M_A3 CLBLM_R_X11Y22/CLBLM_IMUX32 CLBLM_R_X11Y22/CLBLM_IMUX47 CLBLM_R_X11Y22/CLBLM_M_C1 CLBLM_R_X11Y22/CLBLM_M_D5 CLBLM_R_X11Y22/CLBLM_WL1END3 CLBLM_R_X11Y23/CLBLM_SE2A0 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y28/CLBLM_M_AQ HCLK_R_X32Y26/HCLK_SS2END0 INT_L_X10Y17/IMUX_L30 INT_L_X10Y17/WL1END3 INT_L_X10Y18/NN2BEG0 INT_L_X10Y18/WL1END_N1_3 INT_L_X10Y19/IMUX_L39 INT_L_X10Y19/NN2A0 INT_L_X10Y19/NN2END_S2_0 INT_L_X10Y20/BYP_ALT0 INT_L_X10Y20/BYP_BOUNCE0 INT_L_X10Y20/IMUX_L0 INT_L_X10Y20/IMUX_L26 INT_L_X10Y20/NN2END0 INT_L_X12Y22/WL1BEG3 INT_L_X12Y23/SE2END0 INT_L_X12Y23/WL1BEG_N3 INT_R_X11Y17/IMUX8 INT_R_X11Y17/SL1END0 INT_R_X11Y17/WL1BEG3 INT_R_X11Y18/SL1BEG0 INT_R_X11Y18/SS2END0 INT_R_X11Y18/WL1BEG_N3 INT_R_X11Y19/IMUX12 INT_R_X11Y19/SR1END1 INT_R_X11Y19/SS2A0 INT_R_X11Y20/IMUX1 INT_R_X11Y20/SR1BEG1 INT_R_X11Y20/SS2BEG0 INT_R_X11Y20/SS2END0 INT_R_X11Y21/SS2A0 INT_R_X11Y22/IMUX32 INT_R_X11Y22/IMUX47 INT_R_X11Y22/SS2BEG0 INT_R_X11Y22/SS2END0 INT_R_X11Y22/WL1END3 INT_R_X11Y23/SE2A0 INT_R_X11Y23/SS2A0 INT_R_X11Y23/WL1END_N1_3 INT_R_X11Y24/SE2BEG0 INT_R_X11Y24/SS2BEG0 INT_R_X11Y24/SS2END0 INT_R_X11Y25/SS2A0 INT_R_X11Y26/SS2BEG0 INT_R_X11Y26/SS2END0 INT_R_X11Y27/SS2A0 INT_R_X11Y28/LOGIC_OUTS4 INT_R_X11Y28/SS2BEG0 VBRK_X34Y23/VBRK_WL1END3 VBRK_X34Y24/VBRK_SE2A0 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y17/INT_L.WL1END3->>IMUX_L30 INT_L_X10Y18/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X10Y19/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X10Y20/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y20/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X10Y20/INT_L.NN2END0->>BYP_ALT0 INT_L_X10Y20/INT_L.NN2END0->>IMUX_L0 INT_L_X12Y23/INT_L.SE2END0->>WL1BEG_N3 INT_R_X11Y17/INT_R.SL1END0->>IMUX8 INT_R_X11Y18/INT_R.SS2END0->>SL1BEG0 INT_R_X11Y18/INT_R.SS2END0->>WL1BEG_N3 INT_R_X11Y19/INT_R.SR1END1->>IMUX12 INT_R_X11Y20/INT_R.SS2END0->>IMUX1 INT_R_X11Y20/INT_R.SS2END0->>SR1BEG1 INT_R_X11Y20/INT_R.SS2END0->>SS2BEG0 INT_R_X11Y22/INT_R.SS2END0->>IMUX32 INT_R_X11Y22/INT_R.SS2END0->>SS2BEG0 INT_R_X11Y22/INT_R.WL1END3->>IMUX47 INT_R_X11Y24/INT_R.SS2END0->>SE2BEG0 INT_R_X11Y24/INT_R.SS2END0->>SS2BEG0 INT_R_X11Y26/INT_R.SS2END0->>SS2BEG0 INT_R_X11Y28/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

un[24]_i_2_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX10 CLBLM_L_X10Y20/CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_IMUX11 CLBLM_R_X11Y20/CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_IMUX35 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y22/CLBLM_M_C6 CLBLM_R_X11Y22/CLBLM_M_DMUX INT_L_X10Y20/IMUX_L10 INT_L_X10Y20/WL1END0 INT_R_X11Y20/IMUX11 INT_R_X11Y20/SS2END1 INT_R_X11Y20/WL1BEG0 INT_R_X11Y21/SS2A1 INT_R_X11Y22/IMUX35 INT_R_X11Y22/LOGIC_OUTS23 INT_R_X11Y22/SS2BEG1 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y20/INT_L.WL1END0->>IMUX_L10 INT_R_X11Y20/INT_R.SS2END1->>IMUX11 INT_R_X11Y20/INT_R.SS2END1->>WL1BEG0 INT_R_X11Y22/INT_R.LOGIC_OUTS23->>IMUX35 INT_R_X11Y22/INT_R.LOGIC_OUTS23->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[24] - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX34 CLBLM_L_X10Y20/CLBLM_L_C6 CLBLM_R_X11Y20/CLBLM_IMUX28 CLBLM_R_X11Y20/CLBLM_M_C4 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y22/CLBLM_M_CQ INT_L_X10Y20/IMUX_L34 INT_L_X10Y20/WL1END1 INT_R_X11Y20/IMUX28 INT_R_X11Y20/SS2END2 INT_R_X11Y20/WL1BEG1 INT_R_X11Y21/SS2A2 INT_R_X11Y22/LOGIC_OUTS6 INT_R_X11Y22/SS2BEG2 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y20/INT_L.WL1END1->>IMUX_L34 INT_R_X11Y20/INT_R.SS2END2->>IMUX28 INT_R_X11Y20/INT_R.SS2END2->>WL1BEG1 INT_R_X11Y22/INT_R.LOGIC_OUTS6->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_reg_n_0_[24] - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX33 CLBLM_L_X10Y17/CLBLM_L_C1 CLBLM_L_X10Y19/CLBLM_IMUX37 CLBLM_L_X10Y19/CLBLM_L_D4 CLBLM_L_X10Y20/CLBLM_IMUX14 CLBLM_L_X10Y20/CLBLM_L_B1 CLBLM_R_X11Y17/CLBLM_IMUX11 CLBLM_R_X11Y17/CLBLM_M_A4 CLBLM_R_X11Y19/CLBLM_IMUX27 CLBLM_R_X11Y19/CLBLM_M_B4 CLBLM_R_X11Y20/CLBLM_IMUX7 CLBLM_R_X11Y20/CLBLM_M_A1 CLBLM_R_X11Y22/CLBLM_IMUX28 CLBLM_R_X11Y22/CLBLM_M_C4 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y26/CLBLM_M_CQ HCLK_R_X32Y26/HCLK_SS2END2 INT_L_X10Y17/FAN_ALT5 INT_L_X10Y17/FAN_BOUNCE5 INT_L_X10Y17/IMUX_L33 INT_L_X10Y17/NL1BEG2 INT_L_X10Y17/NN2BEG3 INT_L_X10Y17/WL1END2 INT_L_X10Y18/NE2BEG2 INT_L_X10Y18/NL1END2 INT_L_X10Y18/NN2A3 INT_L_X10Y19/IMUX_L37 INT_L_X10Y19/NE2A2 INT_L_X10Y19/NN2END3 INT_L_X10Y19/NR1BEG3 INT_L_X10Y20/IMUX_L14 INT_L_X10Y20/NE2BEG3 INT_L_X10Y20/NR1END3 INT_L_X10Y21/NE2A3 INT_R_X11Y17/FAN_ALT3 INT_R_X11Y17/FAN_BOUNCE3 INT_R_X11Y17/IMUX11 INT_R_X11Y17/SR1END3 INT_R_X11Y17/WL1BEG2 INT_R_X11Y18/SR1BEG3 INT_R_X11Y18/SR1END_N3_3 INT_R_X11Y18/SS6END2 INT_R_X11Y19/IMUX27 INT_R_X11Y19/NE2END2 INT_R_X11Y19/SS6E2 INT_R_X11Y20/IMUX7 INT_R_X11Y20/SL1END3 INT_R_X11Y20/SS6D2 INT_R_X11Y21/NE2END3 INT_R_X11Y21/NL1BEG2 INT_R_X11Y21/SL1BEG3 INT_R_X11Y21/SS6C2 INT_R_X11Y22/IMUX28 INT_R_X11Y22/NL1END2 INT_R_X11Y22/SS6B2 INT_R_X11Y23/SS6A2 INT_R_X11Y24/SS2END2 INT_R_X11Y24/SS6BEG2 INT_R_X11Y25/SS2A2 INT_R_X11Y26/LOGIC_OUTS6 INT_R_X11Y26/SS2BEG2 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y17/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y17/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X10Y17/INT_L.WL1END2->>FAN_ALT5 INT_L_X10Y17/INT_L.WL1END2->>NL1BEG2 INT_L_X10Y17/INT_L.WL1END2->>NN2BEG3 INT_L_X10Y18/INT_L.NL1END2->>NE2BEG2 INT_L_X10Y19/INT_L.NN2END3->>IMUX_L37 INT_L_X10Y19/INT_L.NN2END3->>NR1BEG3 INT_L_X10Y20/INT_L.NR1END3->>IMUX_L14 INT_L_X10Y20/INT_L.NR1END3->>NE2BEG3 INT_R_X11Y17/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y17/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X11Y17/INT_R.SR1END3->>FAN_ALT3 INT_R_X11Y17/INT_R.SR1END3->>WL1BEG2 INT_R_X11Y18/INT_R.SS6END2->>SR1BEG3 INT_R_X11Y19/INT_R.NE2END2->>IMUX27 INT_R_X11Y20/INT_R.SL1END3->>IMUX7 INT_R_X11Y21/INT_R.NE2END3->>NL1BEG2 INT_R_X11Y21/INT_R.NE2END3->>SL1BEG3 INT_R_X11Y22/INT_R.NL1END2->>IMUX28 INT_R_X11Y24/INT_R.SS2END2->>SS6BEG2 INT_R_X11Y26/INT_R.LOGIC_OUTS6->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a_reg_n_0_[24] - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX20 CLBLM_L_X10Y17/CLBLM_L_C2 CLBLM_L_X10Y19/CLBLM_IMUX36 CLBLM_L_X10Y19/CLBLM_L_D2 CLBLM_L_X10Y20/CLBLM_IMUX16 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y20/CLBLM_L_AQ CLBLM_L_X10Y20/CLBLM_L_B3 CLBLM_R_X11Y17/CLBLM_IMUX1 CLBLM_R_X11Y17/CLBLM_M_A3 CLBLM_R_X11Y19/CLBLM_IMUX15 CLBLM_R_X11Y19/CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_IMUX4 CLBLM_R_X11Y20/CLBLM_M_A6 CLBLM_R_X11Y22/CLBLM_IMUX22 CLBLM_R_X11Y22/CLBLM_M_C3 INT_L_X10Y16/ER1BEG_S0 INT_L_X10Y16/SR1END3 INT_L_X10Y17/ER1BEG0 INT_L_X10Y17/IMUX_L20 INT_L_X10Y17/SL1END2 INT_L_X10Y17/SR1BEG3 INT_L_X10Y17/SR1END_N3_3 INT_L_X10Y18/SL1BEG2 INT_L_X10Y18/SR1END2 INT_L_X10Y19/EL1BEG3 INT_L_X10Y19/IMUX_L36 INT_L_X10Y19/SR1BEG2 INT_L_X10Y19/SR1END1 INT_L_X10Y20/EL1BEG_N3 INT_L_X10Y20/ER1BEG1 INT_L_X10Y20/IMUX_L16 INT_L_X10Y20/LOGIC_OUTS_L0 INT_L_X10Y20/SR1BEG1 INT_R_X11Y17/ER1END0 INT_R_X11Y17/IMUX1 INT_R_X11Y19/EL1END3 INT_R_X11Y19/IMUX15 INT_R_X11Y20/ER1END1 INT_R_X11Y20/IMUX4 INT_R_X11Y20/NR1BEG1 INT_R_X11Y21/NR1BEG1 INT_R_X11Y21/NR1END1 INT_R_X11Y22/GFAN1 INT_R_X11Y22/IMUX22 INT_R_X11Y22/NR1END1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y16/INT_L.SR1END3->>ER1BEG_S0 INT_L_X10Y17/INT_L.SL1END2->>IMUX_L20 INT_L_X10Y17/INT_L.SL1END2->>SR1BEG3 INT_L_X10Y18/INT_L.SR1END2->>SL1BEG2 INT_L_X10Y19/INT_L.SR1END1->>IMUX_L36 INT_L_X10Y19/INT_L.SR1END1->>SR1BEG2 INT_L_X10Y20/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X10Y20/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X10Y20/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_R_X11Y17/INT_R.ER1END0->>IMUX1 INT_R_X11Y19/INT_R.EL1END3->>IMUX15 INT_R_X11Y20/INT_R.ER1END1->>IMUX4 INT_R_X11Y20/INT_R.ER1END1->>NR1BEG1 INT_R_X11Y21/INT_R.NR1END1->>NR1BEG1 INT_R_X11Y22/INT_R.GFAN1->>IMUX22 INT_R_X11Y22/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[25] - 
wires: CLBLL_L_X12Y18/CLBLL_WL1END3 CLBLL_L_X14Y19/CLBLL_WW4C1 CLBLL_L_X14Y20/CLBLL_WW2END3 CLBLL_L_X16Y19/CLBLL_WW4A1 CLBLL_L_X16Y20/CLBLL_WL1END3 CLBLL_L_X16Y21/CLBLL_LL_AQ CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y19/CLBLL_WW4C1 CLBLL_R_X13Y20/CLBLL_IMUX23 CLBLL_R_X13Y20/CLBLL_L_C3 CLBLL_R_X13Y20/CLBLL_WW2END3 CLBLL_R_X15Y19/CLBLL_WW4A1 CLBLL_R_X15Y20/CLBLL_WL1END3 CLBLM_R_X11Y18/CLBLM_WL1END3 CLBLM_R_X11Y19/CLBLM_IMUX8 CLBLM_R_X11Y19/CLBLM_M_A5 INT_L_X12Y18/WL1BEG3 INT_L_X12Y19/WL1BEG_N3 INT_L_X12Y19/WW4END1 INT_L_X14Y19/WW4B1 INT_L_X14Y20/WW2A3 INT_L_X16Y19/SS2END0 INT_L_X16Y19/WW4BEG1 INT_L_X16Y20/SS2A0 INT_L_X16Y20/WL1BEG3 INT_L_X16Y21/LOGIC_OUTS_L4 INT_L_X16Y21/SS2BEG0 INT_L_X16Y21/WL1BEG_N3 INT_R_X11Y18/WL1END3 INT_R_X11Y19/IMUX8 INT_R_X11Y19/WL1END_N1_3 INT_R_X13Y19/WW4C1 INT_R_X13Y20/IMUX23 INT_R_X13Y20/WW2END3 INT_R_X13Y21/WW2END_N0_3 INT_R_X15Y19/WW4A1 INT_R_X15Y20/WL1END3 INT_R_X15Y20/WW2BEG3 INT_R_X15Y21/WL1END_N1_3 VBRK_X34Y19/VBRK_WL1END3 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X12Y19/INT_L.WW4END1->>WL1BEG_N3 INT_L_X16Y19/INT_L.SS2END0->>WW4BEG1 INT_L_X16Y21/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X16Y21/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X11Y19/INT_R.WL1END_N1_3->>IMUX8 INT_R_X13Y20/INT_R.WW2END3->>IMUX23 INT_R_X15Y20/INT_R.WL1END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[25]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_EL1BEG3 CLBLL_L_X14Y21/CLBLL_NE2A3 CLBLL_L_X16Y21/CLBLL_EE2A3 CLBLL_L_X16Y21/CLBLL_IMUX7 CLBLL_L_X16Y21/CLBLL_LL_A1 CLBLL_R_X13Y20/CLBLL_IMUX6 CLBLL_R_X13Y20/CLBLL_L_A1 CLBLL_R_X13Y21/CLBLL_NE2A3 CLBLL_R_X15Y21/CLBLL_EE2A3 CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y17/CLBLM_L_B CLBLM_R_X11Y18/CLBLM_EL1BEG3 CLBLM_R_X11Y19/CLBLM_IMUX1 CLBLM_R_X11Y19/CLBLM_M_A3 INT_L_X10Y17/LOGIC_OUTS_L9 INT_L_X10Y17/NL1BEG0 INT_L_X10Y17/NL1END_S3_0 INT_L_X10Y18/NE2BEG0 INT_L_X10Y18/NL1END0 INT_L_X10Y19/NE2A0 INT_L_X12Y18/EL1END3 INT_L_X12Y18/NE2BEG3 INT_L_X12Y19/NE2A3 INT_L_X14Y21/EE2BEG3 INT_L_X14Y21/NE2END3 INT_L_X16Y21/EE2END3 INT_L_X16Y21/IMUX_L7 INT_R_X11Y18/EL1BEG3 INT_R_X11Y18/NE2END_S3_0 INT_R_X11Y19/EL1BEG_N3 INT_R_X11Y19/IMUX1 INT_R_X11Y19/NE2END0 INT_R_X13Y19/NE2END3 INT_R_X13Y19/NR1BEG3 INT_R_X13Y20/IMUX6 INT_R_X13Y20/NE2BEG3 INT_R_X13Y20/NR1END3 INT_R_X13Y21/NE2A3 INT_R_X15Y21/EE2A3 VBRK_X34Y19/VBRK_EL1BEG3 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y17/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X10Y18/INT_L.NL1END0->>NE2BEG0 INT_L_X12Y18/INT_L.EL1END3->>NE2BEG3 INT_L_X14Y21/INT_L.NE2END3->>EE2BEG3 INT_L_X16Y21/INT_L.EE2END3->>IMUX_L7 INT_R_X11Y19/INT_R.NE2END0->>EL1BEG_N3 INT_R_X11Y19/INT_R.NE2END0->>IMUX1 INT_R_X13Y19/INT_R.NE2END3->>NR1BEG3 INT_R_X13Y20/INT_R.NR1END3->>IMUX6 INT_R_X13Y20/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[26]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX17 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y18/CLBLM_L_A CLBLM_L_X10Y18/CLBLM_M_B3 INT_L_X10Y18/IMUX_L17 INT_L_X10Y18/LOGIC_OUTS_L8 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y18/INT_L.LOGIC_OUTS_L8->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[26]_i_3_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX27 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y18/CLBLM_M_B4 CLBLM_L_X10Y18/CLBLM_M_D CLBLM_L_X10Y18/CLBLM_M_DMUX INT_L_X10Y18/IMUX_L27 INT_L_X10Y18/LOGIC_OUTS_L23 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y18/INT_L.LOGIC_OUTS_L23->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a_reg_n_0_[25] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX15 CLBLM_L_X10Y18/CLBLM_IMUX19 CLBLM_L_X10Y18/CLBLM_IMUX23 CLBLM_L_X10Y18/CLBLM_L_B2 CLBLM_L_X10Y18/CLBLM_L_C3 CLBLM_L_X10Y18/CLBLM_M_B1 CLBLM_L_X10Y19/CLBLM_IMUX18 CLBLM_L_X10Y19/CLBLM_M_B2 CLBLM_R_X11Y18/CLBLM_IMUX7 CLBLM_R_X11Y18/CLBLM_M_A1 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y19/CLBLM_M_AQ INT_L_X10Y18/IMUX_L15 INT_L_X10Y18/IMUX_L19 INT_L_X10Y18/IMUX_L23 INT_L_X10Y18/SR1END1 INT_L_X10Y18/WL1END3 INT_L_X10Y19/IMUX_L18 INT_L_X10Y19/SR1BEG1 INT_L_X10Y19/WL1END_N1_3 INT_L_X10Y19/WR1END1 INT_R_X11Y18/FAN_BOUNCE_S3_4 INT_R_X11Y18/IMUX7 INT_R_X11Y18/WL1BEG3 INT_R_X11Y19/FAN_ALT4 INT_R_X11Y19/FAN_BOUNCE4 INT_R_X11Y19/LOGIC_OUTS4 INT_R_X11Y19/WL1BEG_N3 INT_R_X11Y19/WR1BEG1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y18/INT_L.SR1END1->>IMUX_L19 INT_L_X10Y18/INT_L.WL1END3->>IMUX_L15 INT_L_X10Y18/INT_L.WL1END3->>IMUX_L23 INT_L_X10Y19/INT_L.WR1END1->>IMUX_L18 INT_L_X10Y19/INT_L.WR1END1->>SR1BEG1 INT_R_X11Y18/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X11Y19/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_reg_n_0_[25] - 
wires: CLBLM_L_X10Y18/CLBLM_ER1BEG3 CLBLM_L_X10Y18/CLBLM_IMUX18 CLBLM_L_X10Y18/CLBLM_IMUX26 CLBLM_L_X10Y18/CLBLM_IMUX30 CLBLM_L_X10Y18/CLBLM_L_B4 CLBLM_L_X10Y18/CLBLM_L_C5 CLBLM_L_X10Y18/CLBLM_M_B2 CLBLM_L_X10Y18/CLBLM_SE2A1 CLBLM_L_X10Y19/CLBLM_IMUX24 CLBLM_L_X10Y19/CLBLM_M_B5 CLBLM_L_X10Y25/CLBLM_SW4END1 CLBLM_R_X11Y18/CLBLM_IMUX8 CLBLM_R_X11Y18/CLBLM_M_A5 CLBLM_R_X11Y29/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y29/CLBLM_M_BQ DSP_R_X9Y15/DSP_ER1BEG3_3 DSP_R_X9Y15/DSP_SE2A1_3 DSP_R_X9Y25/DSP_SW4END1_0 HCLK_R_X26Y26/HCLK_SS6A1 INT_INTERFACE_R_X9Y18/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y25/INT_INTERFACE_SW4END1 INT_L_X10Y18/BYP_ALT6 INT_L_X10Y18/BYP_BOUNCE6 INT_L_X10Y18/EL1BEG2 INT_L_X10Y18/ER1END3 INT_L_X10Y18/IMUX_L18 INT_L_X10Y18/IMUX_L26 INT_L_X10Y18/IMUX_L30 INT_L_X10Y18/SE2END1 INT_L_X10Y19/BYP_BOUNCE_N3_6 INT_L_X10Y19/ER1END_N3_3 INT_L_X10Y19/IMUX_L24 INT_L_X10Y25/SW6E1 INT_L_X10Y26/SW6D1 INT_L_X10Y27/SW6C1 INT_L_X10Y28/SW6B1 INT_L_X10Y29/SW6A1 INT_R_X11Y18/EL1END2 INT_R_X11Y18/FAN_ALT7 INT_R_X11Y18/FAN_BOUNCE7 INT_R_X11Y18/IMUX8 INT_R_X11Y29/LOGIC_OUTS5 INT_R_X11Y29/SW6BEG1 INT_R_X9Y18/ER1BEG3 INT_R_X9Y18/SE2A1 INT_R_X9Y18/SR1END2 INT_R_X9Y19/SE2BEG1 INT_R_X9Y19/SR1BEG2 INT_R_X9Y19/SS6END1 INT_R_X9Y20/SS6E1 INT_R_X9Y21/SS6D1 INT_R_X9Y22/SS6C1 INT_R_X9Y23/SS6B1 INT_R_X9Y24/SS6A1 INT_R_X9Y25/SS6BEG1 INT_R_X9Y25/SW6END1 VBRK_X29Y19/VBRK_ER1BEG3 VBRK_X29Y19/VBRK_SE2A1 VBRK_X29Y27/VBRK_SW4END1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y18/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X10Y18/INT_L.ER1END3->>BYP_ALT6 INT_L_X10Y18/INT_L.ER1END3->>EL1BEG2 INT_L_X10Y18/INT_L.ER1END3->>IMUX_L30 INT_L_X10Y18/INT_L.SE2END1->>IMUX_L18 INT_L_X10Y18/INT_L.SE2END1->>IMUX_L26 INT_L_X10Y19/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_R_X11Y18/INT_R.EL1END2->>FAN_ALT7 INT_R_X11Y18/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y18/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X11Y29/INT_R.LOGIC_OUTS5->>SW6BEG1 INT_R_X9Y18/INT_R.SR1END2->>ER1BEG3 INT_R_X9Y19/INT_R.SS6END1->>SE2BEG1 INT_R_X9Y19/INT_R.SS6END1->>SR1BEG2 INT_R_X9Y25/INT_R.SW6END1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

un[26]_i_2_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y17/CLBLM_L_A CLBLM_L_X10Y18/CLBLM_IMUX16 CLBLM_L_X10Y18/CLBLM_IMUX24 CLBLM_L_X10Y18/CLBLM_L_B3 CLBLM_L_X10Y18/CLBLM_M_B5 CLBLM_L_X10Y19/CLBLM_IMUX17 CLBLM_L_X10Y19/CLBLM_M_B3 INT_L_X10Y17/LOGIC_OUTS_L8 INT_L_X10Y17/NN2BEG0 INT_L_X10Y17/NR1BEG0 INT_L_X10Y18/IMUX_L16 INT_L_X10Y18/IMUX_L24 INT_L_X10Y18/NN2A0 INT_L_X10Y18/NN2END_S2_0 INT_L_X10Y18/NR1END0 INT_L_X10Y19/IMUX_L17 INT_L_X10Y19/NN2END0 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y17/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X10Y17/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X10Y18/INT_L.NR1END0->>IMUX_L16 INT_L_X10Y18/INT_L.NR1END0->>IMUX_L24 INT_L_X10Y19/INT_L.NN2END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[26] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX10 CLBLM_L_X10Y18/CLBLM_L_A4 CLBLM_L_X10Y19/CLBLM_IMUX40 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y19/CLBLM_M_BQ CLBLM_L_X10Y19/CLBLM_M_D1 INT_L_X10Y18/FAN_BOUNCE_S3_2 INT_L_X10Y18/IMUX_L10 INT_L_X10Y18/SL1END1 INT_L_X10Y19/FAN_ALT2 INT_L_X10Y19/FAN_BOUNCE2 INT_L_X10Y19/IMUX_L40 INT_L_X10Y19/LOGIC_OUTS_L5 INT_L_X10Y19/SL1BEG1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y18/INT_L.SL1END1->>IMUX_L10 INT_L_X10Y19/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y19/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X10Y19/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_reg_n_0_[26] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX25 CLBLM_L_X10Y18/CLBLM_IMUX33 CLBLM_L_X10Y18/CLBLM_IMUX40 CLBLM_L_X10Y18/CLBLM_L_B5 CLBLM_L_X10Y18/CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_M_D1 CLBLM_L_X10Y19/CLBLM_IMUX12 CLBLM_L_X10Y19/CLBLM_M_B6 CLBLM_R_X11Y18/CLBLM_IMUX11 CLBLM_R_X11Y18/CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y28/CLBLM_M_BQ HCLK_R_X32Y26/HCLK_SS6B1 INT_L_X10Y18/IMUX_L25 INT_L_X10Y18/IMUX_L33 INT_L_X10Y18/IMUX_L40 INT_L_X10Y18/SE2A1 INT_L_X10Y18/WL1END0 INT_L_X10Y19/IMUX_L12 INT_L_X10Y19/SE2BEG1 INT_L_X10Y19/SW2END1 INT_R_X11Y18/IMUX11 INT_R_X11Y18/SE2END1 INT_R_X11Y18/WL1BEG0 INT_R_X11Y19/SW2A1 INT_R_X11Y20/SS6END1 INT_R_X11Y20/SW2BEG1 INT_R_X11Y21/SS6E1 INT_R_X11Y22/SS6D1 INT_R_X11Y23/SS6C1 INT_R_X11Y24/SS6B1 INT_R_X11Y25/SS6A1 INT_R_X11Y26/SS2END1 INT_R_X11Y26/SS6BEG1 INT_R_X11Y27/SS2A1 INT_R_X11Y28/LOGIC_OUTS5 INT_R_X11Y28/SS2BEG1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y18/INT_L.WL1END0->>IMUX_L25 INT_L_X10Y18/INT_L.WL1END0->>IMUX_L33 INT_L_X10Y18/INT_L.WL1END0->>IMUX_L40 INT_L_X10Y19/INT_L.SW2END1->>IMUX_L12 INT_L_X10Y19/INT_L.SW2END1->>SE2BEG1 INT_R_X11Y18/INT_R.SE2END1->>IMUX11 INT_R_X11Y18/INT_R.SE2END1->>WL1BEG0 INT_R_X11Y20/INT_R.SS6END1->>SW2BEG1 INT_R_X11Y26/INT_R.SS2END1->>SS6BEG1 INT_R_X11Y28/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[26] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX14 CLBLM_L_X10Y18/CLBLM_IMUX20 CLBLM_L_X10Y18/CLBLM_IMUX38 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y18/CLBLM_L_B1 CLBLM_L_X10Y18/CLBLM_L_C2 CLBLM_L_X10Y18/CLBLM_M_BQ CLBLM_L_X10Y18/CLBLM_M_D3 CLBLM_L_X10Y19/CLBLM_IMUX27 CLBLM_L_X10Y19/CLBLM_M_B4 CLBLM_R_X11Y18/CLBLM_IMUX1 CLBLM_R_X11Y18/CLBLM_M_A3 INT_L_X10Y18/BYP_ALT4 INT_L_X10Y18/BYP_BOUNCE4 INT_L_X10Y18/EL1BEG0 INT_L_X10Y18/IMUX_L14 INT_L_X10Y18/IMUX_L20 INT_L_X10Y18/IMUX_L38 INT_L_X10Y18/LOGIC_OUTS_L5 INT_L_X10Y18/NR1BEG1 INT_L_X10Y19/IMUX_L27 INT_L_X10Y19/NR1END1 INT_R_X11Y17/EL1END_S3_0 INT_R_X11Y18/EL1END0 INT_R_X11Y18/IMUX1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y18/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y18/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X10Y18/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X10Y18/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X10Y18/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X10Y18/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X10Y18/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X10Y19/INT_L.NR1END1->>IMUX_L27 INT_R_X11Y18/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[27] - 
wires: CLBLM_L_X10Y18/CLBLM_ER1BEG2 CLBLM_L_X10Y18/CLBLM_IMUX29 CLBLM_L_X10Y18/CLBLM_M_C2 CLBLM_L_X10Y18/CLBLM_SW2A1 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y19/CLBLM_L_BQ CLBLM_R_X11Y20/CLBLM_IMUX26 CLBLM_R_X11Y20/CLBLM_L_B4 DSP_R_X9Y15/DSP_ER1BEG2_3 DSP_R_X9Y15/DSP_SW2A1_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y18/INT_INTERFACE_SW2A1 INT_L_X10Y18/ER1END2 INT_L_X10Y18/IMUX_L29 INT_L_X10Y18/SW2A1 INT_L_X10Y19/LOGIC_OUTS_L1 INT_L_X10Y19/NE2BEG1 INT_L_X10Y19/SW2BEG1 INT_L_X10Y20/NE2A1 INT_R_X11Y20/IMUX26 INT_R_X11Y20/NE2END1 INT_R_X9Y18/ER1BEG2 INT_R_X9Y18/SW2END1 VBRK_X29Y19/VBRK_ER1BEG2 VBRK_X29Y19/VBRK_SW2A1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y18/INT_L.ER1END2->>IMUX_L29 INT_L_X10Y19/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X10Y19/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X11Y20/INT_R.NE2END1->>IMUX26 INT_R_X9Y18/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[27]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX31 CLBLM_L_X10Y18/CLBLM_M_C5 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y19/CLBLM_L_BMUX INT_L_X10Y18/IMUX_L31 INT_L_X10Y18/SL1END3 INT_L_X10Y19/LOGIC_OUTS_L17 INT_L_X10Y19/SL1BEG3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y18/INT_L.SL1END3->>IMUX_L31 INT_L_X10Y19/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[27]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX22 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y18/CLBLM_L_D CLBLM_L_X10Y18/CLBLM_M_C3 CLBLM_L_X10Y19/CLBLM_IMUX14 CLBLM_L_X10Y19/CLBLM_IMUX30 CLBLM_L_X10Y19/CLBLM_L_B1 CLBLM_L_X10Y19/CLBLM_L_C5 INT_L_X10Y18/IMUX_L22 INT_L_X10Y18/LOGIC_OUTS_L11 INT_L_X10Y18/NR1BEG3 INT_L_X10Y19/IMUX_L14 INT_L_X10Y19/IMUX_L30 INT_L_X10Y19/NR1END3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y18/INT_L.LOGIC_OUTS_L11->>IMUX_L22 INT_L_X10Y18/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X10Y19/INT_L.NR1END3->>IMUX_L14 INT_L_X10Y19/INT_L.NR1END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_reg_n_0_[27] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX20 CLBLM_L_X10Y19/CLBLM_IMUX25 CLBLM_L_X10Y19/CLBLM_L_B5 CLBLM_L_X10Y19/CLBLM_L_C2 CLBLM_R_X11Y18/CLBLM_IMUX16 CLBLM_R_X11Y18/CLBLM_IMUX17 CLBLM_R_X11Y18/CLBLM_IMUX21 CLBLM_R_X11Y18/CLBLM_L_B3 CLBLM_R_X11Y18/CLBLM_L_C4 CLBLM_R_X11Y18/CLBLM_M_B3 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y28/CLBLM_L_AQ HCLK_L_X31Y26/HCLK_SS6C0 INT_L_X10Y18/SE2A0 INT_L_X10Y19/BYP_ALT0 INT_L_X10Y19/BYP_BOUNCE0 INT_L_X10Y19/IMUX_L20 INT_L_X10Y19/IMUX_L25 INT_L_X10Y19/SE2BEG0 INT_L_X10Y19/SS2END0 INT_L_X10Y20/SS2A0 INT_L_X10Y21/SS2BEG0 INT_L_X10Y21/SS6END0 INT_L_X10Y22/SS6E0 INT_L_X10Y23/SS6D0 INT_L_X10Y24/SS6C0 INT_L_X10Y25/SS6B0 INT_L_X10Y26/SS6A0 INT_L_X10Y27/SS6BEG0 INT_L_X10Y27/SW2END0 INT_R_X11Y18/BYP_ALT1 INT_R_X11Y18/BYP_BOUNCE1 INT_R_X11Y18/IMUX16 INT_R_X11Y18/IMUX17 INT_R_X11Y18/IMUX21 INT_R_X11Y18/SE2END0 INT_R_X11Y27/SW2A0 INT_R_X11Y28/LOGIC_OUTS0 INT_R_X11Y28/SW2BEG0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y19/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y19/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X10Y19/INT_L.SS2END0->>BYP_ALT0 INT_L_X10Y19/INT_L.SS2END0->>IMUX_L25 INT_L_X10Y19/INT_L.SS2END0->>SE2BEG0 INT_L_X10Y21/INT_L.SS6END0->>SS2BEG0 INT_L_X10Y27/INT_L.SW2END0->>SS6BEG0 INT_R_X11Y18/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y18/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X11Y18/INT_R.SE2END0->>BYP_ALT1 INT_R_X11Y18/INT_R.SE2END0->>IMUX16 INT_R_X11Y18/INT_R.SE2END0->>IMUX17 INT_R_X11Y28/INT_R.LOGIC_OUTS0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

a_reg_n_0_[27] - 
wires: CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y18/CLBLM_M_CQ CLBLM_L_X10Y19/CLBLM_IMUX26 CLBLM_L_X10Y19/CLBLM_IMUX33 CLBLM_L_X10Y19/CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_IMUX18 CLBLM_R_X11Y18/CLBLM_IMUX26 CLBLM_R_X11Y18/CLBLM_IMUX30 CLBLM_R_X11Y18/CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_L_C5 CLBLM_R_X11Y18/CLBLM_M_B2 INT_L_X10Y18/EL1BEG1 INT_L_X10Y18/LOGIC_OUTS_L6 INT_L_X10Y18/NL1BEG1 INT_L_X10Y19/IMUX_L26 INT_L_X10Y19/IMUX_L33 INT_L_X10Y19/NL1END1 INT_R_X11Y18/BYP_ALT4 INT_R_X11Y18/BYP_BOUNCE4 INT_R_X11Y18/EL1END1 INT_R_X11Y18/IMUX18 INT_R_X11Y18/IMUX26 INT_R_X11Y18/IMUX30 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y18/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X10Y18/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X10Y19/INT_L.NL1END1->>IMUX_L26 INT_L_X10Y19/INT_L.NL1END1->>IMUX_L33 INT_R_X11Y18/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y18/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X11Y18/INT_R.EL1END1->>BYP_ALT4 INT_R_X11Y18/INT_R.EL1END1->>IMUX18 INT_R_X11Y18/INT_R.EL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

a[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[28] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y20/CLBLL_L_BQ CLBLL_L_X12Y20/CLBLL_SW4A1 CLBLL_R_X13Y20/CLBLL_IMUX29 CLBLL_R_X13Y20/CLBLL_LL_C2 CLBLM_R_X11Y17/CLBLM_IMUX5 CLBLM_R_X11Y17/CLBLM_L_A6 CLBLM_R_X11Y20/CLBLM_SW4A1 INT_L_X10Y16/ER1BEG2 INT_L_X10Y16/SW6END1 INT_L_X12Y20/ER1BEG2 INT_L_X12Y20/LOGIC_OUTS_L1 INT_L_X12Y20/SW6BEG1 INT_R_X11Y16/ER1END2 INT_R_X11Y16/NR1BEG2 INT_R_X11Y16/SW6E1 INT_R_X11Y17/IMUX5 INT_R_X11Y17/NR1END2 INT_R_X11Y17/SW6D1 INT_R_X11Y18/SW6C1 INT_R_X11Y19/SW6B1 INT_R_X11Y20/SW6A1 INT_R_X13Y20/ER1END2 INT_R_X13Y20/IMUX29 VBRK_X34Y21/VBRK_SW4A1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y16/INT_L.SW6END1->>ER1BEG2 INT_L_X12Y20/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X12Y20/INT_L.LOGIC_OUTS_L1->>SW6BEG1 INT_R_X11Y16/INT_R.ER1END2->>NR1BEG2 INT_R_X11Y17/INT_R.NR1END2->>IMUX5 INT_R_X13Y20/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[28]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_NE2A1 CLBLL_L_X12Y20/CLBLL_IMUX26 CLBLL_L_X12Y20/CLBLL_L_B4 CLBLL_R_X13Y21/CLBLL_IMUX10 CLBLL_R_X13Y21/CLBLL_L_A4 CLBLM_R_X11Y17/CLBLM_IMUX10 CLBLM_R_X11Y17/CLBLM_L_A4 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y18/CLBLM_M_B CLBLM_R_X11Y19/CLBLM_NE2A1 INT_L_X12Y19/NE2END1 INT_L_X12Y19/NR1BEG1 INT_L_X12Y20/IMUX_L26 INT_L_X12Y20/NE2BEG1 INT_L_X12Y20/NR1END1 INT_L_X12Y21/NE2A1 INT_R_X11Y16/NR1BEG1 INT_R_X11Y16/SS2END1 INT_R_X11Y17/IMUX10 INT_R_X11Y17/NR1END1 INT_R_X11Y17/SS2A1 INT_R_X11Y18/LOGIC_OUTS13 INT_R_X11Y18/NE2BEG1 INT_R_X11Y18/SS2BEG1 INT_R_X11Y19/NE2A1 INT_R_X13Y21/IMUX10 INT_R_X13Y21/NE2END1 VBRK_X34Y20/VBRK_NE2A1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X12Y19/INT_L.NE2END1->>NR1BEG1 INT_L_X12Y20/INT_L.NR1END1->>IMUX_L26 INT_L_X12Y20/INT_L.NR1END1->>NE2BEG1 INT_R_X11Y16/INT_R.SS2END1->>NR1BEG1 INT_R_X11Y17/INT_R.NR1END1->>IMUX10 INT_R_X11Y18/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X11Y18/INT_R.LOGIC_OUTS13->>SS2BEG1 INT_R_X13Y21/INT_R.NE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[29] - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX29 CLBLL_L_X12Y20/CLBLL_IMUX7 CLBLL_L_X12Y20/CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_LL_C2 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y20/CLBLL_L_AMUX INT_L_X12Y20/BYP_ALT3 INT_L_X12Y20/BYP_BOUNCE3 INT_L_X12Y20/IMUX_L29 INT_L_X12Y20/IMUX_L7 INT_L_X12Y20/LOGIC_OUTS_L16 INT_L_X12Y21/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X12Y20/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X12Y20/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X12Y20/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[29]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LL_AMUX CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y20/CLBLL_IMUX1 CLBLL_L_X12Y20/CLBLL_LL_A3 INT_L_X12Y19/LOGIC_OUTS_L20 INT_L_X12Y19/NL1BEG1 INT_L_X12Y20/IMUX_L1 INT_L_X12Y20/NL1END1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X12Y19/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X12Y20/INT_L.NL1END1->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX16 CLBLL_L_X12Y19/CLBLL_LL_C CLBLL_L_X12Y19/CLBLL_LL_CMUX CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS22 CLBLL_L_X12Y19/CLBLL_L_B3 CLBLL_L_X12Y20/CLBLL_IMUX0 CLBLL_L_X12Y20/CLBLL_IMUX8 CLBLL_L_X12Y20/CLBLL_LL_A5 CLBLL_L_X12Y20/CLBLL_L_A3 INT_L_X12Y19/IMUX_L16 INT_L_X12Y19/LOGIC_OUTS_L22 INT_L_X12Y19/NR1BEG0 INT_L_X12Y20/IMUX_L0 INT_L_X12Y20/IMUX_L8 INT_L_X12Y20/NR1END0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y19/INT_L.LOGIC_OUTS_L22->>IMUX_L16 INT_L_X12Y19/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X12Y20/INT_L.NR1END0->>IMUX_L0 INT_L_X12Y20/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_reg_n_0_[29] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX11 CLBLL_L_X12Y19/CLBLL_IMUX19 CLBLL_L_X12Y19/CLBLL_IMUX30 CLBLL_L_X12Y19/CLBLL_LL_A4 CLBLL_L_X12Y19/CLBLL_L_B2 CLBLL_L_X12Y19/CLBLL_L_C5 CLBLL_L_X12Y19/CLBLL_SW2A2 CLBLL_L_X12Y20/CLBLL_EE2BEG2 CLBLL_L_X12Y20/CLBLL_EL1BEG1 CLBLL_L_X12Y20/CLBLL_IMUX10 CLBLL_L_X12Y20/CLBLL_IMUX38 CLBLL_L_X12Y20/CLBLL_LL_D3 CLBLL_L_X12Y20/CLBLL_L_A4 CLBLM_L_X10Y24/CLBLM_SE4BEG2 CLBLM_L_X10Y24/CLBLM_SW4END2 CLBLM_R_X11Y19/CLBLM_IMUX14 CLBLM_R_X11Y19/CLBLM_IMUX21 CLBLM_R_X11Y19/CLBLM_IMUX6 CLBLM_R_X11Y19/CLBLM_L_A1 CLBLM_R_X11Y19/CLBLM_L_B1 CLBLM_R_X11Y19/CLBLM_L_C4 CLBLM_R_X11Y19/CLBLM_SW2A2 CLBLM_R_X11Y20/CLBLM_EE2BEG2 CLBLM_R_X11Y20/CLBLM_EL1BEG1 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y28/CLBLM_L_CQ DSP_R_X9Y20/DSP_SE4BEG2_4 DSP_R_X9Y20/DSP_SW4END2_4 HCLK_L_X31Y26/HCLK_SW6E2 INT_INTERFACE_R_X9Y24/INT_INTERFACE_SE4BEG2 INT_INTERFACE_R_X9Y24/INT_INTERFACE_SW4END2 INT_L_X10Y20/SE6E2 INT_L_X10Y21/SE6D2 INT_L_X10Y22/SE6C2 INT_L_X10Y23/SE6B2 INT_L_X10Y24/SE6A2 INT_L_X10Y24/SW6E2 INT_L_X10Y25/SW6D2 INT_L_X10Y26/SW6C2 INT_L_X10Y27/SW6B2 INT_L_X10Y28/SW6A2 INT_L_X12Y19/FAN_ALT3 INT_L_X12Y19/FAN_BOUNCE3 INT_L_X12Y19/FAN_BOUNCE_S3_2 INT_L_X12Y19/IMUX_L11 INT_L_X12Y19/IMUX_L19 INT_L_X12Y19/IMUX_L30 INT_L_X12Y19/SW2A2 INT_L_X12Y20/EE2A2 INT_L_X12Y20/EL1END1 INT_L_X12Y20/FAN_ALT2 INT_L_X12Y20/FAN_BOUNCE2 INT_L_X12Y20/IMUX_L10 INT_L_X12Y20/IMUX_L38 INT_L_X12Y20/SW2BEG2 INT_L_X12Y20/WR1END3 INT_R_X11Y19/IMUX14 INT_R_X11Y19/IMUX21 INT_R_X11Y19/IMUX6 INT_R_X11Y19/SW2END2 INT_R_X11Y20/EE2BEG2 INT_R_X11Y20/EL1BEG1 INT_R_X11Y20/SE6END2 INT_R_X11Y28/LOGIC_OUTS2 INT_R_X11Y28/SW6BEG2 INT_R_X13Y20/EE2END2 INT_R_X13Y20/WR1BEG3 INT_R_X9Y24/SE6BEG2 INT_R_X9Y24/SW6END2 VBRK_X29Y25/VBRK_SE4BEG2 VBRK_X29Y25/VBRK_SW4END2 VBRK_X34Y20/VBRK_SW2A2 VBRK_X34Y21/VBRK_EE2BEG2 VBRK_X34Y21/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y28/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X12Y19/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X12Y19/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X12Y19/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X12Y19/INT_L.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_L_X12Y19/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X12Y20/INT_L.EL1END1->>FAN_ALT2 INT_L_X12Y20/INT_L.EL1END1->>IMUX_L10 INT_L_X12Y20/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y20/INT_L.WR1END3->>IMUX_L38 INT_L_X12Y20/INT_L.WR1END3->>SW2BEG2 INT_R_X11Y19/INT_R.SW2END2->>IMUX14 INT_R_X11Y19/INT_R.SW2END2->>IMUX21 INT_R_X11Y19/INT_R.SW2END2->>IMUX6 INT_R_X11Y20/INT_R.SE6END2->>EE2BEG2 INT_R_X11Y20/INT_R.SE6END2->>EL1BEG1 INT_R_X11Y28/INT_R.LOGIC_OUTS2->>SW6BEG2 INT_R_X13Y20/INT_R.EE2END2->>WR1BEG3 INT_R_X9Y24/INT_R.SW6END2->>SE6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a_reg_n_0_[29] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX25 CLBLL_L_X12Y19/CLBLL_IMUX33 CLBLL_L_X12Y19/CLBLL_IMUX8 CLBLL_L_X12Y19/CLBLL_LL_A5 CLBLL_L_X12Y19/CLBLL_L_B5 CLBLL_L_X12Y19/CLBLL_L_C1 CLBLL_L_X12Y19/CLBLL_WL1END3 CLBLL_L_X12Y20/CLBLL_IMUX45 CLBLL_L_X12Y20/CLBLL_IMUX9 CLBLL_L_X12Y20/CLBLL_LL_AQ CLBLL_L_X12Y20/CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y20/CLBLL_L_A5 CLBLM_R_X11Y19/CLBLM_IMUX19 CLBLM_R_X11Y19/CLBLM_IMUX3 CLBLM_R_X11Y19/CLBLM_IMUX30 CLBLM_R_X11Y19/CLBLM_L_A2 CLBLM_R_X11Y19/CLBLM_L_B2 CLBLM_R_X11Y19/CLBLM_L_C5 CLBLM_R_X11Y19/CLBLM_WL1END3 INT_L_X12Y19/IMUX_L25 INT_L_X12Y19/IMUX_L33 INT_L_X12Y19/IMUX_L8 INT_L_X12Y19/SL1END0 INT_L_X12Y19/WL1BEG3 INT_L_X12Y20/BYP_ALT1 INT_L_X12Y20/BYP_BOUNCE1 INT_L_X12Y20/IMUX_L45 INT_L_X12Y20/IMUX_L9 INT_L_X12Y20/LOGIC_OUTS_L4 INT_L_X12Y20/SL1BEG0 INT_L_X12Y20/WL1BEG_N3 INT_R_X11Y19/FAN_ALT3 INT_R_X11Y19/FAN_BOUNCE3 INT_R_X11Y19/IMUX19 INT_R_X11Y19/IMUX3 INT_R_X11Y19/IMUX30 INT_R_X11Y19/WL1END3 INT_R_X11Y20/WL1END_N1_3 VBRK_X34Y20/VBRK_WL1END3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X12Y19/INT_L.SL1END0->>IMUX_L25 INT_L_X12Y19/INT_L.SL1END0->>IMUX_L33 INT_L_X12Y19/INT_L.SL1END0->>IMUX_L8 INT_L_X12Y20/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y20/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X12Y20/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X12Y20/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X12Y20/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X11Y19/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y19/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X11Y19/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X11Y19/INT_R.WL1END3->>FAN_ALT3 INT_R_X11Y19/INT_R.WL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[2] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX36 CLBLL_L_X12Y23/CLBLL_L_D2 CLBLL_R_X13Y23/CLBLL_LL_BQ CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y24/CLBLL_IMUX0 CLBLL_R_X13Y24/CLBLL_L_A3 INT_L_X12Y23/IMUX_L36 INT_L_X12Y23/WR1END2 INT_R_X13Y23/LOGIC_OUTS5 INT_R_X13Y23/NL1BEG0 INT_R_X13Y23/NL1END_S3_0 INT_R_X13Y23/WR1BEG2 INT_R_X13Y24/IMUX0 INT_R_X13Y24/NL1END0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X12Y23/INT_L.WR1END2->>IMUX_L36 INT_R_X13Y23/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X13Y23/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X13Y24/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[2]_i_2_n_0 - 
wires: CLBLL_R_X13Y24/CLBLL_IMUX3 CLBLL_R_X13Y24/CLBLL_L_A2 CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y25/CLBLL_L_D HCLK_R_X37Y26/HCLK_SL1END3 INT_R_X13Y24/FAN_ALT3 INT_R_X13Y24/FAN_BOUNCE3 INT_R_X13Y24/IMUX3 INT_R_X13Y24/SL1END3 INT_R_X13Y25/LOGIC_OUTS11 INT_R_X13Y25/SL1BEG3 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y25/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X13Y24/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y24/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X13Y24/INT_R.SL1END3->>FAN_ALT3 INT_R_X13Y25/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[2]_i_2_n_0 - 
wires: CLBLL_R_X13Y24/CLBLL_IMUX6 CLBLL_R_X13Y24/CLBLL_LL_AMUX CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y24/CLBLL_L_A1 CLBLL_R_X13Y26/CLBLL_IMUX13 CLBLL_R_X13Y26/CLBLL_L_B6 HCLK_R_X37Y26/HCLK_BYP_BOUNCE2 HCLK_R_X37Y26/HCLK_NN2BEG2 INT_R_X13Y24/BYP_ALT2 INT_R_X13Y24/BYP_BOUNCE2 INT_R_X13Y24/IMUX6 INT_R_X13Y24/LOGIC_OUTS20 INT_R_X13Y24/NN2BEG2 INT_R_X13Y25/BYP_BOUNCE_N3_2 INT_R_X13Y25/NN2A2 INT_R_X13Y26/IMUX13 INT_R_X13Y26/NN2END2 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X13Y24/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X13Y24/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X13Y24/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X13Y24/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X13Y26/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[2] - 
wires: CLBLL_L_X14Y24/CLBLL_LL_AMUX CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y24/CLBLL_WL1END1 CLBLL_R_X13Y24/CLBLL_IMUX42 CLBLL_R_X13Y24/CLBLL_L_D6 CLBLL_R_X13Y24/CLBLL_WL1END1 CLBLL_R_X13Y25/CLBLL_IMUX26 CLBLL_R_X13Y25/CLBLL_IMUX41 CLBLL_R_X13Y25/CLBLL_L_B4 CLBLL_R_X13Y25/CLBLL_L_D1 HCLK_R_X37Y26/HCLK_NL1BEG1 INT_L_X14Y24/LOGIC_OUTS_L20 INT_L_X14Y24/WL1BEG1 INT_R_X13Y24/IMUX42 INT_R_X13Y24/NL1BEG1 INT_R_X13Y24/WL1END1 INT_R_X13Y25/IMUX26 INT_R_X13Y25/IMUX41 INT_R_X13Y25/NL1END1 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X14Y24/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X13Y24/INT_R.WL1END1->>IMUX42 INT_R_X13Y24/INT_R.WL1END1->>NL1BEG1 INT_R_X13Y25/INT_R.NL1END1->>IMUX26 INT_R_X13Y25/INT_R.NL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[2] - 
wires: CLBLL_L_X14Y22/CLBLL_LL_AMUX CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y25/CLBLL_NW2A2 CLBLL_R_X13Y25/CLBLL_IMUX28 CLBLL_R_X13Y25/CLBLL_IMUX36 CLBLL_R_X13Y25/CLBLL_LL_C4 CLBLL_R_X13Y25/CLBLL_L_D2 CLBLL_R_X13Y25/CLBLL_NW2A2 HCLK_L_X40Y26/HCLK_NW2A2 INT_L_X14Y22/LOGIC_OUTS_L20 INT_L_X14Y22/NE2BEG2 INT_L_X14Y23/NE2A2 INT_L_X14Y24/NW2BEG2 INT_L_X14Y24/NW2END2 INT_L_X14Y25/NW2A2 INT_R_X13Y25/IMUX28 INT_R_X13Y25/IMUX36 INT_R_X13Y25/NW2END2 INT_R_X15Y23/NE2END2 INT_R_X15Y23/NW2BEG2 INT_R_X15Y24/NW2A2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X14Y22/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X14Y24/INT_L.NW2END2->>NW2BEG2 INT_R_X13Y25/INT_R.NW2END2->>IMUX28 INT_R_X13Y25/INT_R.NW2END2->>IMUX36 INT_R_X15Y23/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[30] - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX17 CLBLL_L_X12Y20/CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y20/CLBLL_L_BMUX CLBLL_L_X12Y21/CLBLL_NW2A3 CLBLM_R_X11Y21/CLBLM_IMUX5 CLBLM_R_X11Y21/CLBLM_L_A6 CLBLM_R_X11Y21/CLBLM_NW2A3 INT_L_X12Y20/IMUX_L17 INT_L_X12Y20/LOGIC_OUTS_L17 INT_L_X12Y20/NW2BEG3 INT_L_X12Y20/SR1BEG_S0 INT_L_X12Y21/NW2A3 INT_R_X11Y21/IMUX5 INT_R_X11Y21/NW2END3 VBRK_X34Y22/VBRK_NW2A3 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X12Y20/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X12Y20/INT_L.SR1BEG_S0->>IMUX_L17 INT_R_X11Y21/INT_R.NW2END3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[30]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y19/CLBLL_L_C CLBLL_L_X12Y20/CLBLL_IMUX12 CLBLL_L_X12Y20/CLBLL_IMUX14 CLBLL_L_X12Y20/CLBLL_LL_B6 CLBLL_L_X12Y20/CLBLL_L_B1 CLBLL_L_X12Y22/CLBLL_NW2A1 CLBLM_R_X11Y22/CLBLM_IMUX25 CLBLM_R_X11Y22/CLBLM_L_B5 CLBLM_R_X11Y22/CLBLM_NW2A1 INT_L_X12Y19/LOGIC_OUTS_L10 INT_L_X12Y19/NR1BEG2 INT_L_X12Y20/BYP_ALT2 INT_L_X12Y20/BYP_BOUNCE2 INT_L_X12Y20/IMUX_L12 INT_L_X12Y20/IMUX_L14 INT_L_X12Y20/NL1BEG1 INT_L_X12Y20/NR1END2 INT_L_X12Y21/BYP_BOUNCE_N3_2 INT_L_X12Y21/NL1END1 INT_L_X12Y21/NW2BEG1 INT_L_X12Y22/NW2A1 INT_R_X11Y22/IMUX25 INT_R_X11Y22/NW2END1 VBRK_X34Y23/VBRK_NW2A1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X12Y19/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X12Y20/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X12Y20/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X12Y20/INT_L.NR1END2->>BYP_ALT2 INT_L_X12Y20/INT_L.NR1END2->>IMUX_L12 INT_L_X12Y20/INT_L.NR1END2->>NL1BEG1 INT_L_X12Y21/INT_L.NL1END1->>NW2BEG1 INT_R_X11Y22/INT_R.NW2END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

kd[15] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX15 CLBLL_L_X12Y22/CLBLL_LL_B1 CLBLL_L_X12Y25/CLBLL_IMUX24 CLBLL_L_X12Y25/CLBLL_IMUX36 CLBLL_L_X12Y25/CLBLL_LL_B5 CLBLL_L_X12Y25/CLBLL_L_D2 CLBLL_L_X14Y24/CLBLL_LL_CQ CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS6 CLBLL_L_X14Y24/CLBLL_NW4A2 CLBLL_R_X13Y24/CLBLL_NW4A2 HCLK_L_X36Y26/HCLK_SR1BEG3 HCLK_L_X36Y26/HCLK_SR1END_N3_3 HCLK_R_X37Y26/HCLK_NW6A2 INT_L_X12Y22/IMUX_L15 INT_L_X12Y22/SS2END3 INT_L_X12Y23/SS2A3 INT_L_X12Y23/SS2END_N0_3 INT_L_X12Y24/SR1END3 INT_L_X12Y24/SS2BEG3 INT_L_X12Y25/IMUX_L24 INT_L_X12Y25/IMUX_L36 INT_L_X12Y25/SR1BEG3 INT_L_X12Y25/SR1END_N3_3 INT_L_X12Y25/SS2END2 INT_L_X12Y26/SS2A2 INT_L_X12Y27/SR1END2 INT_L_X12Y27/SS2BEG2 INT_L_X12Y28/NW6END2 INT_L_X12Y28/SR1BEG2 INT_L_X14Y24/LOGIC_OUTS_L6 INT_L_X14Y24/NW6BEG2 INT_R_X13Y24/NW6A2 INT_R_X13Y25/NW6B2 INT_R_X13Y26/NW6C2 INT_R_X13Y27/NW6D2 INT_R_X13Y28/NW6E2 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X12Y22/INT_L.SS2END3->>IMUX_L15 INT_L_X12Y24/INT_L.SR1END3->>SS2BEG3 INT_L_X12Y25/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X12Y25/INT_L.SS2END2->>IMUX_L36 INT_L_X12Y25/INT_L.SS2END2->>SR1BEG3 INT_L_X12Y27/INT_L.SR1END2->>SS2BEG2 INT_L_X12Y28/INT_L.NW6END2->>SR1BEG2 INT_L_X14Y24/INT_L.LOGIC_OUTS_L6->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[15] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX24 CLBLL_L_X12Y22/CLBLL_IMUX46 CLBLL_L_X12Y22/CLBLL_LL_B5 CLBLL_L_X12Y22/CLBLL_L_D5 CLBLL_L_X14Y22/CLBLL_LL_CQ CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS6 CLBLL_L_X14Y22/CLBLL_WW2A2 CLBLL_R_X13Y22/CLBLL_WW2A2 INT_L_X12Y21/SR1END3 INT_L_X12Y22/IMUX_L24 INT_L_X12Y22/IMUX_L46 INT_L_X12Y22/SR1BEG3 INT_L_X12Y22/SR1END_N3_3 INT_L_X12Y22/WW2END2 INT_L_X14Y22/LOGIC_OUTS_L6 INT_L_X14Y22/WW2BEG2 INT_R_X13Y22/WW2A2 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X12Y22/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X12Y22/INT_L.WW2END2->>IMUX_L46 INT_L_X12Y22/INT_L.WW2END2->>SR1BEG3 INT_L_X14Y22/INT_L.LOGIC_OUTS_L6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p - 
wires: CLBLL_L_X12Y17/CLBLL_SW2A1 CLBLL_L_X12Y18/CLBLL_LL_D CLBLL_L_X12Y18/CLBLL_LL_DMUX CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS23 CLBLL_L_X12Y18/CLBLL_WW2A3 CLBLL_L_X12Y19/CLBLL_NW2A2 CLBLL_L_X12Y20/CLBLL_FAN7 CLBLL_L_X12Y20/CLBLL_LL_CE CLBLL_L_X12Y20/CLBLL_WW2A1 CLBLL_L_X12Y21/CLBLL_WL1END1 CLBLL_L_X12Y24/CLBLL_FAN6 CLBLL_L_X12Y24/CLBLL_L_CE CLBLL_L_X12Y26/CLBLL_EL1BEG1 CLBLL_L_X12Y26/CLBLL_FAN6 CLBLL_L_X12Y26/CLBLL_L_CE CLBLL_L_X12Y29/CLBLL_FAN7 CLBLL_L_X12Y29/CLBLL_LL_CE CLBLL_L_X12Y29/CLBLL_NE2A2 CLBLL_L_X14Y18/CLBLL_EE2A1 CLBLL_L_X14Y22/CLBLL_FAN6 CLBLL_L_X14Y22/CLBLL_L_CE CLBLL_L_X14Y22/CLBLL_SW4A1 CLBLL_L_X14Y22/CLBLL_WW2A1 CLBLL_L_X14Y24/CLBLL_WW4END1 CLBLL_L_X16Y20/CLBLL_FAN7 CLBLL_L_X16Y20/CLBLL_LL_CE CLBLL_L_X16Y20/CLBLL_NE2A2 CLBLL_L_X16Y21/CLBLL_NW2A2 CLBLL_L_X16Y22/CLBLL_NW2A2 CLBLL_L_X16Y22/CLBLL_WW2A1 CLBLL_L_X16Y24/CLBLL_WW4B1 CLBLL_L_X16Y26/CLBLL_FAN7 CLBLL_L_X16Y26/CLBLL_LL_CE CLBLL_R_X13Y18/CLBLL_EE2A1 CLBLL_R_X13Y22/CLBLL_SW4A1 CLBLL_R_X13Y22/CLBLL_WW2A1 CLBLL_R_X13Y23/CLBLL_FAN6 CLBLL_R_X13Y23/CLBLL_L_CE CLBLL_R_X13Y24/CLBLL_FAN6 CLBLL_R_X13Y24/CLBLL_L_CE CLBLL_R_X13Y24/CLBLL_WW4END1 CLBLL_R_X15Y19/CLBLL_FAN7 CLBLL_R_X15Y19/CLBLL_LL_CE CLBLL_R_X15Y20/CLBLL_NE2A2 CLBLL_R_X15Y21/CLBLL_FAN7 CLBLL_R_X15Y21/CLBLL_LL_CE CLBLL_R_X15Y21/CLBLL_NW2A2 CLBLL_R_X15Y22/CLBLL_FAN6 CLBLL_R_X15Y22/CLBLL_FAN7 CLBLL_R_X15Y22/CLBLL_LL_CE CLBLL_R_X15Y22/CLBLL_L_CE CLBLL_R_X15Y22/CLBLL_NW2A2 CLBLL_R_X15Y22/CLBLL_WW2A1 CLBLL_R_X15Y24/CLBLL_WW4B1 CLBLL_R_X17Y21/CLBLL_FAN7 CLBLL_R_X17Y21/CLBLL_LL_CE CLBLL_R_X17Y22/CLBLL_FAN6 CLBLL_R_X17Y22/CLBLL_L_CE CLBLL_R_X17Y24/CLBLL_FAN6 CLBLL_R_X17Y24/CLBLL_L_CE CLBLM_L_X10Y18/CLBLM_FAN7 CLBLM_L_X10Y18/CLBLM_M_CE CLBLM_L_X10Y20/CLBLM_FAN6 CLBLM_L_X10Y20/CLBLM_L_CE CLBLM_L_X10Y21/CLBLM_FAN6 CLBLM_L_X10Y21/CLBLM_L_CE CLBLM_L_X10Y22/CLBLM_FAN6 CLBLM_L_X10Y22/CLBLM_L_CE CLBLM_L_X10Y23/CLBLM_EL1BEG1 CLBLM_L_X10Y23/CLBLM_FAN6 CLBLM_L_X10Y23/CLBLM_L_CE CLBLM_L_X10Y23/CLBLM_NW2A2 CLBLM_L_X10Y25/CLBLM_EE2BEG2 CLBLM_L_X10Y26/CLBLM_EE2BEG2 CLBLM_L_X10Y28/CLBLM_EE2BEG2 CLBLM_L_X10Y29/CLBLM_NE2A2 CLBLM_R_X11Y17/CLBLM_FAN6 CLBLM_R_X11Y17/CLBLM_L_CE CLBLM_R_X11Y17/CLBLM_SW2A1 CLBLM_R_X11Y18/CLBLM_WW2A3 CLBLM_R_X11Y19/CLBLM_FAN7 CLBLM_R_X11Y19/CLBLM_M_CE CLBLM_R_X11Y19/CLBLM_NW2A2 CLBLM_R_X11Y20/CLBLM_WW2A1 CLBLM_R_X11Y21/CLBLM_FAN7 CLBLM_R_X11Y21/CLBLM_M_CE CLBLM_R_X11Y21/CLBLM_WL1END1 CLBLM_R_X11Y25/CLBLM_FAN7 CLBLM_R_X11Y25/CLBLM_M_CE CLBLM_R_X11Y26/CLBLM_EL1BEG1 CLBLM_R_X11Y26/CLBLM_FAN7 CLBLM_R_X11Y26/CLBLM_M_CE CLBLM_R_X11Y27/CLBLM_FAN7 CLBLM_R_X11Y27/CLBLM_M_CE CLBLM_R_X11Y28/CLBLM_FAN6 CLBLM_R_X11Y28/CLBLM_FAN7 CLBLM_R_X11Y28/CLBLM_L_CE CLBLM_R_X11Y28/CLBLM_M_CE CLBLM_R_X11Y29/CLBLM_FAN6 CLBLM_R_X11Y29/CLBLM_FAN7 CLBLM_R_X11Y29/CLBLM_L_CE CLBLM_R_X11Y29/CLBLM_M_CE CLBLM_R_X11Y29/CLBLM_NE2A2 CLBLM_R_X11Y30/CLBLM_FAN7 CLBLM_R_X11Y30/CLBLM_M_CE DSP_R_X9Y20/DSP_EL1BEG1_3 DSP_R_X9Y20/DSP_NW2A2_3 DSP_R_X9Y25/DSP_EE2BEG2_0 DSP_R_X9Y25/DSP_EE2BEG2_1 DSP_R_X9Y25/DSP_EE2BEG2_3 DSP_R_X9Y25/DSP_NE2A2_4 HCLK_R_X26Y26/HCLK_NN2A2 HCLK_R_X45Y26/HCLK_NN2BEG1 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y23/INT_INTERFACE_NW2A2 INT_INTERFACE_R_X9Y25/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y26/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y28/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y29/INT_INTERFACE_NE2A2 INT_L_X10Y18/FAN_ALT3 INT_L_X10Y18/FAN_ALT7 INT_L_X10Y18/FAN_BOUNCE3 INT_L_X10Y18/FAN_L7 INT_L_X10Y18/WW2END3 INT_L_X10Y19/NN2BEG0 INT_L_X10Y19/WW2END_N0_3 INT_L_X10Y20/BYP_ALT7 INT_L_X10Y20/BYP_BOUNCE7 INT_L_X10Y20/FAN_ALT6 INT_L_X10Y20/FAN_L6 INT_L_X10Y20/NN2A0 INT_L_X10Y20/NN2END_S2_0 INT_L_X10Y20/WW2END1 INT_L_X10Y21/BYP_BOUNCE_N3_7 INT_L_X10Y21/FAN_ALT6 INT_L_X10Y21/FAN_L6 INT_L_X10Y21/NN2END0 INT_L_X10Y22/FAN_ALT6 INT_L_X10Y22/FAN_L6 INT_L_X10Y22/NW2BEG2 INT_L_X10Y22/NW2END2 INT_L_X10Y23/EL1END1 INT_L_X10Y23/FAN_ALT6 INT_L_X10Y23/FAN_L6 INT_L_X10Y23/NW2A2 INT_L_X10Y25/EE2A2 INT_L_X10Y26/EE2A2 INT_L_X10Y28/EE2A2 INT_L_X10Y29/NE2BEG2 INT_L_X10Y29/NE2END2 INT_L_X10Y30/NE2A2 INT_L_X12Y17/SW2A1 INT_L_X12Y18/EE2BEG1 INT_L_X12Y18/LOGIC_OUTS_L15 INT_L_X12Y18/LOGIC_OUTS_L23 INT_L_X12Y18/NW2BEG2 INT_L_X12Y18/SW2BEG1 INT_L_X12Y18/SW6END1 INT_L_X12Y18/WW2BEG3 INT_L_X12Y19/NW2A2 INT_L_X12Y20/FAN_ALT7 INT_L_X12Y20/FAN_L7 INT_L_X12Y20/SS2END1 INT_L_X12Y20/WW2BEG1 INT_L_X12Y21/SR1END2 INT_L_X12Y21/SS2A1 INT_L_X12Y21/WL1BEG1 INT_L_X12Y22/NL1BEG1 INT_L_X12Y22/SR1BEG2 INT_L_X12Y22/SS2BEG1 INT_L_X12Y22/WW2END1 INT_L_X12Y23/NL1END1 INT_L_X12Y23/NR1BEG1 INT_L_X12Y24/FAN_ALT6 INT_L_X12Y24/FAN_L6 INT_L_X12Y24/NR1END1 INT_L_X12Y26/EL1END1 INT_L_X12Y26/FAN_ALT6 INT_L_X12Y26/FAN_L6 INT_L_X12Y29/FAN_ALT7 INT_L_X12Y29/FAN_L7 INT_L_X12Y29/NE2END2 INT_L_X14Y18/EE2END1 INT_L_X14Y18/ER1BEG2 INT_L_X14Y22/FAN_ALT6 INT_L_X14Y22/FAN_L6 INT_L_X14Y22/SW6BEG1 INT_L_X14Y22/WW2BEG1 INT_L_X14Y22/WW2END1 INT_L_X14Y24/WW4C1 INT_L_X16Y20/FAN_ALT7 INT_L_X16Y20/FAN_L7 INT_L_X16Y20/NE2BEG2 INT_L_X16Y20/NE2END2 INT_L_X16Y20/NR1BEG2 INT_L_X16Y20/NW2BEG2 INT_L_X16Y21/EL1BEG1 INT_L_X16Y21/NE2A2 INT_L_X16Y21/NR1END2 INT_L_X16Y21/NW2A2 INT_L_X16Y21/NW2BEG2 INT_L_X16Y22/NW2A2 INT_L_X16Y22/WR1END2 INT_L_X16Y22/WW2BEG1 INT_L_X16Y24/WW4A1 INT_L_X16Y26/FAN_ALT7 INT_L_X16Y26/FAN_L7 INT_L_X16Y26/WR1END2 INT_R_X11Y17/FAN6 INT_R_X11Y17/FAN_ALT6 INT_R_X11Y17/SW2END1 INT_R_X11Y18/WW2A3 INT_R_X11Y19/FAN7 INT_R_X11Y19/FAN_ALT7 INT_R_X11Y19/NW2END2 INT_R_X11Y20/WW2A1 INT_R_X11Y21/FAN7 INT_R_X11Y21/FAN_ALT7 INT_R_X11Y21/NW2BEG2 INT_R_X11Y21/WL1END1 INT_R_X11Y22/NW2A2 INT_R_X11Y25/EE2END2 INT_R_X11Y25/FAN7 INT_R_X11Y25/FAN_ALT7 INT_R_X11Y25/NN2BEG2 INT_R_X11Y26/EE2END2 INT_R_X11Y26/EL1BEG1 INT_R_X11Y26/FAN7 INT_R_X11Y26/FAN_ALT7 INT_R_X11Y26/NN2A2 INT_R_X11Y27/FAN7 INT_R_X11Y27/FAN_ALT7 INT_R_X11Y27/NN2BEG2 INT_R_X11Y27/NN2END2 INT_R_X11Y28/EE2END2 INT_R_X11Y28/FAN6 INT_R_X11Y28/FAN7 INT_R_X11Y28/FAN_ALT6 INT_R_X11Y28/FAN_ALT7 INT_R_X11Y28/FAN_BOUNCE7 INT_R_X11Y28/NE2BEG2 INT_R_X11Y28/NN2A2 INT_R_X11Y29/FAN6 INT_R_X11Y29/FAN7 INT_R_X11Y29/FAN_ALT6 INT_R_X11Y29/FAN_ALT7 INT_R_X11Y29/FAN_BOUNCE7 INT_R_X11Y29/NE2A2 INT_R_X11Y29/NN2END2 INT_R_X11Y30/FAN7 INT_R_X11Y30/FAN_ALT7 INT_R_X11Y30/NE2END2 INT_R_X13Y18/EE2A1 INT_R_X13Y18/SW6E1 INT_R_X13Y19/SW6D1 INT_R_X13Y20/SW6C1 INT_R_X13Y21/SW6B1 INT_R_X13Y22/SW6A1 INT_R_X13Y22/WW2A1 INT_R_X13Y23/FAN6 INT_R_X13Y23/FAN_ALT1 INT_R_X13Y23/FAN_ALT6 INT_R_X13Y23/FAN_BOUNCE1 INT_R_X13Y23/FAN_BOUNCE_S3_4 INT_R_X13Y24/FAN6 INT_R_X13Y24/FAN_ALT4 INT_R_X13Y24/FAN_ALT6 INT_R_X13Y24/FAN_BOUNCE4 INT_R_X13Y24/GFAN0 INT_R_X13Y24/WW4END1 INT_R_X15Y18/ER1END2 INT_R_X15Y18/NR1BEG2 INT_R_X15Y19/FAN7 INT_R_X15Y19/FAN_ALT7 INT_R_X15Y19/NE2BEG2 INT_R_X15Y19/NR1END2 INT_R_X15Y20/NE2A2 INT_R_X15Y21/FAN7 INT_R_X15Y21/FAN_ALT7 INT_R_X15Y21/NW2END2 INT_R_X15Y22/FAN6 INT_R_X15Y22/FAN7 INT_R_X15Y22/FAN_ALT6 INT_R_X15Y22/FAN_ALT7 INT_R_X15Y22/NW2END2 INT_R_X15Y22/WW2A1 INT_R_X15Y24/WW4B1 INT_R_X17Y21/EL1END1 INT_R_X17Y21/FAN7 INT_R_X17Y21/FAN_ALT7 INT_R_X17Y21/NE2END2 INT_R_X17Y21/NR1BEG1 INT_R_X17Y22/FAN6 INT_R_X17Y22/FAN_ALT6 INT_R_X17Y22/NN2BEG1 INT_R_X17Y22/NR1END1 INT_R_X17Y22/WR1BEG2 INT_R_X17Y23/NN2A1 INT_R_X17Y24/FAN6 INT_R_X17Y24/FAN_ALT6 INT_R_X17Y24/NN2BEG1 INT_R_X17Y24/NN2END1 INT_R_X17Y24/WW4BEG1 INT_R_X17Y25/NN2A1 INT_R_X17Y26/NN2END1 INT_R_X17Y26/WR1BEG2 INT_R_X9Y23/EL1BEG1 INT_R_X9Y23/NN2BEG2 INT_R_X9Y23/NW2END2 INT_R_X9Y24/NN2A2 INT_R_X9Y25/EE2BEG2 INT_R_X9Y25/NN2END2 INT_R_X9Y25/NR1BEG2 INT_R_X9Y26/EE2BEG2 INT_R_X9Y26/NN2BEG2 INT_R_X9Y26/NR1END2 INT_R_X9Y27/NN2A2 INT_R_X9Y28/EE2BEG2 INT_R_X9Y28/NE2BEG2 INT_R_X9Y28/NN2END2 INT_R_X9Y29/NE2A2 VBRK_X29Y24/VBRK_EL1BEG1 VBRK_X29Y24/VBRK_NW2A2 VBRK_X29Y27/VBRK_EE2BEG2 VBRK_X29Y28/VBRK_EE2BEG2 VBRK_X29Y30/VBRK_EE2BEG2 VBRK_X29Y31/VBRK_NE2A2 VBRK_X34Y18/VBRK_SW2A1 VBRK_X34Y19/VBRK_WW2A3 VBRK_X34Y20/VBRK_NW2A2 VBRK_X34Y21/VBRK_WW2A1 VBRK_X34Y22/VBRK_WL1END1 VBRK_X34Y28/VBRK_EL1BEG1 VBRK_X34Y31/VBRK_NE2A2 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X12Y20/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y24/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y26/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y29/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y22/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y20/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y26/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y23/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y24/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y19/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y21/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y22/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y22/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y21/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y22/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X17Y24/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y18/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y20/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y21/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y22/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y23/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y17/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y19/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y21/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y25/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y26/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y27/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y28/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y28/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y29/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y29/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y30/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y18/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y18/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y18/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X10Y18/INT_L.WW2END3->>FAN_ALT3 INT_L_X10Y19/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X10Y20/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X10Y20/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y20/INT_L.NN2END_S2_0->>BYP_ALT7 INT_L_X10Y20/INT_L.WW2END1->>FAN_ALT6 INT_L_X10Y21/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT6 INT_L_X10Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y22/INT_L.NW2END2->>FAN_ALT6 INT_L_X10Y22/INT_L.NW2END2->>NW2BEG2 INT_L_X10Y23/INT_L.EL1END1->>FAN_ALT6 INT_L_X10Y23/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y29/INT_L.NE2END2->>NE2BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L23->>EE2BEG1 INT_L_X12Y18/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_L_X12Y18/INT_L.SW6END1->>NW2BEG2 INT_L_X12Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y20/INT_L.SS2END1->>FAN_ALT7 INT_L_X12Y20/INT_L.SS2END1->>WW2BEG1 INT_L_X12Y21/INT_L.SR1END2->>WL1BEG1 INT_L_X12Y22/INT_L.WW2END1->>NL1BEG1 INT_L_X12Y22/INT_L.WW2END1->>SR1BEG2 INT_L_X12Y22/INT_L.WW2END1->>SS2BEG1 INT_L_X12Y23/INT_L.NL1END1->>NR1BEG1 INT_L_X12Y24/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y24/INT_L.NR1END1->>FAN_ALT6 INT_L_X12Y26/INT_L.EL1END1->>FAN_ALT6 INT_L_X12Y26/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y29/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y29/INT_L.NE2END2->>FAN_ALT7 INT_L_X14Y18/INT_L.EE2END1->>ER1BEG2 INT_L_X14Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y22/INT_L.WW2END1->>FAN_ALT6 INT_L_X14Y22/INT_L.WW2END1->>SW6BEG1 INT_L_X14Y22/INT_L.WW2END1->>WW2BEG1 INT_L_X16Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y20/INT_L.NE2END2->>FAN_ALT7 INT_L_X16Y20/INT_L.NE2END2->>NE2BEG2 INT_L_X16Y20/INT_L.NE2END2->>NR1BEG2 INT_L_X16Y20/INT_L.NE2END2->>NW2BEG2 INT_L_X16Y21/INT_L.NR1END2->>EL1BEG1 INT_L_X16Y21/INT_L.NR1END2->>NW2BEG2 INT_L_X16Y22/INT_L.WR1END2->>WW2BEG1 INT_L_X16Y26/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y26/INT_L.WR1END2->>FAN_ALT7 INT_R_X11Y17/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y17/INT_R.SW2END1->>FAN_ALT6 INT_R_X11Y19/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y19/INT_R.NW2END2->>FAN_ALT7 INT_R_X11Y21/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y21/INT_R.WL1END1->>FAN_ALT7 INT_R_X11Y21/INT_R.WL1END1->>NW2BEG2 INT_R_X11Y25/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y25/INT_R.EE2END2->>NN2BEG2 INT_R_X11Y25/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y26/INT_R.EE2END2->>EL1BEG1 INT_R_X11Y26/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y26/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y27/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y27/INT_R.NN2END2->>FAN_ALT7 INT_R_X11Y27/INT_R.NN2END2->>NN2BEG2 INT_R_X11Y28/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y28/INT_R.EE2END2->>NE2BEG2 INT_R_X11Y28/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y28/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y28/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y28/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X11Y29/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y29/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y29/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y29/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X11Y29/INT_R.NN2END2->>FAN_ALT7 INT_R_X11Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y30/INT_R.NE2END2->>FAN_ALT7 INT_R_X13Y23/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y23/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X13Y23/INT_R.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_R_X13Y24/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X13Y24/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y24/INT_R.GFAN0->>FAN_ALT4 INT_R_X13Y24/INT_R.GFAN0->>FAN_ALT6 INT_R_X13Y24/INT_R.WW4END1->>GFAN0 INT_R_X15Y18/INT_R.ER1END2->>NR1BEG2 INT_R_X15Y19/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y19/INT_R.NR1END2->>FAN_ALT7 INT_R_X15Y19/INT_R.NR1END2->>NE2BEG2 INT_R_X15Y21/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y21/INT_R.NW2END2->>FAN_ALT7 INT_R_X15Y22/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y22/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y22/INT_R.NW2END2->>FAN_ALT6 INT_R_X15Y22/INT_R.NW2END2->>FAN_ALT7 INT_R_X17Y21/INT_R.EL1END1->>NR1BEG1 INT_R_X17Y21/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y21/INT_R.NE2END2->>FAN_ALT7 INT_R_X17Y22/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y22/INT_R.NR1END1->>FAN_ALT6 INT_R_X17Y22/INT_R.NR1END1->>NN2BEG1 INT_R_X17Y22/INT_R.NR1END1->>WR1BEG2 INT_R_X17Y24/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y24/INT_R.NN2END1->>FAN_ALT6 INT_R_X17Y24/INT_R.NN2END1->>NN2BEG1 INT_R_X17Y24/INT_R.NN2END1->>WW4BEG1 INT_R_X17Y26/INT_R.NN2END1->>WR1BEG2 INT_R_X9Y23/INT_R.NW2END2->>EL1BEG1 INT_R_X9Y23/INT_R.NW2END2->>NN2BEG2 INT_R_X9Y25/INT_R.NN2END2->>EE2BEG2 INT_R_X9Y25/INT_R.NN2END2->>NR1BEG2 INT_R_X9Y26/INT_R.NR1END2->>EE2BEG2 INT_R_X9Y26/INT_R.NR1END2->>NN2BEG2 INT_R_X9Y28/INT_R.NN2END2->>EE2BEG2 INT_R_X9Y28/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 65, 

a[31]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX44 CLBLL_L_X12Y18/CLBLL_LL_C CLBLL_L_X12Y18/CLBLL_LL_D4 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS14 INT_L_X12Y18/IMUX_L44 INT_L_X12Y18/LOGIC_OUTS_L14 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y18/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1_reg_n_0_[0] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX7 CLBLL_L_X12Y17/CLBLL_LL_A1 CLBLL_L_X12Y18/CLBLL_IMUX21 CLBLL_L_X12Y18/CLBLL_IMUX45 CLBLL_L_X12Y18/CLBLL_LL_D2 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y18/CLBLL_L_AMUX CLBLL_L_X12Y18/CLBLL_L_C4 CLBLL_L_X12Y19/CLBLL_IMUX37 CLBLL_L_X12Y19/CLBLL_IMUX5 CLBLL_L_X12Y19/CLBLL_L_A6 CLBLL_L_X12Y19/CLBLL_L_D4 CLBLL_L_X14Y18/CLBLL_IMUX4 CLBLL_L_X14Y18/CLBLL_LL_A6 CLBLL_L_X14Y19/CLBLL_ER1BEG2 CLBLL_L_X14Y19/CLBLL_IMUX18 CLBLL_L_X14Y19/CLBLL_IMUX29 CLBLL_L_X14Y19/CLBLL_LL_B2 CLBLL_L_X14Y19/CLBLL_LL_C2 CLBLL_R_X13Y17/CLBLL_IMUX11 CLBLL_R_X13Y17/CLBLL_LL_A4 CLBLL_R_X13Y18/CLBLL_IMUX31 CLBLL_R_X13Y18/CLBLL_LL_C5 CLBLL_R_X13Y19/CLBLL_ER1BEG2 CLBLL_R_X13Y19/CLBLL_IMUX19 CLBLL_R_X13Y19/CLBLL_IMUX22 CLBLL_R_X13Y19/CLBLL_IMUX3 CLBLL_R_X13Y19/CLBLL_IMUX30 CLBLL_R_X13Y19/CLBLL_IMUX41 CLBLL_R_X13Y19/CLBLL_LL_C3 CLBLL_R_X13Y19/CLBLL_L_A2 CLBLL_R_X13Y19/CLBLL_L_B2 CLBLL_R_X13Y19/CLBLL_L_C5 CLBLL_R_X13Y19/CLBLL_L_D1 CLBLL_R_X13Y20/CLBLL_IMUX27 CLBLL_R_X13Y20/CLBLL_IMUX4 CLBLL_R_X13Y20/CLBLL_IMUX44 CLBLL_R_X13Y20/CLBLL_LL_A6 CLBLL_R_X13Y20/CLBLL_LL_B4 CLBLL_R_X13Y20/CLBLL_LL_D4 INT_L_X12Y17/IMUX_L7 INT_L_X12Y17/SR1END3 INT_L_X12Y18/IMUX_L21 INT_L_X12Y18/IMUX_L45 INT_L_X12Y18/LOGIC_OUTS_L16 INT_L_X12Y18/NR1BEG2 INT_L_X12Y18/SR1BEG3 INT_L_X12Y18/SR1END_N3_3 INT_L_X12Y19/EL1BEG1 INT_L_X12Y19/IMUX_L37 INT_L_X12Y19/IMUX_L5 INT_L_X12Y19/NE2BEG2 INT_L_X12Y19/NR1END2 INT_L_X12Y20/NE2A2 INT_L_X14Y18/IMUX_L4 INT_L_X14Y18/SL1END2 INT_L_X14Y19/ER1END2 INT_L_X14Y19/FAN_ALT1 INT_L_X14Y19/FAN_BOUNCE1 INT_L_X14Y19/IMUX_L18 INT_L_X14Y19/IMUX_L29 INT_L_X14Y19/SL1BEG2 INT_R_X13Y17/IMUX11 INT_R_X13Y17/SS2END1 INT_R_X13Y18/FAN_BOUNCE_S3_6 INT_R_X13Y18/IMUX31 INT_R_X13Y18/SS2A1 INT_R_X13Y19/BYP_ALT4 INT_R_X13Y19/BYP_BOUNCE4 INT_R_X13Y19/EL1END1 INT_R_X13Y19/ER1BEG2 INT_R_X13Y19/FAN_ALT6 INT_R_X13Y19/FAN_BOUNCE6 INT_R_X13Y19/IMUX19 INT_R_X13Y19/IMUX22 INT_R_X13Y19/IMUX3 INT_R_X13Y19/IMUX30 INT_R_X13Y19/IMUX41 INT_R_X13Y19/SS2BEG1 INT_R_X13Y20/IMUX27 INT_R_X13Y20/IMUX4 INT_R_X13Y20/IMUX44 INT_R_X13Y20/NE2END2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y17/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X12Y17/INT_L.SR1END3->>IMUX_L7 INT_L_X12Y18/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X12Y18/INT_L.LOGIC_OUTS_L16->>IMUX_L45 INT_L_X12Y18/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X12Y19/INT_L.NR1END2->>EL1BEG1 INT_L_X12Y19/INT_L.NR1END2->>IMUX_L37 INT_L_X12Y19/INT_L.NR1END2->>IMUX_L5 INT_L_X12Y19/INT_L.NR1END2->>NE2BEG2 INT_L_X14Y18/INT_L.SL1END2->>IMUX_L4 INT_L_X14Y19/INT_L.ER1END2->>FAN_ALT1 INT_L_X14Y19/INT_L.ER1END2->>IMUX_L29 INT_L_X14Y19/INT_L.ER1END2->>SL1BEG2 INT_L_X14Y19/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X14Y19/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_R_X13Y17/INT_R.SS2END1->>IMUX11 INT_R_X13Y18/INT_R.FAN_BOUNCE_S3_6->>IMUX31 INT_R_X13Y19/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y19/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X13Y19/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X13Y19/INT_R.EL1END1->>BYP_ALT4 INT_R_X13Y19/INT_R.EL1END1->>ER1BEG2 INT_R_X13Y19/INT_R.EL1END1->>FAN_ALT6 INT_R_X13Y19/INT_R.EL1END1->>IMUX19 INT_R_X13Y19/INT_R.EL1END1->>IMUX3 INT_R_X13Y19/INT_R.EL1END1->>IMUX41 INT_R_X13Y19/INT_R.EL1END1->>SS2BEG1 INT_R_X13Y19/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X13Y20/INT_R.NE2END2->>IMUX27 INT_R_X13Y20/INT_R.NE2END2->>IMUX4 INT_R_X13Y20/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

state_1_reg_n_0_[5] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX0 CLBLL_L_X12Y17/CLBLL_IMUX8 CLBLL_L_X12Y17/CLBLL_LL_A5 CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y17/CLBLL_L_A3 CLBLL_L_X12Y17/CLBLL_L_AQ CLBLL_L_X12Y18/CLBLL_IMUX13 CLBLL_L_X12Y18/CLBLL_IMUX33 CLBLL_L_X12Y18/CLBLL_IMUX40 CLBLL_L_X12Y18/CLBLL_IMUX41 CLBLL_L_X12Y18/CLBLL_LL_D1 CLBLL_L_X12Y18/CLBLL_L_B6 CLBLL_L_X12Y18/CLBLL_L_C1 CLBLL_L_X12Y18/CLBLL_L_D1 CLBLL_L_X12Y20/CLBLL_IMUX41 CLBLL_L_X12Y20/CLBLL_L_D1 CLBLL_R_X13Y17/CLBLL_IMUX1 CLBLL_R_X13Y17/CLBLL_LL_A3 CLBLL_R_X13Y18/CLBLL_IMUX16 CLBLL_R_X13Y18/CLBLL_IMUX24 CLBLL_R_X13Y18/CLBLL_IMUX40 CLBLL_R_X13Y18/CLBLL_LL_B5 CLBLL_R_X13Y18/CLBLL_LL_D1 CLBLL_R_X13Y18/CLBLL_L_B3 CLBLL_R_X13Y19/CLBLL_IMUX31 CLBLL_R_X13Y19/CLBLL_LL_C5 CLBLL_R_X13Y20/CLBLL_IMUX17 CLBLL_R_X13Y20/CLBLL_IMUX40 CLBLL_R_X13Y20/CLBLL_IMUX8 CLBLL_R_X13Y20/CLBLL_LL_A5 CLBLL_R_X13Y20/CLBLL_LL_B3 CLBLL_R_X13Y20/CLBLL_LL_D1 INT_L_X12Y17/IMUX_L0 INT_L_X12Y17/IMUX_L8 INT_L_X12Y17/LOGIC_OUTS_L0 INT_L_X12Y17/NE2BEG0 INT_L_X12Y17/NR1BEG0 INT_L_X12Y18/BYP_ALT1 INT_L_X12Y18/BYP_BOUNCE1 INT_L_X12Y18/IMUX_L13 INT_L_X12Y18/IMUX_L33 INT_L_X12Y18/IMUX_L40 INT_L_X12Y18/IMUX_L41 INT_L_X12Y18/NE2A0 INT_L_X12Y18/NR1END0 INT_L_X12Y20/IMUX_L41 INT_L_X12Y20/WR1END1 INT_R_X13Y17/IMUX1 INT_R_X13Y17/NE2END_S3_0 INT_R_X13Y17/SL1END0 INT_R_X13Y18/IMUX16 INT_R_X13Y18/IMUX24 INT_R_X13Y18/IMUX40 INT_R_X13Y18/NE2END0 INT_R_X13Y18/NN2BEG0 INT_R_X13Y18/SL1BEG0 INT_R_X13Y19/IMUX31 INT_R_X13Y19/NN2A0 INT_R_X13Y19/NN2END_S2_0 INT_R_X13Y20/IMUX17 INT_R_X13Y20/IMUX40 INT_R_X13Y20/IMUX8 INT_R_X13Y20/NN2END0 INT_R_X13Y20/WR1BEG1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y17/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y17/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y17/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X12Y17/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X12Y17/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X12Y17/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X12Y18/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y18/INT_L.BYP_BOUNCE1->>IMUX_L13 INT_L_X12Y18/INT_L.NR1END0->>BYP_ALT1 INT_L_X12Y18/INT_L.NR1END0->>IMUX_L33 INT_L_X12Y18/INT_L.NR1END0->>IMUX_L40 INT_L_X12Y18/INT_L.NR1END0->>IMUX_L41 INT_L_X12Y20/INT_L.WR1END1->>IMUX_L41 INT_R_X13Y17/INT_R.SL1END0->>IMUX1 INT_R_X13Y18/INT_R.NE2END0->>IMUX16 INT_R_X13Y18/INT_R.NE2END0->>IMUX24 INT_R_X13Y18/INT_R.NE2END0->>IMUX40 INT_R_X13Y18/INT_R.NE2END0->>NN2BEG0 INT_R_X13Y18/INT_R.NE2END0->>SL1BEG0 INT_R_X13Y19/INT_R.NN2END_S2_0->>IMUX31 INT_R_X13Y20/INT_R.NN2END0->>IMUX17 INT_R_X13Y20/INT_R.NN2END0->>IMUX40 INT_R_X13Y20/INT_R.NN2END0->>IMUX8 INT_R_X13Y20/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

state_1_reg_n_0_[9] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX10 CLBLL_L_X12Y17/CLBLL_IMUX18 CLBLL_L_X12Y17/CLBLL_LL_B2 CLBLL_L_X12Y17/CLBLL_L_A4 CLBLL_L_X12Y18/CLBLL_IMUX27 CLBLL_L_X12Y18/CLBLL_IMUX43 CLBLL_L_X12Y18/CLBLL_LL_B4 CLBLL_L_X12Y18/CLBLL_LL_D6 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y18/CLBLL_L_BMUX CLBLL_L_X12Y19/CLBLL_IMUX14 CLBLL_L_X12Y19/CLBLL_L_B1 CLBLL_L_X12Y19/CLBLL_WR1END0 CLBLL_L_X12Y20/CLBLL_WR1END0 CLBLL_L_X12Y21/CLBLL_EE2BEG0 CLBLL_L_X12Y22/CLBLL_IMUX8 CLBLL_L_X12Y22/CLBLL_LL_A5 CLBLL_L_X12Y22/CLBLL_NE2A0 CLBLL_L_X12Y23/CLBLL_IMUX11 CLBLL_L_X12Y23/CLBLL_IMUX18 CLBLL_L_X12Y23/CLBLL_LL_A4 CLBLL_L_X12Y23/CLBLL_LL_B2 CLBLL_L_X14Y18/CLBLL_IMUX2 CLBLL_L_X14Y18/CLBLL_LL_A2 CLBLL_L_X14Y18/CLBLL_WL1END2 CLBLL_L_X14Y19/CLBLL_EE2A3 CLBLL_L_X14Y19/CLBLL_IMUX15 CLBLL_L_X14Y19/CLBLL_IMUX22 CLBLL_L_X14Y19/CLBLL_IMUX7 CLBLL_L_X14Y19/CLBLL_LL_A1 CLBLL_L_X14Y19/CLBLL_LL_B1 CLBLL_L_X14Y19/CLBLL_LL_C3 CLBLL_L_X14Y20/CLBLL_WR1END0 CLBLL_L_X14Y22/CLBLL_NE2A0 CLBLL_L_X14Y23/CLBLL_IMUX0 CLBLL_L_X14Y23/CLBLL_L_A3 CLBLL_L_X14Y25/CLBLL_IMUX0 CLBLL_L_X14Y25/CLBLL_L_A3 CLBLL_R_X13Y18/CLBLL_IMUX2 CLBLL_R_X13Y18/CLBLL_IMUX6 CLBLL_R_X13Y18/CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_L_A1 CLBLL_R_X13Y18/CLBLL_WL1END2 CLBLL_R_X13Y19/CLBLL_EE2A3 CLBLL_R_X13Y19/CLBLL_IMUX34 CLBLL_R_X13Y19/CLBLL_IMUX42 CLBLL_R_X13Y19/CLBLL_L_C6 CLBLL_R_X13Y19/CLBLL_L_D6 CLBLL_R_X13Y20/CLBLL_IMUX0 CLBLL_R_X13Y20/CLBLL_L_A3 CLBLL_R_X13Y20/CLBLL_WR1END0 CLBLL_R_X13Y21/CLBLL_IMUX0 CLBLL_R_X13Y21/CLBLL_L_A3 CLBLL_R_X13Y22/CLBLL_IMUX8 CLBLL_R_X13Y22/CLBLL_LL_A5 CLBLL_R_X13Y22/CLBLL_NE2A0 CLBLM_L_X10Y18/CLBLM_IMUX13 CLBLM_L_X10Y18/CLBLM_L_B6 CLBLM_L_X10Y19/CLBLM_IMUX19 CLBLM_L_X10Y19/CLBLM_IMUX29 CLBLM_L_X10Y19/CLBLM_L_B2 CLBLM_L_X10Y19/CLBLM_M_C2 CLBLM_L_X10Y20/CLBLM_IMUX4 CLBLM_L_X10Y20/CLBLM_M_A6 CLBLM_L_X10Y21/CLBLM_IMUX8 CLBLM_L_X10Y21/CLBLM_M_A5 CLBLM_L_X10Y24/CLBLM_IMUX0 CLBLM_L_X10Y24/CLBLM_L_A3 CLBLM_R_X11Y19/CLBLM_WR1END0 CLBLM_R_X11Y20/CLBLM_IMUX8 CLBLM_R_X11Y20/CLBLM_M_A5 CLBLM_R_X11Y20/CLBLM_WR1END0 CLBLM_R_X11Y21/CLBLM_EE2BEG0 CLBLM_R_X11Y22/CLBLM_IMUX14 CLBLM_R_X11Y22/CLBLM_IMUX6 CLBLM_R_X11Y22/CLBLM_L_A1 CLBLM_R_X11Y22/CLBLM_L_B1 CLBLM_R_X11Y22/CLBLM_NE2A0 CLBLM_R_X11Y23/CLBLM_IMUX0 CLBLM_R_X11Y23/CLBLM_L_A3 HCLK_L_X40Y26/HCLK_NN2A0 HCLK_L_X40Y26/HCLK_NN2END_S2_0 INT_L_X10Y18/IMUX_L13 INT_L_X10Y18/NL1BEG2 INT_L_X10Y18/WL1END2 INT_L_X10Y19/IMUX_L19 INT_L_X10Y19/IMUX_L29 INT_L_X10Y19/NL1BEG2 INT_L_X10Y19/NL1END2 INT_L_X10Y19/WL1END2 INT_L_X10Y20/IMUX_L4 INT_L_X10Y20/NL1END2 INT_L_X10Y20/NW2END_S0_0 INT_L_X10Y21/IMUX_L8 INT_L_X10Y21/NE2BEG0 INT_L_X10Y21/NW2END0 INT_L_X10Y22/NE2A0 INT_L_X10Y23/NW2END_S0_0 INT_L_X10Y24/IMUX_L0 INT_L_X10Y24/NW2END0 INT_L_X12Y17/FAN_ALT1 INT_L_X12Y17/FAN_BOUNCE1 INT_L_X12Y17/IMUX_L10 INT_L_X12Y17/IMUX_L18 INT_L_X12Y17/NL1BEG2 INT_L_X12Y17/SW2END2 INT_L_X12Y18/IMUX_L27 INT_L_X12Y18/IMUX_L43 INT_L_X12Y18/LOGIC_OUTS_L17 INT_L_X12Y18/NL1END2 INT_L_X12Y18/NR1BEG3 INT_L_X12Y18/WR1BEG_S0 INT_L_X12Y19/EE2BEG3 INT_L_X12Y19/IMUX_L14 INT_L_X12Y19/NR1END3 INT_L_X12Y19/WR1BEG0 INT_L_X12Y19/WR1BEG_S0 INT_L_X12Y20/WR1BEG0 INT_L_X12Y21/EE2A0 INT_L_X12Y21/NE2END_S3_0 INT_L_X12Y21/NN2BEG1 INT_L_X12Y21/WR1END1 INT_L_X12Y22/IMUX_L8 INT_L_X12Y22/NE2END0 INT_L_X12Y22/NN2A1 INT_L_X12Y23/IMUX_L11 INT_L_X12Y23/IMUX_L18 INT_L_X12Y23/NN2END1 INT_L_X14Y18/IMUX_L2 INT_L_X14Y18/SL1END3 INT_L_X14Y18/SR1BEG_S0 INT_L_X14Y18/WL1BEG2 INT_L_X14Y19/EE2END3 INT_L_X14Y19/IMUX_L15 INT_L_X14Y19/IMUX_L22 INT_L_X14Y19/IMUX_L7 INT_L_X14Y19/SL1BEG3 INT_L_X14Y19/WR1BEG_S0 INT_L_X14Y20/WR1BEG0 INT_L_X14Y21/NE2END_S3_0 INT_L_X14Y22/NE2END0 INT_L_X14Y22/NR1BEG0 INT_L_X14Y23/IMUX_L0 INT_L_X14Y23/NN2BEG0 INT_L_X14Y23/NR1END0 INT_L_X14Y24/NN2A0 INT_L_X14Y24/NN2END_S2_0 INT_L_X14Y25/IMUX_L0 INT_L_X14Y25/NN2END0 INT_R_X11Y18/WL1BEG2 INT_R_X11Y18/WR1END_S1_0 INT_R_X11Y19/NN2BEG0 INT_R_X11Y19/WL1BEG2 INT_R_X11Y19/WR1END0 INT_R_X11Y19/WR1END_S1_0 INT_R_X11Y20/IMUX8 INT_R_X11Y20/NN2A0 INT_R_X11Y20/NN2END_S2_0 INT_R_X11Y20/NW2BEG0 INT_R_X11Y20/WR1END0 INT_R_X11Y21/EE2BEG0 INT_R_X11Y21/NE2BEG0 INT_R_X11Y21/NE2END_S3_0 INT_R_X11Y21/NN2END0 INT_R_X11Y21/NW2A0 INT_R_X11Y22/IMUX14 INT_R_X11Y22/IMUX6 INT_R_X11Y22/NE2A0 INT_R_X11Y22/NE2END0 INT_R_X11Y22/NL1BEG_N3 INT_R_X11Y22/NR1BEG0 INT_R_X11Y23/IMUX0 INT_R_X11Y23/NR1END0 INT_R_X11Y23/NW2BEG0 INT_R_X11Y24/NW2A0 INT_R_X13Y17/SW2A2 INT_R_X13Y18/FAN_ALT1 INT_R_X13Y18/FAN_BOUNCE1 INT_R_X13Y18/IMUX2 INT_R_X13Y18/IMUX6 INT_R_X13Y18/SW2BEG2 INT_R_X13Y18/WL1END2 INT_R_X13Y19/EE2A3 INT_R_X13Y19/IMUX34 INT_R_X13Y19/IMUX42 INT_R_X13Y19/SR1BEG_S0 INT_R_X13Y19/WR1END_S1_0 INT_R_X13Y20/IMUX0 INT_R_X13Y20/NN2BEG0 INT_R_X13Y20/WR1END0 INT_R_X13Y21/EE2END0 INT_R_X13Y21/IMUX0 INT_R_X13Y21/NE2BEG0 INT_R_X13Y21/NN2A0 INT_R_X13Y21/NN2END_S2_0 INT_R_X13Y21/WR1BEG1 INT_R_X13Y22/IMUX8 INT_R_X13Y22/NE2A0 INT_R_X13Y22/NN2END0 VBRK_X34Y20/VBRK_WR1END0 VBRK_X34Y21/VBRK_WR1END0 VBRK_X34Y22/VBRK_EE2BEG0 VBRK_X34Y23/VBRK_NE2A0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X10Y18/INT_L.WL1END2->>IMUX_L13 INT_L_X10Y18/INT_L.WL1END2->>NL1BEG2 INT_L_X10Y19/INT_L.NL1END2->>IMUX_L19 INT_L_X10Y19/INT_L.WL1END2->>IMUX_L29 INT_L_X10Y19/INT_L.WL1END2->>NL1BEG2 INT_L_X10Y20/INT_L.NL1END2->>IMUX_L4 INT_L_X10Y21/INT_L.NW2END0->>IMUX_L8 INT_L_X10Y21/INT_L.NW2END0->>NE2BEG0 INT_L_X10Y24/INT_L.NW2END0->>IMUX_L0 INT_L_X12Y17/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y17/INT_L.FAN_BOUNCE1->>IMUX_L10 INT_L_X12Y17/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X12Y17/INT_L.SW2END2->>FAN_ALT1 INT_L_X12Y17/INT_L.SW2END2->>NL1BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_L_X12Y18/INT_L.NL1END2->>IMUX_L27 INT_L_X12Y18/INT_L.NL1END2->>IMUX_L43 INT_L_X12Y19/INT_L.NR1END3->>EE2BEG3 INT_L_X12Y19/INT_L.NR1END3->>IMUX_L14 INT_L_X12Y19/INT_L.NR1END3->>WR1BEG_S0 INT_L_X12Y21/INT_L.WR1END1->>NN2BEG1 INT_L_X12Y22/INT_L.NE2END0->>IMUX_L8 INT_L_X12Y23/INT_L.NN2END1->>IMUX_L11 INT_L_X12Y23/INT_L.NN2END1->>IMUX_L18 INT_L_X14Y18/INT_L.SL1END3->>SR1BEG_S0 INT_L_X14Y18/INT_L.SL1END3->>WL1BEG2 INT_L_X14Y18/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X14Y19/INT_L.EE2END3->>IMUX_L15 INT_L_X14Y19/INT_L.EE2END3->>IMUX_L22 INT_L_X14Y19/INT_L.EE2END3->>IMUX_L7 INT_L_X14Y19/INT_L.EE2END3->>SL1BEG3 INT_L_X14Y19/INT_L.EE2END3->>WR1BEG_S0 INT_L_X14Y22/INT_L.NE2END0->>NR1BEG0 INT_L_X14Y23/INT_L.NR1END0->>IMUX_L0 INT_L_X14Y23/INT_L.NR1END0->>NN2BEG0 INT_L_X14Y25/INT_L.NN2END0->>IMUX_L0 INT_R_X11Y18/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X11Y19/INT_R.WR1END0->>NN2BEG0 INT_R_X11Y19/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X11Y20/INT_R.WR1END0->>IMUX8 INT_R_X11Y20/INT_R.WR1END0->>NW2BEG0 INT_R_X11Y21/INT_R.NN2END0->>EE2BEG0 INT_R_X11Y21/INT_R.NN2END0->>NE2BEG0 INT_R_X11Y22/INT_R.NE2END0->>NL1BEG_N3 INT_R_X11Y22/INT_R.NE2END0->>NR1BEG0 INT_R_X11Y22/INT_R.NL1BEG_N3->>IMUX14 INT_R_X11Y22/INT_R.NL1BEG_N3->>IMUX6 INT_R_X11Y23/INT_R.NR1END0->>IMUX0 INT_R_X11Y23/INT_R.NR1END0->>NW2BEG0 INT_R_X13Y18/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y18/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X13Y18/INT_R.WL1END2->>FAN_ALT1 INT_R_X13Y18/INT_R.WL1END2->>IMUX6 INT_R_X13Y18/INT_R.WL1END2->>SW2BEG2 INT_R_X13Y19/INT_R.SR1BEG_S0->>IMUX34 INT_R_X13Y19/INT_R.SR1BEG_S0->>IMUX42 INT_R_X13Y19/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X13Y20/INT_R.WR1END0->>IMUX0 INT_R_X13Y20/INT_R.WR1END0->>NN2BEG0 INT_R_X13Y21/INT_R.EE2END0->>IMUX0 INT_R_X13Y21/INT_R.EE2END0->>NE2BEG0 INT_R_X13Y21/INT_R.EE2END0->>WR1BEG1 INT_R_X13Y22/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 47, 

state_1_reg_n_0_[2] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX14 CLBLL_L_X12Y17/CLBLL_IMUX24 CLBLL_L_X12Y17/CLBLL_LL_B5 CLBLL_L_X12Y17/CLBLL_L_B1 CLBLL_L_X12Y18/CLBLL_IMUX15 CLBLL_L_X12Y18/CLBLL_IMUX38 CLBLL_L_X12Y18/CLBLL_IMUX6 CLBLL_L_X12Y18/CLBLL_IMUX7 CLBLL_L_X12Y18/CLBLL_LL_A1 CLBLL_L_X12Y18/CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_LL_D3 CLBLL_L_X12Y18/CLBLL_L_A1 CLBLL_L_X12Y19/CLBLL_IMUX3 CLBLL_L_X12Y19/CLBLL_L_A2 CLBLL_R_X13Y17/CLBLL_IMUX7 CLBLL_R_X13Y17/CLBLL_LL_A1 CLBLL_R_X13Y18/CLBLL_IMUX12 CLBLL_R_X13Y18/CLBLL_IMUX14 CLBLL_R_X13Y18/CLBLL_IMUX28 CLBLL_R_X13Y18/CLBLL_IMUX44 CLBLL_R_X13Y18/CLBLL_LL_AMUX CLBLL_R_X13Y18/CLBLL_LL_B6 CLBLL_R_X13Y18/CLBLL_LL_C4 CLBLL_R_X13Y18/CLBLL_LL_D4 CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y18/CLBLL_L_B1 CLBLL_R_X13Y19/CLBLL_IMUX10 CLBLL_R_X13Y19/CLBLL_IMUX32 CLBLL_R_X13Y19/CLBLL_IMUX33 CLBLL_R_X13Y19/CLBLL_LL_C1 CLBLL_R_X13Y19/CLBLL_L_A4 CLBLL_R_X13Y19/CLBLL_L_C1 INT_L_X12Y16/SR1END3 INT_L_X12Y17/IMUX_L14 INT_L_X12Y17/IMUX_L24 INT_L_X12Y17/SR1BEG3 INT_L_X12Y17/SR1END_N3_3 INT_L_X12Y17/WL1END2 INT_L_X12Y18/IMUX_L15 INT_L_X12Y18/IMUX_L38 INT_L_X12Y18/IMUX_L6 INT_L_X12Y18/IMUX_L7 INT_L_X12Y18/WR1END3 INT_L_X12Y19/IMUX_L3 INT_L_X12Y19/NW2END2 INT_R_X13Y17/IMUX7 INT_R_X13Y17/SR1END3 INT_R_X13Y17/WL1BEG2 INT_R_X13Y18/BYP_ALT2 INT_R_X13Y18/BYP_BOUNCE2 INT_R_X13Y18/IMUX12 INT_R_X13Y18/IMUX14 INT_R_X13Y18/IMUX28 INT_R_X13Y18/IMUX44 INT_R_X13Y18/LOGIC_OUTS20 INT_R_X13Y18/NL1BEG1 INT_R_X13Y18/NW2BEG2 INT_R_X13Y18/SR1BEG3 INT_R_X13Y18/SR1END_N3_3 INT_R_X13Y18/WR1BEG3 INT_R_X13Y19/BYP_BOUNCE_N3_2 INT_R_X13Y19/IMUX10 INT_R_X13Y19/IMUX32 INT_R_X13Y19/IMUX33 INT_R_X13Y19/NL1END1 INT_R_X13Y19/NW2A2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y17/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X12Y17/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X12Y17/INT_L.WL1END2->>IMUX_L14 INT_L_X12Y17/INT_L.WL1END2->>SR1BEG3 INT_L_X12Y18/INT_L.WR1END3->>IMUX_L15 INT_L_X12Y18/INT_L.WR1END3->>IMUX_L38 INT_L_X12Y18/INT_L.WR1END3->>IMUX_L6 INT_L_X12Y18/INT_L.WR1END3->>IMUX_L7 INT_L_X12Y19/INT_L.NW2END2->>IMUX_L3 INT_R_X13Y17/INT_R.SR1END3->>IMUX7 INT_R_X13Y17/INT_R.SR1END3->>WL1BEG2 INT_R_X13Y18/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X13Y18/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>IMUX12 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X13Y18/INT_R.LOGIC_OUTS20->>WR1BEG3 INT_R_X13Y19/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X13Y19/INT_R.NL1END1->>IMUX10 INT_R_X13Y19/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

a[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[31]_i_4_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y18/CLBLM_L_AMUX CLBLM_R_X11Y17/CLBLM_IMUX16 CLBLM_R_X11Y17/CLBLM_L_B3 INT_L_X10Y16/ER1BEG3 INT_L_X10Y16/SS2END2 INT_L_X10Y17/SS2A2 INT_L_X10Y18/LOGIC_OUTS_L16 INT_L_X10Y18/SS2BEG2 INT_R_X11Y16/ER1END3 INT_R_X11Y17/ER1END_N3_3 INT_R_X11Y17/IMUX16 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X10Y16/INT_L.SS2END2->>ER1BEG3 INT_L_X10Y18/INT_L.LOGIC_OUTS_L16->>SS2BEG2 INT_R_X11Y17/INT_R.ER1END_N3_3->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_6_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_SW2A0 CLBLL_L_X12Y18/CLBLL_IMUX17 CLBLL_L_X12Y18/CLBLL_LL_B3 CLBLL_L_X12Y18/CLBLL_SW2A0 CLBLL_L_X12Y21/CLBLL_ER1BEG0 CLBLM_R_X11Y17/CLBLM_IMUX25 CLBLM_R_X11Y17/CLBLM_L_B5 CLBLM_R_X11Y17/CLBLM_SW2A0 CLBLM_R_X11Y18/CLBLM_IMUX9 CLBLM_R_X11Y18/CLBLM_L_A5 CLBLM_R_X11Y18/CLBLM_SW2A0 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y20/CLBLM_L_D CLBLM_R_X11Y21/CLBLM_ER1BEG0 INT_L_X12Y17/SW2A0 INT_L_X12Y18/IMUX_L17 INT_L_X12Y18/SL1END0 INT_L_X12Y18/SW2A0 INT_L_X12Y18/SW2BEG0 INT_L_X12Y19/SL1BEG0 INT_L_X12Y19/SS2END0 INT_L_X12Y19/SW2BEG0 INT_L_X12Y20/SS2A0 INT_L_X12Y21/ER1END0 INT_L_X12Y21/SS2BEG0 INT_R_X11Y17/IMUX25 INT_R_X11Y17/SW2END0 INT_R_X11Y18/IMUX9 INT_R_X11Y18/SW2END0 INT_R_X11Y20/ER1BEG_S0 INT_R_X11Y20/LOGIC_OUTS11 INT_R_X11Y21/ER1BEG0 VBRK_X34Y18/VBRK_SW2A0 VBRK_X34Y19/VBRK_SW2A0 VBRK_X34Y22/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X12Y18/INT_L.SL1END0->>IMUX_L17 INT_L_X12Y18/INT_L.SL1END0->>SW2BEG0 INT_L_X12Y19/INT_L.SS2END0->>SL1BEG0 INT_L_X12Y19/INT_L.SS2END0->>SW2BEG0 INT_L_X12Y21/INT_L.ER1END0->>SS2BEG0 INT_R_X11Y17/INT_R.SW2END0->>IMUX25 INT_R_X11Y18/INT_R.SW2END0->>IMUX9 INT_R_X11Y20/INT_R.LOGIC_OUTS11->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p_1_in8_in - 
wires: CLBLL_L_X12Y18/CLBLL_ER1BEG0 CLBLL_L_X12Y18/CLBLL_IMUX24 CLBLL_L_X12Y18/CLBLL_LL_B5 CLBLL_L_X12Y18/CLBLL_SW2A3 CLBLL_L_X12Y19/CLBLL_IMUX38 CLBLL_L_X12Y19/CLBLL_LL_D3 CLBLL_L_X12Y26/CLBLL_EE2BEG3 CLBLM_R_X11Y17/CLBLM_IMUX14 CLBLM_R_X11Y17/CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_ER1BEG0 CLBLM_R_X11Y18/CLBLM_IMUX10 CLBLM_R_X11Y18/CLBLM_L_A4 CLBLM_R_X11Y18/CLBLM_SW2A3 CLBLM_R_X11Y26/CLBLM_EE2BEG3 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y26/CLBLM_M_DQ HCLK_R_X37Y26/HCLK_SS6B3 INT_L_X12Y18/ER1END0 INT_L_X12Y18/IMUX_L24 INT_L_X12Y18/SW2A3 INT_L_X12Y19/IMUX_L38 INT_L_X12Y19/SW2BEG3 INT_L_X12Y19/SW2END3 INT_L_X12Y20/SW2END_N0_3 INT_L_X12Y26/EE2A3 INT_R_X11Y17/ER1BEG_S0 INT_R_X11Y17/IMUX14 INT_R_X11Y17/SL1END3 INT_R_X11Y18/ER1BEG0 INT_R_X11Y18/IMUX10 INT_R_X11Y18/SL1BEG3 INT_R_X11Y18/SR1BEG_S0 INT_R_X11Y18/SW2END3 INT_R_X11Y19/SW2END_N0_3 INT_R_X11Y26/EE2BEG3 INT_R_X11Y26/LOGIC_OUTS7 INT_R_X13Y19/SW2A3 INT_R_X13Y20/SS6END3 INT_R_X13Y20/SW2BEG3 INT_R_X13Y21/SS6E3 INT_R_X13Y21/SS6END_N0_3 INT_R_X13Y22/SS6D3 INT_R_X13Y23/SS6C3 INT_R_X13Y24/SS6B3 INT_R_X13Y25/SS6A3 INT_R_X13Y26/EE2END3 INT_R_X13Y26/SS6BEG3 VBRK_X34Y19/VBRK_ER1BEG0 VBRK_X34Y19/VBRK_SW2A3 VBRK_X34Y28/VBRK_EE2BEG3 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X12Y18/INT_L.ER1END0->>IMUX_L24 INT_L_X12Y19/INT_L.SW2END3->>IMUX_L38 INT_L_X12Y19/INT_L.SW2END3->>SW2BEG3 INT_R_X11Y17/INT_R.SL1END3->>ER1BEG_S0 INT_R_X11Y17/INT_R.SL1END3->>IMUX14 INT_R_X11Y18/INT_R.SR1BEG_S0->>IMUX10 INT_R_X11Y18/INT_R.SW2END3->>SL1BEG3 INT_R_X11Y18/INT_R.SW2END3->>SR1BEG_S0 INT_R_X11Y26/INT_R.LOGIC_OUTS7->>EE2BEG3 INT_R_X13Y20/INT_R.SS6END3->>SW2BEG3 INT_R_X13Y26/INT_R.EE2END3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_0_in7_in - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX18 CLBLL_L_X12Y18/CLBLL_LL_B2 CLBLL_L_X12Y18/CLBLL_NE2A1 CLBLL_L_X12Y19/CLBLL_IMUX40 CLBLL_L_X12Y19/CLBLL_LL_D1 CLBLL_L_X12Y19/CLBLL_NE2A0 CLBLM_R_X11Y17/CLBLM_IMUX19 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y17/CLBLM_L_B2 CLBLM_R_X11Y17/CLBLM_L_BQ CLBLM_R_X11Y18/CLBLM_IMUX3 CLBLM_R_X11Y18/CLBLM_L_A2 CLBLM_R_X11Y18/CLBLM_NE2A1 CLBLM_R_X11Y19/CLBLM_NE2A0 INT_L_X12Y18/IMUX_L18 INT_L_X12Y18/NE2END1 INT_L_X12Y18/NE2END_S3_0 INT_L_X12Y19/IMUX_L40 INT_L_X12Y19/NE2END0 INT_R_X11Y17/IMUX19 INT_R_X11Y17/LOGIC_OUTS1 INT_R_X11Y17/NE2BEG1 INT_R_X11Y17/NL1BEG0 INT_R_X11Y17/NL1END_S3_0 INT_R_X11Y17/NR1BEG1 INT_R_X11Y18/IMUX3 INT_R_X11Y18/NE2A1 INT_R_X11Y18/NE2BEG0 INT_R_X11Y18/NL1END0 INT_R_X11Y18/NR1END1 INT_R_X11Y19/NE2A0 VBRK_X34Y19/VBRK_NE2A1 VBRK_X34Y20/VBRK_NE2A0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X12Y18/INT_L.NE2END1->>IMUX_L18 INT_L_X12Y19/INT_L.NE2END0->>IMUX_L40 INT_R_X11Y17/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X11Y17/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X11Y17/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X11Y17/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X11Y18/INT_R.NL1END0->>NE2BEG0 INT_R_X11Y18/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

state_1_reg_n_0_[1] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX16 CLBLL_L_X12Y17/CLBLL_IMUX17 CLBLL_L_X12Y17/CLBLL_LL_B3 CLBLL_L_X12Y17/CLBLL_L_B3 CLBLL_L_X12Y18/CLBLL_IMUX30 CLBLL_L_X12Y18/CLBLL_IMUX32 CLBLL_L_X12Y18/CLBLL_IMUX39 CLBLL_L_X12Y18/CLBLL_LL_C1 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y18/CLBLL_L_AQ CLBLL_L_X12Y18/CLBLL_L_C5 CLBLL_L_X12Y18/CLBLL_L_D3 CLBLL_L_X12Y20/CLBLL_IMUX37 CLBLL_L_X12Y20/CLBLL_L_D4 CLBLL_L_X12Y24/CLBLL_IMUX5 CLBLL_L_X12Y24/CLBLL_L_A6 CLBLL_L_X12Y25/CLBLL_WL1END3 CLBLL_L_X12Y26/CLBLL_IMUX5 CLBLL_L_X12Y26/CLBLL_L_A6 CLBLL_L_X12Y29/CLBLL_IMUX8 CLBLL_L_X12Y29/CLBLL_LL_A5 CLBLL_L_X12Y29/CLBLL_NE2A0 CLBLL_L_X14Y18/CLBLL_EE2A0 CLBLL_L_X14Y18/CLBLL_WR1END1 CLBLL_L_X14Y22/CLBLL_IMUX13 CLBLL_L_X14Y22/CLBLL_IMUX3 CLBLL_L_X14Y22/CLBLL_L_A2 CLBLL_L_X14Y22/CLBLL_L_B6 CLBLL_L_X14Y23/CLBLL_NW2A2 CLBLL_L_X14Y25/CLBLL_EE2BEG1 CLBLL_L_X16Y22/CLBLL_NE4C0 CLBLL_L_X16Y22/CLBLL_WR1END1 CLBLL_L_X16Y26/CLBLL_IMUX11 CLBLL_L_X16Y26/CLBLL_LL_A4 CLBLL_L_X16Y26/CLBLL_NE2A1 CLBLL_R_X13Y17/CLBLL_IMUX4 CLBLL_R_X13Y17/CLBLL_LL_A6 CLBLL_R_X13Y18/CLBLL_BYP1 CLBLL_R_X13Y18/CLBLL_EE2A0 CLBLL_R_X13Y18/CLBLL_IMUX18 CLBLL_R_X13Y18/CLBLL_IMUX19 CLBLL_R_X13Y18/CLBLL_IMUX47 CLBLL_R_X13Y18/CLBLL_LL_AX CLBLL_R_X13Y18/CLBLL_LL_B2 CLBLL_R_X13Y18/CLBLL_LL_D5 CLBLL_R_X13Y18/CLBLL_L_B2 CLBLL_R_X13Y18/CLBLL_WR1END1 CLBLL_R_X13Y19/CLBLL_IMUX35 CLBLL_R_X13Y19/CLBLL_LL_C6 CLBLL_R_X13Y23/CLBLL_IMUX26 CLBLL_R_X13Y23/CLBLL_L_B4 CLBLL_R_X13Y23/CLBLL_NW2A2 CLBLL_R_X13Y24/CLBLL_IMUX14 CLBLL_R_X13Y24/CLBLL_IMUX34 CLBLL_R_X13Y24/CLBLL_L_B1 CLBLL_R_X13Y24/CLBLL_L_C6 CLBLL_R_X13Y25/CLBLL_EE2BEG1 CLBLL_R_X15Y22/CLBLL_IMUX3 CLBLL_R_X15Y22/CLBLL_L_A2 CLBLL_R_X15Y22/CLBLL_NE4C0 CLBLL_R_X15Y22/CLBLL_WR1END1 CLBLL_R_X15Y26/CLBLL_NE2A1 CLBLL_R_X17Y22/CLBLL_IMUX19 CLBLL_R_X17Y22/CLBLL_L_B2 CLBLL_R_X17Y24/CLBLL_IMUX25 CLBLL_R_X17Y24/CLBLL_IMUX9 CLBLL_R_X17Y24/CLBLL_L_A5 CLBLL_R_X17Y24/CLBLL_L_B5 CLBLM_R_X11Y25/CLBLM_WL1END3 CLBLM_R_X11Y26/CLBLM_IMUX17 CLBLM_R_X11Y26/CLBLM_IMUX35 CLBLM_R_X11Y26/CLBLM_IMUX45 CLBLM_R_X11Y26/CLBLM_IMUX8 CLBLM_R_X11Y26/CLBLM_M_A5 CLBLM_R_X11Y26/CLBLM_M_B3 CLBLM_R_X11Y26/CLBLM_M_C6 CLBLM_R_X11Y26/CLBLM_M_D2 CLBLM_R_X11Y27/CLBLM_IMUX2 CLBLM_R_X11Y27/CLBLM_M_A2 CLBLM_R_X11Y28/CLBLM_IMUX1 CLBLM_R_X11Y28/CLBLM_IMUX17 CLBLM_R_X11Y28/CLBLM_IMUX25 CLBLM_R_X11Y28/CLBLM_IMUX33 CLBLM_R_X11Y28/CLBLM_IMUX9 CLBLM_R_X11Y28/CLBLM_L_A5 CLBLM_R_X11Y28/CLBLM_L_B5 CLBLM_R_X11Y28/CLBLM_L_C1 CLBLM_R_X11Y28/CLBLM_M_A3 CLBLM_R_X11Y28/CLBLM_M_B3 CLBLM_R_X11Y29/CLBLM_IMUX10 CLBLM_R_X11Y29/CLBLM_IMUX17 CLBLM_R_X11Y29/CLBLM_IMUX2 CLBLM_R_X11Y29/CLBLM_L_A4 CLBLM_R_X11Y29/CLBLM_M_A2 CLBLM_R_X11Y29/CLBLM_M_B3 CLBLM_R_X11Y29/CLBLM_NE2A0 CLBLM_R_X11Y30/CLBLM_IMUX1 CLBLM_R_X11Y30/CLBLM_M_A3 HCLK_L_X36Y26/HCLK_NN2BEG2 HCLK_R_X37Y26/HCLK_FAN_BOUNCE_S3_2 HCLK_R_X37Y26/HCLK_NR1BEG1 HCLK_R_X45Y26/HCLK_SS2END0 INT_L_X12Y17/EL1BEG3 INT_L_X12Y17/IMUX_L16 INT_L_X12Y17/IMUX_L17 INT_L_X12Y17/SL1END0 INT_L_X12Y18/EE2BEG0 INT_L_X12Y18/EL1BEG_N3 INT_L_X12Y18/IMUX_L30 INT_L_X12Y18/IMUX_L32 INT_L_X12Y18/IMUX_L39 INT_L_X12Y18/LOGIC_OUTS_L0 INT_L_X12Y18/NL1BEG_N3 INT_L_X12Y18/SL1BEG0 INT_L_X12Y18/WR1END_S1_0 INT_L_X12Y19/WR1END0 INT_L_X12Y19/WR1END_S1_0 INT_L_X12Y20/IMUX_L37 INT_L_X12Y20/NL1BEG_N3 INT_L_X12Y20/WR1END0 INT_L_X12Y24/IMUX_L5 INT_L_X12Y24/NN2BEG2 INT_L_X12Y24/WR1END2 INT_L_X12Y25/NN2A2 INT_L_X12Y25/WL1BEG3 INT_L_X12Y26/IMUX_L5 INT_L_X12Y26/NN2END2 INT_L_X12Y26/NW2END1 INT_L_X12Y26/WL1BEG_N3 INT_L_X12Y28/NE2END_S3_0 INT_L_X12Y29/IMUX_L8 INT_L_X12Y29/NE2END0 INT_L_X14Y18/EE2END0 INT_L_X14Y18/NE6BEG0 INT_L_X14Y18/WR1BEG1 INT_L_X14Y22/FAN_ALT5 INT_L_X14Y22/FAN_BOUNCE5 INT_L_X14Y22/IMUX_L13 INT_L_X14Y22/IMUX_L3 INT_L_X14Y22/NW2BEG2 INT_L_X14Y22/WR1END2 INT_L_X14Y23/NW2A2 INT_L_X14Y25/EE2A1 INT_L_X16Y22/NE6END0 INT_L_X16Y22/WR1BEG1 INT_L_X16Y26/EL1BEG0 INT_L_X16Y26/IMUX_L11 INT_L_X16Y26/NE2END1 INT_R_X11Y25/WL1END3 INT_R_X11Y26/BYP_ALT6 INT_R_X11Y26/BYP_BOUNCE6 INT_R_X11Y26/FAN_ALT5 INT_R_X11Y26/FAN_BOUNCE5 INT_R_X11Y26/IMUX17 INT_R_X11Y26/IMUX35 INT_R_X11Y26/IMUX45 INT_R_X11Y26/IMUX8 INT_R_X11Y26/NL1BEG_N3 INT_R_X11Y26/NN2BEG0 INT_R_X11Y26/WL1END_N1_3 INT_R_X11Y27/BYP_BOUNCE_N3_6 INT_R_X11Y27/IMUX2 INT_R_X11Y27/NN2A0 INT_R_X11Y27/NN2END_S2_0 INT_R_X11Y28/IMUX1 INT_R_X11Y28/IMUX17 INT_R_X11Y28/IMUX25 INT_R_X11Y28/IMUX33 INT_R_X11Y28/IMUX9 INT_R_X11Y28/NE2BEG0 INT_R_X11Y28/NN2BEG0 INT_R_X11Y28/NN2END0 INT_R_X11Y28/SL1END0 INT_R_X11Y29/IMUX10 INT_R_X11Y29/IMUX17 INT_R_X11Y29/IMUX2 INT_R_X11Y29/NE2A0 INT_R_X11Y29/NN2A0 INT_R_X11Y29/NN2END_S2_0 INT_R_X11Y29/SL1BEG0 INT_R_X11Y29/SR1BEG_S0 INT_R_X11Y30/IMUX1 INT_R_X11Y30/NN2END0 INT_R_X13Y17/EL1END3 INT_R_X13Y17/IMUX4 INT_R_X13Y17/NR1BEG3 INT_R_X13Y17/SR1END1 INT_R_X13Y18/BYP1 INT_R_X13Y18/BYP_ALT1 INT_R_X13Y18/BYP_ALT7 INT_R_X13Y18/BYP_BOUNCE7 INT_R_X13Y18/EE2A0 INT_R_X13Y18/IMUX18 INT_R_X13Y18/IMUX19 INT_R_X13Y18/IMUX47 INT_R_X13Y18/NR1BEG3 INT_R_X13Y18/NR1END3 INT_R_X13Y18/SR1BEG1 INT_R_X13Y18/WR1BEG_S0 INT_R_X13Y18/WR1END1 INT_R_X13Y19/BYP_BOUNCE_N3_7 INT_R_X13Y19/IMUX35 INT_R_X13Y19/NL1BEG2 INT_R_X13Y19/NR1END3 INT_R_X13Y19/WR1BEG0 INT_R_X13Y19/WR1BEG_S0 INT_R_X13Y20/NL1BEG1 INT_R_X13Y20/NL1END2 INT_R_X13Y20/WR1BEG0 INT_R_X13Y21/NL1END1 INT_R_X13Y21/NN2BEG1 INT_R_X13Y22/NN2A1 INT_R_X13Y23/IMUX26 INT_R_X13Y23/NL1BEG1 INT_R_X13Y23/NN2END1 INT_R_X13Y23/NW2END2 INT_R_X13Y24/FAN_BOUNCE_S3_2 INT_R_X13Y24/IMUX14 INT_R_X13Y24/IMUX34 INT_R_X13Y24/NL1END1 INT_R_X13Y24/NR1BEG1 INT_R_X13Y24/WR1BEG2 INT_R_X13Y25/EE2BEG1 INT_R_X13Y25/FAN_ALT2 INT_R_X13Y25/FAN_BOUNCE2 INT_R_X13Y25/NR1END1 INT_R_X13Y25/NW2BEG1 INT_R_X13Y26/NW2A1 INT_R_X15Y18/NE6A0 INT_R_X15Y19/NE6B0 INT_R_X15Y20/NE6C0 INT_R_X15Y21/NE6D0 INT_R_X15Y22/IMUX3 INT_R_X15Y22/NE6E0 INT_R_X15Y22/WR1BEG2 INT_R_X15Y22/WR1END1 INT_R_X15Y25/EE2END1 INT_R_X15Y25/NE2BEG1 INT_R_X15Y26/NE2A1 INT_R_X17Y22/IMUX19 INT_R_X17Y22/SL1END1 INT_R_X17Y23/SL1BEG1 INT_R_X17Y23/SR1END1 INT_R_X17Y24/IMUX25 INT_R_X17Y24/IMUX9 INT_R_X17Y24/SR1BEG1 INT_R_X17Y24/SS2END0 INT_R_X17Y25/EL1END_S3_0 INT_R_X17Y25/SS2A0 INT_R_X17Y26/EL1END0 INT_R_X17Y26/SS2BEG0 VBRK_X34Y27/VBRK_WL1END3 VBRK_X34Y31/VBRK_NE2A0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y17/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X12Y17/INT_L.SL1END0->>IMUX_L16 INT_L_X12Y17/INT_L.SL1END0->>IMUX_L17 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X12Y18/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X12Y18/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X12Y20/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X12Y20/INT_L.WR1END0->>NL1BEG_N3 INT_L_X12Y24/INT_L.WR1END2->>IMUX_L5 INT_L_X12Y24/INT_L.WR1END2->>NN2BEG2 INT_L_X12Y26/INT_L.NN2END2->>IMUX_L5 INT_L_X12Y26/INT_L.NW2END1->>WL1BEG_N3 INT_L_X12Y29/INT_L.NE2END0->>IMUX_L8 INT_L_X14Y18/INT_L.EE2END0->>NE6BEG0 INT_L_X14Y18/INT_L.EE2END0->>WR1BEG1 INT_L_X14Y22/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y22/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X14Y22/INT_L.WR1END2->>FAN_ALT5 INT_L_X14Y22/INT_L.WR1END2->>IMUX_L13 INT_L_X14Y22/INT_L.WR1END2->>NW2BEG2 INT_L_X16Y22/INT_L.NE6END0->>WR1BEG1 INT_L_X16Y26/INT_L.NE2END1->>EL1BEG0 INT_L_X16Y26/INT_L.NE2END1->>IMUX_L11 INT_R_X11Y26/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X11Y26/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y26/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X11Y26/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X11Y26/INT_R.NL1BEG_N3->>BYP_ALT6 INT_R_X11Y26/INT_R.NL1BEG_N3->>FAN_ALT5 INT_R_X11Y26/INT_R.NL1BEG_N3->>IMUX45 INT_R_X11Y26/INT_R.WL1END_N1_3->>IMUX8 INT_R_X11Y26/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X11Y26/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X11Y27/INT_R.BYP_BOUNCE_N3_6->>IMUX2 INT_R_X11Y28/INT_R.NN2END0->>IMUX1 INT_R_X11Y28/INT_R.NN2END0->>IMUX17 INT_R_X11Y28/INT_R.NN2END0->>IMUX9 INT_R_X11Y28/INT_R.NN2END0->>NE2BEG0 INT_R_X11Y28/INT_R.NN2END0->>NN2BEG0 INT_R_X11Y28/INT_R.SL1END0->>IMUX25 INT_R_X11Y28/INT_R.SL1END0->>IMUX33 INT_R_X11Y29/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X11Y29/INT_R.SR1BEG_S0->>IMUX10 INT_R_X11Y29/INT_R.SR1BEG_S0->>IMUX17 INT_R_X11Y29/INT_R.SR1BEG_S0->>IMUX2 INT_R_X11Y29/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X11Y30/INT_R.NN2END0->>IMUX1 INT_R_X13Y17/INT_R.EL1END3->>NR1BEG3 INT_R_X13Y17/INT_R.SR1END1->>IMUX4 INT_R_X13Y18/INT_R.BYP_ALT1->>BYP1 INT_R_X13Y18/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X13Y18/INT_R.NR1END3->>BYP_ALT7 INT_R_X13Y18/INT_R.NR1END3->>IMUX47 INT_R_X13Y18/INT_R.NR1END3->>NR1BEG3 INT_R_X13Y18/INT_R.NR1END3->>WR1BEG_S0 INT_R_X13Y18/INT_R.WR1END1->>BYP_ALT1 INT_R_X13Y18/INT_R.WR1END1->>IMUX18 INT_R_X13Y18/INT_R.WR1END1->>IMUX19 INT_R_X13Y18/INT_R.WR1END1->>SR1BEG1 INT_R_X13Y19/INT_R.BYP_BOUNCE_N3_7->>IMUX35 INT_R_X13Y19/INT_R.NR1END3->>NL1BEG2 INT_R_X13Y19/INT_R.NR1END3->>WR1BEG_S0 INT_R_X13Y20/INT_R.NL1END2->>NL1BEG1 INT_R_X13Y21/INT_R.NL1END1->>NN2BEG1 INT_R_X13Y23/INT_R.NN2END1->>IMUX26 INT_R_X13Y23/INT_R.NW2END2->>NL1BEG1 INT_R_X13Y24/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X13Y24/INT_R.NL1END1->>IMUX34 INT_R_X13Y24/INT_R.NL1END1->>NR1BEG1 INT_R_X13Y24/INT_R.NL1END1->>WR1BEG2 INT_R_X13Y25/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X13Y25/INT_R.NR1END1->>EE2BEG1 INT_R_X13Y25/INT_R.NR1END1->>FAN_ALT2 INT_R_X13Y25/INT_R.NR1END1->>NW2BEG1 INT_R_X15Y22/INT_R.WR1END1->>IMUX3 INT_R_X15Y22/INT_R.WR1END1->>WR1BEG2 INT_R_X15Y25/INT_R.EE2END1->>NE2BEG1 INT_R_X17Y22/INT_R.SL1END1->>IMUX19 INT_R_X17Y23/INT_R.SR1END1->>SL1BEG1 INT_R_X17Y24/INT_R.SS2END0->>IMUX25 INT_R_X17Y24/INT_R.SS2END0->>IMUX9 INT_R_X17Y24/INT_R.SS2END0->>SR1BEG1 INT_R_X17Y26/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 45, 

sigma_reg_n_0_[31] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX6 CLBLM_L_X10Y18/CLBLM_L_A1 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y18/CLBLM_L_AMUX CLBLM_R_X11Y20/CLBLM_IMUX21 CLBLM_R_X11Y20/CLBLM_L_C4 INT_L_X10Y18/IMUX_L6 INT_L_X10Y18/WR1END3 INT_R_X11Y18/LOGIC_OUTS16 INT_R_X11Y18/NN2BEG2 INT_R_X11Y18/WR1BEG3 INT_R_X11Y19/NN2A2 INT_R_X11Y20/IMUX21 INT_R_X11Y20/NN2END2 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X10Y18/INT_L.WR1END3->>IMUX_L6 INT_R_X11Y18/INT_R.LOGIC_OUTS16->>NN2BEG2 INT_R_X11Y18/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X11Y20/INT_R.NN2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[3]_i_2_n_0 - 
wires: CLBLL_R_X15Y21/CLBLL_IMUX7 CLBLL_R_X15Y21/CLBLL_LL_A1 CLBLL_R_X15Y22/CLBLL_LL_C CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS14 INT_R_X15Y21/IMUX7 INT_R_X15Y21/SR1END3 INT_R_X15Y22/LOGIC_OUTS14 INT_R_X15Y22/SR1BEG3 INT_R_X15Y22/SR1END_N3_3 
pips: CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y22/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y21/INT_R.SR1END3->>IMUX7 INT_R_X15Y22/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s02_out - 
wires: CLBLL_L_X14Y22/CLBLL_ER1BEG1 CLBLL_L_X14Y23/CLBLL_EE2BEG0 CLBLL_L_X16Y21/CLBLL_EE2BEG1 CLBLL_L_X16Y23/CLBLL_BYP5 CLBLL_L_X16Y23/CLBLL_ER1BEG1 CLBLL_L_X16Y23/CLBLL_L_BX CLBLL_L_X16Y27/CLBLL_NW4END1 CLBLL_R_X13Y22/CLBLL_ER1BEG1 CLBLL_R_X13Y22/CLBLL_IMUX1 CLBLL_R_X13Y22/CLBLL_LL_A3 CLBLL_R_X13Y23/CLBLL_EE2BEG0 CLBLL_R_X13Y23/CLBLL_IMUX1 CLBLL_R_X13Y23/CLBLL_LL_A3 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y23/CLBLL_L_C CLBLL_R_X13Y23/CLBLL_L_CMUX CLBLL_R_X15Y21/CLBLL_EE2BEG1 CLBLL_R_X15Y21/CLBLL_IMUX11 CLBLL_R_X15Y21/CLBLL_LL_A4 CLBLL_R_X15Y23/CLBLL_ER1BEG1 CLBLL_R_X15Y25/CLBLL_BYP1 CLBLL_R_X15Y25/CLBLL_LL_AX CLBLL_R_X15Y26/CLBLL_IMUX4 CLBLL_R_X15Y26/CLBLL_LL_A6 CLBLL_R_X15Y27/CLBLL_NW4END1 CLBLL_R_X17Y23/CLBLL_IMUX10 CLBLL_R_X17Y23/CLBLL_L_A4 HCLK_L_X44Y26/HCLK_NW6B1 HCLK_R_X41Y26/HCLK_NR1BEG0 INT_L_X14Y21/SE2A1 INT_L_X14Y22/ER1END1 INT_L_X14Y22/SE2BEG1 INT_L_X14Y23/EE2A0 INT_L_X16Y21/EE2A1 INT_L_X16Y23/BYP_ALT5 INT_L_X16Y23/BYP_L5 INT_L_X16Y23/ER1END1 INT_L_X16Y23/NW6A1 INT_L_X16Y24/NW6B1 INT_L_X16Y25/NW6C1 INT_L_X16Y26/NW6D1 INT_L_X16Y27/NW6E1 INT_R_X13Y22/ER1BEG1 INT_R_X13Y22/IMUX1 INT_R_X13Y22/SL1END0 INT_R_X13Y23/EE2BEG0 INT_R_X13Y23/IMUX1 INT_R_X13Y23/LOGIC_OUTS18 INT_R_X13Y23/SL1BEG0 INT_R_X15Y21/EE2BEG1 INT_R_X15Y21/IMUX11 INT_R_X15Y21/SE2END1 INT_R_X15Y23/EE2END0 INT_R_X15Y23/ER1BEG1 INT_R_X15Y23/NR1BEG0 INT_R_X15Y24/NR1BEG0 INT_R_X15Y24/NR1END0 INT_R_X15Y25/BYP1 INT_R_X15Y25/BYP_ALT1 INT_R_X15Y25/NR1END0 INT_R_X15Y26/IMUX4 INT_R_X15Y26/SR1END1 INT_R_X15Y27/NW6END1 INT_R_X15Y27/SR1BEG1 INT_R_X17Y21/EE2END1 INT_R_X17Y21/NN2BEG1 INT_R_X17Y22/NN2A1 INT_R_X17Y23/IMUX10 INT_R_X17Y23/NN2END1 INT_R_X17Y23/NW6BEG1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y25/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X14Y22/INT_L.ER1END1->>SE2BEG1 INT_L_X16Y23/INT_L.BYP_ALT5->>BYP_L5 INT_L_X16Y23/INT_L.ER1END1->>BYP_ALT5 INT_R_X13Y22/INT_R.SL1END0->>ER1BEG1 INT_R_X13Y22/INT_R.SL1END0->>IMUX1 INT_R_X13Y23/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X13Y23/INT_R.LOGIC_OUTS18->>IMUX1 INT_R_X13Y23/INT_R.LOGIC_OUTS18->>SL1BEG0 INT_R_X15Y21/INT_R.SE2END1->>EE2BEG1 INT_R_X15Y21/INT_R.SE2END1->>IMUX11 INT_R_X15Y23/INT_R.EE2END0->>ER1BEG1 INT_R_X15Y23/INT_R.EE2END0->>NR1BEG0 INT_R_X15Y24/INT_R.NR1END0->>NR1BEG0 INT_R_X15Y25/INT_R.BYP_ALT1->>BYP1 INT_R_X15Y25/INT_R.NR1END0->>BYP_ALT1 INT_R_X15Y26/INT_R.SR1END1->>IMUX4 INT_R_X15Y27/INT_R.NW6END1->>SR1BEG1 INT_R_X17Y21/INT_R.EE2END1->>NN2BEG1 INT_R_X17Y23/INT_R.NN2END1->>IMUX10 INT_R_X17Y23/INT_R.NN2END1->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

kd[3] - 
wires: CLBLL_L_X16Y22/CLBLL_LL_CQ CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS6 CLBLL_L_X16Y22/CLBLL_WR1END3 CLBLL_L_X16Y23/CLBLL_NW2A2 CLBLL_R_X15Y22/CLBLL_IMUX29 CLBLL_R_X15Y22/CLBLL_LL_C2 CLBLL_R_X15Y22/CLBLL_WR1END3 CLBLL_R_X15Y23/CLBLL_IMUX19 CLBLL_R_X15Y23/CLBLL_IMUX28 CLBLL_R_X15Y23/CLBLL_LL_C4 CLBLL_R_X15Y23/CLBLL_L_B2 CLBLL_R_X15Y23/CLBLL_NW2A2 INT_L_X16Y22/LOGIC_OUTS_L6 INT_L_X16Y22/NW2BEG2 INT_L_X16Y22/WR1BEG3 INT_L_X16Y23/NW2A2 INT_R_X15Y22/IMUX29 INT_R_X15Y22/WR1END3 INT_R_X15Y23/IMUX19 INT_R_X15Y23/IMUX28 INT_R_X15Y23/NW2END2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X16Y22/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X16Y22/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X15Y22/INT_R.WR1END3->>IMUX29 INT_R_X15Y23/INT_R.NW2END2->>IMUX19 INT_R_X15Y23/INT_R.NW2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[3] - 
wires: CLBLL_R_X15Y22/CLBLL_IMUX32 CLBLL_R_X15Y22/CLBLL_LL_C1 CLBLL_R_X15Y23/CLBLL_IMUX24 CLBLL_R_X15Y23/CLBLL_LL_B5 CLBLL_R_X15Y24/CLBLL_LL_DQ CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS7 INT_L_X14Y22/SE2A0 INT_L_X14Y23/SE2BEG0 INT_L_X14Y23/SR1BEG_S0 INT_L_X14Y23/SW2END3 INT_L_X14Y24/SW2END_N0_3 INT_R_X15Y22/IMUX32 INT_R_X15Y22/NR1BEG0 INT_R_X15Y22/SE2END0 INT_R_X15Y23/IMUX24 INT_R_X15Y23/NR1END0 INT_R_X15Y23/SW2A3 INT_R_X15Y24/LOGIC_OUTS7 INT_R_X15Y24/SW2BEG3 
pips: CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X14Y23/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X14Y23/INT_L.SW2END3->>SR1BEG_S0 INT_R_X15Y22/INT_R.SE2END0->>IMUX32 INT_R_X15Y22/INT_R.SE2END0->>NR1BEG0 INT_R_X15Y23/INT_R.NR1END0->>IMUX24 INT_R_X15Y24/INT_R.LOGIC_OUTS7->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sigma_reg_n_0_[3] - 
wires: CLBLL_L_X14Y22/CLBLL_ER1BEG3 CLBLL_R_X13Y22/CLBLL_ER1BEG3 CLBLL_R_X13Y22/CLBLL_IMUX44 CLBLL_R_X13Y22/CLBLL_LL_D4 CLBLL_R_X13Y23/CLBLL_LL_AMUX CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y22/CLBLL_IMUX35 CLBLL_R_X15Y22/CLBLL_LL_C6 INT_L_X14Y22/EL1BEG2 INT_L_X14Y22/ER1END3 INT_L_X14Y23/ER1END_N3_3 INT_R_X13Y22/ER1BEG3 INT_R_X13Y22/IMUX44 INT_R_X13Y22/SL1END2 INT_R_X13Y23/LOGIC_OUTS20 INT_R_X13Y23/SL1BEG2 INT_R_X15Y22/EL1END2 INT_R_X15Y22/IMUX35 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X14Y22/INT_L.ER1END3->>EL1BEG2 INT_R_X13Y22/INT_R.SL1END2->>ER1BEG3 INT_R_X13Y22/INT_R.SL1END2->>IMUX44 INT_R_X13Y23/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X15Y22/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[4] - 
wires: CLBLL_L_X14Y21/CLBLL_WW2END0 CLBLL_L_X16Y21/CLBLL_LL_BQ CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y21/CLBLL_WL1END0 CLBLL_R_X13Y21/CLBLL_IMUX28 CLBLL_R_X13Y21/CLBLL_LL_C4 CLBLL_R_X13Y21/CLBLL_WW2END0 CLBLL_R_X15Y21/CLBLL_IMUX17 CLBLL_R_X15Y21/CLBLL_LL_B3 CLBLL_R_X15Y21/CLBLL_WL1END0 INT_L_X14Y21/WW2A0 INT_L_X16Y21/LOGIC_OUTS_L5 INT_L_X16Y21/WL1BEG0 INT_R_X13Y21/BYP_ALT4 INT_R_X13Y21/BYP_BOUNCE4 INT_R_X13Y21/IMUX28 INT_R_X13Y21/WW2END0 INT_R_X15Y21/IMUX17 INT_R_X15Y21/WL1END0 INT_R_X15Y21/WW2BEG0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X16Y21/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X13Y21/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y21/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X13Y21/INT_R.WW2END0->>BYP_ALT4 INT_R_X15Y21/INT_R.WL1END0->>IMUX17 INT_R_X15Y21/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[4]_i_2_n_0 - 
wires: CLBLL_L_X14Y24/CLBLL_LL_D CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y21/CLBLL_IMUX18 CLBLL_R_X15Y21/CLBLL_LL_B2 INT_L_X14Y20/ER1BEG_S0 INT_L_X14Y20/SS2END3 INT_L_X14Y21/ER1BEG0 INT_L_X14Y21/SS2A3 INT_L_X14Y21/SS2END_N0_3 INT_L_X14Y22/SS2BEG3 INT_L_X14Y22/SS2END3 INT_L_X14Y23/SS2A3 INT_L_X14Y23/SS2END_N0_3 INT_L_X14Y24/LOGIC_OUTS_L15 INT_L_X14Y24/SS2BEG3 INT_R_X15Y21/ER1END0 INT_R_X15Y21/IMUX18 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X14Y20/INT_L.SS2END3->>ER1BEG_S0 INT_L_X14Y22/INT_L.SS2END3->>SS2BEG3 INT_L_X14Y24/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_R_X15Y21/INT_R.ER1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s03_out - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX25 CLBLL_L_X12Y22/CLBLL_L_B5 CLBLL_L_X14Y21/CLBLL_BYP2 CLBLL_L_X14Y21/CLBLL_LL_B CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y21/CLBLL_L_CX CLBLL_L_X14Y21/CLBLL_WL1END0 CLBLL_L_X16Y20/CLBLL_EL1BEG3 CLBLL_L_X16Y21/CLBLL_IMUX15 CLBLL_L_X16Y21/CLBLL_LL_B1 CLBLL_L_X16Y22/CLBLL_NW2A3 CLBLL_R_X13Y21/CLBLL_IMUX18 CLBLL_R_X13Y21/CLBLL_IMUX9 CLBLL_R_X13Y21/CLBLL_LL_B2 CLBLL_R_X13Y21/CLBLL_L_A5 CLBLL_R_X13Y21/CLBLL_WL1END0 CLBLL_R_X13Y24/CLBLL_BYP6 CLBLL_R_X13Y24/CLBLL_LL_DX CLBLL_R_X15Y20/CLBLL_EL1BEG3 CLBLL_R_X15Y21/CLBLL_IMUX24 CLBLL_R_X15Y21/CLBLL_LL_B5 CLBLL_R_X15Y22/CLBLL_NW2A3 INT_L_X12Y22/IMUX_L25 INT_L_X12Y22/NL1BEG0 INT_L_X12Y22/NL1END_S3_0 INT_L_X12Y22/NW2END1 INT_L_X12Y23/NE2BEG3 INT_L_X12Y23/NL1BEG_N3 INT_L_X12Y23/NL1END0 INT_L_X12Y24/NE2A3 INT_L_X14Y21/BYP_ALT2 INT_L_X14Y21/BYP_L2 INT_L_X14Y21/EL1BEG0 INT_L_X14Y21/LOGIC_OUTS_L13 INT_L_X14Y21/SW2END2 INT_L_X14Y21/WL1BEG0 INT_L_X16Y20/EL1END3 INT_L_X16Y20/NR1BEG3 INT_L_X16Y21/IMUX_L15 INT_L_X16Y21/NR1END3 INT_L_X16Y21/NW2BEG3 INT_L_X16Y22/NW2A3 INT_R_X13Y21/IMUX18 INT_R_X13Y21/IMUX9 INT_R_X13Y21/NW2BEG1 INT_R_X13Y21/WL1END0 INT_R_X13Y22/NW2A1 INT_R_X13Y24/BYP6 INT_R_X13Y24/BYP_ALT6 INT_R_X13Y24/NE2END3 INT_R_X15Y20/EL1BEG3 INT_R_X15Y20/EL1END_S3_0 INT_R_X15Y21/EL1BEG_N3 INT_R_X15Y21/EL1END0 INT_R_X15Y21/IMUX24 INT_R_X15Y21/SW2A2 INT_R_X15Y22/NW2END3 INT_R_X15Y22/SW2BEG2 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X12Y22/INT_L.NW2END1->>IMUX_L25 INT_L_X12Y22/INT_L.NW2END1->>NL1BEG0 INT_L_X12Y23/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X12Y23/INT_L.NL1END0->>NL1BEG_N3 INT_L_X14Y21/INT_L.BYP_ALT2->>BYP_L2 INT_L_X14Y21/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X14Y21/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_L_X14Y21/INT_L.SW2END2->>BYP_ALT2 INT_L_X16Y20/INT_L.EL1END3->>NR1BEG3 INT_L_X16Y21/INT_L.NR1END3->>IMUX_L15 INT_L_X16Y21/INT_L.NR1END3->>NW2BEG3 INT_R_X13Y21/INT_R.WL1END0->>IMUX18 INT_R_X13Y21/INT_R.WL1END0->>IMUX9 INT_R_X13Y21/INT_R.WL1END0->>NW2BEG1 INT_R_X13Y24/INT_R.BYP_ALT6->>BYP6 INT_R_X13Y24/INT_R.NE2END3->>BYP_ALT6 INT_R_X15Y21/INT_R.EL1END0->>EL1BEG_N3 INT_R_X15Y21/INT_R.EL1END0->>IMUX24 INT_R_X15Y22/INT_R.NW2END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pv[4] - 
wires: CLBLL_L_X14Y24/CLBLL_ER1BEG3 CLBLL_L_X14Y24/CLBLL_IMUX38 CLBLL_L_X14Y24/CLBLL_LL_D3 CLBLL_L_X14Y24/CLBLL_WW2END2 CLBLL_R_X13Y24/CLBLL_ER1BEG3 CLBLL_R_X13Y24/CLBLL_IMUX29 CLBLL_R_X13Y24/CLBLL_LL_C2 CLBLL_R_X13Y24/CLBLL_WW2END2 CLBLL_R_X15Y24/CLBLL_LL_AMUX CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS20 HCLK_L_X40Y26/HCLK_ER1END3 INT_L_X14Y24/ER1END3 INT_L_X14Y24/IMUX_L38 INT_L_X14Y24/WW2A2 INT_L_X14Y25/ER1END_N3_3 INT_R_X13Y24/ER1BEG3 INT_R_X13Y24/IMUX29 INT_R_X13Y24/WW2END2 INT_R_X15Y24/LOGIC_OUTS20 INT_R_X15Y24/WW2BEG2 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y24/INT_L.ER1END3->>IMUX_L38 INT_R_X13Y24/INT_R.WW2END2->>ER1BEG3 INT_R_X13Y24/INT_R.WW2END2->>IMUX29 INT_R_X15Y24/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[4] - 
wires: CLBLL_L_X14Y24/CLBLL_IMUX45 CLBLL_L_X14Y24/CLBLL_LL_D2 CLBLL_L_X16Y24/CLBLL_ER1BEG3 CLBLL_L_X16Y24/CLBLL_IMUX39 CLBLL_L_X16Y24/CLBLL_L_D3 CLBLL_R_X15Y24/CLBLL_ER1BEG3 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y24/CLBLL_L_CQ CLBLL_R_X17Y24/CLBLL_IMUX27 CLBLL_R_X17Y24/CLBLL_LL_B4 HCLK_L_X44Y26/HCLK_ER1END3 INT_L_X14Y24/IMUX_L45 INT_L_X14Y24/WR1END3 INT_L_X16Y24/EL1BEG2 INT_L_X16Y24/ER1END3 INT_L_X16Y24/IMUX_L39 INT_L_X16Y25/ER1END_N3_3 INT_R_X15Y24/ER1BEG3 INT_R_X15Y24/LOGIC_OUTS2 INT_R_X15Y24/WR1BEG3 INT_R_X17Y24/EL1END2 INT_R_X17Y24/IMUX27 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X14Y24/INT_L.WR1END3->>IMUX_L45 INT_L_X16Y24/INT_L.ER1END3->>EL1BEG2 INT_L_X16Y24/INT_L.ER1END3->>IMUX_L39 INT_R_X15Y24/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X15Y24/INT_R.LOGIC_OUTS2->>WR1BEG3 INT_R_X17Y24/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s04_out - 
wires: CLBLL_L_X14Y21/CLBLL_BYP7 CLBLL_L_X14Y21/CLBLL_L_DX CLBLL_L_X14Y23/CLBLL_IMUX6 CLBLL_L_X14Y23/CLBLL_L_A1 CLBLL_L_X16Y21/CLBLL_ER1BEG0 CLBLL_L_X16Y21/CLBLL_IMUX17 CLBLL_L_X16Y21/CLBLL_LL_B3 CLBLL_L_X16Y22/CLBLL_EE2A2 CLBLL_L_X16Y23/CLBLL_BYP2 CLBLL_L_X16Y23/CLBLL_L_CX CLBLL_L_X16Y24/CLBLL_EL1BEG1 CLBLL_L_X16Y25/CLBLL_IMUX2 CLBLL_L_X16Y25/CLBLL_LL_A2 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y20/CLBLL_L_D CLBLL_R_X15Y21/CLBLL_ER1BEG0 CLBLL_R_X15Y22/CLBLL_EE2A2 CLBLL_R_X15Y22/CLBLL_IMUX2 CLBLL_R_X15Y22/CLBLL_LL_A2 CLBLL_R_X15Y23/CLBLL_IMUX6 CLBLL_R_X15Y23/CLBLL_L_A1 CLBLL_R_X15Y24/CLBLL_EL1BEG1 HCLK_L_X44Y26/HCLK_NR1BEG1 INT_L_X14Y21/BYP_ALT6 INT_L_X14Y21/BYP_ALT7 INT_L_X14Y21/BYP_BOUNCE6 INT_L_X14Y21/BYP_L7 INT_L_X14Y21/NL1BEG2 INT_L_X14Y21/NN2BEG3 INT_L_X14Y21/NW2END3 INT_L_X14Y22/BYP_BOUNCE_N3_6 INT_L_X14Y22/EE2BEG2 INT_L_X14Y22/EL1BEG1 INT_L_X14Y22/NL1END2 INT_L_X14Y22/NN2A3 INT_L_X14Y23/EL1BEG2 INT_L_X14Y23/IMUX_L6 INT_L_X14Y23/NN2END3 INT_L_X16Y21/ER1END0 INT_L_X16Y21/IMUX_L17 INT_L_X16Y22/EE2END2 INT_L_X16Y22/NR1BEG2 INT_L_X16Y23/BYP_ALT2 INT_L_X16Y23/BYP_L2 INT_L_X16Y23/NR1END2 INT_L_X16Y24/EL1END1 INT_L_X16Y24/NR1BEG1 INT_L_X16Y25/IMUX_L2 INT_L_X16Y25/NR1END1 INT_R_X15Y20/ER1BEG_S0 INT_R_X15Y20/LOGIC_OUTS11 INT_R_X15Y20/NW2BEG3 INT_R_X15Y21/ER1BEG0 INT_R_X15Y21/NW2A3 INT_R_X15Y22/EE2A2 INT_R_X15Y22/EL1END1 INT_R_X15Y22/IMUX2 INT_R_X15Y23/BYP_ALT2 INT_R_X15Y23/BYP_BOUNCE2 INT_R_X15Y23/EL1END2 INT_R_X15Y23/IMUX6 INT_R_X15Y23/NR1BEG2 INT_R_X15Y24/BYP_BOUNCE_N3_2 INT_R_X15Y24/EL1BEG1 INT_R_X15Y24/NR1END2 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X16Y23/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X16Y25/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X14Y21/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X14Y21/INT_L.BYP_ALT7->>BYP_L7 INT_L_X14Y21/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X14Y21/INT_L.NW2END3->>BYP_ALT6 INT_L_X14Y21/INT_L.NW2END3->>NL1BEG2 INT_L_X14Y21/INT_L.NW2END3->>NN2BEG3 INT_L_X14Y22/INT_L.NL1END2->>EE2BEG2 INT_L_X14Y22/INT_L.NL1END2->>EL1BEG1 INT_L_X14Y23/INT_L.NN2END3->>EL1BEG2 INT_L_X14Y23/INT_L.NN2END3->>IMUX_L6 INT_L_X16Y21/INT_L.ER1END0->>IMUX_L17 INT_L_X16Y22/INT_L.EE2END2->>NR1BEG2 INT_L_X16Y23/INT_L.BYP_ALT2->>BYP_L2 INT_L_X16Y23/INT_L.NR1END2->>BYP_ALT2 INT_L_X16Y24/INT_L.EL1END1->>NR1BEG1 INT_L_X16Y25/INT_L.NR1END1->>IMUX_L2 INT_R_X15Y20/INT_R.LOGIC_OUTS11->>ER1BEG_S0 INT_R_X15Y20/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X15Y22/INT_R.EL1END1->>IMUX2 INT_R_X15Y23/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X15Y23/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X15Y23/INT_R.EL1END2->>BYP_ALT2 INT_R_X15Y23/INT_R.EL1END2->>NR1BEG2 INT_R_X15Y24/INT_R.NR1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a[5]_i_2_n_0 - 
wires: CLBLL_R_X15Y21/CLBLL_LL_D CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y22/CLBLL_IMUX11 CLBLL_R_X15Y22/CLBLL_LL_A4 INT_R_X15Y21/LOGIC_OUTS15 INT_R_X15Y21/NL1BEG2 INT_R_X15Y22/IMUX11 INT_R_X15Y22/NL1END2 
pips: CLBLL_R_X15Y21/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_R_X15Y21/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X15Y22/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kd[5] - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX10 CLBLL_L_X14Y26/CLBLL_L_A4 CLBLL_L_X16Y20/CLBLL_NE2A3 CLBLL_L_X16Y21/CLBLL_WR1END0 CLBLL_R_X15Y20/CLBLL_NE2A3 CLBLL_R_X15Y21/CLBLL_IMUX40 CLBLL_R_X15Y21/CLBLL_LL_D1 CLBLL_R_X15Y21/CLBLL_WR1END0 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS3 CLBLL_R_X15Y24/CLBLL_L_DQ CLBLL_R_X15Y26/CLBLL_IMUX22 CLBLL_R_X15Y26/CLBLL_LL_C3 HCLK_R_X41Y26/HCLK_NN2BEG3 INT_L_X14Y26/IMUX_L10 INT_L_X14Y26/SR1BEG_S0 INT_L_X14Y26/WR1END_S1_0 INT_L_X14Y27/WR1END0 INT_L_X16Y20/NE2END3 INT_L_X16Y20/WR1BEG_S0 INT_L_X16Y21/WR1BEG0 INT_R_X15Y18/NR1BEG3 INT_R_X15Y18/SS6END3 INT_R_X15Y19/NE2BEG3 INT_R_X15Y19/NR1END3 INT_R_X15Y19/SS6E3 INT_R_X15Y19/SS6END_N0_3 INT_R_X15Y20/NE2A3 INT_R_X15Y20/SS6D3 INT_R_X15Y20/WR1END_S1_0 INT_R_X15Y21/IMUX40 INT_R_X15Y21/SS6C3 INT_R_X15Y21/WR1END0 INT_R_X15Y22/SS6B3 INT_R_X15Y23/SS6A3 INT_R_X15Y24/LOGIC_OUTS3 INT_R_X15Y24/NN2BEG3 INT_R_X15Y24/SS6BEG3 INT_R_X15Y25/NN2A3 INT_R_X15Y26/IMUX22 INT_R_X15Y26/NN2END3 INT_R_X15Y26/WR1BEG_S0 INT_R_X15Y27/WR1BEG0 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X14Y26/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X14Y26/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X16Y20/INT_L.NE2END3->>WR1BEG_S0 INT_R_X15Y18/INT_R.SS6END3->>NR1BEG3 INT_R_X15Y19/INT_R.NR1END3->>NE2BEG3 INT_R_X15Y21/INT_R.WR1END0->>IMUX40 INT_R_X15Y24/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X15Y24/INT_R.LOGIC_OUTS3->>SS6BEG3 INT_R_X15Y26/INT_R.NN2END3->>IMUX22 INT_R_X15Y26/INT_R.NN2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[5] - 
wires: CLBLL_L_X16Y21/CLBLL_WL1END3 CLBLL_L_X16Y24/CLBLL_ER1BEG0 CLBLL_R_X15Y21/CLBLL_IMUX38 CLBLL_R_X15Y21/CLBLL_LL_D3 CLBLL_R_X15Y21/CLBLL_WL1END3 CLBLL_R_X15Y23/CLBLL_IMUX47 CLBLL_R_X15Y23/CLBLL_LL_D5 CLBLL_R_X15Y24/CLBLL_ER1BEG0 CLBLL_R_X15Y24/CLBLL_LL_BMUX CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS21 INT_L_X16Y21/WL1BEG3 INT_L_X16Y22/SS2END0 INT_L_X16Y22/WL1BEG_N3 INT_L_X16Y23/SS2A0 INT_L_X16Y24/ER1END0 INT_L_X16Y24/SS2BEG0 INT_R_X15Y21/IMUX38 INT_R_X15Y21/WL1END3 INT_R_X15Y22/WL1END_N1_3 INT_R_X15Y23/ER1BEG_S0 INT_R_X15Y23/IMUX47 INT_R_X15Y23/SL1END3 INT_R_X15Y24/ER1BEG0 INT_R_X15Y24/LOGIC_OUTS21 INT_R_X15Y24/SL1BEG3 
pips: CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X16Y22/INT_L.SS2END0->>WL1BEG_N3 INT_L_X16Y24/INT_L.ER1END0->>SS2BEG0 INT_R_X15Y21/INT_R.WL1END3->>IMUX38 INT_R_X15Y23/INT_R.SL1END3->>ER1BEG_S0 INT_R_X15Y23/INT_R.SL1END3->>IMUX47 INT_R_X15Y24/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sigma_reg_n_0_[5] - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX46 CLBLL_L_X14Y23/CLBLL_L_D5 CLBLL_L_X16Y21/CLBLL_LL_BMUX CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS21 CLBLL_L_X16Y21/CLBLL_NW4A3 CLBLL_L_X16Y21/CLBLL_WL1END2 CLBLL_R_X15Y21/CLBLL_IMUX44 CLBLL_R_X15Y21/CLBLL_LL_D4 CLBLL_R_X15Y21/CLBLL_NW4A3 CLBLL_R_X15Y21/CLBLL_WL1END2 HCLK_L_X40Y26/HCLK_SR1BEG3 HCLK_L_X40Y26/HCLK_SR1END_N3_3 HCLK_R_X41Y26/HCLK_NW6D3 INT_L_X14Y23/IMUX_L46 INT_L_X14Y23/SL1END3 INT_L_X14Y24/SL1BEG3 INT_L_X14Y24/SR1END3 INT_L_X14Y25/NW6END3 INT_L_X14Y25/SR1BEG3 INT_L_X14Y25/SR1END_N3_3 INT_L_X16Y21/LOGIC_OUTS_L21 INT_L_X16Y21/NW6BEG3 INT_L_X16Y21/WL1BEG2 INT_R_X15Y21/IMUX44 INT_R_X15Y21/NW6A3 INT_R_X15Y21/WL1END2 INT_R_X15Y22/NW6B3 INT_R_X15Y23/NW6C3 INT_R_X15Y24/NW6D3 INT_R_X15Y25/NW6E3 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y23/INT_L.SL1END3->>IMUX_L46 INT_L_X14Y24/INT_L.SR1END3->>SL1BEG3 INT_L_X14Y25/INT_L.NW6END3->>SR1BEG3 INT_L_X16Y21/INT_L.LOGIC_OUTS_L21->>NW6BEG3 INT_L_X16Y21/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X15Y21/INT_R.WL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[6] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS2 CLBLL_L_X12Y20/CLBLL_L_CQ CLBLL_L_X14Y21/CLBLL_EE2BEG2 CLBLL_R_X13Y20/CLBLL_IMUX39 CLBLL_R_X13Y20/CLBLL_L_D3 CLBLL_R_X13Y21/CLBLL_EE2BEG2 CLBLL_R_X15Y21/CLBLL_IMUX29 CLBLL_R_X15Y21/CLBLL_LL_C2 INT_L_X12Y20/ER1BEG3 INT_L_X12Y20/LOGIC_OUTS_L2 INT_L_X12Y20/NE2BEG2 INT_L_X12Y21/NE2A2 INT_L_X14Y21/EE2A2 INT_R_X13Y20/ER1END3 INT_R_X13Y20/IMUX39 INT_R_X13Y21/EE2BEG2 INT_R_X13Y21/ER1END_N3_3 INT_R_X13Y21/NE2END2 INT_R_X15Y21/EE2END2 INT_R_X15Y21/IMUX29 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X12Y20/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X13Y20/INT_R.ER1END3->>IMUX39 INT_R_X13Y21/INT_R.NE2END2->>EE2BEG2 INT_R_X15Y21/INT_R.EE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[6]_i_2_n_0 - 
wires: CLBLL_L_X16Y21/CLBLL_SW2A3 CLBLL_L_X16Y22/CLBLL_LL_D CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y21/CLBLL_IMUX31 CLBLL_R_X15Y21/CLBLL_LL_C5 CLBLL_R_X15Y21/CLBLL_SW2A3 INT_L_X16Y21/SW2A3 INT_L_X16Y22/LOGIC_OUTS_L15 INT_L_X16Y22/SW2BEG3 INT_R_X15Y21/IMUX31 INT_R_X15Y21/SW2END3 INT_R_X15Y22/SW2END_N0_3 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X16Y22/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X15Y21/INT_R.SW2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s05_out - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX33 CLBLL_L_X12Y20/CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_IMUX19 CLBLL_L_X12Y25/CLBLL_L_B2 CLBLL_L_X14Y20/CLBLL_NE4BEG2 CLBLL_L_X14Y20/CLBLL_WW2END1 CLBLL_L_X14Y27/CLBLL_WW2A1 CLBLL_L_X16Y23/CLBLL_BYP7 CLBLL_L_X16Y23/CLBLL_ER1BEG3 CLBLL_L_X16Y23/CLBLL_L_DX CLBLL_L_X16Y25/CLBLL_BYP5 CLBLL_L_X16Y25/CLBLL_L_BX CLBLL_L_X16Y25/CLBLL_NE2A2 CLBLL_R_X13Y20/CLBLL_IMUX3 CLBLL_R_X13Y20/CLBLL_L_A2 CLBLL_R_X13Y20/CLBLL_NE4BEG2 CLBLL_R_X13Y20/CLBLL_WW2END1 CLBLL_R_X13Y27/CLBLL_WW2A1 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y20/CLBLL_L_B CLBLL_R_X15Y21/CLBLL_IMUX22 CLBLL_R_X15Y21/CLBLL_LL_C3 CLBLL_R_X15Y23/CLBLL_ER1BEG3 CLBLL_R_X15Y25/CLBLL_NE2A2 CLBLL_R_X15Y26/CLBLL_IMUX5 CLBLL_R_X15Y26/CLBLL_L_A6 HCLK_R_X41Y26/HCLK_NE2BEG2 HCLK_R_X41Y26/HCLK_NN2BEG2 INT_L_X12Y20/IMUX_L33 INT_L_X12Y20/WL1END0 INT_L_X12Y25/IMUX_L19 INT_L_X12Y25/SS2END1 INT_L_X12Y26/SS2A1 INT_L_X12Y27/SS2BEG1 INT_L_X12Y27/WW2END1 INT_L_X14Y20/NE6A2 INT_L_X14Y20/WW2A1 INT_L_X14Y21/NE6B2 INT_L_X14Y22/NE6C2 INT_L_X14Y23/NE6D2 INT_L_X14Y24/NE6E2 INT_L_X14Y27/NW2END2 INT_L_X14Y27/WW2BEG1 INT_L_X16Y23/BYP_ALT7 INT_L_X16Y23/BYP_L7 INT_L_X16Y23/ER1END3 INT_L_X16Y24/ER1END_N3_3 INT_L_X16Y25/BYP_ALT5 INT_L_X16Y25/BYP_L5 INT_L_X16Y25/NE2END2 INT_R_X13Y20/IMUX3 INT_R_X13Y20/NE6BEG2 INT_R_X13Y20/WL1BEG0 INT_R_X13Y20/WW2END1 INT_R_X13Y27/WW2A1 INT_R_X15Y20/LOGIC_OUTS9 INT_R_X15Y20/NR1BEG1 INT_R_X15Y20/WW2BEG1 INT_R_X15Y21/GFAN1 INT_R_X15Y21/IMUX22 INT_R_X15Y21/NR1END1 INT_R_X15Y23/ER1BEG3 INT_R_X15Y23/SL1END2 INT_R_X15Y24/NE2BEG2 INT_R_X15Y24/NE6END2 INT_R_X15Y24/NN2BEG2 INT_R_X15Y24/SL1BEG2 INT_R_X15Y25/NE2A2 INT_R_X15Y25/NN2A2 INT_R_X15Y26/IMUX5 INT_R_X15Y26/NN2END2 INT_R_X15Y26/NW2BEG2 INT_R_X15Y27/NW2A2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X16Y23/CLBLL_L.CLBLL_BYP7->CLBLL_L_DX CLBLL_L_X16Y25/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X12Y20/INT_L.WL1END0->>IMUX_L33 INT_L_X12Y25/INT_L.SS2END1->>IMUX_L19 INT_L_X12Y27/INT_L.WW2END1->>SS2BEG1 INT_L_X14Y27/INT_L.NW2END2->>WW2BEG1 INT_L_X16Y23/INT_L.BYP_ALT7->>BYP_L7 INT_L_X16Y23/INT_L.ER1END3->>BYP_ALT7 INT_L_X16Y25/INT_L.BYP_ALT5->>BYP_L5 INT_L_X16Y25/INT_L.NE2END2->>BYP_ALT5 INT_R_X13Y20/INT_R.WW2END1->>IMUX3 INT_R_X13Y20/INT_R.WW2END1->>NE6BEG2 INT_R_X13Y20/INT_R.WW2END1->>WL1BEG0 INT_R_X15Y20/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X15Y20/INT_R.LOGIC_OUTS9->>WW2BEG1 INT_R_X15Y21/INT_R.GFAN1->>IMUX22 INT_R_X15Y21/INT_R.NR1END1->>GFAN1 INT_R_X15Y23/INT_R.SL1END2->>ER1BEG3 INT_R_X15Y24/INT_R.NE6END2->>NE2BEG2 INT_R_X15Y24/INT_R.NE6END2->>NN2BEG2 INT_R_X15Y24/INT_R.NE6END2->>SL1BEG2 INT_R_X15Y26/INT_R.NN2END2->>IMUX5 INT_R_X15Y26/INT_R.NN2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

kd[6] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX38 CLBLL_L_X16Y22/CLBLL_LL_D3 CLBLL_L_X16Y22/CLBLL_LL_DQ CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS7 CLBLL_L_X16Y23/CLBLL_WR1END0 CLBLL_R_X15Y22/CLBLL_IMUX39 CLBLL_R_X15Y22/CLBLL_L_D3 CLBLL_R_X15Y23/CLBLL_IMUX30 CLBLL_R_X15Y23/CLBLL_L_C5 CLBLL_R_X15Y23/CLBLL_WR1END0 INT_L_X16Y22/IMUX_L38 INT_L_X16Y22/LOGIC_OUTS_L7 INT_L_X16Y22/WR1BEG_S0 INT_L_X16Y23/WR1BEG0 INT_R_X15Y22/IMUX39 INT_R_X15Y22/WR1END_S1_0 INT_R_X15Y23/IMUX30 INT_R_X15Y23/NL1BEG_N3 INT_R_X15Y23/WR1END0 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X16Y22/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X16Y22/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X15Y22/INT_R.WR1END_S1_0->>IMUX39 INT_R_X15Y23/INT_R.NL1BEG_N3->>IMUX30 INT_R_X15Y23/INT_R.WR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[6] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX40 CLBLL_L_X16Y22/CLBLL_LL_D1 CLBLL_L_X16Y22/CLBLL_SE2A0 CLBLL_R_X15Y22/CLBLL_SE2A0 CLBLL_R_X15Y23/CLBLL_IMUX41 CLBLL_R_X15Y23/CLBLL_L_D1 CLBLL_R_X15Y24/CLBLL_LL_CMUX CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS22 INT_L_X16Y22/IMUX_L40 INT_L_X16Y22/SE2END0 INT_R_X15Y22/SE2A0 INT_R_X15Y23/IMUX41 INT_R_X15Y23/SE2BEG0 INT_R_X15Y23/SL1END0 INT_R_X15Y24/LOGIC_OUTS22 INT_R_X15Y24/SL1BEG0 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X16Y22/INT_L.SE2END0->>IMUX_L40 INT_R_X15Y23/INT_R.SL1END0->>IMUX41 INT_R_X15Y23/INT_R.SL1END0->>SE2BEG0 INT_R_X15Y24/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[7]_i_2_n_0 - 
wires: CLBLL_L_X16Y20/CLBLL_IMUX27 CLBLL_L_X16Y20/CLBLL_LL_B4 CLBLL_L_X16Y22/CLBLL_LL_B CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS13 INT_L_X16Y20/IMUX_L27 INT_L_X16Y20/SS2END1 INT_L_X16Y21/SS2A1 INT_L_X16Y22/LOGIC_OUTS_L13 INT_L_X16Y22/SS2BEG1 
pips: CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X16Y20/INT_L.SS2END1->>IMUX_L27 INT_L_X16Y22/INT_L.LOGIC_OUTS_L13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s06_out - 
wires: CLBLL_L_X14Y25/CLBLL_IMUX9 CLBLL_L_X14Y25/CLBLL_L_A5 CLBLL_L_X16Y20/CLBLL_IMUX12 CLBLL_L_X16Y20/CLBLL_LL_B6 CLBLL_L_X16Y20/CLBLL_LL_C CLBLL_L_X16Y20/CLBLL_LOGIC_OUTS14 CLBLL_L_X16Y21/CLBLL_BYP0 CLBLL_L_X16Y21/CLBLL_IMUX1 CLBLL_L_X16Y21/CLBLL_LL_A3 CLBLL_L_X16Y21/CLBLL_L_AX CLBLL_L_X16Y23/CLBLL_BYP0 CLBLL_L_X16Y23/CLBLL_L_AX CLBLL_L_X16Y26/CLBLL_NW4END1 CLBLL_R_X15Y26/CLBLL_NW4END1 CLBLL_R_X17Y23/CLBLL_IMUX0 CLBLL_R_X17Y23/CLBLL_IMUX2 CLBLL_R_X17Y23/CLBLL_LL_A2 CLBLL_R_X17Y23/CLBLL_L_A3 HCLK_L_X44Y26/HCLK_NW6C1 INT_L_X14Y25/IMUX_L9 INT_L_X14Y25/SW2END0 INT_L_X16Y20/FAN_BOUNCE_S3_2 INT_L_X16Y20/IMUX_L12 INT_L_X16Y20/LOGIC_OUTS_L14 INT_L_X16Y20/NL1BEG1 INT_L_X16Y21/BYP_ALT0 INT_L_X16Y21/BYP_L0 INT_L_X16Y21/FAN_ALT2 INT_L_X16Y21/FAN_BOUNCE2 INT_L_X16Y21/IMUX_L1 INT_L_X16Y21/NE2BEG1 INT_L_X16Y21/NL1END1 INT_L_X16Y21/NN2BEG1 INT_L_X16Y22/FAN_BOUNCE_S3_2 INT_L_X16Y22/NE2A1 INT_L_X16Y22/NN2A1 INT_L_X16Y22/NW6A1 INT_L_X16Y23/BYP_ALT0 INT_L_X16Y23/BYP_L0 INT_L_X16Y23/FAN_ALT2 INT_L_X16Y23/FAN_BOUNCE2 INT_L_X16Y23/NN2END1 INT_L_X16Y23/NW6B1 INT_L_X16Y24/NW6C1 INT_L_X16Y25/NW6D1 INT_L_X16Y26/NW6E1 INT_R_X15Y25/SW2A0 INT_R_X15Y26/NW6END1 INT_R_X15Y26/SW2BEG0 INT_R_X17Y22/NE2END1 INT_R_X17Y22/NL1BEG0 INT_R_X17Y22/NL1END_S3_0 INT_R_X17Y22/NW6BEG1 INT_R_X17Y23/BYP_ALT0 INT_R_X17Y23/BYP_BOUNCE0 INT_R_X17Y23/IMUX0 INT_R_X17Y23/IMUX2 INT_R_X17Y23/NL1END0 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X16Y20/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X16Y21/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X16Y23/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X14Y25/INT_L.SW2END0->>IMUX_L9 INT_L_X16Y20/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X16Y20/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X16Y21/INT_L.BYP_ALT0->>BYP_L0 INT_L_X16Y21/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X16Y21/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X16Y21/INT_L.NL1END1->>FAN_ALT2 INT_L_X16Y21/INT_L.NL1END1->>IMUX_L1 INT_L_X16Y21/INT_L.NL1END1->>NE2BEG1 INT_L_X16Y21/INT_L.NL1END1->>NN2BEG1 INT_L_X16Y23/INT_L.BYP_ALT0->>BYP_L0 INT_L_X16Y23/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X16Y23/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X16Y23/INT_L.NN2END1->>FAN_ALT2 INT_R_X15Y26/INT_R.NW6END1->>SW2BEG0 INT_R_X17Y22/INT_R.NE2END1->>NL1BEG0 INT_R_X17Y22/INT_R.NE2END1->>NW6BEG1 INT_R_X17Y23/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X17Y23/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X17Y23/INT_R.NL1END0->>BYP_ALT0 INT_R_X17Y23/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pv[7] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX17 CLBLL_L_X16Y22/CLBLL_LL_B3 CLBLL_L_X16Y23/CLBLL_IMUX25 CLBLL_L_X16Y23/CLBLL_L_B5 CLBLL_R_X17Y22/CLBLL_LL_BQ CLBLL_R_X17Y22/CLBLL_LOGIC_OUTS5 INT_L_X16Y22/IMUX_L17 INT_L_X16Y22/WL1END0 INT_L_X16Y23/IMUX_L25 INT_L_X16Y23/NW2END1 INT_R_X17Y22/LOGIC_OUTS5 INT_R_X17Y22/NW2BEG1 INT_R_X17Y22/WL1BEG0 INT_R_X17Y23/NW2A1 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X17Y22/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X16Y22/INT_L.WL1END0->>IMUX_L17 INT_L_X16Y23/INT_L.NW2END1->>IMUX_L25 INT_R_X17Y22/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X17Y22/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[7] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX12 CLBLL_L_X16Y22/CLBLL_IMUX6 CLBLL_L_X16Y22/CLBLL_LL_AMUX CLBLL_L_X16Y22/CLBLL_LL_B6 CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y22/CLBLL_L_A1 CLBLL_L_X16Y23/CLBLL_IMUX33 CLBLL_L_X16Y23/CLBLL_L_C1 INT_L_X16Y22/BYP_ALT2 INT_L_X16Y22/BYP_BOUNCE2 INT_L_X16Y22/IMUX_L12 INT_L_X16Y22/IMUX_L6 INT_L_X16Y22/LOGIC_OUTS_L20 INT_L_X16Y22/NL1BEG1 INT_L_X16Y23/BYP_BOUNCE_N3_2 INT_L_X16Y23/IMUX_L33 INT_L_X16Y23/NL1END1 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X16Y22/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X16Y22/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X16Y22/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X16Y22/INT_L.LOGIC_OUTS_L20->>IMUX_L12 INT_L_X16Y22/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X16Y23/INT_L.NL1END1->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[7] - 
wires: CLBLL_L_X14Y25/CLBLL_IMUX19 CLBLL_L_X14Y25/CLBLL_L_B2 CLBLL_L_X16Y21/CLBLL_LL_AMUX CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y22/CLBLL_IMUX24 CLBLL_L_X16Y22/CLBLL_LL_B5 CLBLL_L_X16Y26/CLBLL_NW4END2 CLBLL_R_X15Y26/CLBLL_NW4END2 HCLK_L_X44Y26/HCLK_NW6C2 INT_L_X14Y25/IMUX_L19 INT_L_X14Y25/SW2END1 INT_L_X16Y21/BYP_ALT2 INT_L_X16Y21/BYP_BOUNCE2 INT_L_X16Y21/LOGIC_OUTS_L20 INT_L_X16Y21/NE2BEG2 INT_L_X16Y22/BYP_BOUNCE_N3_2 INT_L_X16Y22/IMUX_L24 INT_L_X16Y22/NE2A2 INT_L_X16Y22/NW6A2 INT_L_X16Y23/NW6B2 INT_L_X16Y24/NW6C2 INT_L_X16Y25/NW6D2 INT_L_X16Y26/NW6E2 INT_R_X15Y25/SW2A1 INT_R_X15Y26/NW6END2 INT_R_X15Y26/SW2BEG1 INT_R_X17Y22/NE2END2 INT_R_X17Y22/NW6BEG2 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X14Y25/INT_L.SW2END1->>IMUX_L19 INT_L_X16Y21/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X16Y21/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X16Y21/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X16Y22/INT_L.BYP_BOUNCE_N3_2->>IMUX_L24 INT_R_X15Y26/INT_R.NW6END2->>SW2BEG1 INT_R_X17Y22/INT_R.NE2END2->>NW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma_reg_n_0_[8] - 
wires: CLBLL_L_X12Y22/CLBLL_EE4B2 CLBLL_L_X14Y22/CLBLL_EE2BEG2 CLBLL_R_X13Y22/CLBLL_EE2BEG2 CLBLL_R_X15Y22/CLBLL_IMUX12 CLBLL_R_X15Y22/CLBLL_LL_B6 CLBLM_L_X10Y22/CLBLM_EE4BEG2 CLBLM_L_X10Y22/CLBLM_SW2A2 CLBLM_L_X10Y24/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y24/CLBLM_M_AMUX CLBLM_R_X11Y22/CLBLM_EE4B2 CLBLM_R_X11Y24/CLBLM_IMUX30 CLBLM_R_X11Y24/CLBLM_L_C5 DSP_R_X9Y20/DSP_EE4BEG2_2 DSP_R_X9Y20/DSP_SW2A2_2 HCLK_R_X32Y26/HCLK_ER1END3 INT_INTERFACE_R_X9Y22/INT_INTERFACE_EE4BEG2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_SW2A2 INT_L_X10Y22/EE4A2 INT_L_X10Y22/SW2A2 INT_L_X10Y23/SL1END2 INT_L_X10Y23/SW2BEG2 INT_L_X10Y24/ER1BEG3 INT_L_X10Y24/LOGIC_OUTS_L20 INT_L_X10Y24/SL1BEG2 INT_L_X12Y22/EE4C2 INT_L_X14Y22/EE2A2 INT_R_X11Y22/EE4B2 INT_R_X11Y24/ER1END3 INT_R_X11Y24/IMUX30 INT_R_X11Y25/ER1END_N3_3 INT_R_X13Y22/EE2BEG2 INT_R_X13Y22/EE4END2 INT_R_X15Y22/EE2END2 INT_R_X15Y22/IMUX12 INT_R_X9Y22/EE4BEG2 INT_R_X9Y22/SW2END2 VBRK_X29Y23/VBRK_EE4BEG2 VBRK_X29Y23/VBRK_SW2A2 VBRK_X34Y23/VBRK_EE4B2 
pips: CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X10Y24/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y23/INT_L.SL1END2->>SW2BEG2 INT_L_X10Y24/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X10Y24/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X11Y24/INT_R.ER1END3->>IMUX30 INT_R_X13Y22/INT_R.EE4END2->>EE2BEG2 INT_R_X15Y22/INT_R.EE2END2->>IMUX12 INT_R_X9Y22/INT_R.SW2END2->>EE4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[8]_i_2_n_0 - 
wires: CLBLL_R_X15Y22/CLBLL_IMUX27 CLBLL_R_X15Y22/CLBLL_LL_B4 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS19 CLBLL_R_X15Y24/CLBLL_L_D CLBLL_R_X15Y24/CLBLL_L_DMUX INT_R_X15Y22/IMUX27 INT_R_X15Y22/SS2END1 INT_R_X15Y23/SS2A1 INT_R_X15Y24/LOGIC_OUTS19 INT_R_X15Y24/SS2BEG1 
pips: CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X15Y22/INT_R.SS2END1->>IMUX27 INT_R_X15Y24/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s07_out - 
wires: CLBLL_L_X12Y24/CLBLL_SW2A3 CLBLL_L_X14Y26/CLBLL_BYP0 CLBLL_L_X14Y26/CLBLL_EL1BEG0 CLBLL_L_X14Y26/CLBLL_L_AX CLBLL_L_X14Y26/CLBLL_NW4END1 CLBLL_L_X16Y25/CLBLL_ER1BEG1 CLBLL_L_X16Y25/CLBLL_IMUX11 CLBLL_L_X16Y25/CLBLL_LL_A4 CLBLL_R_X13Y26/CLBLL_EL1BEG0 CLBLL_R_X13Y26/CLBLL_NW4END1 CLBLL_R_X15Y22/CLBLL_IMUX18 CLBLL_R_X15Y22/CLBLL_LL_B2 CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y22/CLBLL_L_B CLBLL_R_X15Y25/CLBLL_BYP4 CLBLL_R_X15Y25/CLBLL_ER1BEG1 CLBLL_R_X15Y25/CLBLL_LL_BX CLBLL_R_X15Y26/CLBLL_IMUX27 CLBLL_R_X15Y26/CLBLL_LL_B4 CLBLM_L_X10Y24/CLBLM_IMUX1 CLBLM_L_X10Y24/CLBLM_IMUX6 CLBLM_L_X10Y24/CLBLM_L_A1 CLBLM_L_X10Y24/CLBLM_M_A3 CLBLM_R_X11Y24/CLBLM_SW2A3 HCLK_L_X36Y26/HCLK_SW2A3 HCLK_L_X40Y26/HCLK_NW6C1 HCLK_R_X32Y26/HCLK_SW2END_N0_3 INT_L_X10Y24/FAN_ALT5 INT_L_X10Y24/FAN_BOUNCE5 INT_L_X10Y24/IMUX_L1 INT_L_X10Y24/IMUX_L6 INT_L_X10Y24/WL1END2 INT_L_X12Y24/SW2A3 INT_L_X12Y25/SW2BEG3 INT_L_X12Y25/WL1END3 INT_L_X12Y26/WL1END_N1_3 INT_L_X14Y22/NW6A1 INT_L_X14Y23/NW6B1 INT_L_X14Y24/NW6C1 INT_L_X14Y25/EL1END_S3_0 INT_L_X14Y25/NW6D1 INT_L_X14Y25/SE2A0 INT_L_X14Y26/BYP_ALT0 INT_L_X14Y26/BYP_L0 INT_L_X14Y26/EL1END0 INT_L_X14Y26/ER1BEG1 INT_L_X14Y26/NW6E1 INT_L_X14Y26/SE2BEG0 INT_L_X16Y25/ER1END1 INT_L_X16Y25/IMUX_L11 INT_R_X11Y24/SW2END3 INT_R_X11Y24/WL1BEG2 INT_R_X11Y25/SW2END_N0_3 INT_R_X13Y25/WL1BEG3 INT_R_X13Y26/EL1BEG0 INT_R_X13Y26/NW6END1 INT_R_X13Y26/WL1BEG_N3 INT_R_X15Y22/IMUX18 INT_R_X15Y22/LOGIC_OUTS9 INT_R_X15Y22/NW6BEG1 INT_R_X15Y25/BYP4 INT_R_X15Y25/BYP_ALT4 INT_R_X15Y25/ER1BEG1 INT_R_X15Y25/SE2END0 INT_R_X15Y25/SL1END1 INT_R_X15Y26/ER1END1 INT_R_X15Y26/IMUX27 INT_R_X15Y26/SL1BEG1 VBRK_X34Y25/VBRK_SW2A3 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X16Y25/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y22/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y25/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y24/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y24/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X10Y24/INT_L.WL1END2->>FAN_ALT5 INT_L_X10Y24/INT_L.WL1END2->>IMUX_L6 INT_L_X12Y25/INT_L.WL1END3->>SW2BEG3 INT_L_X14Y26/INT_L.BYP_ALT0->>BYP_L0 INT_L_X14Y26/INT_L.EL1END0->>BYP_ALT0 INT_L_X14Y26/INT_L.EL1END0->>ER1BEG1 INT_L_X14Y26/INT_L.EL1END0->>SE2BEG0 INT_L_X16Y25/INT_L.ER1END1->>IMUX_L11 INT_R_X11Y24/INT_R.SW2END3->>WL1BEG2 INT_R_X13Y26/INT_R.NW6END1->>EL1BEG0 INT_R_X13Y26/INT_R.NW6END1->>WL1BEG_N3 INT_R_X15Y22/INT_R.LOGIC_OUTS9->>IMUX18 INT_R_X15Y22/INT_R.LOGIC_OUTS9->>NW6BEG1 INT_R_X15Y25/INT_R.BYP_ALT4->>BYP4 INT_R_X15Y25/INT_R.SE2END0->>ER1BEG1 INT_R_X15Y25/INT_R.SL1END1->>BYP_ALT4 INT_R_X15Y26/INT_R.ER1END1->>IMUX27 INT_R_X15Y26/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

kd[8] - 
wires: CLBLL_R_X15Y24/CLBLL_IMUX37 CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y24/CLBLL_L_AMUX CLBLL_R_X15Y24/CLBLL_L_D4 CLBLL_R_X15Y25/CLBLL_IMUX25 CLBLL_R_X15Y25/CLBLL_L_B5 CLBLL_R_X15Y26/CLBLL_IMUX34 CLBLL_R_X15Y26/CLBLL_L_C6 HCLK_R_X41Y26/HCLK_NL1BEG1 INT_R_X15Y24/IMUX37 INT_R_X15Y24/LOGIC_OUTS16 INT_R_X15Y24/NL1BEG1 INT_R_X15Y25/IMUX25 INT_R_X15Y25/NL1END1 INT_R_X15Y25/NR1BEG1 INT_R_X15Y26/IMUX34 INT_R_X15Y26/NR1END1 
pips: CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X15Y24/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X15Y24/INT_R.LOGIC_OUTS16->>IMUX37 INT_R_X15Y24/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X15Y25/INT_R.NL1END1->>IMUX25 INT_R_X15Y25/INT_R.NL1END1->>NR1BEG1 INT_R_X15Y26/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

pv[8] - 
wires: CLBLL_R_X15Y24/CLBLL_IMUX39 CLBLL_R_X15Y24/CLBLL_LL_DMUX CLBLL_R_X15Y24/CLBLL_LOGIC_OUTS23 CLBLL_R_X15Y24/CLBLL_L_D3 CLBLL_R_X15Y25/CLBLL_IMUX32 CLBLL_R_X15Y25/CLBLL_LL_C1 HCLK_R_X41Y26/HCLK_NL1BEG0 HCLK_R_X41Y26/HCLK_NL1END_S3_0 INT_R_X15Y24/IMUX39 INT_R_X15Y24/LOGIC_OUTS23 INT_R_X15Y24/NL1BEG0 INT_R_X15Y24/NL1END_S3_0 INT_R_X15Y25/IMUX32 INT_R_X15Y25/NL1END0 
pips: CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y24/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_R_X15Y24/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X15Y24/INT_R.NL1END_S3_0->>IMUX39 INT_R_X15Y25/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a[9]_i_2_n_0 - 
wires: CLBLL_L_X16Y25/CLBLL_SE4BEG0 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y25/CLBLL_L_A CLBLL_R_X15Y25/CLBLL_SE4BEG0 CLBLL_R_X17Y22/CLBLL_IMUX9 CLBLL_R_X17Y22/CLBLL_L_A5 HCLK_L_X44Y26/HCLK_SE6B0 INT_L_X16Y21/SE6E0 INT_L_X16Y22/SE6D0 INT_L_X16Y23/SE6C0 INT_L_X16Y24/SE6B0 INT_L_X16Y25/SE6A0 INT_R_X15Y25/LOGIC_OUTS8 INT_R_X15Y25/SE6BEG0 INT_R_X17Y21/NR1BEG0 INT_R_X17Y21/SE6END0 INT_R_X17Y22/IMUX9 INT_R_X17Y22/NR1END0 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_R_X15Y25/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X17Y21/INT_R.SE6END0->>NR1BEG0 INT_R_X17Y22/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

adder_32bit_0/o_s08_out - 
wires: CLBLL_L_X12Y22/CLBLL_NW2A2 CLBLL_L_X14Y25/CLBLL_IMUX3 CLBLL_L_X14Y25/CLBLL_L_A2 CLBLL_L_X14Y25/CLBLL_SW4A1 CLBLL_L_X14Y26/CLBLL_BYP5 CLBLL_L_X14Y26/CLBLL_L_BX CLBLL_L_X14Y26/CLBLL_NW2A2 CLBLL_L_X16Y22/CLBLL_EE2BEG2 CLBLL_R_X13Y25/CLBLL_SW4A1 CLBLL_R_X13Y26/CLBLL_IMUX11 CLBLL_R_X13Y26/CLBLL_LL_A4 CLBLL_R_X13Y26/CLBLL_NW2A2 CLBLL_R_X15Y22/CLBLL_EE2BEG2 CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y22/CLBLL_L_C CLBLL_R_X15Y25/CLBLL_BYP3 CLBLL_R_X15Y25/CLBLL_LL_CX CLBLL_R_X15Y26/CLBLL_IMUX19 CLBLL_R_X15Y26/CLBLL_L_B2 CLBLL_R_X17Y22/CLBLL_IMUX5 CLBLL_R_X17Y22/CLBLL_L_A6 CLBLM_R_X11Y22/CLBLM_IMUX27 CLBLM_R_X11Y22/CLBLM_M_B4 CLBLM_R_X11Y22/CLBLM_NW2A2 HCLK_R_X37Y26/HCLK_SW6B1 HCLK_R_X41Y26/HCLK_NW2A2 INT_L_X12Y21/NW2BEG2 INT_L_X12Y21/SW6END1 INT_L_X12Y22/NW2A2 INT_L_X14Y25/IMUX_L3 INT_L_X14Y25/NE2BEG2 INT_L_X14Y25/NW2BEG2 INT_L_X14Y25/NW2END2 INT_L_X14Y25/SW6BEG1 INT_L_X14Y26/BYP_ALT5 INT_L_X14Y26/BYP_L5 INT_L_X14Y26/FAN_ALT3 INT_L_X14Y26/FAN_BOUNCE3 INT_L_X14Y26/NE2A2 INT_L_X14Y26/NW2A2 INT_L_X14Y26/WR1END3 INT_L_X16Y22/EE2A2 INT_R_X11Y22/IMUX27 INT_R_X11Y22/NW2END2 INT_R_X13Y21/SW6E1 INT_R_X13Y22/SW6D1 INT_R_X13Y23/SW6C1 INT_R_X13Y24/SW6B1 INT_R_X13Y25/SW6A1 INT_R_X13Y26/IMUX11 INT_R_X13Y26/NW2END2 INT_R_X15Y22/EE2BEG2 INT_R_X15Y22/LOGIC_OUTS10 INT_R_X15Y22/NN2BEG2 INT_R_X15Y23/NN2A2 INT_R_X15Y24/NN2END2 INT_R_X15Y24/NW2BEG2 INT_R_X15Y25/BYP3 INT_R_X15Y25/BYP_ALT3 INT_R_X15Y25/FAN_ALT3 INT_R_X15Y25/FAN_BOUNCE3 INT_R_X15Y25/FAN_BOUNCE_S3_2 INT_R_X15Y25/NW2A2 INT_R_X15Y26/FAN_ALT2 INT_R_X15Y26/FAN_ALT5 INT_R_X15Y26/FAN_BOUNCE2 INT_R_X15Y26/FAN_BOUNCE5 INT_R_X15Y26/IMUX19 INT_R_X15Y26/NE2END2 INT_R_X15Y26/WR1BEG3 INT_R_X17Y22/EE2END2 INT_R_X17Y22/IMUX5 VBRK_X34Y23/VBRK_NW2A2 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y26/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y22/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y25/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X12Y21/INT_L.SW6END1->>NW2BEG2 INT_L_X14Y25/INT_L.NW2END2->>IMUX_L3 INT_L_X14Y25/INT_L.NW2END2->>NE2BEG2 INT_L_X14Y25/INT_L.NW2END2->>NW2BEG2 INT_L_X14Y25/INT_L.NW2END2->>SW6BEG1 INT_L_X14Y26/INT_L.BYP_ALT5->>BYP_L5 INT_L_X14Y26/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y26/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X14Y26/INT_L.WR1END3->>FAN_ALT3 INT_R_X11Y22/INT_R.NW2END2->>IMUX27 INT_R_X13Y26/INT_R.NW2END2->>IMUX11 INT_R_X15Y22/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X15Y22/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X15Y24/INT_R.NN2END2->>NW2BEG2 INT_R_X15Y25/INT_R.BYP_ALT3->>BYP3 INT_R_X15Y25/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X15Y25/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X15Y25/INT_R.FAN_BOUNCE_S3_2->>FAN_ALT3 INT_R_X15Y26/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X15Y26/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X15Y26/INT_R.FAN_BOUNCE5->>FAN_ALT2 INT_R_X15Y26/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X15Y26/INT_R.NE2END2->>FAN_ALT5 INT_R_X15Y26/INT_R.NE2END2->>WR1BEG3 INT_R_X17Y22/INT_R.EE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

pv[9] - 
wires: CLBLL_L_X16Y25/CLBLL_WW2END0 CLBLL_R_X15Y25/CLBLL_IMUX33 CLBLL_R_X15Y25/CLBLL_IMUX9 CLBLL_R_X15Y25/CLBLL_L_A5 CLBLL_R_X15Y25/CLBLL_L_C1 CLBLL_R_X15Y25/CLBLL_WW2END0 CLBLL_R_X17Y25/CLBLL_LL_AQ CLBLL_R_X17Y25/CLBLL_LOGIC_OUTS4 INT_L_X16Y25/WW2A0 INT_R_X15Y25/IMUX33 INT_R_X15Y25/IMUX9 INT_R_X15Y25/WW2END0 INT_R_X17Y25/LOGIC_OUTS4 INT_R_X17Y25/WW2BEG0 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X17Y25/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X15Y25/INT_R.WW2END0->>IMUX33 INT_R_X15Y25/INT_R.WW2END0->>IMUX9 INT_R_X17Y25/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[9] - 
wires: CLBLL_L_X14Y24/CLBLL_LL_BMUX CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS21 CLBLL_R_X15Y25/CLBLL_IMUX10 CLBLL_R_X15Y25/CLBLL_IMUX41 CLBLL_R_X15Y25/CLBLL_L_A4 CLBLL_R_X15Y25/CLBLL_L_D1 CLBLL_R_X15Y26/CLBLL_IMUX38 CLBLL_R_X15Y26/CLBLL_LL_D3 HCLK_L_X40Y26/HCLK_ER1BEG_S0 HCLK_L_X40Y26/HCLK_NR1BEG3 INT_L_X14Y24/ER1BEG_S0 INT_L_X14Y24/LOGIC_OUTS_L21 INT_L_X14Y24/NR1BEG3 INT_L_X14Y25/ER1BEG0 INT_L_X14Y25/NE2BEG3 INT_L_X14Y25/NR1END3 INT_L_X14Y26/NE2A3 INT_R_X15Y25/ER1END0 INT_R_X15Y25/IMUX10 INT_R_X15Y25/IMUX41 INT_R_X15Y26/IMUX38 INT_R_X15Y26/NE2END3 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X14Y24/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X14Y24/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X14Y25/INT_L.NR1END3->>NE2BEG3 INT_R_X15Y25/INT_R.ER1END0->>IMUX10 INT_R_X15Y25/INT_R.ER1END0->>IMUX41 INT_R_X15Y26/INT_R.NE2END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sigma_reg_n_0_[9] - 
wires: CLBLL_L_X12Y22/CLBLL_NE4BEG3 CLBLL_L_X14Y25/CLBLL_IMUX39 CLBLL_L_X14Y25/CLBLL_L_D3 CLBLL_L_X14Y25/CLBLL_SE2A3 CLBLL_R_X13Y25/CLBLL_SE2A3 CLBLL_R_X15Y25/CLBLL_IMUX5 CLBLL_R_X15Y25/CLBLL_L_A6 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y22/CLBLM_M_BMUX CLBLM_R_X11Y22/CLBLM_NE4BEG3 HCLK_L_X36Y26/HCLK_NE6C3 INT_L_X12Y22/NE6A3 INT_L_X12Y23/NE6B3 INT_L_X12Y24/NE6C3 INT_L_X12Y25/NE6D3 INT_L_X12Y26/NE6E3 INT_L_X14Y25/EL1BEG2 INT_L_X14Y25/IMUX_L39 INT_L_X14Y25/SE2END3 INT_R_X11Y22/LOGIC_OUTS21 INT_R_X11Y22/NE6BEG3 INT_R_X13Y25/SE2A3 INT_R_X13Y26/NE6END3 INT_R_X13Y26/SE2BEG3 INT_R_X15Y25/EL1END2 INT_R_X15Y25/IMUX5 VBRK_X34Y23/VBRK_NE4BEG3 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X14Y25/INT_L.SE2END3->>EL1BEG2 INT_L_X14Y25/INT_L.SE2END3->>IMUX_L39 INT_R_X11Y22/INT_R.LOGIC_OUTS21->>NE6BEG3 INT_R_X13Y26/INT_R.NE6END3->>SE2BEG3 INT_R_X15Y25/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

a_reg_n_0_[0] - 
wires: CLBLL_L_X12Y22/CLBLL_WL1END0 CLBLL_L_X12Y23/CLBLL_IMUX27 CLBLL_L_X12Y23/CLBLL_LL_B4 CLBLL_L_X12Y24/CLBLL_IMUX2 CLBLL_L_X12Y24/CLBLL_IMUX35 CLBLL_L_X12Y24/CLBLL_LL_A2 CLBLL_L_X12Y24/CLBLL_LL_C6 CLBLL_L_X12Y24/CLBLL_SE2A1 CLBLL_L_X12Y24/CLBLL_WL1END0 CLBLM_R_X11Y22/CLBLM_IMUX10 CLBLM_R_X11Y22/CLBLM_L_A4 CLBLM_R_X11Y22/CLBLM_WL1END0 CLBLM_R_X11Y23/CLBLM_IMUX2 CLBLM_R_X11Y23/CLBLM_M_A2 CLBLM_R_X11Y24/CLBLM_IMUX1 CLBLM_R_X11Y24/CLBLM_IMUX17 CLBLM_R_X11Y24/CLBLM_M_A3 CLBLM_R_X11Y24/CLBLM_M_B3 CLBLM_R_X11Y24/CLBLM_SE2A1 CLBLM_R_X11Y24/CLBLM_WL1END0 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y25/CLBLM_M_BQ HCLK_R_X32Y26/HCLK_SE2A1 HCLK_R_X32Y26/HCLK_SW2END1 INT_L_X10Y23/SE2A1 INT_L_X10Y24/SE2BEG1 INT_L_X10Y24/SW2END1 INT_L_X12Y22/SL1END1 INT_L_X12Y22/WL1BEG0 INT_L_X12Y23/IMUX_L27 INT_L_X12Y23/SL1BEG1 INT_L_X12Y23/SL1END1 INT_L_X12Y24/IMUX_L2 INT_L_X12Y24/IMUX_L35 INT_L_X12Y24/SE2END1 INT_L_X12Y24/SL1BEG1 INT_L_X12Y24/WL1BEG0 INT_R_X11Y22/IMUX10 INT_R_X11Y22/WL1END0 INT_R_X11Y23/IMUX2 INT_R_X11Y23/SE2END1 INT_R_X11Y24/IMUX1 INT_R_X11Y24/IMUX17 INT_R_X11Y24/SE2A1 INT_R_X11Y24/SW2A1 INT_R_X11Y24/WL1END0 INT_R_X11Y25/LOGIC_OUTS5 INT_R_X11Y25/SE2BEG1 INT_R_X11Y25/SW2BEG1 VBRK_X34Y23/VBRK_WL1END0 VBRK_X34Y25/VBRK_SE2A1 VBRK_X34Y25/VBRK_WL1END0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y25/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y24/INT_L.SW2END1->>SE2BEG1 INT_L_X12Y22/INT_L.SL1END1->>WL1BEG0 INT_L_X12Y23/INT_L.SL1END1->>IMUX_L27 INT_L_X12Y23/INT_L.SL1END1->>SL1BEG1 INT_L_X12Y24/INT_L.SE2END1->>IMUX_L2 INT_L_X12Y24/INT_L.SE2END1->>IMUX_L35 INT_L_X12Y24/INT_L.SE2END1->>SL1BEG1 INT_L_X12Y24/INT_L.SE2END1->>WL1BEG0 INT_R_X11Y22/INT_R.WL1END0->>IMUX10 INT_R_X11Y23/INT_R.SE2END1->>IMUX2 INT_R_X11Y24/INT_R.WL1END0->>IMUX1 INT_R_X11Y24/INT_R.WL1END0->>IMUX17 INT_R_X11Y25/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X11Y25/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a_reg_n_0_[10] - 
wires: CLBLL_L_X16Y21/CLBLL_IMUX10 CLBLL_L_X16Y21/CLBLL_IMUX31 CLBLL_L_X16Y21/CLBLL_IMUX33 CLBLL_L_X16Y21/CLBLL_LL_C5 CLBLL_L_X16Y21/CLBLL_L_A4 CLBLL_L_X16Y21/CLBLL_L_C1 CLBLL_R_X17Y21/CLBLL_LL_AQ CLBLL_R_X17Y21/CLBLL_LOGIC_OUTS4 INT_L_X16Y21/IMUX_L10 INT_L_X16Y21/IMUX_L31 INT_L_X16Y21/IMUX_L33 INT_L_X16Y21/NW2END_S0_0 INT_L_X16Y21/WR1END1 INT_L_X16Y22/NW2END0 INT_R_X17Y21/LOGIC_OUTS4 INT_R_X17Y21/NW2BEG0 INT_R_X17Y21/WR1BEG1 INT_R_X17Y22/NW2A0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X17Y21/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X16Y21/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X16Y21/INT_L.WR1END1->>IMUX_L10 INT_L_X16Y21/INT_L.WR1END1->>IMUX_L33 INT_R_X17Y21/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X17Y21/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[11] - 
wires: CLBLL_L_X14Y19/CLBLL_IMUX2 CLBLL_L_X14Y19/CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_IMUX16 CLBLL_L_X14Y21/CLBLL_IMUX33 CLBLL_L_X14Y21/CLBLL_IMUX41 CLBLL_L_X14Y21/CLBLL_IMUX9 CLBLL_L_X14Y21/CLBLL_L_A5 CLBLL_L_X14Y21/CLBLL_L_B3 CLBLL_L_X14Y21/CLBLL_L_C1 CLBLL_L_X14Y21/CLBLL_L_D1 CLBLL_L_X14Y21/CLBLL_WR1END1 CLBLL_L_X16Y19/CLBLL_WW2A0 CLBLL_L_X16Y20/CLBLL_LL_AQ CLBLL_L_X16Y20/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y21/CLBLL_IMUX2 CLBLL_R_X13Y21/CLBLL_LL_A2 CLBLL_R_X13Y21/CLBLL_WR1END1 CLBLL_R_X15Y19/CLBLL_WW2A0 INT_L_X14Y19/IMUX_L2 INT_L_X14Y19/NL1BEG0 INT_L_X14Y19/NL1END_S3_0 INT_L_X14Y19/WW2END0 INT_L_X14Y20/NL1END0 INT_L_X14Y20/NR1BEG0 INT_L_X14Y21/IMUX_L16 INT_L_X14Y21/IMUX_L33 INT_L_X14Y21/IMUX_L41 INT_L_X14Y21/IMUX_L9 INT_L_X14Y21/NR1END0 INT_L_X14Y21/WR1BEG1 INT_L_X16Y19/SL1END0 INT_L_X16Y19/WW2BEG0 INT_L_X16Y20/LOGIC_OUTS_L4 INT_L_X16Y20/SL1BEG0 INT_R_X13Y21/IMUX2 INT_R_X13Y21/WR1END1 INT_R_X15Y19/WW2A0 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X16Y20/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X14Y19/INT_L.WW2END0->>IMUX_L2 INT_L_X14Y19/INT_L.WW2END0->>NL1BEG0 INT_L_X14Y20/INT_L.NL1END0->>NR1BEG0 INT_L_X14Y21/INT_L.NR1END0->>IMUX_L16 INT_L_X14Y21/INT_L.NR1END0->>IMUX_L33 INT_L_X14Y21/INT_L.NR1END0->>IMUX_L41 INT_L_X14Y21/INT_L.NR1END0->>IMUX_L9 INT_L_X14Y21/INT_L.NR1END0->>WR1BEG1 INT_L_X16Y19/INT_L.SL1END0->>WW2BEG0 INT_L_X16Y20/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X13Y21/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

a_reg_n_0_[12] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX14 CLBLL_L_X14Y21/CLBLL_IMUX30 CLBLL_L_X14Y21/CLBLL_IMUX46 CLBLL_L_X14Y21/CLBLL_L_B1 CLBLL_L_X14Y21/CLBLL_L_C5 CLBLL_L_X14Y21/CLBLL_L_D5 CLBLL_R_X15Y19/CLBLL_LL_AQ CLBLL_R_X15Y19/CLBLL_LOGIC_OUTS4 INT_L_X14Y20/NW2END_S0_0 INT_L_X14Y21/IMUX_L14 INT_L_X14Y21/IMUX_L30 INT_L_X14Y21/IMUX_L46 INT_L_X14Y21/NL1BEG_N3 INT_L_X14Y21/NW2END0 INT_R_X15Y19/LOGIC_OUTS4 INT_R_X15Y19/NR1BEG0 INT_R_X15Y20/NR1END0 INT_R_X15Y20/NW2BEG0 INT_R_X15Y21/NW2A0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X15Y19/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y21/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X14Y21/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X14Y21/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X14Y21/INT_L.NW2END0->>NL1BEG_N3 INT_R_X15Y19/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X15Y20/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[13] - 
wires: CLBLL_L_X12Y21/CLBLL_ER1BEG1 CLBLL_L_X12Y21/CLBLL_IMUX11 CLBLL_L_X12Y21/CLBLL_IMUX20 CLBLL_L_X12Y21/CLBLL_LL_A4 CLBLL_L_X12Y21/CLBLL_L_C2 CLBLL_L_X12Y21/CLBLL_WW2END0 CLBLL_R_X13Y21/CLBLL_IMUX40 CLBLL_R_X13Y21/CLBLL_LL_D1 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y23/CLBLL_L_AQ CLBLM_R_X11Y21/CLBLM_ER1BEG1 CLBLM_R_X11Y21/CLBLM_IMUX21 CLBLM_R_X11Y21/CLBLM_IMUX26 CLBLM_R_X11Y21/CLBLM_L_B4 CLBLM_R_X11Y21/CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_WW2END0 INT_L_X12Y21/ER1END1 INT_L_X12Y21/IMUX_L11 INT_L_X12Y21/IMUX_L20 INT_L_X12Y21/WW2A0 INT_R_X11Y21/BYP_ALT1 INT_R_X11Y21/BYP_BOUNCE1 INT_R_X11Y21/ER1BEG1 INT_R_X11Y21/IMUX21 INT_R_X11Y21/IMUX26 INT_R_X11Y21/WW2END0 INT_R_X13Y21/IMUX40 INT_R_X13Y21/SS2END0 INT_R_X13Y21/WW2BEG0 INT_R_X13Y22/SS2A0 INT_R_X13Y23/LOGIC_OUTS0 INT_R_X13Y23/SS2BEG0 VBRK_X34Y22/VBRK_ER1BEG1 VBRK_X34Y22/VBRK_WW2END0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X12Y21/INT_L.ER1END1->>IMUX_L11 INT_L_X12Y21/INT_L.ER1END1->>IMUX_L20 INT_R_X11Y21/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y21/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X11Y21/INT_R.WW2END0->>BYP_ALT1 INT_R_X11Y21/INT_R.WW2END0->>ER1BEG1 INT_R_X11Y21/INT_R.WW2END0->>IMUX26 INT_R_X13Y21/INT_R.SS2END0->>IMUX40 INT_R_X13Y21/INT_R.SS2END0->>WW2BEG0 INT_R_X13Y23/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a_reg_n_0_[14] - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG2 CLBLL_L_X12Y21/CLBLL_IMUX1 CLBLL_L_X12Y21/CLBLL_IMUX21 CLBLL_L_X12Y21/CLBLL_LL_A3 CLBLL_L_X12Y21/CLBLL_L_C4 CLBLL_L_X12Y23/CLBLL_EE2A0 CLBLL_L_X12Y23/CLBLL_SW4A0 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y23/CLBLM_L_AQ CLBLM_R_X11Y21/CLBLM_EL1BEG2 CLBLM_R_X11Y21/CLBLM_IMUX16 CLBLM_R_X11Y21/CLBLM_IMUX30 CLBLM_R_X11Y21/CLBLM_L_B3 CLBLM_R_X11Y21/CLBLM_L_C5 CLBLM_R_X11Y23/CLBLM_EE2A0 CLBLM_R_X11Y23/CLBLM_SW4A0 INT_L_X10Y19/NL1BEG0 INT_L_X10Y19/NL1END_S3_0 INT_L_X10Y19/SW6END0 INT_L_X10Y20/NE2BEG0 INT_L_X10Y20/NL1END0 INT_L_X10Y21/NE2A0 INT_L_X10Y23/EE2BEG0 INT_L_X10Y23/LOGIC_OUTS_L0 INT_L_X12Y21/EL1END2 INT_L_X12Y21/IMUX_L1 INT_L_X12Y21/IMUX_L21 INT_L_X12Y21/SS2END0 INT_L_X12Y22/SS2A0 INT_L_X12Y23/EE2END0 INT_L_X12Y23/SS2BEG0 INT_L_X12Y23/SW6BEG0 INT_R_X11Y19/SW6E0 INT_R_X11Y20/NE2END_S3_0 INT_R_X11Y20/SW6D0 INT_R_X11Y21/EL1BEG2 INT_R_X11Y21/IMUX16 INT_R_X11Y21/IMUX30 INT_R_X11Y21/NE2END0 INT_R_X11Y21/NL1BEG_N3 INT_R_X11Y21/SW6C0 INT_R_X11Y22/SW6B0 INT_R_X11Y23/EE2A0 INT_R_X11Y23/SW6A0 VBRK_X34Y22/VBRK_EL1BEG2 VBRK_X34Y24/VBRK_EE2A0 VBRK_X34Y24/VBRK_SW4A0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y19/INT_L.SW6END0->>NL1BEG0 INT_L_X10Y20/INT_L.NL1END0->>NE2BEG0 INT_L_X10Y23/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X12Y21/INT_L.EL1END2->>IMUX_L21 INT_L_X12Y21/INT_L.SS2END0->>IMUX_L1 INT_L_X12Y23/INT_L.EE2END0->>SS2BEG0 INT_L_X12Y23/INT_L.EE2END0->>SW6BEG0 INT_R_X11Y21/INT_R.NE2END0->>IMUX16 INT_R_X11Y21/INT_R.NE2END0->>NL1BEG_N3 INT_R_X11Y21/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X11Y21/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_0_in12_in - 
wires: CLBLL_L_X12Y20/CLBLL_EL1BEG3 CLBLL_L_X12Y21/CLBLL_IMUX14 CLBLL_L_X12Y21/CLBLL_IMUX15 CLBLL_L_X12Y21/CLBLL_IMUX22 CLBLL_L_X12Y21/CLBLL_IMUX39 CLBLL_L_X12Y21/CLBLL_IMUX47 CLBLL_L_X12Y21/CLBLL_LL_B1 CLBLL_L_X12Y21/CLBLL_LL_C3 CLBLL_L_X12Y21/CLBLL_LL_D5 CLBLL_L_X12Y21/CLBLL_L_B1 CLBLL_L_X12Y21/CLBLL_L_D3 CLBLM_R_X11Y20/CLBLM_EL1BEG3 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y21/CLBLM_M_AQ INT_L_X12Y20/EL1END3 INT_L_X12Y20/NR1BEG3 INT_L_X12Y21/IMUX_L14 INT_L_X12Y21/IMUX_L15 INT_L_X12Y21/IMUX_L22 INT_L_X12Y21/IMUX_L39 INT_L_X12Y21/IMUX_L47 INT_L_X12Y21/NR1END3 INT_R_X11Y20/EL1BEG3 INT_R_X11Y21/EL1BEG_N3 INT_R_X11Y21/LOGIC_OUTS4 VBRK_X34Y21/VBRK_EL1BEG3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y20/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L14 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L15 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L22 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L39 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L47 INT_R_X11Y21/INT_R.LOGIC_OUTS4->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

a_reg_n_0_[16] - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG0 CLBLL_L_X12Y21/CLBLL_ER1BEG2 CLBLL_L_X12Y21/CLBLL_IMUX16 CLBLL_L_X12Y21/CLBLL_IMUX17 CLBLL_L_X12Y21/CLBLL_IMUX28 CLBLL_L_X12Y21/CLBLL_IMUX45 CLBLL_L_X12Y21/CLBLL_LL_B3 CLBLL_L_X12Y21/CLBLL_LL_C4 CLBLL_L_X12Y21/CLBLL_LL_D2 CLBLL_L_X12Y21/CLBLL_L_B3 CLBLM_R_X11Y21/CLBLM_EL1BEG0 CLBLM_R_X11Y21/CLBLM_ER1BEG2 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y21/CLBLM_M_BQ INT_L_X12Y20/EL1END_S3_0 INT_L_X12Y21/EL1END0 INT_L_X12Y21/ER1END2 INT_L_X12Y21/IMUX_L16 INT_L_X12Y21/IMUX_L17 INT_L_X12Y21/IMUX_L28 INT_L_X12Y21/IMUX_L45 INT_R_X11Y21/EL1BEG0 INT_R_X11Y21/ER1BEG2 INT_R_X11Y21/LOGIC_OUTS5 VBRK_X34Y22/VBRK_EL1BEG0 VBRK_X34Y22/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X12Y21/INT_L.EL1END0->>IMUX_L16 INT_L_X12Y21/INT_L.EL1END0->>IMUX_L17 INT_L_X12Y21/INT_L.ER1END2->>IMUX_L28 INT_L_X12Y21/INT_L.ER1END2->>IMUX_L45 INT_R_X11Y21/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X11Y21/INT_R.LOGIC_OUTS5->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[17] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX30 CLBLM_L_X10Y21/CLBLM_IMUX36 CLBLM_L_X10Y21/CLBLM_L_C5 CLBLM_L_X10Y21/CLBLM_L_D2 CLBLM_L_X10Y22/CLBLM_IMUX30 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y22/CLBLM_L_AQ CLBLM_L_X10Y22/CLBLM_L_C5 CLBLM_R_X11Y21/CLBLM_IMUX32 CLBLM_R_X11Y21/CLBLM_M_C1 INT_L_X10Y21/FAN_BOUNCE_S3_0 INT_L_X10Y21/IMUX_L30 INT_L_X10Y21/IMUX_L36 INT_L_X10Y21/SE2A0 INT_L_X10Y22/FAN_ALT0 INT_L_X10Y22/FAN_BOUNCE0 INT_L_X10Y22/IMUX_L30 INT_L_X10Y22/LOGIC_OUTS_L0 INT_L_X10Y22/NL1BEG_N3 INT_L_X10Y22/SE2BEG0 INT_R_X11Y21/IMUX32 INT_R_X11Y21/SE2END0 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y21/INT_L.FAN_BOUNCE_S3_0->>IMUX_L30 INT_L_X10Y21/INT_L.FAN_BOUNCE_S3_0->>IMUX_L36 INT_L_X10Y22/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X10Y22/INT_L.LOGIC_OUTS_L0->>FAN_ALT0 INT_L_X10Y22/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X10Y22/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X10Y22/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X11Y21/INT_R.SE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[18] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX21 CLBLM_L_X10Y21/CLBLM_L_C4 CLBLM_L_X10Y22/CLBLM_IMUX21 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y22/CLBLM_L_BQ CLBLM_L_X10Y22/CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_IMUX31 CLBLM_R_X11Y21/CLBLM_M_C5 INT_L_X10Y21/ER1BEG3 INT_L_X10Y21/IMUX_L21 INT_L_X10Y21/SR1END2 INT_L_X10Y22/BYP_ALT5 INT_L_X10Y22/BYP_BOUNCE5 INT_L_X10Y22/IMUX_L21 INT_L_X10Y22/LOGIC_OUTS_L1 INT_L_X10Y22/SR1BEG2 INT_R_X11Y21/ER1END3 INT_R_X11Y21/IMUX31 INT_R_X11Y22/ER1END_N3_3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X10Y21/INT_L.SR1END2->>ER1BEG3 INT_L_X10Y21/INT_L.SR1END2->>IMUX_L21 INT_L_X10Y22/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y22/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X10Y22/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X10Y22/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_R_X11Y21/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[19] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX15 CLBLM_L_X10Y23/CLBLM_IMUX35 CLBLM_L_X10Y23/CLBLM_IMUX39 CLBLM_L_X10Y23/CLBLM_IMUX7 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y23/CLBLM_L_BQ CLBLM_L_X10Y23/CLBLM_L_D3 CLBLM_L_X10Y23/CLBLM_M_A1 CLBLM_L_X10Y23/CLBLM_M_B1 CLBLM_L_X10Y23/CLBLM_M_C6 INT_L_X10Y23/BYP_ALT5 INT_L_X10Y23/BYP_BOUNCE5 INT_L_X10Y23/IMUX_L15 INT_L_X10Y23/IMUX_L35 INT_L_X10Y23/IMUX_L39 INT_L_X10Y23/IMUX_L7 INT_L_X10Y23/LOGIC_OUTS_L1 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y23/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y23/INT_L.BYP_BOUNCE5->>IMUX_L15 INT_L_X10Y23/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X10Y23/INT_L.BYP_BOUNCE5->>IMUX_L7 INT_L_X10Y23/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X10Y23/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[1] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX12 CLBLL_L_X12Y23/CLBLL_IMUX4 CLBLL_L_X12Y23/CLBLL_LL_A6 CLBLL_L_X12Y23/CLBLL_LL_B6 CLBLL_L_X12Y24/CLBLL_IMUX17 CLBLL_L_X12Y24/CLBLL_IMUX28 CLBLL_L_X12Y24/CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_LL_C4 CLBLL_L_X12Y24/CLBLL_SE2A0 CLBLL_R_X13Y22/CLBLL_IMUX21 CLBLL_R_X13Y22/CLBLL_IMUX39 CLBLL_R_X13Y22/CLBLL_L_C4 CLBLL_R_X13Y22/CLBLL_L_D3 CLBLL_R_X13Y23/CLBLL_IMUX24 CLBLL_R_X13Y23/CLBLL_IMUX33 CLBLL_R_X13Y23/CLBLL_IMUX41 CLBLL_R_X13Y23/CLBLL_LL_B5 CLBLL_R_X13Y23/CLBLL_L_C1 CLBLL_R_X13Y23/CLBLL_L_D1 CLBLL_R_X13Y24/CLBLL_IMUX11 CLBLL_R_X13Y24/CLBLL_LL_A4 CLBLM_R_X11Y24/CLBLM_IMUX11 CLBLM_R_X11Y24/CLBLM_IMUX12 CLBLM_R_X11Y24/CLBLM_M_A4 CLBLM_R_X11Y24/CLBLM_M_B6 CLBLM_R_X11Y24/CLBLM_SE2A0 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y25/CLBLM_M_AQ HCLK_R_X32Y26/HCLK_SE2A0 HCLK_R_X32Y26/HCLK_SR1END1 INT_L_X12Y23/FAN_BOUNCE_S3_0 INT_L_X12Y23/IMUX_L12 INT_L_X12Y23/IMUX_L4 INT_L_X12Y23/SE2A0 INT_L_X12Y24/BYP_ALT0 INT_L_X12Y24/BYP_BOUNCE0 INT_L_X12Y24/ER1BEG1 INT_L_X12Y24/FAN_ALT0 INT_L_X12Y24/FAN_BOUNCE0 INT_L_X12Y24/IMUX_L17 INT_L_X12Y24/IMUX_L28 INT_L_X12Y24/SE2BEG0 INT_L_X12Y24/SE2END0 INT_R_X11Y24/IMUX11 INT_R_X11Y24/IMUX12 INT_R_X11Y24/SE2A0 INT_R_X11Y24/SR1END1 INT_R_X11Y25/LOGIC_OUTS4 INT_R_X11Y25/SE2BEG0 INT_R_X11Y25/SR1BEG1 INT_R_X13Y22/FAN_BOUNCE_S3_4 INT_R_X13Y22/IMUX21 INT_R_X13Y22/IMUX39 INT_R_X13Y23/FAN_ALT4 INT_R_X13Y23/FAN_BOUNCE4 INT_R_X13Y23/IMUX24 INT_R_X13Y23/IMUX33 INT_R_X13Y23/IMUX41 INT_R_X13Y23/SE2END0 INT_R_X13Y24/ER1END1 INT_R_X13Y24/IMUX11 VBRK_X34Y25/VBRK_SE2A0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y25/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y23/INT_L.FAN_BOUNCE_S3_0->>IMUX_L12 INT_L_X12Y23/INT_L.FAN_BOUNCE_S3_0->>IMUX_L4 INT_L_X12Y24/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y24/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X12Y24/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X12Y24/INT_L.SE2END0->>BYP_ALT0 INT_L_X12Y24/INT_L.SE2END0->>ER1BEG1 INT_L_X12Y24/INT_L.SE2END0->>FAN_ALT0 INT_L_X12Y24/INT_L.SE2END0->>IMUX_L17 INT_L_X12Y24/INT_L.SE2END0->>SE2BEG0 INT_R_X11Y24/INT_R.SR1END1->>IMUX11 INT_R_X11Y24/INT_R.SR1END1->>IMUX12 INT_R_X11Y25/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X11Y25/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X13Y22/INT_R.FAN_BOUNCE_S3_4->>IMUX21 INT_R_X13Y22/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X13Y23/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X13Y23/INT_R.SE2END0->>FAN_ALT4 INT_R_X13Y23/INT_R.SE2END0->>IMUX24 INT_R_X13Y23/INT_R.SE2END0->>IMUX33 INT_R_X13Y23/INT_R.SE2END0->>IMUX41 INT_R_X13Y24/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

a_reg_n_0_[20] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX18 CLBLM_L_X10Y23/CLBLM_IMUX2 CLBLM_L_X10Y23/CLBLM_IMUX36 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y23/CLBLM_L_CQ CLBLM_L_X10Y23/CLBLM_L_D2 CLBLM_L_X10Y23/CLBLM_M_A2 CLBLM_L_X10Y23/CLBLM_M_B2 INT_L_X10Y23/FAN_ALT7 INT_L_X10Y23/FAN_BOUNCE7 INT_L_X10Y23/IMUX_L18 INT_L_X10Y23/IMUX_L2 INT_L_X10Y23/IMUX_L36 INT_L_X10Y23/LOGIC_OUTS_L2 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y23/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y23/INT_L.FAN_BOUNCE7->>IMUX_L18 INT_L_X10Y23/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X10Y23/INT_L.LOGIC_OUTS_L2->>FAN_ALT7 INT_L_X10Y23/INT_L.LOGIC_OUTS_L2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[28] - 
wires: CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y17/CLBLM_L_AQ CLBLM_R_X11Y18/CLBLM_IMUX25 CLBLM_R_X11Y18/CLBLM_IMUX33 CLBLM_R_X11Y18/CLBLM_IMUX40 CLBLM_R_X11Y18/CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_M_D1 INT_R_X11Y17/LOGIC_OUTS0 INT_R_X11Y17/NR1BEG0 INT_R_X11Y18/IMUX25 INT_R_X11Y18/IMUX33 INT_R_X11Y18/IMUX40 INT_R_X11Y18/NR1END0 
pips: CLBLM_R_X11Y17/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X11Y17/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X11Y18/INT_R.NR1END0->>IMUX25 INT_R_X11Y18/INT_R.NR1END0->>IMUX33 INT_R_X11Y18/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[2] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX2 CLBLL_L_X12Y23/CLBLL_LL_A2 CLBLL_L_X12Y24/CLBLL_IMUX18 CLBLL_L_X12Y24/CLBLL_LL_B2 CLBLL_R_X13Y22/CLBLL_IMUX30 CLBLL_R_X13Y22/CLBLL_IMUX37 CLBLL_R_X13Y22/CLBLL_L_C5 CLBLL_R_X13Y22/CLBLL_L_D4 CLBLL_R_X13Y23/CLBLL_IMUX20 CLBLL_R_X13Y23/CLBLL_IMUX27 CLBLL_R_X13Y23/CLBLL_IMUX36 CLBLL_R_X13Y23/CLBLL_LL_B4 CLBLL_R_X13Y23/CLBLL_L_C2 CLBLL_R_X13Y23/CLBLL_L_D2 CLBLL_R_X13Y24/CLBLL_IMUX8 CLBLL_R_X13Y24/CLBLL_LL_A5 CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y24/CLBLL_L_AQ INT_L_X12Y23/IMUX_L2 INT_L_X12Y23/WL1END0 INT_L_X12Y24/IMUX_L18 INT_L_X12Y24/WR1END1 INT_R_X13Y22/IMUX30 INT_R_X13Y22/IMUX37 INT_R_X13Y22/SR1END2 INT_R_X13Y23/IMUX20 INT_R_X13Y23/IMUX27 INT_R_X13Y23/IMUX36 INT_R_X13Y23/SR1BEG2 INT_R_X13Y23/SR1END1 INT_R_X13Y23/WL1BEG0 INT_R_X13Y24/IMUX8 INT_R_X13Y24/LOGIC_OUTS0 INT_R_X13Y24/SR1BEG1 INT_R_X13Y24/WR1BEG1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y23/INT_L.WL1END0->>IMUX_L2 INT_L_X12Y24/INT_L.WR1END1->>IMUX_L18 INT_R_X13Y22/INT_R.SR1END2->>IMUX30 INT_R_X13Y22/INT_R.SR1END2->>IMUX37 INT_R_X13Y23/INT_R.SR1END1->>IMUX20 INT_R_X13Y23/INT_R.SR1END1->>IMUX27 INT_R_X13Y23/INT_R.SR1END1->>IMUX36 INT_R_X13Y23/INT_R.SR1END1->>SR1BEG2 INT_R_X13Y23/INT_R.SR1END1->>WL1BEG0 INT_R_X13Y24/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X13Y24/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X13Y24/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

a_reg_n_0_[30] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX2 CLBLL_L_X12Y19/CLBLL_LL_A2 CLBLL_L_X12Y19/CLBLL_WL1END0 CLBLL_L_X12Y20/CLBLL_IMUX44 CLBLL_L_X12Y20/CLBLL_LL_BQ CLBLL_L_X12Y20/CLBLL_LL_D4 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y19/CLBLM_IMUX26 CLBLM_R_X11Y19/CLBLM_IMUX34 CLBLM_R_X11Y19/CLBLM_IMUX9 CLBLM_R_X11Y19/CLBLM_L_A5 CLBLM_R_X11Y19/CLBLM_L_B4 CLBLM_R_X11Y19/CLBLM_L_C6 CLBLM_R_X11Y19/CLBLM_WL1END0 INT_L_X12Y19/IMUX_L2 INT_L_X12Y19/SL1END1 INT_L_X12Y19/WL1BEG0 INT_L_X12Y20/BYP_ALT4 INT_L_X12Y20/BYP_BOUNCE4 INT_L_X12Y20/IMUX_L44 INT_L_X12Y20/LOGIC_OUTS_L5 INT_L_X12Y20/SL1BEG1 INT_R_X11Y19/BYP_ALT0 INT_R_X11Y19/BYP_BOUNCE0 INT_R_X11Y19/IMUX26 INT_R_X11Y19/IMUX34 INT_R_X11Y19/IMUX9 INT_R_X11Y19/WL1END0 VBRK_X34Y20/VBRK_WL1END0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X12Y19/INT_L.SL1END1->>IMUX_L2 INT_L_X12Y19/INT_L.SL1END1->>WL1BEG0 INT_L_X12Y20/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y20/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X12Y20/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X12Y20/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X11Y19/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y19/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X11Y19/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X11Y19/INT_R.WL1END0->>BYP_ALT0 INT_R_X11Y19/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[3] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX11 CLBLL_L_X14Y21/CLBLL_IMUX18 CLBLL_L_X14Y21/CLBLL_IMUX28 CLBLL_L_X14Y21/CLBLL_LL_A4 CLBLL_L_X14Y21/CLBLL_LL_B2 CLBLL_L_X14Y21/CLBLL_LL_C4 CLBLL_R_X15Y21/CLBLL_LL_AQ CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS4 INT_L_X14Y21/BYP_ALT4 INT_L_X14Y21/BYP_BOUNCE4 INT_L_X14Y21/IMUX_L11 INT_L_X14Y21/IMUX_L18 INT_L_X14Y21/IMUX_L28 INT_L_X14Y21/WR1END1 INT_R_X15Y21/LOGIC_OUTS4 INT_R_X15Y21/WR1BEG1 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y21/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X14Y21/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X14Y21/INT_L.WR1END1->>BYP_ALT4 INT_L_X14Y21/INT_L.WR1END1->>IMUX_L11 INT_L_X14Y21/INT_L.WR1END1->>IMUX_L18 INT_R_X15Y21/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

a_reg_n_0_[4] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX1 CLBLL_L_X14Y21/CLBLL_IMUX24 CLBLL_L_X14Y21/CLBLL_IMUX32 CLBLL_L_X14Y21/CLBLL_LL_A3 CLBLL_L_X14Y21/CLBLL_LL_B5 CLBLL_L_X14Y21/CLBLL_LL_C1 CLBLL_R_X15Y21/CLBLL_LL_BQ CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS5 INT_L_X14Y21/IMUX_L1 INT_L_X14Y21/IMUX_L24 INT_L_X14Y21/IMUX_L32 INT_L_X14Y21/WL1END0 INT_R_X15Y21/LOGIC_OUTS5 INT_R_X15Y21/WL1BEG0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X14Y21/INT_L.WL1END0->>IMUX_L1 INT_L_X14Y21/INT_L.WL1END0->>IMUX_L24 INT_L_X14Y21/INT_L.WL1END0->>IMUX_L32 INT_R_X15Y21/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

a_reg_n_0_[5] - 
wires: CLBLL_R_X15Y20/CLBLL_IMUX10 CLBLL_R_X15Y20/CLBLL_IMUX26 CLBLL_R_X15Y20/CLBLL_IMUX34 CLBLL_R_X15Y20/CLBLL_IMUX42 CLBLL_R_X15Y20/CLBLL_L_A4 CLBLL_R_X15Y20/CLBLL_L_B4 CLBLL_R_X15Y20/CLBLL_L_C6 CLBLL_R_X15Y20/CLBLL_L_D6 CLBLL_R_X15Y21/CLBLL_IMUX20 CLBLL_R_X15Y21/CLBLL_L_C2 CLBLL_R_X15Y22/CLBLL_LL_AQ CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS4 INT_R_X15Y20/IMUX10 INT_R_X15Y20/IMUX26 INT_R_X15Y20/IMUX34 INT_R_X15Y20/IMUX42 INT_R_X15Y20/SL1END1 INT_R_X15Y21/IMUX20 INT_R_X15Y21/SL1BEG1 INT_R_X15Y21/SR1END1 INT_R_X15Y22/LOGIC_OUTS4 INT_R_X15Y22/SR1BEG1 
pips: CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y22/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X15Y20/INT_R.SL1END1->>IMUX10 INT_R_X15Y20/INT_R.SL1END1->>IMUX26 INT_R_X15Y20/INT_R.SL1END1->>IMUX34 INT_R_X15Y20/INT_R.SL1END1->>IMUX42 INT_R_X15Y21/INT_R.SR1END1->>IMUX20 INT_R_X15Y21/INT_R.SR1END1->>SL1BEG1 INT_R_X15Y22/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a_reg_n_0_[6] - 
wires: CLBLL_R_X15Y20/CLBLL_IMUX23 CLBLL_R_X15Y20/CLBLL_IMUX25 CLBLL_R_X15Y20/CLBLL_IMUX9 CLBLL_R_X15Y20/CLBLL_L_A5 CLBLL_R_X15Y20/CLBLL_L_B5 CLBLL_R_X15Y20/CLBLL_L_C3 CLBLL_R_X15Y21/CLBLL_IMUX21 CLBLL_R_X15Y21/CLBLL_LL_CQ CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y21/CLBLL_L_C4 INT_R_X15Y20/IMUX23 INT_R_X15Y20/IMUX25 INT_R_X15Y20/IMUX9 INT_R_X15Y20/SR1BEG_S0 INT_R_X15Y20/SR1END3 INT_R_X15Y21/IMUX21 INT_R_X15Y21/LOGIC_OUTS6 INT_R_X15Y21/SR1BEG3 INT_R_X15Y21/SR1END_N3_3 
pips: CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X15Y20/INT_R.SR1BEG_S0->>IMUX25 INT_R_X15Y20/INT_R.SR1BEG_S0->>IMUX9 INT_R_X15Y20/INT_R.SR1END3->>IMUX23 INT_R_X15Y20/INT_R.SR1END3->>SR1BEG_S0 INT_R_X15Y21/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X15Y21/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[7] - 
wires: CLBLL_L_X16Y20/CLBLL_IMUX22 CLBLL_L_X16Y20/CLBLL_LL_BQ CLBLL_L_X16Y20/CLBLL_LL_C3 CLBLL_L_X16Y20/CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y20/CLBLL_WL1END0 CLBLL_R_X15Y20/CLBLL_IMUX2 CLBLL_R_X15Y20/CLBLL_IMUX32 CLBLL_R_X15Y20/CLBLL_LL_A2 CLBLL_R_X15Y20/CLBLL_LL_C1 CLBLL_R_X15Y20/CLBLL_WL1END0 CLBLL_R_X15Y22/CLBLL_IMUX25 CLBLL_R_X15Y22/CLBLL_IMUX33 CLBLL_R_X15Y22/CLBLL_L_B5 CLBLL_R_X15Y22/CLBLL_L_C1 INT_L_X16Y20/BYP_ALT4 INT_L_X16Y20/BYP_BOUNCE4 INT_L_X16Y20/IMUX_L22 INT_L_X16Y20/LOGIC_OUTS_L5 INT_L_X16Y20/WL1BEG0 INT_R_X15Y20/IMUX2 INT_R_X15Y20/IMUX32 INT_R_X15Y20/NN2BEG1 INT_R_X15Y20/WL1END0 INT_R_X15Y21/NN2A1 INT_R_X15Y22/IMUX25 INT_R_X15Y22/IMUX33 INT_R_X15Y22/NN2END1 
pips: CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X16Y20/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X16Y20/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X16Y20/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X16Y20/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X16Y20/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X15Y20/INT_R.WL1END0->>IMUX2 INT_R_X15Y20/INT_R.WL1END0->>IMUX32 INT_R_X15Y20/INT_R.WL1END0->>NN2BEG1 INT_R_X15Y22/INT_R.NN2END1->>IMUX25 INT_R_X15Y22/INT_R.NN2END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

a_reg_n_0_[8] - 
wires: CLBLL_R_X15Y20/CLBLL_IMUX11 CLBLL_R_X15Y20/CLBLL_IMUX31 CLBLL_R_X15Y20/CLBLL_LL_A4 CLBLL_R_X15Y20/CLBLL_LL_C5 CLBLL_R_X15Y22/CLBLL_IMUX16 CLBLL_R_X15Y22/CLBLL_IMUX34 CLBLL_R_X15Y22/CLBLL_LL_BQ CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y22/CLBLL_L_B3 CLBLL_R_X15Y22/CLBLL_L_C6 INT_R_X15Y20/BYP_ALT5 INT_R_X15Y20/BYP_BOUNCE5 INT_R_X15Y20/IMUX11 INT_R_X15Y20/IMUX31 INT_R_X15Y20/SS2END1 INT_R_X15Y21/FAN_BOUNCE_S3_2 INT_R_X15Y21/SS2A1 INT_R_X15Y22/FAN_ALT2 INT_R_X15Y22/FAN_BOUNCE2 INT_R_X15Y22/IMUX16 INT_R_X15Y22/IMUX34 INT_R_X15Y22/LOGIC_OUTS5 INT_R_X15Y22/SS2BEG1 
pips: CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X15Y20/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X15Y20/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X15Y20/INT_R.SS2END1->>BYP_ALT5 INT_R_X15Y20/INT_R.SS2END1->>IMUX11 INT_R_X15Y22/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X15Y22/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X15Y22/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X15Y22/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X15Y22/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

a_reg_n_0_[9] - 
wires: CLBLL_L_X16Y21/CLBLL_IMUX28 CLBLL_L_X16Y21/CLBLL_IMUX3 CLBLL_L_X16Y21/CLBLL_LL_C4 CLBLL_L_X16Y21/CLBLL_L_A2 CLBLL_L_X16Y22/CLBLL_IMUX25 CLBLL_L_X16Y22/CLBLL_IMUX33 CLBLL_L_X16Y22/CLBLL_IMUX41 CLBLL_L_X16Y22/CLBLL_L_B5 CLBLL_L_X16Y22/CLBLL_L_C1 CLBLL_L_X16Y22/CLBLL_L_D1 CLBLL_R_X17Y22/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y22/CLBLL_L_AQ INT_L_X16Y21/IMUX_L28 INT_L_X16Y21/IMUX_L3 INT_L_X16Y21/SR1END1 INT_L_X16Y22/IMUX_L25 INT_L_X16Y22/IMUX_L33 INT_L_X16Y22/IMUX_L41 INT_L_X16Y22/SR1BEG1 INT_L_X16Y22/WR1END1 INT_R_X17Y22/LOGIC_OUTS0 INT_R_X17Y22/WR1BEG1 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X17Y22/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X16Y21/INT_L.SR1END1->>IMUX_L28 INT_L_X16Y21/INT_L.SR1END1->>IMUX_L3 INT_L_X16Y22/INT_L.WR1END1->>IMUX_L25 INT_L_X16Y22/INT_L.WR1END1->>IMUX_L33 INT_L_X16Y22/INT_L.WR1END1->>IMUX_L41 INT_L_X16Y22/INT_L.WR1END1->>SR1BEG1 INT_R_X17Y22/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

cout_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cout_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX11 CLBLL_L_X12Y18/CLBLL_LL_A4 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y18/CLBLL_L_C INT_L_X12Y18/FAN_ALT5 INT_L_X12Y18/FAN_BOUNCE5 INT_L_X12Y18/IMUX_L11 INT_L_X12Y18/LOGIC_OUTS_L10 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X12Y18/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y18/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X12Y18/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cout_reg_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX1 CLBLL_L_X12Y18/CLBLL_LL_A3 CLBLL_L_X12Y18/CLBLL_LL_AQ CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y18/CLBLL_NW4A0 CLBLL_L_X12Y22/CLBLL_EL1BEG3 CLBLL_L_X12Y23/CLBLL_IMUX15 CLBLL_L_X12Y23/CLBLL_LL_B1 CLBLL_L_X12Y24/CLBLL_IMUX31 CLBLL_L_X12Y24/CLBLL_IMUX8 CLBLL_L_X12Y24/CLBLL_LL_A5 CLBLL_L_X12Y24/CLBLL_LL_C5 CLBLL_L_X12Y24/CLBLL_NE2A0 CLBLM_R_X11Y18/CLBLM_NW4A0 CLBLM_R_X11Y22/CLBLM_EL1BEG3 CLBLM_R_X11Y22/CLBLM_IMUX9 CLBLM_R_X11Y22/CLBLM_L_A5 CLBLM_R_X11Y23/CLBLM_IMUX8 CLBLM_R_X11Y23/CLBLM_M_A5 CLBLM_R_X11Y24/CLBLM_IMUX24 CLBLM_R_X11Y24/CLBLM_IMUX8 CLBLM_R_X11Y24/CLBLM_M_A5 CLBLM_R_X11Y24/CLBLM_M_B5 CLBLM_R_X11Y24/CLBLM_NE2A0 INT_L_X10Y21/NW6END_S0_0 INT_L_X10Y22/NE2BEG0 INT_L_X10Y22/NW6END0 INT_L_X10Y23/NE2A0 INT_L_X12Y18/IMUX_L1 INT_L_X12Y18/LOGIC_OUTS_L4 INT_L_X12Y18/NW6BEG0 INT_L_X12Y22/EL1END3 INT_L_X12Y22/NR1BEG3 INT_L_X12Y23/IMUX_L15 INT_L_X12Y23/NE2END_S3_0 INT_L_X12Y23/NR1BEG3 INT_L_X12Y23/NR1END3 INT_L_X12Y24/IMUX_L31 INT_L_X12Y24/IMUX_L8 INT_L_X12Y24/NE2END0 INT_L_X12Y24/NR1END3 INT_R_X11Y18/NW6A0 INT_R_X11Y19/NW6B0 INT_R_X11Y20/NW6C0 INT_R_X11Y21/NW6D0 INT_R_X11Y22/EL1BEG3 INT_R_X11Y22/IMUX9 INT_R_X11Y22/NE2END_S3_0 INT_R_X11Y22/NW6E0 INT_R_X11Y22/SL1END0 INT_R_X11Y23/EL1BEG_N3 INT_R_X11Y23/IMUX8 INT_R_X11Y23/NE2BEG0 INT_R_X11Y23/NE2END0 INT_R_X11Y23/NR1BEG0 INT_R_X11Y23/SL1BEG0 INT_R_X11Y24/IMUX24 INT_R_X11Y24/IMUX8 INT_R_X11Y24/NE2A0 INT_R_X11Y24/NR1END0 VBRK_X34Y19/VBRK_NW4A0 VBRK_X34Y23/VBRK_EL1BEG3 VBRK_X34Y25/VBRK_NE2A0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y22/INT_L.NW6END0->>NE2BEG0 INT_L_X12Y18/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X12Y18/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X12Y22/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y23/INT_L.NR1END3->>IMUX_L15 INT_L_X12Y23/INT_L.NR1END3->>NR1BEG3 INT_L_X12Y24/INT_L.NE2END0->>IMUX_L8 INT_L_X12Y24/INT_L.NR1END3->>IMUX_L31 INT_R_X11Y22/INT_R.SL1END0->>IMUX9 INT_R_X11Y23/INT_R.NE2END0->>EL1BEG_N3 INT_R_X11Y23/INT_R.NE2END0->>IMUX8 INT_R_X11Y23/INT_R.NE2END0->>NE2BEG0 INT_R_X11Y23/INT_R.NE2END0->>NR1BEG0 INT_R_X11Y23/INT_R.NE2END0->>SL1BEG0 INT_R_X11Y24/INT_R.NR1END0->>IMUX24 INT_R_X11Y24/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

of[3]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX34 CLBLL_L_X12Y18/CLBLL_IMUX42 CLBLL_L_X12Y18/CLBLL_L_C6 CLBLL_L_X12Y18/CLBLL_L_D6 CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y19/CLBLL_L_B CLBLL_R_X13Y19/CLBLL_IMUX17 CLBLL_R_X13Y19/CLBLL_IMUX8 CLBLL_R_X13Y19/CLBLL_LL_A5 CLBLL_R_X13Y19/CLBLL_LL_B3 INT_L_X12Y18/IMUX_L34 INT_L_X12Y18/IMUX_L42 INT_L_X12Y18/SL1END1 INT_L_X12Y19/EL1BEG0 INT_L_X12Y19/LOGIC_OUTS_L9 INT_L_X12Y19/SL1BEG1 INT_R_X13Y18/EL1END_S3_0 INT_R_X13Y19/EL1END0 INT_R_X13Y19/IMUX17 INT_R_X13Y19/IMUX8 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y18/INT_L.SL1END1->>IMUX_L34 INT_L_X12Y18/INT_L.SL1END1->>IMUX_L42 INT_L_X12Y19/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_L_X12Y19/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_R_X13Y19/INT_R.EL1END0->>IMUX17 INT_R_X13Y19/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

err[0][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_reg_n_0_[0] - 
wires: CLBLL_L_X12Y23/CLBLL_EL1BEG0 CLBLL_L_X12Y23/CLBLL_IMUX24 CLBLL_L_X12Y23/CLBLL_LL_B5 CLBLL_L_X12Y24/CLBLL_IMUX1 CLBLL_L_X12Y24/CLBLL_IMUX22 CLBLL_L_X12Y24/CLBLL_LL_A3 CLBLL_L_X12Y24/CLBLL_LL_C3 CLBLL_L_X12Y24/CLBLL_WW2END1 CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y24/CLBLL_L_BQ CLBLM_L_X10Y22/CLBLM_WW2END1 CLBLM_L_X10Y23/CLBLM_EE2BEG1 CLBLM_R_X11Y22/CLBLM_IMUX3 CLBLM_R_X11Y22/CLBLM_L_A2 CLBLM_R_X11Y23/CLBLM_EL1BEG0 CLBLM_R_X11Y23/CLBLM_IMUX11 CLBLM_R_X11Y23/CLBLM_M_A4 CLBLM_R_X11Y24/CLBLM_IMUX27 CLBLM_R_X11Y24/CLBLM_IMUX7 CLBLM_R_X11Y24/CLBLM_M_A1 CLBLM_R_X11Y24/CLBLM_M_B4 CLBLM_R_X11Y24/CLBLM_WW2END1 DSP_R_X9Y20/DSP_EE2BEG1_3 DSP_R_X9Y20/DSP_WW2END1_2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2BEG1 INT_L_X10Y22/WW2A1 INT_L_X10Y23/EE2A1 INT_L_X12Y22/EL1END_S3_0 INT_L_X12Y23/EL1END0 INT_L_X12Y23/IMUX_L24 INT_L_X12Y23/NL1BEG1 INT_L_X12Y23/SW2END1 INT_L_X12Y24/BYP_ALT4 INT_L_X12Y24/BYP_BOUNCE4 INT_L_X12Y24/IMUX_L1 INT_L_X12Y24/IMUX_L22 INT_L_X12Y24/NL1END1 INT_L_X12Y24/WW2A1 INT_R_X11Y22/IMUX3 INT_R_X11Y22/SS2END1 INT_R_X11Y22/WW2BEG1 INT_R_X11Y23/EE2END1 INT_R_X11Y23/EL1BEG0 INT_R_X11Y23/IMUX11 INT_R_X11Y23/SS2A1 INT_R_X11Y24/BYP_ALT5 INT_R_X11Y24/BYP_BOUNCE5 INT_R_X11Y24/IMUX27 INT_R_X11Y24/IMUX7 INT_R_X11Y24/SS2BEG1 INT_R_X11Y24/WW2END1 INT_R_X13Y23/SW2A1 INT_R_X13Y24/LOGIC_OUTS1 INT_R_X13Y24/SW2BEG1 INT_R_X13Y24/WW2BEG1 INT_R_X9Y22/NL1BEG1 INT_R_X9Y22/WW2END1 INT_R_X9Y23/EE2BEG1 INT_R_X9Y23/NL1END1 VBRK_X29Y23/VBRK_WW2END1 VBRK_X29Y24/VBRK_EE2BEG1 VBRK_X34Y24/VBRK_EL1BEG0 VBRK_X34Y25/VBRK_WW2END1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y24/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X12Y23/INT_L.EL1END0->>IMUX_L24 INT_L_X12Y23/INT_L.SW2END1->>NL1BEG1 INT_L_X12Y24/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y24/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X12Y24/INT_L.NL1END1->>BYP_ALT4 INT_L_X12Y24/INT_L.NL1END1->>IMUX_L1 INT_R_X11Y22/INT_R.SS2END1->>IMUX3 INT_R_X11Y22/INT_R.SS2END1->>WW2BEG1 INT_R_X11Y23/INT_R.EE2END1->>EL1BEG0 INT_R_X11Y23/INT_R.EE2END1->>IMUX11 INT_R_X11Y24/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y24/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X11Y24/INT_R.WW2END1->>BYP_ALT5 INT_R_X11Y24/INT_R.WW2END1->>IMUX27 INT_R_X11Y24/INT_R.WW2END1->>SS2BEG1 INT_R_X13Y24/INT_R.LOGIC_OUTS1->>SW2BEG1 INT_R_X13Y24/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X9Y22/INT_R.WW2END1->>NL1BEG1 INT_R_X9Y23/INT_R.NL1END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

err[0][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[10]_i_2_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_NW2A2 CLBLL_L_X12Y24/CLBLL_IMUX11 CLBLL_L_X12Y24/CLBLL_LL_A4 CLBLL_L_X14Y22/CLBLL_WW4C2 CLBLL_L_X14Y24/CLBLL_WW2A1 CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS10 CLBLL_L_X16Y22/CLBLL_L_C CLBLL_L_X16Y22/CLBLL_WW4A2 CLBLL_L_X16Y24/CLBLL_WW2A1 CLBLL_R_X13Y22/CLBLL_WW4C2 CLBLL_R_X13Y24/CLBLL_WW2A1 CLBLL_R_X15Y22/CLBLL_WW4A2 CLBLL_R_X15Y24/CLBLL_WW2A1 CLBLM_R_X11Y23/CLBLM_IMUX27 CLBLM_R_X11Y23/CLBLM_IMUX6 CLBLM_R_X11Y23/CLBLM_L_A1 CLBLM_R_X11Y23/CLBLM_M_B4 CLBLM_R_X11Y23/CLBLM_NW2A2 INT_L_X12Y22/NW2BEG2 INT_L_X12Y22/WW4END2 INT_L_X12Y23/NW2A2 INT_L_X12Y24/IMUX_L11 INT_L_X12Y24/WW2END1 INT_L_X14Y22/WW4B2 INT_L_X14Y24/WW2BEG1 INT_L_X14Y24/WW2END1 INT_L_X16Y22/LOGIC_OUTS_L10 INT_L_X16Y22/NN2BEG2 INT_L_X16Y22/WW4BEG2 INT_L_X16Y23/NN2A2 INT_L_X16Y24/NN2END2 INT_L_X16Y24/WW2BEG1 INT_R_X11Y23/BYP_ALT2 INT_R_X11Y23/BYP_BOUNCE2 INT_R_X11Y23/IMUX27 INT_R_X11Y23/IMUX6 INT_R_X11Y23/NW2END2 INT_R_X11Y24/BYP_BOUNCE_N3_2 INT_R_X13Y22/WW4C2 INT_R_X13Y24/WW2A1 INT_R_X15Y22/WW4A2 INT_R_X15Y24/WW2A1 VBRK_X34Y24/VBRK_NW2A2 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X12Y22/INT_L.WW4END2->>NW2BEG2 INT_L_X12Y24/INT_L.WW2END1->>IMUX_L11 INT_L_X14Y24/INT_L.WW2END1->>WW2BEG1 INT_L_X16Y22/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X16Y22/INT_L.LOGIC_OUTS_L10->>WW4BEG2 INT_L_X16Y24/INT_L.NN2END2->>WW2BEG1 INT_R_X11Y23/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y23/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X11Y23/INT_R.NW2END2->>BYP_ALT2 INT_R_X11Y23/INT_R.NW2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err[0][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_reg_n_0_[11] - 
wires: CLBLL_L_X14Y19/CLBLL_IMUX1 CLBLL_L_X14Y19/CLBLL_LL_A3 CLBLL_L_X14Y21/CLBLL_IMUX0 CLBLL_L_X14Y21/CLBLL_IMUX20 CLBLL_L_X14Y21/CLBLL_IMUX25 CLBLL_L_X14Y21/CLBLL_IMUX36 CLBLL_L_X14Y21/CLBLL_L_A3 CLBLL_L_X14Y21/CLBLL_L_B5 CLBLL_L_X14Y21/CLBLL_L_C2 CLBLL_L_X14Y21/CLBLL_L_D2 CLBLL_L_X14Y21/CLBLL_WL1END3 CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y22/CLBLL_L_AQ CLBLL_R_X13Y21/CLBLL_IMUX7 CLBLL_R_X13Y21/CLBLL_LL_A1 CLBLL_R_X13Y21/CLBLL_WL1END3 INT_L_X14Y19/IMUX_L1 INT_L_X14Y19/SS2END0 INT_L_X14Y20/SS2A0 INT_L_X14Y21/IMUX_L0 INT_L_X14Y21/IMUX_L20 INT_L_X14Y21/IMUX_L25 INT_L_X14Y21/IMUX_L36 INT_L_X14Y21/SL1END0 INT_L_X14Y21/SR1END1 INT_L_X14Y21/SS2BEG0 INT_L_X14Y21/WL1BEG3 INT_L_X14Y22/LOGIC_OUTS_L0 INT_L_X14Y22/SL1BEG0 INT_L_X14Y22/SR1BEG1 INT_L_X14Y22/WL1BEG_N3 INT_R_X13Y21/IMUX7 INT_R_X13Y21/WL1END3 INT_R_X13Y22/WL1END_N1_3 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y22/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X14Y19/INT_L.SS2END0->>IMUX_L1 INT_L_X14Y21/INT_L.SL1END0->>IMUX_L0 INT_L_X14Y21/INT_L.SL1END0->>IMUX_L25 INT_L_X14Y21/INT_L.SL1END0->>SS2BEG0 INT_L_X14Y21/INT_L.SR1END1->>IMUX_L20 INT_L_X14Y21/INT_L.SR1END1->>IMUX_L36 INT_L_X14Y22/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X14Y22/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X14Y22/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X13Y21/INT_R.WL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

un[11]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_WL1END0 CLBLL_L_X14Y18/CLBLL_WW2A1 CLBLL_L_X14Y19/CLBLL_IMUX8 CLBLL_L_X14Y19/CLBLL_LL_A5 CLBLL_L_X14Y21/CLBLL_IMUX10 CLBLL_L_X14Y21/CLBLL_IMUX23 CLBLL_L_X14Y21/CLBLL_L_A4 CLBLL_L_X14Y21/CLBLL_L_C3 CLBLL_L_X14Y21/CLBLL_WR1END0 CLBLL_L_X14Y22/CLBLL_EE2A3 CLBLL_R_X13Y18/CLBLL_WW2A1 CLBLL_R_X13Y21/CLBLL_IMUX1 CLBLL_R_X13Y21/CLBLL_LL_A3 CLBLL_R_X13Y21/CLBLL_WR1END0 CLBLL_R_X13Y22/CLBLL_EE2A3 CLBLL_R_X15Y20/CLBLL_LL_B CLBLL_R_X15Y20/CLBLL_LL_BMUX CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y18/CLBLM_IMUX36 CLBLM_L_X10Y18/CLBLM_L_D2 CLBLM_R_X11Y18/CLBLM_IMUX24 CLBLM_R_X11Y18/CLBLM_M_B5 CLBLM_R_X11Y18/CLBLM_WL1END0 INT_L_X10Y18/IMUX_L36 INT_L_X10Y18/WR1END2 INT_L_X12Y18/WL1BEG0 INT_L_X12Y18/WW2END1 INT_L_X12Y20/NN2BEG3 INT_L_X12Y20/WL1END2 INT_L_X12Y21/NN2A3 INT_L_X12Y22/EE2BEG3 INT_L_X12Y22/NN2END3 INT_L_X14Y18/FAN_BOUNCE_S3_2 INT_L_X14Y18/FAN_BOUNCE_S3_6 INT_L_X14Y18/SL1END1 INT_L_X14Y18/WW2BEG1 INT_L_X14Y19/FAN_ALT2 INT_L_X14Y19/FAN_ALT6 INT_L_X14Y19/FAN_BOUNCE2 INT_L_X14Y19/FAN_BOUNCE6 INT_L_X14Y19/IMUX_L8 INT_L_X14Y19/SL1BEG1 INT_L_X14Y19/SW2END1 INT_L_X14Y20/WL1END2 INT_L_X14Y20/WR1BEG_S0 INT_L_X14Y20/WR1END_S1_0 INT_L_X14Y21/BYP_ALT0 INT_L_X14Y21/BYP_BOUNCE0 INT_L_X14Y21/IMUX_L10 INT_L_X14Y21/IMUX_L23 INT_L_X14Y21/SL1END3 INT_L_X14Y21/WR1BEG0 INT_L_X14Y21/WR1END0 INT_L_X14Y22/EE2END3 INT_L_X14Y22/SL1BEG3 INT_R_X11Y18/IMUX24 INT_R_X11Y18/WL1END0 INT_R_X11Y18/WR1BEG2 INT_R_X13Y18/WW2A1 INT_R_X13Y20/WL1BEG2 INT_R_X13Y20/WR1END_S1_0 INT_R_X13Y21/IMUX1 INT_R_X13Y21/WR1END0 INT_R_X13Y22/EE2A3 INT_R_X15Y19/SW2A1 INT_R_X15Y20/LOGIC_OUTS13 INT_R_X15Y20/LOGIC_OUTS21 INT_R_X15Y20/SW2BEG1 INT_R_X15Y20/WL1BEG2 INT_R_X15Y20/WR1BEG_S0 INT_R_X15Y21/WR1BEG0 VBRK_X34Y19/VBRK_WL1END0 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X10Y18/INT_L.WR1END2->>IMUX_L36 INT_L_X12Y18/INT_L.WW2END1->>WL1BEG0 INT_L_X12Y20/INT_L.WL1END2->>NN2BEG3 INT_L_X12Y22/INT_L.NN2END3->>EE2BEG3 INT_L_X14Y18/INT_L.SL1END1->>WW2BEG1 INT_L_X14Y19/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X14Y19/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X14Y19/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X14Y19/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X14Y19/INT_L.SW2END1->>FAN_ALT6 INT_L_X14Y19/INT_L.SW2END1->>SL1BEG1 INT_L_X14Y20/INT_L.WL1END2->>WR1BEG_S0 INT_L_X14Y21/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X14Y21/INT_L.BYP_BOUNCE0->>IMUX_L10 INT_L_X14Y21/INT_L.SL1END3->>IMUX_L23 INT_L_X14Y21/INT_L.WR1END0->>BYP_ALT0 INT_L_X14Y22/INT_L.EE2END3->>SL1BEG3 INT_R_X11Y18/INT_R.WL1END0->>IMUX24 INT_R_X11Y18/INT_R.WL1END0->>WR1BEG2 INT_R_X13Y20/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X13Y21/INT_R.WR1END0->>IMUX1 INT_R_X15Y20/INT_R.LOGIC_OUTS13->>SW2BEG1 INT_R_X15Y20/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X15Y20/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

err[0][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err - 
wires: CLBLL_L_X12Y21/CLBLL_FAN7 CLBLL_L_X12Y21/CLBLL_LL_CE CLBLL_L_X12Y24/CLBLL_FAN7 CLBLL_L_X12Y24/CLBLL_LL_CE CLBLL_L_X12Y24/CLBLL_NW4END1 CLBLL_L_X12Y25/CLBLL_FAN6 CLBLL_L_X12Y25/CLBLL_L_CE CLBLL_L_X12Y25/CLBLL_NE2A1 CLBLL_L_X14Y26/CLBLL_EE2BEG2 CLBLL_L_X16Y25/CLBLL_FAN7 CLBLL_L_X16Y25/CLBLL_LL_CE CLBLL_L_X16Y25/CLBLL_SE2A2 CLBLL_R_X13Y20/CLBLL_LL_B CLBLL_R_X13Y20/CLBLL_LL_BMUX CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y21/CLBLL_FAN7 CLBLL_R_X13Y21/CLBLL_LL_CE CLBLL_R_X13Y26/CLBLL_EE2BEG2 CLBLL_R_X13Y26/CLBLL_FAN7 CLBLL_R_X13Y26/CLBLL_LL_CE CLBLL_R_X15Y25/CLBLL_SE2A2 CLBLL_R_X17Y23/CLBLL_FAN6 CLBLL_R_X17Y23/CLBLL_L_CE CLBLM_R_X11Y24/CLBLM_NW4END1 CLBLM_R_X11Y25/CLBLM_NE2A1 HCLK_L_X36Y26/HCLK_NR1BEG2 HCLK_R_X32Y26/HCLK_NE2BEG1 HCLK_R_X45Y26/HCLK_SS2A1 INT_L_X12Y20/NW6A1 INT_L_X12Y21/FAN_ALT7 INT_L_X12Y21/FAN_L7 INT_L_X12Y21/NN2BEG2 INT_L_X12Y21/NW6B1 INT_L_X12Y21/WR1END2 INT_L_X12Y22/NN2A2 INT_L_X12Y22/NW6C1 INT_L_X12Y23/NN2END2 INT_L_X12Y23/NR1BEG2 INT_L_X12Y23/NW6D1 INT_L_X12Y24/FAN_ALT7 INT_L_X12Y24/FAN_L7 INT_L_X12Y24/NR1BEG2 INT_L_X12Y24/NR1END2 INT_L_X12Y24/NW6E1 INT_L_X12Y25/FAN_ALT6 INT_L_X12Y25/FAN_L6 INT_L_X12Y25/NE2BEG2 INT_L_X12Y25/NE2END1 INT_L_X12Y25/NR1END2 INT_L_X12Y26/NE2A2 INT_L_X14Y26/EE2A2 INT_L_X16Y25/EL1BEG1 INT_L_X16Y25/FAN_ALT7 INT_L_X16Y25/FAN_L7 INT_L_X16Y25/SE2END2 INT_R_X11Y24/NE2BEG1 INT_R_X11Y24/NW6END1 INT_R_X11Y25/NE2A1 INT_R_X13Y20/LOGIC_OUTS13 INT_R_X13Y20/LOGIC_OUTS21 INT_R_X13Y20/NL1BEG2 INT_R_X13Y20/NR1BEG1 INT_R_X13Y20/NW6BEG1 INT_R_X13Y21/FAN7 INT_R_X13Y21/FAN_ALT7 INT_R_X13Y21/NL1END2 INT_R_X13Y21/NR1END1 INT_R_X13Y21/WR1BEG2 INT_R_X13Y26/EE2BEG2 INT_R_X13Y26/FAN7 INT_R_X13Y26/FAN_ALT7 INT_R_X13Y26/NE2END2 INT_R_X15Y25/SE2A2 INT_R_X15Y26/EE2END2 INT_R_X15Y26/SE2BEG2 INT_R_X17Y23/FAN6 INT_R_X17Y23/FAN_ALT6 INT_R_X17Y23/SS2END1 INT_R_X17Y24/SS2A1 INT_R_X17Y25/EL1END1 INT_R_X17Y25/SS2BEG1 VBRK_X34Y25/VBRK_NW4END1 VBRK_X34Y27/VBRK_NE2A1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y24/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y25/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y25/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y21/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y26/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y23/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE INT_L_X12Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y21/INT_L.WR1END2->>FAN_ALT7 INT_L_X12Y21/INT_L.WR1END2->>NN2BEG2 INT_L_X12Y23/INT_L.NN2END2->>NR1BEG2 INT_L_X12Y24/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y24/INT_L.NR1END2->>FAN_ALT7 INT_L_X12Y24/INT_L.NR1END2->>NR1BEG2 INT_L_X12Y25/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y25/INT_L.NE2END1->>FAN_ALT6 INT_L_X12Y25/INT_L.NR1END2->>NE2BEG2 INT_L_X16Y25/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y25/INT_L.SE2END2->>EL1BEG1 INT_L_X16Y25/INT_L.SE2END2->>FAN_ALT7 INT_R_X11Y24/INT_R.NW6END1->>NE2BEG1 INT_R_X13Y20/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X13Y20/INT_R.LOGIC_OUTS13->>NW6BEG1 INT_R_X13Y20/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X13Y21/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y21/INT_R.NL1END2->>FAN_ALT7 INT_R_X13Y21/INT_R.NR1END1->>WR1BEG2 INT_R_X13Y26/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y26/INT_R.NE2END2->>EE2BEG2 INT_R_X13Y26/INT_R.NE2END2->>FAN_ALT7 INT_R_X15Y26/INT_R.EE2END2->>SE2BEG2 INT_R_X17Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X17Y23/INT_R.SS2END1->>FAN_ALT6 INT_R_X17Y25/INT_R.EL1END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

sigma[31]_i_3_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_EE2BEG1 CLBLL_L_X14Y19/CLBLL_IMUX12 CLBLL_L_X14Y19/CLBLL_LL_B6 CLBLL_R_X13Y19/CLBLL_EE2BEG1 CLBLL_R_X13Y19/CLBLL_IMUX39 CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y19/CLBLL_L_B CLBLL_R_X13Y19/CLBLL_L_D3 CLBLL_R_X13Y20/CLBLL_IMUX24 CLBLL_R_X13Y20/CLBLL_LL_B5 INT_L_X14Y19/EE2A1 INT_L_X14Y19/IMUX_L12 INT_L_X14Y19/WR1END2 INT_R_X13Y19/EE2BEG1 INT_R_X13Y19/IMUX39 INT_R_X13Y19/LOGIC_OUTS9 INT_R_X13Y19/NL1BEG0 INT_R_X13Y19/NL1END_S3_0 INT_R_X13Y20/IMUX24 INT_R_X13Y20/NL1END0 INT_R_X15Y19/EE2END1 INT_R_X15Y19/WR1BEG2 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X14Y19/INT_L.WR1END2->>IMUX_L12 INT_R_X13Y19/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X13Y19/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X13Y19/INT_R.NL1END_S3_0->>IMUX39 INT_R_X13Y20/INT_R.NL1END0->>IMUX24 INT_R_X15Y19/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err[0][15]_i_3_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX11 CLBLL_L_X12Y17/CLBLL_LL_A4 CLBLL_L_X12Y17/CLBLL_LL_B CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y20/CLBLL_IMUX11 CLBLL_R_X13Y20/CLBLL_IMUX18 CLBLL_R_X13Y20/CLBLL_IMUX38 CLBLL_R_X13Y20/CLBLL_LL_A4 CLBLL_R_X13Y20/CLBLL_LL_B2 CLBLL_R_X13Y20/CLBLL_LL_D3 INT_L_X12Y17/IMUX_L11 INT_L_X12Y17/LOGIC_OUTS_L13 INT_L_X12Y17/NN2BEG1 INT_L_X12Y18/NN2A1 INT_L_X12Y19/NE2BEG1 INT_L_X12Y19/NN2END1 INT_L_X12Y20/NE2A1 INT_R_X13Y20/BYP_ALT4 INT_R_X13Y20/BYP_BOUNCE4 INT_R_X13Y20/IMUX11 INT_R_X13Y20/IMUX18 INT_R_X13Y20/IMUX38 INT_R_X13Y20/NE2END1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X12Y17/INT_L.LOGIC_OUTS_L13->>IMUX_L11 INT_L_X12Y17/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X12Y19/INT_L.NN2END1->>NE2BEG1 INT_R_X13Y20/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y20/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X13Y20/INT_R.NE2END1->>BYP_ALT4 INT_R_X13Y20/INT_R.NE2END1->>IMUX11 INT_R_X13Y20/INT_R.NE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

err[0][15]_i_2_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y20/CLBLL_L_DMUX CLBLL_L_X12Y21/CLBLL_BYP1 CLBLL_L_X12Y21/CLBLL_LL_AX INT_L_X12Y20/LOGIC_OUTS_L19 INT_L_X12Y20/NR1BEG1 INT_L_X12Y21/BYP_ALT1 INT_L_X12Y21/BYP_L1 INT_L_X12Y21/GFAN0 INT_L_X12Y21/NR1END1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y21/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X12Y20/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X12Y21/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y21/INT_L.GFAN0->>BYP_ALT1 INT_L_X12Y21/INT_L.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_reg_n_0_[1] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX1 CLBLL_L_X12Y23/CLBLL_IMUX17 CLBLL_L_X12Y23/CLBLL_LL_A3 CLBLL_L_X12Y23/CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_IMUX24 CLBLL_L_X12Y24/CLBLL_IMUX32 CLBLL_L_X12Y24/CLBLL_LL_B5 CLBLL_L_X12Y24/CLBLL_LL_C1 CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y24/CLBLL_L_AQ CLBLL_L_X12Y24/CLBLL_WR1END1 CLBLL_R_X13Y22/CLBLL_IMUX20 CLBLL_R_X13Y22/CLBLL_IMUX42 CLBLL_R_X13Y22/CLBLL_L_C2 CLBLL_R_X13Y22/CLBLL_L_D6 CLBLL_R_X13Y23/CLBLL_IMUX12 CLBLL_R_X13Y23/CLBLL_IMUX23 CLBLL_R_X13Y23/CLBLL_IMUX42 CLBLL_R_X13Y23/CLBLL_LL_B6 CLBLL_R_X13Y23/CLBLL_L_C3 CLBLL_R_X13Y23/CLBLL_L_D6 CLBLL_R_X13Y24/CLBLL_IMUX7 CLBLL_R_X13Y24/CLBLL_LL_A1 CLBLM_R_X11Y24/CLBLM_IMUX18 CLBLM_R_X11Y24/CLBLM_IMUX2 CLBLM_R_X11Y24/CLBLM_M_A2 CLBLM_R_X11Y24/CLBLM_M_B2 CLBLM_R_X11Y24/CLBLM_WR1END1 INT_L_X12Y22/SE2A0 INT_L_X12Y23/ER1BEG1 INT_L_X12Y23/IMUX_L1 INT_L_X12Y23/IMUX_L17 INT_L_X12Y23/SE2BEG0 INT_L_X12Y23/SL1END0 INT_L_X12Y24/IMUX_L24 INT_L_X12Y24/IMUX_L32 INT_L_X12Y24/LOGIC_OUTS_L0 INT_L_X12Y24/SL1BEG0 INT_L_X12Y24/WR1BEG1 INT_R_X11Y24/IMUX18 INT_R_X11Y24/IMUX2 INT_R_X11Y24/WR1END1 INT_R_X13Y22/BYP_ALT0 INT_R_X13Y22/BYP_BOUNCE0 INT_R_X13Y22/IMUX20 INT_R_X13Y22/IMUX42 INT_R_X13Y22/SE2END0 INT_R_X13Y23/BYP_ALT5 INT_R_X13Y23/BYP_BOUNCE5 INT_R_X13Y23/ER1END1 INT_R_X13Y23/IMUX12 INT_R_X13Y23/IMUX23 INT_R_X13Y23/IMUX42 INT_R_X13Y23/NR1BEG1 INT_R_X13Y24/GFAN1 INT_R_X13Y24/IMUX7 INT_R_X13Y24/NR1END1 VBRK_X34Y25/VBRK_WR1END1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y24/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X12Y23/INT_L.SL1END0->>ER1BEG1 INT_L_X12Y23/INT_L.SL1END0->>IMUX_L1 INT_L_X12Y23/INT_L.SL1END0->>IMUX_L17 INT_L_X12Y23/INT_L.SL1END0->>SE2BEG0 INT_L_X12Y24/INT_L.LOGIC_OUTS_L0->>IMUX_L24 INT_L_X12Y24/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X12Y24/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X12Y24/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X11Y24/INT_R.WR1END1->>IMUX18 INT_R_X11Y24/INT_R.WR1END1->>IMUX2 INT_R_X13Y22/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X13Y22/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X13Y22/INT_R.BYP_BOUNCE0->>IMUX42 INT_R_X13Y22/INT_R.SE2END0->>BYP_ALT0 INT_R_X13Y23/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X13Y23/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X13Y23/INT_R.ER1END1->>BYP_ALT5 INT_R_X13Y23/INT_R.ER1END1->>IMUX12 INT_R_X13Y23/INT_R.ER1END1->>IMUX42 INT_R_X13Y23/INT_R.ER1END1->>NR1BEG1 INT_R_X13Y24/INT_R.GFAN1->>IMUX7 INT_R_X13Y24/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

err[0][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[2]_i_2_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX8 CLBLL_L_X12Y23/CLBLL_LL_A5 CLBLL_L_X12Y24/CLBLL_IMUX27 CLBLL_L_X12Y24/CLBLL_LL_B4 CLBLL_L_X12Y24/CLBLL_NE2A2 CLBLL_L_X14Y21/CLBLL_IMUX45 CLBLL_L_X14Y21/CLBLL_LL_D2 CLBLL_L_X14Y21/CLBLL_SE2A2 CLBLL_R_X13Y21/CLBLL_SE2A2 CLBLL_R_X13Y22/CLBLL_IMUX23 CLBLL_R_X13Y22/CLBLL_IMUX36 CLBLL_R_X13Y22/CLBLL_L_C3 CLBLL_R_X13Y22/CLBLL_L_D2 CLBLL_R_X13Y23/CLBLL_IMUX15 CLBLL_R_X13Y23/CLBLL_IMUX30 CLBLL_R_X13Y23/CLBLL_LL_B1 CLBLL_R_X13Y23/CLBLL_L_C5 CLBLL_R_X13Y24/CLBLL_IMUX2 CLBLL_R_X13Y24/CLBLL_LL_A2 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y23/CLBLM_M_AMUX CLBLM_R_X11Y24/CLBLM_NE2A2 INT_L_X12Y22/SE2A2 INT_L_X12Y22/SR1END3 INT_L_X12Y23/ER1BEG3 INT_L_X12Y23/IMUX_L8 INT_L_X12Y23/SE2BEG2 INT_L_X12Y23/SL1END2 INT_L_X12Y23/SR1BEG3 INT_L_X12Y23/SR1END_N3_3 INT_L_X12Y24/EL1BEG1 INT_L_X12Y24/IMUX_L27 INT_L_X12Y24/NE2END2 INT_L_X12Y24/SL1BEG2 INT_L_X14Y21/IMUX_L45 INT_L_X14Y21/SE2END2 INT_R_X11Y23/LOGIC_OUTS20 INT_R_X11Y23/NE2BEG2 INT_R_X11Y24/NE2A2 INT_R_X13Y21/SE2A2 INT_R_X13Y22/IMUX23 INT_R_X13Y22/IMUX36 INT_R_X13Y22/SE2BEG2 INT_R_X13Y22/SE2END2 INT_R_X13Y22/SL1END3 INT_R_X13Y23/ER1END3 INT_R_X13Y23/IMUX15 INT_R_X13Y23/IMUX30 INT_R_X13Y23/SL1BEG3 INT_R_X13Y24/EL1END1 INT_R_X13Y24/ER1END_N3_3 INT_R_X13Y24/IMUX2 VBRK_X34Y25/VBRK_NE2A2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X12Y23/INT_L.SL1END2->>ER1BEG3 INT_L_X12Y23/INT_L.SL1END2->>SE2BEG2 INT_L_X12Y23/INT_L.SL1END2->>SR1BEG3 INT_L_X12Y23/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X12Y24/INT_L.NE2END2->>EL1BEG1 INT_L_X12Y24/INT_L.NE2END2->>IMUX_L27 INT_L_X12Y24/INT_L.NE2END2->>SL1BEG2 INT_L_X14Y21/INT_L.SE2END2->>IMUX_L45 INT_R_X11Y23/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X13Y22/INT_R.SE2END2->>IMUX36 INT_R_X13Y22/INT_R.SE2END2->>SE2BEG2 INT_R_X13Y22/INT_R.SL1END3->>IMUX23 INT_R_X13Y23/INT_R.ER1END3->>IMUX15 INT_R_X13Y23/INT_R.ER1END3->>IMUX30 INT_R_X13Y23/INT_R.ER1END3->>SL1BEG3 INT_R_X13Y24/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

p_reg_n_0_[2] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX7 CLBLL_L_X12Y23/CLBLL_LL_A1 CLBLL_L_X12Y24/CLBLL_IMUX15 CLBLL_L_X12Y24/CLBLL_LL_B1 CLBLL_R_X13Y22/CLBLL_IMUX33 CLBLL_R_X13Y22/CLBLL_IMUX41 CLBLL_R_X13Y22/CLBLL_L_C1 CLBLL_R_X13Y22/CLBLL_L_D1 CLBLL_R_X13Y23/CLBLL_IMUX17 CLBLL_R_X13Y23/CLBLL_IMUX21 CLBLL_R_X13Y23/CLBLL_IMUX37 CLBLL_R_X13Y23/CLBLL_LL_B3 CLBLL_R_X13Y23/CLBLL_L_C4 CLBLL_R_X13Y23/CLBLL_L_D4 CLBLL_R_X13Y24/CLBLL_IMUX1 CLBLL_R_X13Y24/CLBLL_LL_A3 CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS2 CLBLL_R_X13Y24/CLBLL_L_CQ INT_L_X12Y23/ER1BEG_S0 INT_L_X12Y23/IMUX_L7 INT_L_X12Y23/SR1END3 INT_L_X12Y24/ER1BEG0 INT_L_X12Y24/IMUX_L15 INT_L_X12Y24/SR1BEG3 INT_L_X12Y24/SR1END_N3_3 INT_L_X12Y24/WR1END3 INT_R_X13Y22/IMUX33 INT_R_X13Y22/IMUX41 INT_R_X13Y22/NR1BEG0 INT_R_X13Y22/SS2END0 INT_R_X13Y23/IMUX17 INT_R_X13Y23/IMUX21 INT_R_X13Y23/IMUX37 INT_R_X13Y23/NR1END0 INT_R_X13Y23/SL1END2 INT_R_X13Y23/SS2A0 INT_R_X13Y24/ER1END0 INT_R_X13Y24/IMUX1 INT_R_X13Y24/LOGIC_OUTS2 INT_R_X13Y24/SL1BEG2 INT_R_X13Y24/SS2BEG0 INT_R_X13Y24/WR1BEG3 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y24/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X12Y23/INT_L.SR1END3->>ER1BEG_S0 INT_L_X12Y23/INT_L.SR1END3->>IMUX_L7 INT_L_X12Y24/INT_L.WR1END3->>IMUX_L15 INT_L_X12Y24/INT_L.WR1END3->>SR1BEG3 INT_R_X13Y22/INT_R.SS2END0->>IMUX33 INT_R_X13Y22/INT_R.SS2END0->>IMUX41 INT_R_X13Y22/INT_R.SS2END0->>NR1BEG0 INT_R_X13Y23/INT_R.NR1END0->>IMUX17 INT_R_X13Y23/INT_R.SL1END2->>IMUX21 INT_R_X13Y23/INT_R.SL1END2->>IMUX37 INT_R_X13Y24/INT_R.ER1END0->>IMUX1 INT_R_X13Y24/INT_R.ER1END0->>SS2BEG0 INT_R_X13Y24/INT_R.LOGIC_OUTS2->>SL1BEG2 INT_R_X13Y24/INT_R.LOGIC_OUTS2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

err[0][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[0][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

err[1][15]_i_1_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_FAN6 CLBLL_L_X12Y21/CLBLL_L_CE CLBLL_L_X14Y20/CLBLL_NE4BEG3 CLBLL_L_X14Y21/CLBLL_FAN6 CLBLL_L_X14Y21/CLBLL_L_CE CLBLL_L_X14Y21/CLBLL_NE2A1 CLBLL_L_X16Y21/CLBLL_FAN6 CLBLL_L_X16Y21/CLBLL_L_CE CLBLL_L_X16Y21/CLBLL_SE2A1 CLBLL_L_X16Y25/CLBLL_EL1BEG1 CLBLL_L_X16Y25/CLBLL_FAN6 CLBLL_L_X16Y25/CLBLL_L_CE CLBLL_R_X13Y20/CLBLL_LL_D CLBLL_R_X13Y20/CLBLL_LL_DMUX CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS23 CLBLL_R_X13Y20/CLBLL_NE4BEG3 CLBLL_R_X13Y21/CLBLL_NE2A1 CLBLL_R_X13Y25/CLBLL_FAN7 CLBLL_R_X13Y25/CLBLL_LL_CE CLBLL_R_X15Y21/CLBLL_SE2A1 CLBLL_R_X15Y25/CLBLL_EL1BEG1 CLBLL_R_X15Y25/CLBLL_FAN7 CLBLL_R_X15Y25/CLBLL_LL_CE HCLK_R_X37Y26/HCLK_NN6D1 HCLK_R_X41Y26/HCLK_NL1BEG2 INT_L_X12Y21/FAN_ALT1 INT_L_X12Y21/FAN_ALT6 INT_L_X12Y21/FAN_BOUNCE1 INT_L_X12Y21/FAN_L6 INT_L_X12Y21/NW2END3 INT_L_X14Y20/NE6A3 INT_L_X14Y21/FAN_ALT6 INT_L_X14Y21/FAN_L6 INT_L_X14Y21/NE2BEG1 INT_L_X14Y21/NE2END1 INT_L_X14Y21/NE6B3 INT_L_X14Y22/NE2A1 INT_L_X14Y22/NE6C3 INT_L_X14Y23/NE6D3 INT_L_X14Y24/NE6E3 INT_L_X16Y21/FAN_ALT6 INT_L_X16Y21/FAN_L6 INT_L_X16Y21/SE2END1 INT_L_X16Y25/EL1END1 INT_L_X16Y25/FAN_ALT6 INT_L_X16Y25/FAN_L6 INT_R_X13Y20/LOGIC_OUTS15 INT_R_X13Y20/LOGIC_OUTS23 INT_R_X13Y20/NE2BEG1 INT_R_X13Y20/NE6BEG3 INT_R_X13Y20/NN6BEG1 INT_R_X13Y20/NW2BEG3 INT_R_X13Y21/NE2A1 INT_R_X13Y21/NN6A1 INT_R_X13Y21/NW2A3 INT_R_X13Y22/NN6B1 INT_R_X13Y23/NN6C1 INT_R_X13Y24/NN6D1 INT_R_X13Y25/FAN7 INT_R_X13Y25/FAN_ALT7 INT_R_X13Y25/NN6E1 INT_R_X13Y25/SR1END1 INT_R_X13Y26/NN6END1 INT_R_X13Y26/SR1BEG1 INT_R_X15Y21/SE2A1 INT_R_X15Y22/NE2END1 INT_R_X15Y22/SE2BEG1 INT_R_X15Y24/NE6END3 INT_R_X15Y24/NL1BEG2 INT_R_X15Y25/EL1BEG1 INT_R_X15Y25/FAN7 INT_R_X15Y25/FAN_ALT7 INT_R_X15Y25/NL1END2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y21/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y21/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y25/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X13Y25/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y25/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE INT_L_X12Y21/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y21/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X12Y21/INT_L.NW2END3->>FAN_ALT1 INT_L_X14Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y21/INT_L.NE2END1->>FAN_ALT6 INT_L_X14Y21/INT_L.NE2END1->>NE2BEG1 INT_L_X16Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X16Y21/INT_L.SE2END1->>FAN_ALT6 INT_L_X16Y25/INT_L.EL1END1->>FAN_ALT6 INT_L_X16Y25/INT_L.FAN_ALT6->>FAN_L6 INT_R_X13Y20/INT_R.LOGIC_OUTS15->>NE6BEG3 INT_R_X13Y20/INT_R.LOGIC_OUTS15->>NW2BEG3 INT_R_X13Y20/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X13Y20/INT_R.LOGIC_OUTS23->>NN6BEG1 INT_R_X13Y25/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y25/INT_R.SR1END1->>FAN_ALT7 INT_R_X13Y26/INT_R.NN6END1->>SR1BEG1 INT_R_X15Y22/INT_R.NE2END1->>SE2BEG1 INT_R_X15Y24/INT_R.NE6END3->>NL1BEG2 INT_R_X15Y25/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y25/INT_R.NL1END2->>EL1BEG1 INT_R_X15Y25/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

err_reg[0]__0[0] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX14 CLBLL_L_X12Y23/CLBLL_IMUX20 CLBLL_L_X12Y23/CLBLL_L_B1 CLBLL_L_X12Y23/CLBLL_L_C2 CLBLL_L_X12Y24/CLBLL_IMUX45 CLBLL_L_X12Y24/CLBLL_LL_AQ CLBLL_L_X12Y24/CLBLL_LL_D2 CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS4 INT_L_X12Y23/BYP_ALT2 INT_L_X12Y23/BYP_BOUNCE2 INT_L_X12Y23/IMUX_L14 INT_L_X12Y23/IMUX_L20 INT_L_X12Y23/SR1END1 INT_L_X12Y24/BYP_ALT1 INT_L_X12Y24/BYP_BOUNCE1 INT_L_X12Y24/BYP_BOUNCE_N3_2 INT_L_X12Y24/IMUX_L45 INT_L_X12Y24/LOGIC_OUTS_L4 INT_L_X12Y24/SR1BEG1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y23/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X12Y23/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X12Y23/INT_L.SR1END1->>BYP_ALT2 INT_L_X12Y23/INT_L.SR1END1->>IMUX_L20 INT_L_X12Y24/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y24/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X12Y24/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X12Y24/INT_L.LOGIC_OUTS_L4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[10] - 
wires: CLBLL_L_X12Y24/CLBLL_LL_AMUX CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y26/CLBLL_IMUX19 CLBLL_L_X14Y26/CLBLL_L_B2 CLBLL_L_X14Y26/CLBLL_NE2A2 CLBLL_L_X16Y24/CLBLL_IMUX21 CLBLL_L_X16Y24/CLBLL_L_C4 CLBLL_L_X16Y26/CLBLL_EE2A2 CLBLL_L_X16Y26/CLBLL_IMUX5 CLBLL_L_X16Y26/CLBLL_L_A6 CLBLL_R_X13Y26/CLBLL_NE2A2 CLBLL_R_X15Y26/CLBLL_EE2A2 HCLK_L_X36Y26/HCLK_NE2BEG2 HCLK_L_X44Y26/HCLK_SS2END2 INT_L_X12Y24/LOGIC_OUTS_L20 INT_L_X12Y24/NE2BEG2 INT_L_X12Y25/NE2A2 INT_L_X14Y26/EE2BEG2 INT_L_X14Y26/FAN_ALT5 INT_L_X14Y26/FAN_BOUNCE5 INT_L_X14Y26/IMUX_L19 INT_L_X14Y26/NE2END2 INT_L_X16Y24/IMUX_L21 INT_L_X16Y24/SS2END2 INT_L_X16Y25/SS2A2 INT_L_X16Y26/EE2END2 INT_L_X16Y26/IMUX_L5 INT_L_X16Y26/SS2BEG2 INT_R_X13Y25/NE2BEG2 INT_R_X13Y25/NE2END2 INT_R_X13Y26/NE2A2 INT_R_X15Y26/EE2A2 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X12Y24/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_L_X14Y26/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y26/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X14Y26/INT_L.NE2END2->>EE2BEG2 INT_L_X14Y26/INT_L.NE2END2->>FAN_ALT5 INT_L_X16Y24/INT_L.SS2END2->>IMUX_L21 INT_L_X16Y26/INT_L.EE2END2->>IMUX_L5 INT_L_X16Y26/INT_L.EE2END2->>SS2BEG2 INT_R_X13Y25/INT_R.NE2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[11] - 
wires: CLBLL_L_X14Y21/CLBLL_EE2BEG0 CLBLL_L_X14Y23/CLBLL_IMUX40 CLBLL_L_X14Y23/CLBLL_LL_D1 CLBLL_R_X13Y21/CLBLL_EE2BEG0 CLBLL_R_X13Y21/CLBLL_LL_AQ CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y21/CLBLL_IMUX0 CLBLL_R_X15Y21/CLBLL_IMUX37 CLBLL_R_X15Y21/CLBLL_L_A3 CLBLL_R_X15Y21/CLBLL_L_D4 INT_L_X14Y21/EE2A0 INT_L_X14Y22/NW2END_S0_0 INT_L_X14Y23/IMUX_L40 INT_L_X14Y23/NW2END0 INT_R_X13Y21/EE2BEG0 INT_R_X13Y21/LOGIC_OUTS4 INT_R_X15Y21/EE2END0 INT_R_X15Y21/FAN_BOUNCE_S3_4 INT_R_X15Y21/IMUX0 INT_R_X15Y21/IMUX37 INT_R_X15Y21/NR1BEG0 INT_R_X15Y22/FAN_ALT4 INT_R_X15Y22/FAN_BOUNCE4 INT_R_X15Y22/NR1END0 INT_R_X15Y22/NW2BEG0 INT_R_X15Y23/NW2A0 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X14Y23/INT_L.NW2END0->>IMUX_L40 INT_R_X13Y21/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X15Y21/INT_R.EE2END0->>IMUX0 INT_R_X15Y21/INT_R.EE2END0->>NR1BEG0 INT_R_X15Y21/INT_R.FAN_BOUNCE_S3_4->>IMUX37 INT_R_X15Y22/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X15Y22/INT_R.NR1END0->>FAN_ALT4 INT_R_X15Y22/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[12] - 
wires: CLBLL_L_X14Y21/CLBLL_NE4BEG2 CLBLL_L_X14Y26/CLBLL_IMUX11 CLBLL_L_X14Y26/CLBLL_LL_A4 CLBLL_R_X13Y21/CLBLL_LL_AMUX CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y21/CLBLL_NE4BEG2 CLBLL_R_X13Y22/CLBLL_IMUX29 CLBLL_R_X13Y22/CLBLL_IMUX5 CLBLL_R_X13Y22/CLBLL_LL_C2 CLBLL_R_X13Y22/CLBLL_L_A6 HCLK_L_X40Y26/HCLK_NE6D2 INT_L_X14Y21/NE6A2 INT_L_X14Y22/NE6B2 INT_L_X14Y23/NE6C2 INT_L_X14Y24/NE6D2 INT_L_X14Y25/NE6E2 INT_L_X14Y25/NL1BEG2 INT_L_X14Y25/WR1END3 INT_L_X14Y26/IMUX_L11 INT_L_X14Y26/NL1END2 INT_R_X13Y21/LOGIC_OUTS20 INT_R_X13Y21/NE6BEG2 INT_R_X13Y21/NR1BEG2 INT_R_X13Y22/IMUX29 INT_R_X13Y22/IMUX5 INT_R_X13Y22/NR1END2 INT_R_X15Y25/NE6END2 INT_R_X15Y25/WR1BEG3 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X14Y25/INT_L.WR1END3->>NL1BEG2 INT_L_X14Y26/INT_L.NL1END2->>IMUX_L11 INT_R_X13Y21/INT_R.LOGIC_OUTS20->>NE6BEG2 INT_R_X13Y21/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X13Y22/INT_R.NR1END2->>IMUX29 INT_R_X13Y22/INT_R.NR1END2->>IMUX5 INT_R_X15Y25/INT_R.NE6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[13] - 
wires: CLBLL_R_X13Y25/CLBLL_IMUX15 CLBLL_R_X13Y25/CLBLL_LL_B1 CLBLL_R_X13Y26/CLBLL_IMUX33 CLBLL_R_X13Y26/CLBLL_IMUX9 CLBLL_R_X13Y26/CLBLL_LL_AQ CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y26/CLBLL_L_A5 CLBLL_R_X13Y26/CLBLL_L_C1 INT_R_X13Y25/FAN_BOUNCE_S3_4 INT_R_X13Y25/IMUX15 INT_R_X13Y26/FAN_ALT4 INT_R_X13Y26/FAN_BOUNCE4 INT_R_X13Y26/IMUX33 INT_R_X13Y26/IMUX9 INT_R_X13Y26/LOGIC_OUTS4 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y26/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X13Y25/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X13Y26/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X13Y26/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X13Y26/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X13Y26/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[14] - 
wires: CLBLL_L_X12Y24/CLBLL_WL1END3 CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y25/CLBLL_L_AQ CLBLL_L_X14Y29/CLBLL_NE4C0 CLBLL_L_X14Y29/CLBLL_WR1END1 CLBLL_R_X13Y29/CLBLL_IMUX11 CLBLL_R_X13Y29/CLBLL_LL_A4 CLBLL_R_X13Y29/CLBLL_NE4C0 CLBLL_R_X13Y29/CLBLL_WR1END1 CLBLM_R_X11Y24/CLBLM_WL1END3 CLBLM_R_X11Y25/CLBLM_IMUX0 CLBLM_R_X11Y25/CLBLM_IMUX37 CLBLM_R_X11Y25/CLBLM_L_A3 CLBLM_R_X11Y25/CLBLM_L_D4 HCLK_L_X36Y26/HCLK_WL1BEG3 HCLK_R_X32Y26/HCLK_WL1END3 INT_L_X12Y24/WL1BEG3 INT_L_X12Y25/LOGIC_OUTS_L0 INT_L_X12Y25/NE6BEG0 INT_L_X12Y25/WL1BEG_N3 INT_L_X14Y29/NE6END0 INT_L_X14Y29/WR1BEG1 INT_R_X11Y24/WL1END3 INT_R_X11Y25/IMUX0 INT_R_X11Y25/IMUX37 INT_R_X11Y25/NL1BEG_N3 INT_R_X11Y25/WL1END_N1_3 INT_R_X13Y25/NE6A0 INT_R_X13Y26/NE6B0 INT_R_X13Y27/NE6C0 INT_R_X13Y28/NE6D0 INT_R_X13Y29/IMUX11 INT_R_X13Y29/NE6E0 INT_R_X13Y29/WR1END1 VBRK_X34Y25/VBRK_WL1END3 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X12Y25/INT_L.LOGIC_OUTS_L0->>NE6BEG0 INT_L_X12Y25/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X14Y29/INT_L.NE6END0->>WR1BEG1 INT_R_X11Y25/INT_R.NL1BEG_N3->>IMUX37 INT_R_X11Y25/INT_R.WL1END_N1_3->>IMUX0 INT_R_X11Y25/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X13Y29/INT_R.WR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[15] - 
wires: CLBLL_L_X12Y21/CLBLL_LL_AQ CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y22/CLBLL_IMUX0 CLBLL_L_X12Y22/CLBLL_IMUX41 CLBLL_L_X12Y22/CLBLL_L_A3 CLBLL_L_X12Y22/CLBLL_L_D1 CLBLL_L_X12Y25/CLBLL_IMUX0 CLBLL_L_X12Y25/CLBLL_L_A3 HCLK_L_X36Y26/HCLK_NR1BEG0 INT_L_X12Y21/LOGIC_OUTS_L4 INT_L_X12Y21/NR1BEG0 INT_L_X12Y22/IMUX_L0 INT_L_X12Y22/IMUX_L41 INT_L_X12Y22/NN2BEG0 INT_L_X12Y22/NR1END0 INT_L_X12Y23/NN2A0 INT_L_X12Y23/NN2END_S2_0 INT_L_X12Y24/NN2END0 INT_L_X12Y24/NR1BEG0 INT_L_X12Y25/IMUX_L0 INT_L_X12Y25/NR1END0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X12Y21/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X12Y22/INT_L.NR1END0->>IMUX_L0 INT_L_X12Y22/INT_L.NR1END0->>IMUX_L41 INT_L_X12Y22/INT_L.NR1END0->>NN2BEG0 INT_L_X12Y24/INT_L.NN2END0->>NR1BEG0 INT_L_X12Y25/INT_L.NR1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX21 CLBLL_L_X12Y24/CLBLL_LL_CQ CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y24/CLBLL_L_C4 CLBLL_L_X12Y25/CLBLL_IMUX11 CLBLL_L_X12Y25/CLBLL_IMUX43 CLBLL_L_X12Y25/CLBLL_LL_A4 CLBLL_L_X12Y25/CLBLL_LL_D6 HCLK_L_X36Y26/HCLK_NL1BEG1 INT_L_X12Y24/IMUX_L21 INT_L_X12Y24/LOGIC_OUTS_L6 INT_L_X12Y24/NL1BEG1 INT_L_X12Y25/BYP_ALT1 INT_L_X12Y25/BYP_BOUNCE1 INT_L_X12Y25/IMUX_L11 INT_L_X12Y25/IMUX_L43 INT_L_X12Y25/NL1END1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X12Y24/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X12Y24/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X12Y24/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X12Y25/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y25/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X12Y25/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X12Y25/INT_L.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[2] - 
wires: CLBLL_L_X12Y24/CLBLL_LL_BQ CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y26/CLBLL_IMUX18 CLBLL_L_X12Y26/CLBLL_LL_B2 CLBLL_R_X13Y25/CLBLL_IMUX31 CLBLL_R_X13Y25/CLBLL_LL_C5 CLBLL_R_X13Y26/CLBLL_IMUX16 CLBLL_R_X13Y26/CLBLL_L_B3 HCLK_L_X36Y26/HCLK_NN2BEG1 INT_L_X12Y24/LOGIC_OUTS_L5 INT_L_X12Y24/NN2BEG1 INT_L_X12Y25/NN2A1 INT_L_X12Y26/EL1BEG0 INT_L_X12Y26/IMUX_L18 INT_L_X12Y26/NN2END1 INT_R_X13Y25/EL1END_S3_0 INT_R_X13Y25/IMUX31 INT_R_X13Y26/EL1END0 INT_R_X13Y26/IMUX16 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X12Y24/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X12Y26/INT_L.NN2END1->>EL1BEG0 INT_L_X12Y26/INT_L.NN2END1->>IMUX_L18 INT_R_X13Y25/INT_R.EL1END_S3_0->>IMUX31 INT_R_X13Y26/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[3] - 
wires: CLBLL_L_X14Y26/CLBLL_WW2END3 CLBLL_L_X14Y27/CLBLL_ER1BEG0 CLBLL_L_X16Y23/CLBLL_WW2END0 CLBLL_L_X16Y27/CLBLL_NW4END0 CLBLL_R_X13Y26/CLBLL_IMUX39 CLBLL_R_X13Y26/CLBLL_L_D3 CLBLL_R_X13Y26/CLBLL_WW2END3 CLBLL_R_X13Y27/CLBLL_ER1BEG0 CLBLL_R_X15Y23/CLBLL_IMUX17 CLBLL_R_X15Y23/CLBLL_LL_B3 CLBLL_R_X15Y23/CLBLL_WW2END0 CLBLL_R_X15Y26/CLBLL_IMUX1 CLBLL_R_X15Y26/CLBLL_LL_A3 CLBLL_R_X15Y27/CLBLL_NW4END0 CLBLL_R_X17Y23/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y23/CLBLL_L_AQ HCLK_L_X44Y26/HCLK_NW6B0 INT_L_X14Y26/SE2A0 INT_L_X14Y26/WW2A3 INT_L_X14Y27/ER1END0 INT_L_X14Y27/SE2BEG0 INT_L_X16Y23/NW6A0 INT_L_X16Y23/WW2A0 INT_L_X16Y24/NW6B0 INT_L_X16Y25/NW6C0 INT_L_X16Y26/NW6D0 INT_L_X16Y27/NW6E0 INT_R_X13Y26/ER1BEG_S0 INT_R_X13Y26/IMUX39 INT_R_X13Y26/WW2END3 INT_R_X13Y27/ER1BEG0 INT_R_X13Y27/WW2END_N0_3 INT_R_X15Y23/IMUX17 INT_R_X15Y23/WW2END0 INT_R_X15Y26/IMUX1 INT_R_X15Y26/NW6END_S0_0 INT_R_X15Y26/SE2END0 INT_R_X15Y26/WW2BEG3 INT_R_X15Y27/NW6END0 INT_R_X17Y23/LOGIC_OUTS0 INT_R_X17Y23/NW6BEG0 INT_R_X17Y23/WW2BEG0 
pips: CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X17Y23/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X14Y27/INT_L.ER1END0->>SE2BEG0 INT_R_X13Y26/INT_R.WW2END3->>ER1BEG_S0 INT_R_X13Y26/INT_R.WW2END3->>IMUX39 INT_R_X15Y23/INT_R.WW2END0->>IMUX17 INT_R_X15Y26/INT_R.NW6END_S0_0->>WW2BEG3 INT_R_X15Y26/INT_R.SE2END0->>IMUX1 INT_R_X17Y23/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X17Y23/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[4] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX19 CLBLL_L_X12Y22/CLBLL_L_B2 CLBLL_R_X13Y21/CLBLL_LL_BQ CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y24/CLBLL_IMUX32 CLBLL_R_X13Y24/CLBLL_LL_C1 CLBLL_R_X13Y27/CLBLL_IMUX17 CLBLL_R_X13Y27/CLBLL_LL_B3 HCLK_R_X37Y26/HCLK_NN2BEG0 INT_L_X12Y22/IMUX_L19 INT_L_X12Y22/WR1END1 INT_R_X13Y21/LOGIC_OUTS5 INT_R_X13Y21/NL1BEG0 INT_R_X13Y21/NL1END_S3_0 INT_R_X13Y22/NL1END0 INT_R_X13Y22/NN2BEG0 INT_R_X13Y22/WR1BEG1 INT_R_X13Y23/NN2A0 INT_R_X13Y23/NN2END_S2_0 INT_R_X13Y24/IMUX32 INT_R_X13Y24/NN2BEG0 INT_R_X13Y24/NN2END0 INT_R_X13Y25/NN2A0 INT_R_X13Y25/NN2END_S2_0 INT_R_X13Y26/NN2END0 INT_R_X13Y26/NR1BEG0 INT_R_X13Y27/IMUX17 INT_R_X13Y27/NR1END0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X12Y22/INT_L.WR1END1->>IMUX_L19 INT_R_X13Y21/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X13Y22/INT_R.NL1END0->>NN2BEG0 INT_R_X13Y22/INT_R.NL1END0->>WR1BEG1 INT_R_X13Y24/INT_R.NN2END0->>IMUX32 INT_R_X13Y24/INT_R.NN2END0->>NN2BEG0 INT_R_X13Y26/INT_R.NN2END0->>NR1BEG0 INT_R_X13Y27/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[5] - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX34 CLBLL_L_X14Y26/CLBLL_L_C6 CLBLL_L_X16Y24/CLBLL_SW2A0 CLBLL_L_X16Y25/CLBLL_LL_AQ CLBLL_L_X16Y25/CLBLL_LOGIC_OUTS4 CLBLL_L_X16Y26/CLBLL_NW2A0 CLBLL_R_X15Y23/CLBLL_IMUX45 CLBLL_R_X15Y23/CLBLL_IMUX5 CLBLL_R_X15Y23/CLBLL_LL_D2 CLBLL_R_X15Y23/CLBLL_L_A6 CLBLL_R_X15Y24/CLBLL_SW2A0 CLBLL_R_X15Y26/CLBLL_NW2A0 HCLK_L_X44Y26/HCLK_SW2END0 INT_L_X14Y26/IMUX_L34 INT_L_X14Y26/WR1END1 INT_L_X16Y24/SW2A0 INT_L_X16Y25/LOGIC_OUTS_L4 INT_L_X16Y25/NW2BEG0 INT_L_X16Y25/SW2BEG0 INT_L_X16Y26/NW2A0 INT_R_X15Y23/FAN_BOUNCE_S3_4 INT_R_X15Y23/IMUX45 INT_R_X15Y23/IMUX5 INT_R_X15Y24/FAN_ALT4 INT_R_X15Y24/FAN_BOUNCE4 INT_R_X15Y24/SW2END0 INT_R_X15Y25/NW2END_S0_0 INT_R_X15Y26/NW2END0 INT_R_X15Y26/WR1BEG1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X16Y25/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X14Y26/INT_L.WR1END1->>IMUX_L34 INT_L_X16Y25/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X16Y25/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X15Y23/INT_R.FAN_BOUNCE_S3_4->>IMUX45 INT_R_X15Y23/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X15Y24/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X15Y24/INT_R.SW2END0->>FAN_ALT4 INT_R_X15Y26/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[6] - 
wires: CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y25/CLBLL_L_BQ CLBLL_L_X14Y25/CLBLL_EE2A1 CLBLL_L_X14Y26/CLBLL_IMUX36 CLBLL_L_X14Y26/CLBLL_L_D2 CLBLL_R_X13Y25/CLBLL_EE2A1 CLBLL_R_X15Y23/CLBLL_IMUX42 CLBLL_R_X15Y23/CLBLL_L_D6 CLBLL_R_X15Y26/CLBLL_IMUX3 CLBLL_R_X15Y26/CLBLL_L_A2 HCLK_L_X40Y26/HCLK_SL1END1 INT_L_X12Y25/EE2BEG1 INT_L_X12Y25/LOGIC_OUTS_L1 INT_L_X14Y23/SE2A1 INT_L_X14Y24/SE2BEG1 INT_L_X14Y24/SL1END1 INT_L_X14Y25/EE2END1 INT_L_X14Y25/NE2BEG1 INT_L_X14Y25/SL1BEG1 INT_L_X14Y26/IMUX_L36 INT_L_X14Y26/NE2A1 INT_L_X14Y26/WR1END2 INT_R_X13Y25/EE2A1 INT_R_X15Y23/IMUX42 INT_R_X15Y23/SE2END1 INT_R_X15Y26/IMUX3 INT_R_X15Y26/NE2END1 INT_R_X15Y26/WR1BEG2 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X12Y25/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X14Y24/INT_L.SL1END1->>SE2BEG1 INT_L_X14Y25/INT_L.EE2END1->>NE2BEG1 INT_L_X14Y25/INT_L.EE2END1->>SL1BEG1 INT_L_X14Y26/INT_L.WR1END2->>IMUX_L36 INT_R_X15Y23/INT_R.SE2END1->>IMUX42 INT_R_X15Y26/INT_R.NE2END1->>IMUX3 INT_R_X15Y26/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[7] - 
wires: CLBLL_L_X16Y23/CLBLL_IMUX14 CLBLL_L_X16Y23/CLBLL_IMUX37 CLBLL_L_X16Y23/CLBLL_L_B1 CLBLL_L_X16Y23/CLBLL_L_D4 CLBLL_R_X17Y23/CLBLL_IMUX8 CLBLL_R_X17Y23/CLBLL_LL_A5 CLBLL_R_X17Y23/CLBLL_LOGIC_OUTS16 CLBLL_R_X17Y23/CLBLL_L_AMUX INT_L_X16Y23/IMUX_L14 INT_L_X16Y23/IMUX_L37 INT_L_X16Y23/WR1END3 INT_R_X17Y22/SR1END3 INT_R_X17Y23/IMUX8 INT_R_X17Y23/LOGIC_OUTS16 INT_R_X17Y23/SR1BEG3 INT_R_X17Y23/SR1END_N3_3 INT_R_X17Y23/WR1BEG3 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X17Y23/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X16Y23/INT_L.WR1END3->>IMUX_L14 INT_L_X16Y23/INT_L.WR1END3->>IMUX_L37 INT_R_X17Y23/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X17Y23/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X17Y23/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[8] - 
wires: CLBLL_L_X16Y25/CLBLL_LL_AMUX CLBLL_L_X16Y25/CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y25/CLBLL_WL1END1 CLBLL_L_X16Y25/CLBLL_WR1END3 CLBLL_R_X15Y25/CLBLL_IMUX35 CLBLL_R_X15Y25/CLBLL_LL_C6 CLBLL_R_X15Y25/CLBLL_WL1END1 CLBLL_R_X15Y25/CLBLL_WR1END3 CLBLL_R_X15Y26/CLBLL_IMUX12 CLBLL_R_X15Y26/CLBLL_LL_B6 CLBLL_R_X15Y27/CLBLL_IMUX22 CLBLL_R_X15Y27/CLBLL_LL_C3 INT_L_X16Y25/LOGIC_OUTS_L20 INT_L_X16Y25/WL1BEG1 INT_L_X16Y25/WR1BEG3 INT_R_X15Y25/IMUX35 INT_R_X15Y25/NL1BEG2 INT_R_X15Y25/NN2BEG3 INT_R_X15Y25/WL1END1 INT_R_X15Y25/WR1END3 INT_R_X15Y26/IMUX12 INT_R_X15Y26/NL1END2 INT_R_X15Y26/NN2A3 INT_R_X15Y27/IMUX22 INT_R_X15Y27/NN2END3 
pips: CLBLL_L_X16Y25/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X16Y25/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_L_X16Y25/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X15Y25/INT_R.WL1END1->>IMUX35 INT_R_X15Y25/INT_R.WR1END3->>NL1BEG2 INT_R_X15Y25/INT_R.WR1END3->>NN2BEG3 INT_R_X15Y26/INT_R.NL1END2->>IMUX12 INT_R_X15Y27/INT_R.NN2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[0]__0[9] - 
wires: CLBLL_L_X14Y26/CLBLL_ER1BEG3 CLBLL_L_X14Y26/CLBLL_IMUX15 CLBLL_L_X14Y26/CLBLL_LL_B1 CLBLL_R_X13Y26/CLBLL_ER1BEG3 CLBLL_R_X13Y26/CLBLL_LL_AMUX CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y25/CLBLL_IMUX20 CLBLL_R_X15Y25/CLBLL_L_C2 CLBLL_R_X15Y26/CLBLL_IMUX13 CLBLL_R_X15Y26/CLBLL_L_B6 INT_L_X14Y26/EL1BEG2 INT_L_X14Y26/ER1END3 INT_L_X14Y26/IMUX_L15 INT_L_X14Y27/ER1END_N3_3 INT_R_X13Y26/ER1BEG3 INT_R_X13Y26/LOGIC_OUTS20 INT_R_X15Y25/IMUX20 INT_R_X15Y25/SL1END2 INT_R_X15Y26/EL1END2 INT_R_X15Y26/IMUX13 INT_R_X15Y26/SL1BEG2 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X14Y26/INT_L.ER1END3->>EL1BEG2 INT_L_X14Y26/INT_L.ER1END3->>IMUX_L15 INT_R_X13Y26/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X15Y25/INT_R.SL1END2->>IMUX20 INT_R_X15Y26/INT_R.EL1END2->>IMUX13 INT_R_X15Y26/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

err_reg[1]__0[0] - 
wires: CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y21/CLBLL_L_AQ CLBLL_L_X12Y23/CLBLL_IMUX16 CLBLL_L_X12Y23/CLBLL_IMUX34 CLBLL_L_X12Y23/CLBLL_L_B3 CLBLL_L_X12Y23/CLBLL_L_C6 INT_L_X12Y21/LOGIC_OUTS_L0 INT_L_X12Y21/NN2BEG0 INT_L_X12Y22/NN2A0 INT_L_X12Y22/NN2END_S2_0 INT_L_X12Y23/BYP_ALT0 INT_L_X12Y23/BYP_BOUNCE0 INT_L_X12Y23/IMUX_L16 INT_L_X12Y23/IMUX_L34 INT_L_X12Y23/NN2END0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X12Y21/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X12Y23/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y23/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X12Y23/INT_L.NN2END0->>BYP_ALT0 INT_L_X12Y23/INT_L.NN2END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[10] - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX33 CLBLL_L_X16Y24/CLBLL_L_C1 CLBLL_L_X16Y25/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y25/CLBLL_L_AQ CLBLL_L_X16Y26/CLBLL_IMUX9 CLBLL_L_X16Y26/CLBLL_L_A5 HCLK_L_X44Y26/HCLK_SL1END0 INT_L_X16Y24/IMUX_L33 INT_L_X16Y24/SL1END0 INT_L_X16Y25/LOGIC_OUTS_L0 INT_L_X16Y25/NR1BEG0 INT_L_X16Y25/SL1BEG0 INT_L_X16Y26/IMUX_L9 INT_L_X16Y26/NR1END0 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X16Y25/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X16Y24/INT_L.SL1END0->>IMUX_L33 INT_L_X16Y25/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X16Y25/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X16Y26/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[11] - 
wires: CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y21/CLBLL_L_AQ CLBLL_R_X15Y21/CLBLL_IMUX3 CLBLL_R_X15Y21/CLBLL_IMUX42 CLBLL_R_X15Y21/CLBLL_L_A2 CLBLL_R_X15Y21/CLBLL_L_D6 INT_L_X14Y21/ER1BEG1 INT_L_X14Y21/LOGIC_OUTS_L0 INT_R_X15Y21/ER1END1 INT_R_X15Y21/IMUX3 INT_R_X15Y21/IMUX42 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X14Y21/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X15Y21/INT_R.ER1END1->>IMUX3 INT_R_X15Y21/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[12] - 
wires: CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y21/CLBLL_L_BQ CLBLL_L_X14Y22/CLBLL_NW2A1 CLBLL_R_X13Y22/CLBLL_IMUX10 CLBLL_R_X13Y22/CLBLL_IMUX22 CLBLL_R_X13Y22/CLBLL_LL_C3 CLBLL_R_X13Y22/CLBLL_L_A4 CLBLL_R_X13Y22/CLBLL_NW2A1 INT_L_X14Y21/LOGIC_OUTS_L1 INT_L_X14Y21/NW2BEG1 INT_L_X14Y22/NW2A1 INT_R_X13Y22/BYP_ALT4 INT_R_X13Y22/BYP_BOUNCE4 INT_R_X13Y22/IMUX10 INT_R_X13Y22/IMUX22 INT_R_X13Y22/NW2END1 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_L_X14Y21/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X13Y22/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y22/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X13Y22/INT_R.NW2END1->>BYP_ALT4 INT_R_X13Y22/INT_R.NW2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[13] - 
wires: CLBLL_R_X13Y25/CLBLL_IMUX17 CLBLL_R_X13Y25/CLBLL_LL_AQ CLBLL_R_X13Y25/CLBLL_LL_B3 CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y26/CLBLL_IMUX0 CLBLL_R_X13Y26/CLBLL_L_A3 INT_R_X13Y25/IMUX17 INT_R_X13Y25/LOGIC_OUTS4 INT_R_X13Y25/NR1BEG0 INT_R_X13Y26/IMUX0 INT_R_X13Y26/NR1END0 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_R_X13Y25/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X13Y25/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X13Y26/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[14] - 
wires: CLBLL_L_X12Y25/CLBLL_WW4B1 CLBLL_R_X13Y25/CLBLL_LL_BQ CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS5 CLBLM_L_X10Y25/CLBLM_ER1BEG1 CLBLM_L_X10Y25/CLBLM_WW4END1 CLBLM_R_X11Y25/CLBLM_IMUX36 CLBLM_R_X11Y25/CLBLM_IMUX9 CLBLM_R_X11Y25/CLBLM_L_A5 CLBLM_R_X11Y25/CLBLM_L_D2 CLBLM_R_X11Y25/CLBLM_WW4B1 DSP_R_X9Y25/DSP_ER1BEG1_0 DSP_R_X9Y25/DSP_WW4END1_0 HCLK_R_X32Y26/HCLK_EL1END_S3_0 INT_INTERFACE_R_X9Y25/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y25/INT_INTERFACE_WW4END1 INT_L_X10Y25/EL1BEG0 INT_L_X10Y25/ER1BEG2 INT_L_X10Y25/ER1END1 INT_L_X10Y25/WW4C1 INT_L_X12Y25/WW4A1 INT_R_X11Y24/EL1END_S3_0 INT_R_X11Y25/EL1END0 INT_R_X11Y25/ER1END2 INT_R_X11Y25/IMUX36 INT_R_X11Y25/IMUX9 INT_R_X11Y25/WW4B1 INT_R_X13Y25/LOGIC_OUTS5 INT_R_X13Y25/WW4BEG1 INT_R_X9Y25/ER1BEG1 INT_R_X9Y25/WW4END1 VBRK_X29Y27/VBRK_ER1BEG1 VBRK_X29Y27/VBRK_WW4END1 VBRK_X34Y27/VBRK_WW4B1 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y25/INT_L.ER1END1->>EL1BEG0 INT_L_X10Y25/INT_L.ER1END1->>ER1BEG2 INT_R_X11Y25/INT_R.EL1END0->>IMUX9 INT_R_X11Y25/INT_R.ER1END2->>IMUX36 INT_R_X13Y25/INT_R.LOGIC_OUTS5->>WW4BEG1 INT_R_X9Y25/INT_R.WW4END1->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[15] - 
wires: CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y21/CLBLL_L_BQ CLBLL_L_X12Y22/CLBLL_IMUX3 CLBLL_L_X12Y22/CLBLL_IMUX37 CLBLL_L_X12Y22/CLBLL_L_A2 CLBLL_L_X12Y22/CLBLL_L_D4 INT_L_X12Y21/LOGIC_OUTS_L1 INT_L_X12Y21/NR1BEG1 INT_L_X12Y22/GFAN1 INT_L_X12Y22/IMUX_L3 INT_L_X12Y22/IMUX_L37 INT_L_X12Y22/NR1END1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X12Y21/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X12Y22/INT_L.GFAN1->>IMUX_L37 INT_L_X12Y22/INT_L.NR1END1->>GFAN1 INT_L_X12Y22/INT_L.NR1END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX30 CLBLL_L_X12Y24/CLBLL_L_C5 CLBLL_L_X12Y25/CLBLL_IMUX4 CLBLL_L_X12Y25/CLBLL_LL_A6 CLBLL_R_X13Y25/CLBLL_LL_CQ CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS6 HCLK_L_X36Y26/HCLK_SR1END2 INT_L_X12Y24/IMUX_L30 INT_L_X12Y24/SR1END2 INT_L_X12Y25/IMUX_L4 INT_L_X12Y25/SR1BEG2 INT_L_X12Y25/WL1END1 INT_R_X13Y25/LOGIC_OUTS6 INT_R_X13Y25/WL1BEG1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X12Y24/INT_L.SR1END2->>IMUX_L30 INT_L_X12Y25/INT_L.WL1END1->>IMUX_L4 INT_L_X12Y25/INT_L.WL1END1->>SR1BEG2 INT_R_X13Y25/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[2] - 
wires: CLBLL_R_X13Y25/CLBLL_IMUX22 CLBLL_R_X13Y25/CLBLL_LL_C3 CLBLL_R_X13Y25/CLBLL_LL_DQ CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y26/CLBLL_IMUX19 CLBLL_R_X13Y26/CLBLL_L_B2 INT_R_X13Y25/IMUX22 INT_R_X13Y25/LOGIC_OUTS7 INT_R_X13Y25/NL1BEG2 INT_R_X13Y26/IMUX19 INT_R_X13Y26/NL1END2 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_R_X13Y25/INT_R.LOGIC_OUTS7->>IMUX22 INT_R_X13Y25/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X13Y26/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

adder_32bit_0/o_s01_out - 
wires: CLBLL_R_X13Y24/CLBLL_BYP3 CLBLL_R_X13Y24/CLBLL_LL_A CLBLL_R_X13Y24/CLBLL_LL_CX CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y25/CLBLL_BYP6 CLBLL_R_X13Y25/CLBLL_LL_DX HCLK_R_X37Y26/HCLK_NR1BEG3 INT_R_X13Y24/BYP3 INT_R_X13Y24/BYP_ALT3 INT_R_X13Y24/LOGIC_OUTS12 INT_R_X13Y24/NL1BEG_N3 INT_R_X13Y24/NR1BEG3 INT_R_X13Y25/BYP6 INT_R_X13Y25/BYP_ALT6 INT_R_X13Y25/NR1END3 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y25/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX INT_R_X13Y24/INT_R.BYP_ALT3->>BYP3 INT_R_X13Y24/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X13Y24/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X13Y24/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X13Y25/INT_R.BYP_ALT6->>BYP6 INT_R_X13Y25/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[3] - 
wires: CLBLL_R_X15Y23/CLBLL_IMUX18 CLBLL_R_X15Y23/CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_LL_AQ CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y26/CLBLL_IMUX2 CLBLL_R_X15Y26/CLBLL_LL_A2 HCLK_R_X41Y26/HCLK_SS2A0 INT_R_X15Y23/IMUX18 INT_R_X15Y23/SS2END0 INT_R_X15Y24/SS2A0 INT_R_X15Y25/LOGIC_OUTS4 INT_R_X15Y25/NN2BEG0 INT_R_X15Y25/SS2BEG0 INT_R_X15Y26/IMUX2 INT_R_X15Y26/NN2A0 INT_R_X15Y26/NN2END_S2_0 INT_R_X15Y26/SR1BEG_S0 INT_R_X15Y27/NN2END0 
pips: CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_R_X15Y23/INT_R.SS2END0->>IMUX18 INT_R_X15Y25/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X15Y25/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X15Y26/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X15Y26/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[4] - 
wires: CLBLL_L_X12Y22/CLBLL_ER1BEG2 CLBLL_L_X12Y22/CLBLL_IMUX14 CLBLL_L_X12Y22/CLBLL_L_B1 CLBLL_L_X12Y22/CLBLL_WW4END2 CLBLL_L_X12Y24/CLBLL_EE2BEG2 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS2 CLBLL_L_X14Y21/CLBLL_L_CQ CLBLL_L_X14Y22/CLBLL_WW4B2 CLBLL_R_X13Y22/CLBLL_WW4B2 CLBLL_R_X13Y24/CLBLL_IMUX28 CLBLL_R_X13Y24/CLBLL_LL_C4 CLBLM_R_X11Y22/CLBLM_ER1BEG2 CLBLM_R_X11Y22/CLBLM_WW4END2 CLBLM_R_X11Y24/CLBLM_EE2BEG2 INT_L_X12Y22/ER1END2 INT_L_X12Y22/IMUX_L14 INT_L_X12Y22/WW4C2 INT_L_X12Y24/EE2A2 INT_L_X14Y21/LOGIC_OUTS_L2 INT_L_X14Y21/NE2BEG2 INT_L_X14Y22/NE2A2 INT_L_X14Y22/WW4A2 INT_R_X11Y22/ER1BEG2 INT_R_X11Y22/NN2BEG2 INT_R_X11Y22/WW4END2 INT_R_X11Y23/NN2A2 INT_R_X11Y24/EE2BEG2 INT_R_X11Y24/NN2END2 INT_R_X13Y22/WW4B2 INT_R_X13Y24/EE2END2 INT_R_X13Y24/IMUX28 INT_R_X15Y22/NE2END2 INT_R_X15Y22/WW4BEG2 VBRK_X34Y23/VBRK_ER1BEG2 VBRK_X34Y23/VBRK_WW4END2 VBRK_X34Y25/VBRK_EE2BEG2 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X12Y22/INT_L.ER1END2->>IMUX_L14 INT_L_X14Y21/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_R_X11Y22/INT_R.WW4END2->>ER1BEG2 INT_R_X11Y22/INT_R.WW4END2->>NN2BEG2 INT_R_X11Y24/INT_R.NN2END2->>EE2BEG2 INT_R_X13Y24/INT_R.EE2END2->>IMUX28 INT_R_X15Y22/INT_R.NE2END2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[5] - 
wires: CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS3 CLBLL_L_X14Y21/CLBLL_L_DQ CLBLL_R_X15Y23/CLBLL_IMUX3 CLBLL_R_X15Y23/CLBLL_IMUX44 CLBLL_R_X15Y23/CLBLL_LL_D4 CLBLL_R_X15Y23/CLBLL_L_A2 INT_L_X14Y21/LOGIC_OUTS_L3 INT_L_X14Y21/NE2BEG3 INT_L_X14Y22/NE2A3 INT_R_X15Y22/NE2END3 INT_R_X15Y22/NL1BEG2 INT_R_X15Y23/IMUX3 INT_R_X15Y23/IMUX44 INT_R_X15Y23/NL1END2 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y21/INT_L.LOGIC_OUTS_L3->>NE2BEG3 INT_R_X15Y22/INT_R.NE2END3->>NL1BEG2 INT_R_X15Y23/INT_R.NL1END2->>IMUX3 INT_R_X15Y23/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[6] - 
wires: CLBLL_L_X16Y24/CLBLL_SW2A1 CLBLL_L_X16Y25/CLBLL_LOGIC_OUTS1 CLBLL_L_X16Y25/CLBLL_L_BQ CLBLL_L_X16Y26/CLBLL_NW2A1 CLBLL_R_X15Y23/CLBLL_IMUX37 CLBLL_R_X15Y23/CLBLL_L_D4 CLBLL_R_X15Y24/CLBLL_SW2A1 CLBLL_R_X15Y26/CLBLL_IMUX9 CLBLL_R_X15Y26/CLBLL_L_A5 CLBLL_R_X15Y26/CLBLL_NW2A1 HCLK_L_X44Y26/HCLK_SW2END1 INT_L_X16Y24/SW2A1 INT_L_X16Y25/LOGIC_OUTS_L1 INT_L_X16Y25/NW2BEG1 INT_L_X16Y25/SW2BEG1 INT_L_X16Y26/NW2A1 INT_R_X15Y23/IMUX37 INT_R_X15Y23/SR1END2 INT_R_X15Y24/SR1BEG2 INT_R_X15Y24/SW2END1 INT_R_X15Y26/IMUX9 INT_R_X15Y26/NW2END1 
pips: CLBLL_L_X16Y25/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X16Y25/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_L_X16Y25/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X15Y23/INT_R.SR1END2->>IMUX37 INT_R_X15Y24/INT_R.SW2END1->>SR1BEG2 INT_R_X15Y26/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[7] - 
wires: CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y21/CLBLL_L_AQ CLBLL_L_X16Y23/CLBLL_IMUX16 CLBLL_L_X16Y23/CLBLL_L_B3 CLBLL_R_X17Y23/CLBLL_IMUX11 CLBLL_R_X17Y23/CLBLL_LL_A4 INT_L_X16Y21/LOGIC_OUTS_L0 INT_L_X16Y21/NE2BEG0 INT_L_X16Y21/NN2BEG0 INT_L_X16Y22/NE2A0 INT_L_X16Y22/NN2A0 INT_L_X16Y22/NN2END_S2_0 INT_L_X16Y23/IMUX_L16 INT_L_X16Y23/NN2END0 INT_R_X17Y21/NE2END_S3_0 INT_R_X17Y22/NE2END0 INT_R_X17Y22/NL1BEG2 INT_R_X17Y22/NL1BEG_N3 INT_R_X17Y23/IMUX11 INT_R_X17Y23/NL1END2 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X16Y21/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X16Y21/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X16Y23/INT_L.NN2END0->>IMUX_L16 INT_R_X17Y22/INT_R.NE2END0->>NL1BEG_N3 INT_R_X17Y22/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X17Y23/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[8] - 
wires: CLBLL_R_X15Y25/CLBLL_IMUX31 CLBLL_R_X15Y25/CLBLL_LL_BQ CLBLL_R_X15Y25/CLBLL_LL_C5 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y26/CLBLL_IMUX24 CLBLL_R_X15Y26/CLBLL_LL_B5 INT_R_X15Y25/IMUX31 INT_R_X15Y25/LOGIC_OUTS5 INT_R_X15Y25/NL1BEG0 INT_R_X15Y25/NL1END_S3_0 INT_R_X15Y26/IMUX24 INT_R_X15Y26/NL1END0 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X15Y25/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X15Y25/INT_R.NL1END_S3_0->>IMUX31 INT_R_X15Y26/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

err_reg[1]__0[9] - 
wires: CLBLL_R_X15Y25/CLBLL_IMUX21 CLBLL_R_X15Y25/CLBLL_LL_CQ CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y25/CLBLL_L_C4 CLBLL_R_X15Y26/CLBLL_IMUX25 CLBLL_R_X15Y26/CLBLL_L_B5 INT_R_X15Y25/IMUX21 INT_R_X15Y25/LOGIC_OUTS6 INT_R_X15Y25/NL1BEG1 INT_R_X15Y26/IMUX25 INT_R_X15Y26/NL1END1 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_R_X15Y25/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X15Y25/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X15Y26/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kd[15]_i_1_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y23/CLBLL_L_B CLBLL_L_X14Y24/CLBLL_FAN7 CLBLL_L_X14Y24/CLBLL_LL_CE CLBLL_L_X16Y22/CLBLL_FAN7 CLBLL_L_X16Y22/CLBLL_LL_CE CLBLL_L_X16Y22/CLBLL_SE2A2 CLBLL_R_X15Y22/CLBLL_SE2A2 CLBLL_R_X15Y24/CLBLL_FAN6 CLBLL_R_X15Y24/CLBLL_L_CE INT_L_X14Y23/ER1BEG2 INT_L_X14Y23/LOGIC_OUTS_L9 INT_L_X14Y23/NE2BEG1 INT_L_X14Y24/FAN_ALT7 INT_L_X14Y24/FAN_L7 INT_L_X14Y24/NE2A1 INT_L_X14Y24/WR1END2 INT_L_X16Y22/FAN_ALT7 INT_L_X16Y22/FAN_L7 INT_L_X16Y22/SE2END2 INT_R_X15Y22/SE2A2 INT_R_X15Y23/ER1END2 INT_R_X15Y23/SE2BEG2 INT_R_X15Y24/FAN6 INT_R_X15Y24/FAN_ALT6 INT_R_X15Y24/NE2END1 INT_R_X15Y24/WR1BEG2 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y24/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y22/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y24/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE INT_L_X14Y23/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X14Y23/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_L_X14Y24/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y24/INT_L.WR1END2->>FAN_ALT7 INT_L_X16Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y22/INT_L.SE2END2->>FAN_ALT7 INT_R_X15Y23/INT_R.ER1END2->>SE2BEG2 INT_R_X15Y24/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y24/INT_R.NE2END1->>FAN_ALT6 INT_R_X15Y24/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

o_wb_ack_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX0 CLBLL_L_X12Y18/CLBLL_L_A3 CLBLL_L_X12Y20/CLBLL_IMUX31 CLBLL_L_X12Y20/CLBLL_LL_C5 CLBLL_L_X12Y20/CLBLL_WR1END2 CLBLL_L_X12Y20/CLBLL_WW2A3 CLBLL_L_X12Y22/CLBLL_IMUX47 CLBLL_L_X12Y22/CLBLL_LL_D5 CLBLL_L_X12Y22/CLBLL_WW2END0 CLBLL_L_X12Y23/CLBLL_SW2A0 CLBLL_L_X12Y23/CLBLL_WL1END3 CLBLL_L_X12Y24/CLBLL_IMUX25 CLBLL_L_X12Y24/CLBLL_L_B5 CLBLL_L_X12Y24/CLBLL_WW2A0 CLBLL_L_X14Y18/CLBLL_SW2A0 CLBLL_L_X14Y19/CLBLL_IMUX0 CLBLL_L_X14Y19/CLBLL_IMUX21 CLBLL_L_X14Y19/CLBLL_IMUX45 CLBLL_L_X14Y19/CLBLL_LL_D2 CLBLL_L_X14Y19/CLBLL_L_A3 CLBLL_L_X14Y19/CLBLL_L_C4 CLBLL_L_X14Y19/CLBLL_WL1END3 CLBLL_L_X14Y20/CLBLL_IMUX25 CLBLL_L_X14Y20/CLBLL_IMUX41 CLBLL_L_X14Y20/CLBLL_L_B5 CLBLL_L_X14Y20/CLBLL_L_D1 CLBLL_L_X14Y20/CLBLL_WW2A0 CLBLL_L_X14Y22/CLBLL_IMUX32 CLBLL_L_X14Y22/CLBLL_IMUX40 CLBLL_L_X14Y22/CLBLL_LL_C1 CLBLL_L_X14Y22/CLBLL_LL_D1 CLBLL_L_X14Y22/CLBLL_SW2A0 CLBLL_L_X14Y22/CLBLL_WW2A3 CLBLL_L_X14Y23/CLBLL_IMUX21 CLBLL_L_X14Y23/CLBLL_IMUX25 CLBLL_L_X14Y23/CLBLL_L_B5 CLBLL_L_X14Y23/CLBLL_L_C4 CLBLL_L_X14Y24/CLBLL_IMUX28 CLBLL_L_X14Y24/CLBLL_LL_C4 CLBLL_L_X14Y24/CLBLL_NW2A0 CLBLL_L_X14Y24/CLBLL_WW2A0 CLBLL_L_X14Y25/CLBLL_IMUX20 CLBLL_L_X14Y25/CLBLL_L_C2 CLBLL_L_X14Y25/CLBLL_WL1END0 CLBLL_L_X16Y24/CLBLL_EE2BEG1 CLBLL_L_X16Y24/CLBLL_IMUX35 CLBLL_L_X16Y24/CLBLL_LL_C6 CLBLL_L_X16Y25/CLBLL_NW4END1 CLBLL_R_X13Y18/CLBLL_IMUX1 CLBLL_R_X13Y18/CLBLL_LL_A3 CLBLL_R_X13Y18/CLBLL_SW2A0 CLBLL_R_X13Y19/CLBLL_IMUX47 CLBLL_R_X13Y19/CLBLL_LL_D5 CLBLL_R_X13Y19/CLBLL_WL1END3 CLBLL_R_X13Y20/CLBLL_IMUX21 CLBLL_R_X13Y20/CLBLL_IMUX22 CLBLL_R_X13Y20/CLBLL_LL_C3 CLBLL_R_X13Y20/CLBLL_L_C4 CLBLL_R_X13Y20/CLBLL_WW2A0 CLBLL_R_X13Y22/CLBLL_IMUX18 CLBLL_R_X13Y22/CLBLL_LL_B2 CLBLL_R_X13Y22/CLBLL_SW2A0 CLBLL_R_X13Y22/CLBLL_WW2A3 CLBLL_R_X13Y24/CLBLL_IMUX24 CLBLL_R_X13Y24/CLBLL_LL_B5 CLBLL_R_X13Y24/CLBLL_NW2A0 CLBLL_R_X13Y24/CLBLL_WW2A0 CLBLL_R_X13Y25/CLBLL_IMUX2 CLBLL_R_X13Y25/CLBLL_LL_A2 CLBLL_R_X13Y25/CLBLL_WL1END0 CLBLL_R_X15Y19/CLBLL_IMUX3 CLBLL_R_X15Y19/CLBLL_L_A2 CLBLL_R_X15Y23/CLBLL_IMUX1 CLBLL_R_X15Y23/CLBLL_LL_A3 CLBLL_R_X15Y24/CLBLL_EE2BEG1 CLBLL_R_X15Y24/CLBLL_IMUX19 CLBLL_R_X15Y24/CLBLL_L_B2 CLBLL_R_X15Y25/CLBLL_IMUX11 CLBLL_R_X15Y25/CLBLL_IMUX17 CLBLL_R_X15Y25/CLBLL_IMUX43 CLBLL_R_X15Y25/CLBLL_LL_A4 CLBLL_R_X15Y25/CLBLL_LL_B3 CLBLL_R_X15Y25/CLBLL_LL_D6 CLBLL_R_X15Y25/CLBLL_NW4END1 CLBLL_R_X17Y21/CLBLL_LL_B CLBLL_R_X17Y21/CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y19/CLBLM_IMUX44 CLBLM_L_X10Y19/CLBLM_M_D4 CLBLM_L_X10Y20/CLBLM_IMUX15 CLBLM_L_X10Y20/CLBLM_IMUX31 CLBLM_L_X10Y20/CLBLM_M_B1 CLBLM_L_X10Y20/CLBLM_M_C5 CLBLM_L_X10Y21/CLBLM_IMUX24 CLBLM_L_X10Y21/CLBLM_IMUX32 CLBLM_L_X10Y21/CLBLM_M_B5 CLBLM_L_X10Y21/CLBLM_M_C1 CLBLM_L_X10Y24/CLBLM_IMUX26 CLBLM_L_X10Y24/CLBLM_L_B4 CLBLM_R_X11Y20/CLBLM_IMUX13 CLBLM_R_X11Y20/CLBLM_IMUX30 CLBLM_R_X11Y20/CLBLM_IMUX35 CLBLM_R_X11Y20/CLBLM_L_B6 CLBLM_R_X11Y20/CLBLM_L_C5 CLBLM_R_X11Y20/CLBLM_M_C6 CLBLM_R_X11Y20/CLBLM_WR1END2 CLBLM_R_X11Y20/CLBLM_WW2A3 CLBLM_R_X11Y21/CLBLM_IMUX3 CLBLM_R_X11Y21/CLBLM_L_A2 CLBLM_R_X11Y22/CLBLM_IMUX41 CLBLM_R_X11Y22/CLBLM_L_D1 CLBLM_R_X11Y22/CLBLM_WW2END0 CLBLM_R_X11Y23/CLBLM_IMUX25 CLBLM_R_X11Y23/CLBLM_IMUX39 CLBLM_R_X11Y23/CLBLM_L_B5 CLBLM_R_X11Y23/CLBLM_L_D3 CLBLM_R_X11Y23/CLBLM_SW2A0 CLBLM_R_X11Y23/CLBLM_WL1END3 CLBLM_R_X11Y24/CLBLM_IMUX26 CLBLM_R_X11Y24/CLBLM_L_B4 CLBLM_R_X11Y24/CLBLM_WW2A0 CLBLM_R_X11Y25/CLBLM_IMUX30 CLBLM_R_X11Y25/CLBLM_L_C5 HCLK_L_X44Y26/HCLK_NW6D1 HCLK_R_X32Y26/HCLK_NR1BEG1 HCLK_R_X41Y26/HCLK_NR1BEG1 HCLK_R_X41Y26/HCLK_SW2END0 INT_L_X10Y19/IMUX_L44 INT_L_X10Y19/SW2END2 INT_L_X10Y20/IMUX_L15 INT_L_X10Y20/IMUX_L31 INT_L_X10Y20/WW2END3 INT_L_X10Y21/IMUX_L24 INT_L_X10Y21/IMUX_L32 INT_L_X10Y21/WW2END_N0_3 INT_L_X10Y24/ER1BEG1 INT_L_X10Y24/IMUX_L26 INT_L_X10Y24/WW2END0 INT_L_X12Y17/WL1END3 INT_L_X12Y18/IMUX_L0 INT_L_X12Y18/WL1END_N1_3 INT_L_X12Y20/IMUX_L31 INT_L_X12Y20/SS2END3 INT_L_X12Y20/WR1BEG2 INT_L_X12Y20/WW2BEG3 INT_L_X12Y20/WW2END0 INT_L_X12Y21/SS2A3 INT_L_X12Y21/SS2END_N0_3 INT_L_X12Y22/IMUX_L47 INT_L_X12Y22/SS2BEG3 INT_L_X12Y22/WW2A0 INT_L_X12Y22/WW2END3 INT_L_X12Y23/SW2A0 INT_L_X12Y23/WL1BEG3 INT_L_X12Y23/WW2END_N0_3 INT_L_X12Y24/IMUX_L25 INT_L_X12Y24/SW2BEG0 INT_L_X12Y24/WL1BEG_N3 INT_L_X12Y24/WW2BEG0 INT_L_X12Y24/WW2END0 INT_L_X14Y18/SW2A0 INT_L_X14Y19/ER1BEG1 INT_L_X14Y19/FAN_BOUNCE_S3_4 INT_L_X14Y19/IMUX_L0 INT_L_X14Y19/IMUX_L21 INT_L_X14Y19/IMUX_L45 INT_L_X14Y19/SL1END0 INT_L_X14Y19/SW2BEG0 INT_L_X14Y19/WL1BEG3 INT_L_X14Y20/FAN_ALT4 INT_L_X14Y20/FAN_BOUNCE4 INT_L_X14Y20/IMUX_L25 INT_L_X14Y20/IMUX_L41 INT_L_X14Y20/SL1BEG0 INT_L_X14Y20/SS2END0 INT_L_X14Y20/WL1BEG_N3 INT_L_X14Y20/WW2BEG0 INT_L_X14Y21/SS2A0 INT_L_X14Y22/IMUX_L32 INT_L_X14Y22/IMUX_L40 INT_L_X14Y22/SS2BEG0 INT_L_X14Y22/SW2A0 INT_L_X14Y22/SW2END0 INT_L_X14Y22/WL1END3 INT_L_X14Y22/WW2BEG3 INT_L_X14Y23/IMUX_L21 INT_L_X14Y23/IMUX_L25 INT_L_X14Y23/NL1BEG2 INT_L_X14Y23/NL1BEG_N3 INT_L_X14Y23/NW2BEG0 INT_L_X14Y23/SE2A0 INT_L_X14Y23/SL1END0 INT_L_X14Y23/SW2BEG0 INT_L_X14Y23/WL1END_N1_3 INT_L_X14Y24/ER1BEG1 INT_L_X14Y24/IMUX_L28 INT_L_X14Y24/NL1END2 INT_L_X14Y24/NW2A0 INT_L_X14Y24/SE2BEG0 INT_L_X14Y24/SL1BEG0 INT_L_X14Y24/SW2END0 INT_L_X14Y24/WW2BEG0 INT_L_X14Y25/IMUX_L20 INT_L_X14Y25/WL1BEG0 INT_L_X14Y25/WR1END2 INT_L_X16Y21/NW6A1 INT_L_X16Y22/NW6B1 INT_L_X16Y23/NW6C1 INT_L_X16Y24/EE2A1 INT_L_X16Y24/IMUX_L35 INT_L_X16Y24/NW6D1 INT_L_X16Y24/WR1END2 INT_L_X16Y25/NW6E1 INT_R_X11Y19/SW2A2 INT_R_X11Y20/IMUX13 INT_R_X11Y20/IMUX30 INT_R_X11Y20/IMUX35 INT_R_X11Y20/SR1END2 INT_R_X11Y20/SW2BEG2 INT_R_X11Y20/WR1END2 INT_R_X11Y20/WW2A3 INT_R_X11Y21/IMUX3 INT_R_X11Y21/SR1BEG2 INT_R_X11Y21/SR1END1 INT_R_X11Y22/IMUX41 INT_R_X11Y22/SR1BEG1 INT_R_X11Y22/WW2END0 INT_R_X11Y23/IMUX25 INT_R_X11Y23/IMUX39 INT_R_X11Y23/SW2END0 INT_R_X11Y23/WL1END3 INT_R_X11Y24/ER1END1 INT_R_X11Y24/IMUX26 INT_R_X11Y24/NR1BEG1 INT_R_X11Y24/WL1END_N1_3 INT_R_X11Y24/WW2A0 INT_R_X11Y25/GFAN1 INT_R_X11Y25/IMUX30 INT_R_X11Y25/NR1END1 INT_R_X13Y17/WL1BEG3 INT_R_X13Y18/IMUX1 INT_R_X13Y18/SW2END0 INT_R_X13Y18/WL1BEG_N3 INT_R_X13Y19/IMUX47 INT_R_X13Y19/WL1END3 INT_R_X13Y20/IMUX21 INT_R_X13Y20/IMUX22 INT_R_X13Y20/NL1BEG_N3 INT_R_X13Y20/WL1END_N1_3 INT_R_X13Y20/WW2A0 INT_R_X13Y22/IMUX18 INT_R_X13Y22/SW2END0 INT_R_X13Y22/WW2A3 INT_R_X13Y22/WW2BEG0 INT_R_X13Y23/NW2END_S0_0 INT_R_X13Y24/IMUX24 INT_R_X13Y24/NW2END0 INT_R_X13Y24/WW2A0 INT_R_X13Y25/IMUX2 INT_R_X13Y25/WL1END0 INT_R_X15Y19/ER1END1 INT_R_X15Y19/IMUX3 INT_R_X15Y22/SW2A0 INT_R_X15Y22/WL1BEG3 INT_R_X15Y23/IMUX1 INT_R_X15Y23/SE2END0 INT_R_X15Y23/SW2BEG0 INT_R_X15Y23/WL1BEG_N3 INT_R_X15Y24/EE2BEG1 INT_R_X15Y24/ER1END1 INT_R_X15Y24/IMUX19 INT_R_X15Y24/NR1BEG1 INT_R_X15Y24/SW2A0 INT_R_X15Y25/GFAN0 INT_R_X15Y25/IMUX11 INT_R_X15Y25/IMUX17 INT_R_X15Y25/IMUX43 INT_R_X15Y25/NR1END1 INT_R_X15Y25/NW6END1 INT_R_X15Y25/SW2BEG0 INT_R_X15Y25/WR1BEG2 INT_R_X17Y21/LOGIC_OUTS13 INT_R_X17Y21/NW6BEG1 INT_R_X17Y24/EE2END1 INT_R_X17Y24/WR1BEG2 VBRK_X34Y21/VBRK_WR1END2 VBRK_X34Y21/VBRK_WW2A3 VBRK_X34Y23/VBRK_WW2END0 VBRK_X34Y24/VBRK_SW2A0 VBRK_X34Y24/VBRK_WL1END3 VBRK_X34Y25/VBRK_WW2A0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X17Y21/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y19/INT_L.SW2END2->>IMUX_L44 INT_L_X10Y20/INT_L.WW2END3->>IMUX_L15 INT_L_X10Y20/INT_L.WW2END3->>IMUX_L31 INT_L_X10Y21/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X10Y21/INT_L.WW2END_N0_3->>IMUX_L32 INT_L_X10Y24/INT_L.WW2END0->>ER1BEG1 INT_L_X10Y24/INT_L.WW2END0->>IMUX_L26 INT_L_X12Y18/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X12Y20/INT_L.SS2END3->>IMUX_L31 INT_L_X12Y20/INT_L.SS2END3->>WW2BEG3 INT_L_X12Y20/INT_L.WW2END0->>WR1BEG2 INT_L_X12Y22/INT_L.WW2END3->>IMUX_L47 INT_L_X12Y22/INT_L.WW2END3->>SS2BEG3 INT_L_X12Y24/INT_L.WW2END0->>IMUX_L25 INT_L_X12Y24/INT_L.WW2END0->>SW2BEG0 INT_L_X12Y24/INT_L.WW2END0->>WL1BEG_N3 INT_L_X12Y24/INT_L.WW2END0->>WW2BEG0 INT_L_X14Y19/INT_L.FAN_BOUNCE_S3_4->>IMUX_L21 INT_L_X14Y19/INT_L.FAN_BOUNCE_S3_4->>IMUX_L45 INT_L_X14Y19/INT_L.SL1END0->>ER1BEG1 INT_L_X14Y19/INT_L.SL1END0->>IMUX_L0 INT_L_X14Y19/INT_L.SL1END0->>SW2BEG0 INT_L_X14Y20/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X14Y20/INT_L.SS2END0->>FAN_ALT4 INT_L_X14Y20/INT_L.SS2END0->>IMUX_L25 INT_L_X14Y20/INT_L.SS2END0->>IMUX_L41 INT_L_X14Y20/INT_L.SS2END0->>SL1BEG0 INT_L_X14Y20/INT_L.SS2END0->>WL1BEG_N3 INT_L_X14Y20/INT_L.SS2END0->>WW2BEG0 INT_L_X14Y22/INT_L.SW2END0->>IMUX_L32 INT_L_X14Y22/INT_L.SW2END0->>IMUX_L40 INT_L_X14Y22/INT_L.SW2END0->>SS2BEG0 INT_L_X14Y22/INT_L.WL1END3->>WW2BEG3 INT_L_X14Y23/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X14Y23/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X14Y23/INT_L.SL1END0->>IMUX_L25 INT_L_X14Y23/INT_L.SL1END0->>SW2BEG0 INT_L_X14Y23/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X14Y23/INT_L.WL1END_N1_3->>NW2BEG0 INT_L_X14Y24/INT_L.NL1END2->>IMUX_L28 INT_L_X14Y24/INT_L.SW2END0->>ER1BEG1 INT_L_X14Y24/INT_L.SW2END0->>SE2BEG0 INT_L_X14Y24/INT_L.SW2END0->>SL1BEG0 INT_L_X14Y24/INT_L.SW2END0->>WW2BEG0 INT_L_X14Y25/INT_L.WR1END2->>IMUX_L20 INT_L_X14Y25/INT_L.WR1END2->>WL1BEG0 INT_L_X16Y24/INT_L.WR1END2->>IMUX_L35 INT_R_X11Y20/INT_R.SR1END2->>IMUX13 INT_R_X11Y20/INT_R.SR1END2->>IMUX30 INT_R_X11Y20/INT_R.SR1END2->>SW2BEG2 INT_R_X11Y20/INT_R.WR1END2->>IMUX35 INT_R_X11Y21/INT_R.SR1END1->>IMUX3 INT_R_X11Y21/INT_R.SR1END1->>SR1BEG2 INT_R_X11Y22/INT_R.WW2END0->>IMUX41 INT_R_X11Y22/INT_R.WW2END0->>SR1BEG1 INT_R_X11Y23/INT_R.SW2END0->>IMUX25 INT_R_X11Y23/INT_R.WL1END3->>IMUX39 INT_R_X11Y24/INT_R.ER1END1->>IMUX26 INT_R_X11Y24/INT_R.ER1END1->>NR1BEG1 INT_R_X11Y25/INT_R.GFAN1->>IMUX30 INT_R_X11Y25/INT_R.NR1END1->>GFAN1 INT_R_X13Y18/INT_R.SW2END0->>IMUX1 INT_R_X13Y18/INT_R.SW2END0->>WL1BEG_N3 INT_R_X13Y19/INT_R.WL1END3->>IMUX47 INT_R_X13Y20/INT_R.NL1BEG_N3->>IMUX21 INT_R_X13Y20/INT_R.NL1BEG_N3->>IMUX22 INT_R_X13Y20/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X13Y22/INT_R.SW2END0->>IMUX18 INT_R_X13Y22/INT_R.SW2END0->>WW2BEG0 INT_R_X13Y24/INT_R.NW2END0->>IMUX24 INT_R_X13Y25/INT_R.WL1END0->>IMUX2 INT_R_X15Y19/INT_R.ER1END1->>IMUX3 INT_R_X15Y23/INT_R.SE2END0->>IMUX1 INT_R_X15Y23/INT_R.SE2END0->>SW2BEG0 INT_R_X15Y23/INT_R.SE2END0->>WL1BEG_N3 INT_R_X15Y24/INT_R.ER1END1->>EE2BEG1 INT_R_X15Y24/INT_R.ER1END1->>IMUX19 INT_R_X15Y24/INT_R.ER1END1->>NR1BEG1 INT_R_X15Y25/INT_R.GFAN0->>IMUX17 INT_R_X15Y25/INT_R.NR1END1->>GFAN0 INT_R_X15Y25/INT_R.NR1END1->>IMUX11 INT_R_X15Y25/INT_R.NR1END1->>IMUX43 INT_R_X15Y25/INT_R.NW6END1->>SW2BEG0 INT_R_X15Y25/INT_R.NW6END1->>WR1BEG2 INT_R_X17Y21/INT_R.LOGIC_OUTS13->>NW6BEG1 INT_R_X17Y24/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 46, 

kd[15]_i_2_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX43 CLBLL_L_X14Y22/CLBLL_LL_B CLBLL_L_X14Y22/CLBLL_LL_D6 CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y23/CLBLL_IMUX16 CLBLL_L_X14Y23/CLBLL_L_B3 CLBLL_L_X14Y24/CLBLL_IMUX32 CLBLL_L_X14Y24/CLBLL_LL_C1 CLBLL_R_X15Y25/CLBLL_IMUX1 CLBLL_R_X15Y25/CLBLL_IMUX45 CLBLL_R_X15Y25/CLBLL_LL_A3 CLBLL_R_X15Y25/CLBLL_LL_D2 HCLK_L_X40Y26/HCLK_NE2BEG0 HCLK_R_X41Y26/HCLK_NE2END_S3_0 INT_L_X14Y22/IMUX_L43 INT_L_X14Y22/LOGIC_OUTS_L13 INT_L_X14Y22/NL1BEG0 INT_L_X14Y22/NL1END_S3_0 INT_L_X14Y23/IMUX_L16 INT_L_X14Y23/NL1END0 INT_L_X14Y23/NR1BEG0 INT_L_X14Y24/IMUX_L32 INT_L_X14Y24/NE2BEG0 INT_L_X14Y24/NR1END0 INT_L_X14Y25/NE2A0 INT_R_X15Y24/NE2END_S3_0 INT_R_X15Y25/IMUX1 INT_R_X15Y25/IMUX45 INT_R_X15Y25/NE2END0 INT_R_X15Y25/NL1BEG_N3 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y24/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X14Y22/INT_L.LOGIC_OUTS_L13->>IMUX_L43 INT_L_X14Y22/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X14Y23/INT_L.NL1END0->>IMUX_L16 INT_L_X14Y23/INT_L.NL1END0->>NR1BEG0 INT_L_X14Y24/INT_L.NR1END0->>IMUX_L32 INT_L_X14Y24/INT_L.NR1END0->>NE2BEG0 INT_R_X15Y25/INT_R.NE2END0->>IMUX1 INT_R_X15Y25/INT_R.NE2END0->>NL1BEG_N3 INT_R_X15Y25/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ki[15]_i_1_n_0 - 
wires: CLBLL_L_X14Y24/CLBLL_LL_C CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y25/CLBLL_FAN7 CLBLL_L_X14Y25/CLBLL_LL_CE CLBLL_L_X16Y23/CLBLL_FAN7 CLBLL_L_X16Y23/CLBLL_LL_CE CLBLL_L_X16Y24/CLBLL_EE2A2 CLBLL_R_X15Y24/CLBLL_EE2A2 HCLK_L_X40Y26/HCLK_NR1BEG2 INT_L_X14Y24/EE2BEG2 INT_L_X14Y24/LOGIC_OUTS_L14 INT_L_X14Y24/NR1BEG2 INT_L_X14Y25/FAN_ALT7 INT_L_X14Y25/FAN_L7 INT_L_X14Y25/NR1END2 INT_L_X16Y23/FAN_ALT7 INT_L_X16Y23/FAN_L7 INT_L_X16Y23/SL1END2 INT_L_X16Y24/EE2END2 INT_L_X16Y24/SL1BEG2 INT_R_X15Y24/EE2A2 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y25/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y23/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE INT_L_X14Y24/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X14Y24/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X14Y25/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y25/INT_L.NR1END2->>FAN_ALT7 INT_L_X16Y23/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y23/INT_L.SL1END2->>FAN_ALT7 INT_L_X16Y24/INT_L.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ki[0] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX10 CLBLL_L_X12Y23/CLBLL_L_A4 CLBLL_L_X12Y24/CLBLL_NW2A1 CLBLL_L_X14Y23/CLBLL_WW2A0 CLBLL_L_X16Y22/CLBLL_SW2A0 CLBLL_L_X16Y23/CLBLL_LL_AQ CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y23/CLBLL_WW2A0 CLBLL_R_X15Y22/CLBLL_SW2A0 CLBLM_R_X11Y24/CLBLM_IMUX0 CLBLM_R_X11Y24/CLBLM_L_A3 CLBLM_R_X11Y24/CLBLM_NW2A1 INT_L_X12Y23/IMUX_L10 INT_L_X12Y23/NW2BEG1 INT_L_X12Y23/WW2END0 INT_L_X12Y24/NW2A1 INT_L_X14Y23/NW2END1 INT_L_X14Y23/WW2BEG0 INT_L_X16Y22/SW2A0 INT_L_X16Y23/LOGIC_OUTS_L4 INT_L_X16Y23/SW2BEG0 INT_R_X11Y23/FAN_BOUNCE_S3_2 INT_R_X11Y24/FAN_ALT2 INT_R_X11Y24/FAN_BOUNCE2 INT_R_X11Y24/IMUX0 INT_R_X11Y24/NW2END1 INT_R_X13Y23/WW2A0 INT_R_X15Y22/NW2BEG1 INT_R_X15Y22/SW2END0 INT_R_X15Y23/NW2A1 VBRK_X34Y25/VBRK_NW2A1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X12Y23/INT_L.WW2END0->>IMUX_L10 INT_L_X12Y23/INT_L.WW2END0->>NW2BEG1 INT_L_X14Y23/INT_L.NW2END1->>WW2BEG0 INT_L_X16Y23/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X11Y24/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y24/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X11Y24/INT_R.NW2END1->>FAN_ALT2 INT_R_X15Y22/INT_R.SW2END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[10] - 
wires: CLBLL_L_X16Y23/CLBLL_LL_BQ CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y24/CLBLL_IMUX19 CLBLL_L_X16Y24/CLBLL_L_B2 CLBLL_R_X17Y24/CLBLL_IMUX11 CLBLL_R_X17Y24/CLBLL_LL_A4 INT_L_X16Y23/LOGIC_OUTS_L5 INT_L_X16Y23/NE2BEG1 INT_L_X16Y23/NR1BEG1 INT_L_X16Y24/IMUX_L19 INT_L_X16Y24/NE2A1 INT_L_X16Y24/NR1END1 INT_R_X17Y24/IMUX11 INT_R_X17Y24/NE2END1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X16Y23/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X16Y23/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X16Y24/INT_L.NR1END1->>IMUX_L19 INT_R_X17Y24/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[11] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX31 CLBLL_L_X16Y22/CLBLL_LL_C5 CLBLL_L_X16Y22/CLBLL_SW2A2 CLBLL_L_X16Y23/CLBLL_LL_CQ CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y21/CLBLL_IMUX13 CLBLL_R_X15Y21/CLBLL_L_B6 CLBLL_R_X15Y22/CLBLL_SW2A2 INT_L_X16Y22/IMUX_L31 INT_L_X16Y22/SR1END3 INT_L_X16Y22/SW2A2 INT_L_X16Y23/LOGIC_OUTS_L6 INT_L_X16Y23/SR1BEG3 INT_L_X16Y23/SR1END_N3_3 INT_L_X16Y23/SW2BEG2 INT_R_X15Y21/IMUX13 INT_R_X15Y21/SL1END2 INT_R_X15Y22/SL1BEG2 INT_R_X15Y22/SW2END2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X16Y22/INT_L.SR1END3->>IMUX_L31 INT_L_X16Y23/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X16Y23/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X15Y21/INT_R.SL1END2->>IMUX13 INT_R_X15Y22/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[12] - 
wires: CLBLL_L_X14Y22/CLBLL_WW2END0 CLBLL_L_X16Y22/CLBLL_SW2A3 CLBLL_L_X16Y23/CLBLL_LL_DQ CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y22/CLBLL_IMUX26 CLBLL_R_X13Y22/CLBLL_L_B4 CLBLL_R_X13Y22/CLBLL_WW2END0 CLBLL_R_X15Y22/CLBLL_IMUX47 CLBLL_R_X15Y22/CLBLL_LL_D5 CLBLL_R_X15Y22/CLBLL_SW2A3 INT_L_X14Y22/WW2A0 INT_L_X16Y22/SW2A3 INT_L_X16Y23/LOGIC_OUTS_L7 INT_L_X16Y23/SW2BEG3 INT_R_X13Y22/IMUX26 INT_R_X13Y22/WW2END0 INT_R_X15Y22/IMUX47 INT_R_X15Y22/SR1BEG_S0 INT_R_X15Y22/SW2END3 INT_R_X15Y22/WW2BEG0 INT_R_X15Y23/SW2END_N0_3 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X16Y23/INT_L.LOGIC_OUTS_L7->>SW2BEG3 INT_R_X13Y22/INT_R.WW2END0->>IMUX26 INT_R_X15Y22/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X15Y22/INT_R.SW2END3->>IMUX47 INT_R_X15Y22/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[13] - 
wires: CLBLL_L_X14Y25/CLBLL_LL_AQ CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y25/CLBLL_WR1END1 CLBLL_R_X13Y25/CLBLL_IMUX10 CLBLL_R_X13Y25/CLBLL_IMUX33 CLBLL_R_X13Y25/CLBLL_L_A4 CLBLL_R_X13Y25/CLBLL_L_C1 CLBLL_R_X13Y25/CLBLL_WR1END1 INT_L_X14Y25/LOGIC_OUTS_L4 INT_L_X14Y25/WR1BEG1 INT_R_X13Y25/IMUX10 INT_R_X13Y25/IMUX33 INT_R_X13Y25/WR1END1 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X14Y25/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X13Y25/INT_R.WR1END1->>IMUX10 INT_R_X13Y25/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[14] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX20 CLBLL_L_X12Y25/CLBLL_L_C2 CLBLL_L_X12Y25/CLBLL_WL1END0 CLBLL_L_X14Y25/CLBLL_LL_BQ CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y25/CLBLL_WW2A1 CLBLL_R_X13Y25/CLBLL_WW2A1 CLBLM_R_X11Y25/CLBLM_IMUX25 CLBLM_R_X11Y25/CLBLM_L_B5 CLBLM_R_X11Y25/CLBLM_WL1END0 INT_L_X12Y25/IMUX_L20 INT_L_X12Y25/WL1BEG0 INT_L_X12Y25/WW2END1 INT_L_X14Y25/LOGIC_OUTS_L5 INT_L_X14Y25/WW2BEG1 INT_R_X11Y25/IMUX25 INT_R_X11Y25/WL1END0 INT_R_X13Y25/WW2A1 VBRK_X34Y27/VBRK_WL1END0 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X12Y25/INT_L.WW2END1->>IMUX_L20 INT_L_X12Y25/INT_L.WW2END1->>WL1BEG0 INT_L_X14Y25/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X11Y25/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[15] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX15 CLBLL_L_X12Y25/CLBLL_IMUX46 CLBLL_L_X12Y25/CLBLL_LL_B1 CLBLL_L_X12Y25/CLBLL_L_D5 CLBLL_L_X14Y25/CLBLL_LL_CQ CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS6 CLBLL_L_X14Y25/CLBLL_WW2A2 CLBLL_R_X13Y25/CLBLL_WW2A2 INT_L_X12Y25/BYP_ALT3 INT_L_X12Y25/BYP_BOUNCE3 INT_L_X12Y25/IMUX_L15 INT_L_X12Y25/IMUX_L46 INT_L_X12Y25/WW2END2 INT_L_X12Y26/BYP_BOUNCE_N3_3 INT_L_X14Y25/LOGIC_OUTS_L6 INT_L_X14Y25/WW2BEG2 INT_R_X13Y25/WW2A2 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X12Y25/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X12Y25/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X12Y25/INT_L.WW2END2->>BYP_ALT3 INT_L_X12Y25/INT_L.WW2END2->>IMUX_L46 INT_L_X14Y25/INT_L.LOGIC_OUTS_L6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX36 CLBLL_L_X12Y24/CLBLL_L_D2 CLBLL_L_X12Y25/CLBLL_IMUX31 CLBLL_L_X12Y25/CLBLL_LL_C5 CLBLL_L_X14Y25/CLBLL_LL_DQ CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS7 CLBLL_L_X14Y25/CLBLL_WL1END2 CLBLL_L_X14Y25/CLBLL_WW2A3 CLBLL_R_X13Y25/CLBLL_WL1END2 CLBLL_R_X13Y25/CLBLL_WW2A3 HCLK_R_X37Y26/HCLK_SW2END2 INT_L_X12Y24/IMUX_L36 INT_L_X12Y24/SW2END2 INT_L_X12Y25/IMUX_L31 INT_L_X12Y25/WW2END3 INT_L_X12Y26/WW2END_N0_3 INT_L_X14Y25/LOGIC_OUTS_L7 INT_L_X14Y25/WL1BEG2 INT_L_X14Y25/WW2BEG3 INT_R_X13Y24/SW2A2 INT_R_X13Y25/SW2BEG2 INT_R_X13Y25/WL1END2 INT_R_X13Y25/WW2A3 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X12Y24/INT_L.SW2END2->>IMUX_L36 INT_L_X12Y25/INT_L.WW2END3->>IMUX_L31 INT_L_X14Y25/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_L_X14Y25/INT_L.LOGIC_OUTS_L7->>WW2BEG3 INT_R_X13Y25/INT_R.WL1END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[2] - 
wires: CLBLL_L_X14Y25/CLBLL_LL_AMUX CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y25/CLBLL_WR1END3 CLBLL_R_X13Y24/CLBLL_IMUX39 CLBLL_R_X13Y24/CLBLL_L_D3 CLBLL_R_X13Y25/CLBLL_IMUX16 CLBLL_R_X13Y25/CLBLL_L_B3 CLBLL_R_X13Y25/CLBLL_WR1END3 HCLK_R_X37Y26/HCLK_SR1BEG3 HCLK_R_X37Y26/HCLK_SR1END_N3_3 INT_L_X14Y25/LOGIC_OUTS_L20 INT_L_X14Y25/WR1BEG3 INT_R_X13Y24/IMUX39 INT_R_X13Y24/SR1END3 INT_R_X13Y25/IMUX16 INT_R_X13Y25/SR1BEG3 INT_R_X13Y25/SR1END_N3_3 INT_R_X13Y25/WR1END3 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X14Y25/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X13Y24/INT_R.SR1END3->>IMUX39 INT_R_X13Y25/INT_R.SR1END_N3_3->>IMUX16 INT_R_X13Y25/INT_R.WR1END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[3] - 
wires: CLBLL_L_X16Y23/CLBLL_LL_AMUX CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y23/CLBLL_WR1END3 CLBLL_R_X15Y23/CLBLL_IMUX14 CLBLL_R_X15Y23/CLBLL_IMUX29 CLBLL_R_X15Y23/CLBLL_LL_C2 CLBLL_R_X15Y23/CLBLL_L_B1 CLBLL_R_X15Y23/CLBLL_WR1END3 INT_L_X16Y23/LOGIC_OUTS_L20 INT_L_X16Y23/WR1BEG3 INT_R_X15Y23/IMUX14 INT_R_X15Y23/IMUX29 INT_R_X15Y23/WR1END3 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X16Y23/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X15Y23/INT_R.WR1END3->>IMUX14 INT_R_X15Y23/INT_R.WR1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[4] - 
wires: CLBLL_L_X16Y23/CLBLL_LL_BMUX CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS21 CLBLL_L_X16Y24/CLBLL_IMUX42 CLBLL_L_X16Y24/CLBLL_L_D6 CLBLL_R_X17Y24/CLBLL_IMUX17 CLBLL_R_X17Y24/CLBLL_LL_B3 HCLK_L_X44Y26/HCLK_SL1END1 HCLK_R_X45Y26/HCLK_NR1BEG0 INT_L_X16Y23/ER1BEG_S0 INT_L_X16Y23/LOGIC_OUTS_L21 INT_L_X16Y24/ER1BEG0 INT_L_X16Y24/IMUX_L42 INT_L_X16Y24/SL1END1 INT_L_X16Y25/SL1BEG1 INT_L_X16Y25/SR1END1 INT_L_X16Y26/SR1BEG1 INT_L_X16Y26/WR1END1 INT_R_X17Y24/ER1END0 INT_R_X17Y24/IMUX17 INT_R_X17Y24/NR1BEG0 INT_R_X17Y25/NR1BEG0 INT_R_X17Y25/NR1END0 INT_R_X17Y26/NR1END0 INT_R_X17Y26/WR1BEG1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X16Y23/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X16Y24/INT_L.SL1END1->>IMUX_L42 INT_L_X16Y25/INT_L.SR1END1->>SL1BEG1 INT_L_X16Y26/INT_L.WR1END1->>SR1BEG1 INT_R_X17Y24/INT_R.ER1END0->>IMUX17 INT_R_X17Y24/INT_R.ER1END0->>NR1BEG0 INT_R_X17Y25/INT_R.NR1END0->>NR1BEG0 INT_R_X17Y26/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[5] - 
wires: CLBLL_L_X14Y25/CLBLL_LL_BMUX CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS21 CLBLL_L_X14Y26/CLBLL_IMUX6 CLBLL_L_X14Y26/CLBLL_L_A1 CLBLL_R_X15Y26/CLBLL_IMUX32 CLBLL_R_X15Y26/CLBLL_LL_C1 INT_L_X14Y25/ER1BEG_S0 INT_L_X14Y25/LOGIC_OUTS_L21 INT_L_X14Y25/NR1BEG3 INT_L_X14Y26/ER1BEG0 INT_L_X14Y26/IMUX_L6 INT_L_X14Y26/NR1END3 INT_R_X15Y26/ER1END0 INT_R_X15Y26/IMUX32 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X14Y25/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X14Y25/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X14Y26/INT_L.NR1END3->>IMUX_L6 INT_R_X15Y26/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[6] - 
wires: CLBLL_L_X16Y22/CLBLL_WL1END3 CLBLL_L_X16Y23/CLBLL_LL_CMUX CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS22 CLBLL_L_X16Y23/CLBLL_WR1END1 CLBLL_R_X15Y22/CLBLL_IMUX46 CLBLL_R_X15Y22/CLBLL_L_D5 CLBLL_R_X15Y22/CLBLL_WL1END3 CLBLL_R_X15Y23/CLBLL_IMUX34 CLBLL_R_X15Y23/CLBLL_L_C6 CLBLL_R_X15Y23/CLBLL_WR1END1 INT_L_X16Y22/WL1BEG3 INT_L_X16Y23/LOGIC_OUTS_L22 INT_L_X16Y23/WL1BEG_N3 INT_L_X16Y23/WR1BEG1 INT_R_X15Y22/IMUX46 INT_R_X15Y22/WL1END3 INT_R_X15Y23/IMUX34 INT_R_X15Y23/WL1END_N1_3 INT_R_X15Y23/WR1END1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X16Y23/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_L_X16Y23/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X15Y22/INT_R.WL1END3->>IMUX46 INT_R_X15Y23/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[7] - 
wires: CLBLL_L_X16Y21/CLBLL_ER1BEG3 CLBLL_L_X16Y21/CLBLL_SW2A2 CLBLL_L_X16Y22/CLBLL_IMUX0 CLBLL_L_X16Y22/CLBLL_L_A3 CLBLL_L_X16Y23/CLBLL_IMUX21 CLBLL_L_X16Y23/CLBLL_LL_DMUX CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS23 CLBLL_L_X16Y23/CLBLL_L_C4 CLBLL_R_X15Y21/CLBLL_ER1BEG3 CLBLL_R_X15Y21/CLBLL_SW2A2 INT_L_X16Y21/ER1END3 INT_L_X16Y21/NE2BEG3 INT_L_X16Y21/SW2A2 INT_L_X16Y22/ER1END_N3_3 INT_L_X16Y22/IMUX_L0 INT_L_X16Y22/NE2A3 INT_L_X16Y22/SR1END2 INT_L_X16Y22/SW2BEG2 INT_L_X16Y23/IMUX_L21 INT_L_X16Y23/LOGIC_OUTS_L23 INT_L_X16Y23/NW2END3 INT_L_X16Y23/SR1BEG2 INT_R_X15Y21/ER1BEG3 INT_R_X15Y21/SW2END2 INT_R_X17Y22/NE2END3 INT_R_X17Y22/NW2BEG3 INT_R_X17Y23/NW2A3 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X16Y23/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X16Y21/INT_L.ER1END3->>NE2BEG3 INT_L_X16Y22/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X16Y22/INT_L.SR1END2->>SW2BEG2 INT_L_X16Y23/INT_L.LOGIC_OUTS_L23->>SR1BEG2 INT_L_X16Y23/INT_L.NW2END3->>IMUX_L21 INT_R_X15Y21/INT_R.SW2END2->>ER1BEG3 INT_R_X17Y22/INT_R.NE2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[8] - 
wires: CLBLL_L_X14Y25/CLBLL_LL_CMUX CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS22 CLBLL_R_X15Y25/CLBLL_IMUX14 CLBLL_R_X15Y25/CLBLL_L_B1 CLBLL_R_X15Y26/CLBLL_IMUX23 CLBLL_R_X15Y26/CLBLL_L_C3 INT_L_X14Y25/LOGIC_OUTS_L22 INT_L_X14Y25/NN2BEG0 INT_L_X14Y26/EL1BEG3 INT_L_X14Y26/NN2A0 INT_L_X14Y26/NN2END_S2_0 INT_L_X14Y27/EL1BEG_N3 INT_L_X14Y27/NN2END0 INT_R_X15Y25/IMUX14 INT_R_X15Y25/SL1END3 INT_R_X15Y26/EL1END3 INT_R_X15Y26/IMUX23 INT_R_X15Y26/SL1BEG3 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X14Y25/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X14Y27/INT_L.NN2END0->>EL1BEG_N3 INT_R_X15Y25/INT_R.SL1END3->>IMUX14 INT_R_X15Y26/INT_R.EL1END3->>IMUX23 INT_R_X15Y26/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ki[9] - 
wires: CLBLL_L_X14Y25/CLBLL_LL_DMUX CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS23 CLBLL_R_X15Y25/CLBLL_IMUX37 CLBLL_R_X15Y25/CLBLL_L_D4 CLBLL_R_X15Y26/CLBLL_IMUX44 CLBLL_R_X15Y26/CLBLL_LL_D4 INT_L_X14Y25/ER1BEG2 INT_L_X14Y25/LOGIC_OUTS_L23 INT_R_X15Y25/ER1END2 INT_R_X15Y25/IMUX37 INT_R_X15Y25/NR1BEG2 INT_R_X15Y26/IMUX44 INT_R_X15Y26/NR1END2 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y25/INT_L.LOGIC_OUTS_L23->>ER1BEG2 INT_R_X15Y25/INT_R.ER1END2->>IMUX37 INT_R_X15Y25/INT_R.ER1END2->>NR1BEG2 INT_R_X15Y26/INT_R.NR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[15]_i_1_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_FAN7 CLBLL_L_X14Y23/CLBLL_LL_CE CLBLL_L_X14Y26/CLBLL_FAN7 CLBLL_L_X14Y26/CLBLL_LL_CE CLBLL_L_X16Y24/CLBLL_FAN7 CLBLL_L_X16Y24/CLBLL_LL_CE CLBLL_L_X16Y24/CLBLL_SE2A0 CLBLL_L_X16Y24/CLBLL_SE2A2 CLBLL_L_X16Y25/CLBLL_WR1END1 CLBLL_R_X15Y24/CLBLL_SE2A0 CLBLL_R_X15Y24/CLBLL_SE2A2 CLBLL_R_X15Y25/CLBLL_FAN6 CLBLL_R_X15Y25/CLBLL_LL_A CLBLL_R_X15Y25/CLBLL_LL_AMUX CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS12 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y25/CLBLL_L_CE CLBLL_R_X15Y25/CLBLL_WR1END1 HCLK_L_X44Y26/HCLK_NR1BEG0 HCLK_R_X41Y26/HCLK_SE2A0 HCLK_R_X41Y26/HCLK_SE2A2 HCLK_R_X41Y26/HCLK_SW2END2 INT_L_X14Y23/FAN_ALT7 INT_L_X14Y23/FAN_L7 INT_L_X14Y23/SL1END2 INT_L_X14Y24/SL1BEG2 INT_L_X14Y24/SW2END2 INT_L_X14Y26/FAN_ALT7 INT_L_X14Y26/FAN_L7 INT_L_X14Y26/NW2END2 INT_L_X16Y24/FAN_ALT7 INT_L_X16Y24/FAN_L7 INT_L_X16Y24/NR1BEG0 INT_L_X16Y24/SE2END0 INT_L_X16Y24/SE2END2 INT_L_X16Y25/NR1END0 INT_L_X16Y25/WR1BEG1 INT_R_X15Y24/SE2A0 INT_R_X15Y24/SE2A2 INT_R_X15Y24/SW2A2 INT_R_X15Y25/FAN6 INT_R_X15Y25/FAN_ALT6 INT_R_X15Y25/LOGIC_OUTS12 INT_R_X15Y25/LOGIC_OUTS20 INT_R_X15Y25/NW2BEG2 INT_R_X15Y25/SE2BEG0 INT_R_X15Y25/SE2BEG2 INT_R_X15Y25/SW2BEG2 INT_R_X15Y25/WR1END1 INT_R_X15Y26/NW2A2 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y26/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y24/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y25/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y23/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y23/INT_L.SL1END2->>FAN_ALT7 INT_L_X14Y24/INT_L.SW2END2->>SL1BEG2 INT_L_X14Y26/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y26/INT_L.NW2END2->>FAN_ALT7 INT_L_X16Y24/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y24/INT_L.SE2END0->>NR1BEG0 INT_L_X16Y24/INT_L.SE2END2->>FAN_ALT7 INT_L_X16Y25/INT_L.NR1END0->>WR1BEG1 INT_R_X15Y25/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y25/INT_R.LOGIC_OUTS12->>SE2BEG0 INT_R_X15Y25/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X15Y25/INT_R.LOGIC_OUTS20->>SE2BEG2 INT_R_X15Y25/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X15Y25/INT_R.WR1END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

kp[0] - 
wires: CLBLL_L_X12Y24/CLBLL_WW2END0 CLBLL_L_X14Y24/CLBLL_WW2END0 CLBLL_L_X16Y24/CLBLL_LL_AQ CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS4 CLBLL_L_X16Y24/CLBLL_WR1END1 CLBLL_R_X13Y24/CLBLL_IMUX25 CLBLL_R_X13Y24/CLBLL_L_B5 CLBLL_R_X13Y24/CLBLL_WW2END0 CLBLL_R_X15Y24/CLBLL_WR1END1 CLBLM_R_X11Y24/CLBLM_IMUX10 CLBLM_R_X11Y24/CLBLM_L_A4 CLBLM_R_X11Y24/CLBLM_WW2END0 INT_L_X12Y24/WW2A0 INT_L_X14Y24/WW2A0 INT_L_X16Y24/LOGIC_OUTS_L4 INT_L_X16Y24/WR1BEG1 INT_R_X11Y24/IMUX10 INT_R_X11Y24/WW2END0 INT_R_X13Y24/IMUX25 INT_R_X13Y24/WW2BEG0 INT_R_X13Y24/WW2END0 INT_R_X15Y24/WR1END1 INT_R_X15Y24/WW2BEG0 VBRK_X34Y25/VBRK_WW2END0 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X16Y24/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X11Y24/INT_R.WW2END0->>IMUX10 INT_R_X13Y24/INT_R.WW2END0->>IMUX25 INT_R_X13Y24/INT_R.WW2END0->>WW2BEG0 INT_R_X15Y24/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[10] - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX26 CLBLL_L_X16Y24/CLBLL_LL_BQ CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS5 CLBLL_L_X16Y24/CLBLL_L_B4 CLBLL_R_X17Y24/CLBLL_IMUX16 CLBLL_R_X17Y24/CLBLL_L_B3 INT_L_X16Y24/EL1BEG0 INT_L_X16Y24/IMUX_L26 INT_L_X16Y24/LOGIC_OUTS_L5 INT_R_X17Y23/EL1END_S3_0 INT_R_X17Y24/EL1END0 INT_R_X17Y24/IMUX16 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X16Y24/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X16Y24/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_R_X17Y24/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[11] - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX0 CLBLL_L_X14Y22/CLBLL_L_A3 CLBLL_L_X16Y22/CLBLL_IMUX22 CLBLL_L_X16Y22/CLBLL_LL_C3 CLBLL_L_X16Y22/CLBLL_WW2A2 CLBLL_L_X16Y24/CLBLL_LL_CQ CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y22/CLBLL_WW2A2 INT_L_X14Y21/SR1END3 INT_L_X14Y22/IMUX_L0 INT_L_X14Y22/SR1BEG3 INT_L_X14Y22/SR1END_N3_3 INT_L_X14Y22/WW2END2 INT_L_X16Y22/IMUX_L22 INT_L_X16Y22/SS2END2 INT_L_X16Y22/WW2BEG2 INT_L_X16Y23/SS2A2 INT_L_X16Y24/LOGIC_OUTS_L6 INT_L_X16Y24/SS2BEG2 INT_R_X15Y22/WW2A2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X14Y22/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X14Y22/INT_L.WW2END2->>SR1BEG3 INT_L_X16Y22/INT_L.SS2END2->>IMUX_L22 INT_L_X16Y22/INT_L.SS2END2->>WW2BEG2 INT_L_X16Y24/INT_L.LOGIC_OUTS_L6->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[12] - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX19 CLBLL_L_X14Y22/CLBLL_L_B2 CLBLL_L_X14Y23/CLBLL_LL_AQ CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y22/CLBLL_IMUX38 CLBLL_R_X15Y22/CLBLL_LL_D3 INT_L_X14Y22/EL1BEG3 INT_L_X14Y22/IMUX_L19 INT_L_X14Y22/SR1END1 INT_L_X14Y23/EL1BEG_N3 INT_L_X14Y23/LOGIC_OUTS_L4 INT_L_X14Y23/SR1BEG1 INT_R_X15Y22/EL1END3 INT_R_X15Y22/IMUX38 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X14Y22/INT_L.SR1END1->>IMUX_L19 INT_L_X14Y23/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X14Y23/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_R_X15Y22/INT_R.EL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[13] - 
wires: CLBLL_L_X14Y23/CLBLL_LL_BQ CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y23/CLBLL_WL1END0 CLBLL_R_X13Y23/CLBLL_IMUX16 CLBLL_R_X13Y23/CLBLL_L_B3 CLBLL_R_X13Y23/CLBLL_WL1END0 CLBLL_R_X13Y25/CLBLL_IMUX34 CLBLL_R_X13Y25/CLBLL_L_C6 HCLK_R_X37Y26/HCLK_NN2A1 INT_L_X14Y23/LOGIC_OUTS_L5 INT_L_X14Y23/WL1BEG0 INT_R_X13Y22/FAN_BOUNCE_S3_2 INT_R_X13Y23/FAN_ALT2 INT_R_X13Y23/FAN_BOUNCE2 INT_R_X13Y23/IMUX16 INT_R_X13Y23/NN2BEG1 INT_R_X13Y23/WL1END0 INT_R_X13Y24/NN2A1 INT_R_X13Y25/IMUX34 INT_R_X13Y25/NN2END1 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X14Y23/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X13Y23/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X13Y23/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X13Y23/INT_R.WL1END0->>FAN_ALT2 INT_R_X13Y23/INT_R.WL1END0->>NN2BEG1 INT_R_X13Y25/INT_R.NN2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[14] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX21 CLBLL_L_X12Y25/CLBLL_L_C4 CLBLL_L_X12Y26/CLBLL_IMUX10 CLBLL_L_X12Y26/CLBLL_L_A4 CLBLL_L_X14Y25/CLBLL_WL1END3 CLBLL_L_X14Y26/CLBLL_LL_AQ CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y25/CLBLL_WL1END3 INT_L_X12Y25/IMUX_L21 INT_L_X12Y25/WL1END2 INT_L_X12Y26/IMUX_L10 INT_L_X12Y26/WR1END1 INT_L_X14Y25/WL1BEG3 INT_L_X14Y26/LOGIC_OUTS_L4 INT_L_X14Y26/WL1BEG_N3 INT_R_X13Y25/WL1BEG2 INT_R_X13Y25/WL1END3 INT_R_X13Y26/WL1END_N1_3 INT_R_X13Y26/WR1BEG1 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y26/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y25/INT_L.WL1END2->>IMUX_L21 INT_L_X12Y26/INT_L.WR1END1->>IMUX_L10 INT_L_X14Y26/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X13Y25/INT_R.WL1END3->>WL1BEG2 INT_R_X13Y26/INT_R.WL1END_N1_3->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[15] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX37 CLBLL_L_X12Y25/CLBLL_L_D4 CLBLL_L_X12Y26/CLBLL_WL1END0 CLBLL_L_X12Y26/CLBLL_WR1END3 CLBLL_L_X12Y29/CLBLL_IMUX4 CLBLL_L_X12Y29/CLBLL_LL_A6 CLBLL_L_X14Y26/CLBLL_LL_BQ CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y26/CLBLL_WW2A1 CLBLL_R_X13Y26/CLBLL_WW2A1 CLBLM_R_X11Y26/CLBLM_IMUX1 CLBLM_R_X11Y26/CLBLM_IMUX18 CLBLM_R_X11Y26/CLBLM_IMUX22 CLBLM_R_X11Y26/CLBLM_IMUX40 CLBLM_R_X11Y26/CLBLM_M_A3 CLBLM_R_X11Y26/CLBLM_M_B2 CLBLM_R_X11Y26/CLBLM_M_C3 CLBLM_R_X11Y26/CLBLM_M_D1 CLBLM_R_X11Y26/CLBLM_WL1END0 CLBLM_R_X11Y26/CLBLM_WR1END3 CLBLM_R_X11Y27/CLBLM_IMUX11 CLBLM_R_X11Y27/CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_IMUX0 CLBLM_R_X11Y28/CLBLM_IMUX12 CLBLM_R_X11Y28/CLBLM_IMUX13 CLBLM_R_X11Y28/CLBLM_IMUX21 CLBLM_R_X11Y28/CLBLM_IMUX4 CLBLM_R_X11Y28/CLBLM_L_A3 CLBLM_R_X11Y28/CLBLM_L_B6 CLBLM_R_X11Y28/CLBLM_L_C4 CLBLM_R_X11Y28/CLBLM_M_A6 CLBLM_R_X11Y28/CLBLM_M_B6 CLBLM_R_X11Y29/CLBLM_IMUX0 CLBLM_R_X11Y29/CLBLM_IMUX24 CLBLM_R_X11Y29/CLBLM_IMUX8 CLBLM_R_X11Y29/CLBLM_L_A3 CLBLM_R_X11Y29/CLBLM_M_A5 CLBLM_R_X11Y29/CLBLM_M_B5 CLBLM_R_X11Y30/CLBLM_IMUX4 CLBLM_R_X11Y30/CLBLM_M_A6 INT_L_X12Y25/IMUX_L37 INT_L_X12Y25/SR1END2 INT_L_X12Y26/NN2BEG2 INT_L_X12Y26/SR1BEG2 INT_L_X12Y26/WL1BEG0 INT_L_X12Y26/WR1BEG3 INT_L_X12Y26/WW2END1 INT_L_X12Y27/NN2A2 INT_L_X12Y28/NN2END2 INT_L_X12Y28/NR1BEG2 INT_L_X12Y29/IMUX_L4 INT_L_X12Y29/NR1END2 INT_L_X14Y26/LOGIC_OUTS_L5 INT_L_X14Y26/WW2BEG1 INT_R_X11Y26/IMUX1 INT_R_X11Y26/IMUX18 INT_R_X11Y26/IMUX22 INT_R_X11Y26/IMUX40 INT_R_X11Y26/NL1BEG0 INT_R_X11Y26/NL1BEG2 INT_R_X11Y26/NL1END_S3_0 INT_R_X11Y26/WL1END0 INT_R_X11Y26/WR1END3 INT_R_X11Y27/IMUX11 INT_R_X11Y27/NL1END0 INT_R_X11Y27/NL1END2 INT_R_X11Y27/NN2BEG0 INT_R_X11Y27/NR1BEG0 INT_R_X11Y27/NR1BEG2 INT_R_X11Y28/IMUX0 INT_R_X11Y28/IMUX12 INT_R_X11Y28/IMUX13 INT_R_X11Y28/IMUX21 INT_R_X11Y28/IMUX4 INT_R_X11Y28/NN2A0 INT_R_X11Y28/NN2BEG2 INT_R_X11Y28/NN2END_S2_0 INT_R_X11Y28/NR1END0 INT_R_X11Y28/NR1END2 INT_R_X11Y29/IMUX0 INT_R_X11Y29/IMUX24 INT_R_X11Y29/IMUX8 INT_R_X11Y29/NN2A2 INT_R_X11Y29/NN2END0 INT_R_X11Y30/IMUX4 INT_R_X11Y30/NN2END2 INT_R_X13Y26/WW2A1 VBRK_X34Y28/VBRK_WL1END0 VBRK_X34Y28/VBRK_WR1END3 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y26/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X12Y25/INT_L.SR1END2->>IMUX_L37 INT_L_X12Y26/INT_L.WW2END1->>NN2BEG2 INT_L_X12Y26/INT_L.WW2END1->>SR1BEG2 INT_L_X12Y26/INT_L.WW2END1->>WL1BEG0 INT_L_X12Y26/INT_L.WW2END1->>WR1BEG3 INT_L_X12Y28/INT_L.NN2END2->>NR1BEG2 INT_L_X12Y29/INT_L.NR1END2->>IMUX_L4 INT_L_X14Y26/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X11Y26/INT_R.WL1END0->>IMUX1 INT_R_X11Y26/INT_R.WL1END0->>IMUX18 INT_R_X11Y26/INT_R.WL1END0->>IMUX40 INT_R_X11Y26/INT_R.WL1END0->>NL1BEG0 INT_R_X11Y26/INT_R.WR1END3->>IMUX22 INT_R_X11Y26/INT_R.WR1END3->>NL1BEG2 INT_R_X11Y27/INT_R.NL1END0->>NN2BEG0 INT_R_X11Y27/INT_R.NL1END0->>NR1BEG0 INT_R_X11Y27/INT_R.NL1END2->>IMUX11 INT_R_X11Y27/INT_R.NL1END2->>NR1BEG2 INT_R_X11Y28/INT_R.NR1END0->>IMUX0 INT_R_X11Y28/INT_R.NR1END2->>IMUX12 INT_R_X11Y28/INT_R.NR1END2->>IMUX13 INT_R_X11Y28/INT_R.NR1END2->>IMUX21 INT_R_X11Y28/INT_R.NR1END2->>IMUX4 INT_R_X11Y28/INT_R.NR1END2->>NN2BEG2 INT_R_X11Y29/INT_R.NN2END0->>IMUX0 INT_R_X11Y29/INT_R.NN2END0->>IMUX24 INT_R_X11Y29/INT_R.NN2END0->>IMUX8 INT_R_X11Y30/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

kp[1] - 
wires: CLBLL_L_X12Y23/CLBLL_WW4C2 CLBLL_L_X12Y24/CLBLL_EE2A1 CLBLL_L_X12Y24/CLBLL_IMUX3 CLBLL_L_X12Y24/CLBLL_IMUX42 CLBLL_L_X12Y24/CLBLL_L_A2 CLBLL_L_X12Y24/CLBLL_L_D6 CLBLL_L_X14Y23/CLBLL_LL_CQ CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS6 CLBLL_L_X14Y23/CLBLL_WW4A2 CLBLL_R_X13Y23/CLBLL_WW4A2 CLBLM_R_X11Y23/CLBLM_WW4C2 CLBLM_R_X11Y24/CLBLM_EE2A1 INT_L_X10Y23/NL1BEG1 INT_L_X10Y23/WW4END2 INT_L_X10Y24/EE2BEG1 INT_L_X10Y24/NL1END1 INT_L_X12Y23/WW4B2 INT_L_X12Y24/EE2END1 INT_L_X12Y24/IMUX_L3 INT_L_X12Y24/IMUX_L42 INT_L_X14Y23/LOGIC_OUTS_L6 INT_L_X14Y23/WW4BEG2 INT_R_X11Y23/WW4C2 INT_R_X11Y24/EE2A1 INT_R_X13Y23/WW4A2 VBRK_X34Y24/VBRK_WW4C2 VBRK_X34Y25/VBRK_EE2A1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X10Y23/INT_L.WW4END2->>NL1BEG1 INT_L_X10Y24/INT_L.NL1END1->>EE2BEG1 INT_L_X12Y24/INT_L.EE2END1->>IMUX_L3 INT_L_X12Y24/INT_L.EE2END1->>IMUX_L42 INT_L_X14Y23/INT_L.LOGIC_OUTS_L6->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[2] - 
wires: CLBLL_L_X14Y23/CLBLL_LL_DQ CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS7 CLBLL_L_X14Y24/CLBLL_NW2A3 CLBLL_R_X13Y24/CLBLL_IMUX30 CLBLL_R_X13Y24/CLBLL_IMUX46 CLBLL_R_X13Y24/CLBLL_L_C5 CLBLL_R_X13Y24/CLBLL_L_D5 CLBLL_R_X13Y24/CLBLL_NW2A3 INT_L_X14Y23/LOGIC_OUTS_L7 INT_L_X14Y23/NW2BEG3 INT_L_X14Y24/NW2A3 INT_R_X13Y24/IMUX30 INT_R_X13Y24/IMUX46 INT_R_X13Y24/NW2END3 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X14Y23/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_R_X13Y24/INT_R.NW2END3->>IMUX30 INT_R_X13Y24/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[3] - 
wires: CLBLL_L_X14Y23/CLBLL_LL_AMUX CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y23/CLBLL_WL1END1 CLBLL_R_X13Y23/CLBLL_IMUX19 CLBLL_R_X13Y23/CLBLL_L_B2 CLBLL_R_X13Y23/CLBLL_WL1END1 CLBLL_R_X15Y23/CLBLL_IMUX31 CLBLL_R_X15Y23/CLBLL_LL_C5 INT_L_X14Y23/ER1BEG3 INT_L_X14Y23/LOGIC_OUTS_L20 INT_L_X14Y23/WL1BEG1 INT_R_X13Y23/IMUX19 INT_R_X13Y23/WL1END1 INT_R_X15Y23/ER1END3 INT_R_X15Y23/IMUX31 INT_R_X15Y24/ER1END_N3_3 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X14Y23/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_L_X14Y23/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X13Y23/INT_R.WL1END1->>IMUX19 INT_R_X15Y23/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[4] - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX46 CLBLL_L_X16Y24/CLBLL_LL_DQ CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS7 CLBLL_L_X16Y24/CLBLL_L_D5 CLBLL_R_X17Y24/CLBLL_IMUX0 CLBLL_R_X17Y24/CLBLL_L_A3 HCLK_L_X44Y26/HCLK_ER1BEG_S0 HCLK_R_X45Y26/HCLK_SL1END0 INT_L_X16Y24/ER1BEG_S0 INT_L_X16Y24/IMUX_L46 INT_L_X16Y24/LOGIC_OUTS_L7 INT_L_X16Y25/ER1BEG0 INT_R_X17Y24/IMUX0 INT_R_X17Y24/SL1END0 INT_R_X17Y25/ER1END0 INT_R_X17Y25/SL1BEG0 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X16Y24/INT_L.LOGIC_OUTS_L7->>ER1BEG_S0 INT_L_X16Y24/INT_L.LOGIC_OUTS_L7->>IMUX_L46 INT_R_X17Y24/INT_R.SL1END0->>IMUX0 INT_R_X17Y25/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[5] - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX10 CLBLL_L_X14Y22/CLBLL_L_A4 CLBLL_L_X14Y26/CLBLL_IMUX3 CLBLL_L_X14Y26/CLBLL_L_A2 CLBLL_L_X16Y24/CLBLL_LL_AMUX CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS20 CLBLL_L_X16Y24/CLBLL_SW4A2 CLBLL_L_X16Y26/CLBLL_WW2A1 CLBLL_R_X15Y24/CLBLL_SW4A2 CLBLL_R_X15Y26/CLBLL_WW2A1 HCLK_L_X44Y26/HCLK_NN2BEG2 INT_L_X14Y20/NL1BEG2 INT_L_X14Y20/SW6END2 INT_L_X14Y21/NL1BEG1 INT_L_X14Y21/NL1END2 INT_L_X14Y22/IMUX_L10 INT_L_X14Y22/NL1END1 INT_L_X14Y26/IMUX_L3 INT_L_X14Y26/WW2END1 INT_L_X16Y24/LOGIC_OUTS_L20 INT_L_X16Y24/NN2BEG2 INT_L_X16Y24/SW6BEG2 INT_L_X16Y25/NN2A2 INT_L_X16Y26/NN2END2 INT_L_X16Y26/WW2BEG1 INT_R_X15Y20/SW6E2 INT_R_X15Y21/SW6D2 INT_R_X15Y22/SW6C2 INT_R_X15Y23/SW6B2 INT_R_X15Y24/SW6A2 INT_R_X15Y26/WW2A1 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y20/INT_L.SW6END2->>NL1BEG2 INT_L_X14Y21/INT_L.NL1END2->>NL1BEG1 INT_L_X14Y22/INT_L.NL1END1->>IMUX_L10 INT_L_X14Y26/INT_L.WW2END1->>IMUX_L3 INT_L_X16Y24/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X16Y24/INT_L.LOGIC_OUTS_L20->>SW6BEG2 INT_L_X16Y26/INT_L.NN2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[6] - 
wires: CLBLL_L_X14Y23/CLBLL_LL_BMUX CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS21 CLBLL_R_X15Y22/CLBLL_IMUX41 CLBLL_R_X15Y22/CLBLL_IMUX9 CLBLL_R_X15Y22/CLBLL_L_A5 CLBLL_R_X15Y22/CLBLL_L_D1 INT_L_X14Y23/ER1BEG_S0 INT_L_X14Y23/LOGIC_OUTS_L21 INT_L_X14Y24/ER1BEG0 INT_R_X15Y22/IMUX41 INT_R_X15Y22/IMUX9 INT_R_X15Y22/SS2END0 INT_R_X15Y23/SS2A0 INT_R_X15Y24/ER1END0 INT_R_X15Y24/SS2BEG0 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X14Y23/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_R_X15Y22/INT_R.SS2END0->>IMUX41 INT_R_X15Y22/INT_R.SS2END0->>IMUX9 INT_R_X15Y24/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[7] - 
wires: CLBLL_L_X14Y23/CLBLL_LL_CMUX CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS22 CLBLL_L_X16Y23/CLBLL_EL1BEG3 CLBLL_L_X16Y23/CLBLL_IMUX30 CLBLL_L_X16Y23/CLBLL_L_C5 CLBLL_R_X15Y23/CLBLL_EL1BEG3 CLBLL_R_X17Y22/CLBLL_IMUX13 CLBLL_R_X17Y22/CLBLL_L_B6 INT_L_X14Y23/LOGIC_OUTS_L22 INT_L_X14Y23/NE2BEG0 INT_L_X14Y24/NE2A0 INT_L_X16Y23/EL1BEG2 INT_L_X16Y23/EL1END3 INT_L_X16Y23/IMUX_L30 INT_R_X15Y23/EL1BEG3 INT_R_X15Y23/NE2END_S3_0 INT_R_X15Y24/EL1BEG_N3 INT_R_X15Y24/NE2END0 INT_R_X17Y22/IMUX13 INT_R_X17Y22/SL1END2 INT_R_X17Y23/EL1END2 INT_R_X17Y23/SL1BEG2 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X14Y23/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_L_X16Y23/INT_L.EL1END3->>EL1BEG2 INT_L_X16Y23/INT_L.EL1END3->>IMUX_L30 INT_R_X15Y24/INT_R.NE2END0->>EL1BEG_N3 INT_R_X17Y22/INT_R.SL1END2->>IMUX13 INT_R_X17Y23/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[8] - 
wires: CLBLL_L_X16Y26/CLBLL_IMUX1 CLBLL_L_X16Y26/CLBLL_LL_A3 CLBLL_L_X16Y26/CLBLL_NE2A0 CLBLL_R_X15Y25/CLBLL_IMUX16 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y25/CLBLL_L_AQ CLBLL_R_X15Y25/CLBLL_L_B3 CLBLL_R_X15Y26/CLBLL_NE2A0 INT_L_X16Y25/NE2END_S3_0 INT_L_X16Y26/IMUX_L1 INT_L_X16Y26/NE2END0 INT_R_X15Y25/IMUX16 INT_R_X15Y25/LOGIC_OUTS0 INT_R_X15Y25/NE2BEG0 INT_R_X15Y26/NE2A0 
pips: CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X16Y26/INT_L.NE2END0->>IMUX_L1 INT_R_X15Y25/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X15Y25/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kp[9] - 
wires: CLBLL_L_X14Y23/CLBLL_WW2END3 CLBLL_L_X16Y23/CLBLL_SW2A3 CLBLL_L_X16Y24/CLBLL_LL_BMUX CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS21 CLBLL_L_X16Y25/CLBLL_NW2A3 CLBLL_R_X13Y23/CLBLL_WW2END3 CLBLL_R_X13Y24/CLBLL_IMUX16 CLBLL_R_X13Y24/CLBLL_L_B3 CLBLL_R_X15Y23/CLBLL_SW2A3 CLBLL_R_X15Y25/CLBLL_IMUX46 CLBLL_R_X15Y25/CLBLL_L_D5 CLBLL_R_X15Y25/CLBLL_NW2A3 HCLK_L_X44Y26/HCLK_NW2A3 INT_L_X14Y23/WW2A3 INT_L_X16Y23/SW2A3 INT_L_X16Y24/LOGIC_OUTS_L21 INT_L_X16Y24/NW2BEG3 INT_L_X16Y24/SW2BEG3 INT_L_X16Y25/NW2A3 INT_R_X13Y23/WW2END3 INT_R_X13Y24/IMUX16 INT_R_X13Y24/WW2END_N0_3 INT_R_X15Y23/SW2END3 INT_R_X15Y23/WW2BEG3 INT_R_X15Y24/SW2END_N0_3 INT_R_X15Y25/IMUX46 INT_R_X15Y25/NW2END3 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X16Y24/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_L_X16Y24/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X13Y24/INT_R.WW2END_N0_3->>IMUX16 INT_R_X15Y23/INT_R.SW2END3->>WW2BEG3 INT_R_X15Y25/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd[10]_i_2_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX23 CLBLL_L_X14Y20/CLBLL_L_C3 CLBLL_L_X16Y20/CLBLL_EL1BEG1 CLBLL_L_X16Y21/CLBLL_IMUX0 CLBLL_L_X16Y21/CLBLL_L_A3 CLBLL_L_X16Y22/CLBLL_IMUX26 CLBLL_L_X16Y22/CLBLL_IMUX30 CLBLL_L_X16Y22/CLBLL_L_B4 CLBLL_L_X16Y22/CLBLL_L_C5 CLBLL_R_X15Y20/CLBLL_EL1BEG1 CLBLL_R_X15Y20/CLBLL_IMUX12 CLBLL_R_X15Y20/CLBLL_IMUX20 CLBLL_R_X15Y20/CLBLL_LL_AMUX CLBLL_R_X15Y20/CLBLL_LL_B6 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS20 CLBLL_R_X15Y20/CLBLL_L_C2 INT_L_X14Y20/IMUX_L23 INT_L_X14Y20/WR1END3 INT_L_X16Y20/EL1END1 INT_L_X16Y20/NR1BEG1 INT_L_X16Y21/GFAN0 INT_L_X16Y21/IMUX_L0 INT_L_X16Y21/NR1BEG1 INT_L_X16Y21/NR1END1 INT_L_X16Y22/GFAN1 INT_L_X16Y22/IMUX_L26 INT_L_X16Y22/IMUX_L30 INT_L_X16Y22/NR1END1 INT_R_X15Y20/EL1BEG1 INT_R_X15Y20/IMUX12 INT_R_X15Y20/IMUX20 INT_R_X15Y20/LOGIC_OUTS20 INT_R_X15Y20/WR1BEG3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y20/INT_L.WR1END3->>IMUX_L23 INT_L_X16Y20/INT_L.EL1END1->>NR1BEG1 INT_L_X16Y21/INT_L.GFAN0->>IMUX_L0 INT_L_X16Y21/INT_L.NR1END1->>GFAN0 INT_L_X16Y21/INT_L.NR1END1->>NR1BEG1 INT_L_X16Y22/INT_L.GFAN1->>IMUX_L30 INT_L_X16Y22/INT_L.NR1END1->>GFAN1 INT_L_X16Y22/INT_L.NR1END1->>IMUX_L26 INT_R_X15Y20/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X15Y20/INT_R.LOGIC_OUTS20->>IMUX12 INT_R_X15Y20/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X15Y20/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

kpd[10]_i_3_n_0 - 
wires: CLBLL_L_X16Y21/CLBLL_IMUX32 CLBLL_L_X16Y21/CLBLL_LL_C1 CLBLL_L_X16Y22/CLBLL_EL1BEG2 CLBLL_L_X16Y22/CLBLL_IMUX13 CLBLL_L_X16Y22/CLBLL_IMUX21 CLBLL_L_X16Y22/CLBLL_L_B6 CLBLL_L_X16Y22/CLBLL_L_C4 CLBLL_L_X16Y23/CLBLL_ER1BEG0 CLBLL_R_X15Y21/CLBLL_IMUX30 CLBLL_R_X15Y21/CLBLL_L_C5 CLBLL_R_X15Y22/CLBLL_EL1BEG2 CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS17 CLBLL_R_X15Y22/CLBLL_L_BMUX CLBLL_R_X15Y23/CLBLL_ER1BEG0 INT_L_X16Y21/IMUX_L32 INT_L_X16Y21/SS2END0 INT_L_X16Y22/EL1END2 INT_L_X16Y22/IMUX_L13 INT_L_X16Y22/IMUX_L21 INT_L_X16Y22/SS2A0 INT_L_X16Y23/ER1END0 INT_L_X16Y23/SS2BEG0 INT_R_X15Y21/IMUX30 INT_R_X15Y21/SL1END3 INT_R_X15Y22/EL1BEG2 INT_R_X15Y22/ER1BEG_S0 INT_R_X15Y22/LOGIC_OUTS17 INT_R_X15Y22/SL1BEG3 INT_R_X15Y23/ER1BEG0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X16Y21/INT_L.SS2END0->>IMUX_L32 INT_L_X16Y22/INT_L.EL1END2->>IMUX_L13 INT_L_X16Y22/INT_L.EL1END2->>IMUX_L21 INT_L_X16Y23/INT_L.ER1END0->>SS2BEG0 INT_R_X15Y21/INT_R.SL1END3->>IMUX30 INT_R_X15Y22/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X15Y22/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X15Y22/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

kpd[10]_i_4_n_0 - 
wires: CLBLL_L_X16Y22/CLBLL_EL1BEG1 CLBLL_L_X16Y22/CLBLL_IMUX19 CLBLL_L_X16Y22/CLBLL_IMUX34 CLBLL_L_X16Y22/CLBLL_L_B2 CLBLL_L_X16Y22/CLBLL_L_C6 CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y21/CLBLL_L_C CLBLL_R_X15Y22/CLBLL_EL1BEG1 CLBLL_R_X15Y22/CLBLL_IMUX20 CLBLL_R_X15Y22/CLBLL_L_C2 INT_L_X16Y22/EL1END1 INT_L_X16Y22/IMUX_L19 INT_L_X16Y22/IMUX_L34 INT_R_X15Y21/LOGIC_OUTS10 INT_R_X15Y21/NR1BEG2 INT_R_X15Y22/EL1BEG1 INT_R_X15Y22/IMUX20 INT_R_X15Y22/NR1END2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X16Y22/INT_L.EL1END1->>IMUX_L19 INT_L_X16Y22/INT_L.EL1END1->>IMUX_L34 INT_R_X15Y21/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X15Y22/INT_R.NR1END2->>EL1BEG1 INT_R_X15Y22/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_reg_n_0_[9] - 
wires: CLBLL_L_X14Y24/CLBLL_SE4BEG3 CLBLL_L_X16Y21/CLBLL_IMUX22 CLBLL_L_X16Y21/CLBLL_IMUX6 CLBLL_L_X16Y21/CLBLL_LL_C3 CLBLL_L_X16Y21/CLBLL_L_A1 CLBLL_L_X16Y21/CLBLL_NE2A3 CLBLL_L_X16Y22/CLBLL_IMUX14 CLBLL_L_X16Y22/CLBLL_IMUX23 CLBLL_L_X16Y22/CLBLL_IMUX39 CLBLL_L_X16Y22/CLBLL_L_B1 CLBLL_L_X16Y22/CLBLL_L_C3 CLBLL_L_X16Y22/CLBLL_L_D3 CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y24/CLBLL_L_BMUX CLBLL_R_X13Y24/CLBLL_SE4BEG3 CLBLL_R_X15Y21/CLBLL_NE2A3 INT_L_X14Y20/SE6E3 INT_L_X14Y21/SE6D3 INT_L_X14Y22/SE6C3 INT_L_X14Y23/SE6B3 INT_L_X14Y24/SE6A3 INT_L_X16Y21/IMUX_L22 INT_L_X16Y21/IMUX_L6 INT_L_X16Y21/NE2END3 INT_L_X16Y21/NR1BEG3 INT_L_X16Y22/IMUX_L14 INT_L_X16Y22/IMUX_L23 INT_L_X16Y22/IMUX_L39 INT_L_X16Y22/NR1END3 INT_R_X13Y24/LOGIC_OUTS17 INT_R_X13Y24/SE6BEG3 INT_R_X15Y20/NE2BEG3 INT_R_X15Y20/SE6END3 INT_R_X15Y21/NE2A3 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y24/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X16Y21/INT_L.NE2END3->>IMUX_L22 INT_L_X16Y21/INT_L.NE2END3->>IMUX_L6 INT_L_X16Y21/INT_L.NE2END3->>NR1BEG3 INT_L_X16Y22/INT_L.NR1END3->>IMUX_L14 INT_L_X16Y22/INT_L.NR1END3->>IMUX_L23 INT_L_X16Y22/INT_L.NR1END3->>IMUX_L39 INT_R_X13Y24/INT_R.LOGIC_OUTS17->>SE6BEG3 INT_R_X15Y20/INT_R.SE6END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

kpd[10]_i_5_n_0 - 
wires: CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS18 CLBLL_L_X16Y21/CLBLL_L_C CLBLL_L_X16Y21/CLBLL_L_CMUX CLBLL_L_X16Y22/CLBLL_IMUX16 CLBLL_L_X16Y22/CLBLL_IMUX20 CLBLL_L_X16Y22/CLBLL_L_B3 CLBLL_L_X16Y22/CLBLL_L_C2 INT_L_X16Y21/LOGIC_OUTS_L18 INT_L_X16Y21/NR1BEG0 INT_L_X16Y22/BYP_ALT0 INT_L_X16Y22/BYP_BOUNCE0 INT_L_X16Y22/IMUX_L16 INT_L_X16Y22/IMUX_L20 INT_L_X16Y22/NR1END0 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X16Y21/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X16Y22/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X16Y22/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X16Y22/INT_L.NR1END0->>BYP_ALT0 INT_L_X16Y22/INT_L.NR1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_reg_n_0_[8] - 
wires: CLBLL_L_X16Y19/CLBLL_WL1END3 CLBLL_L_X16Y26/CLBLL_LL_AQ CLBLL_L_X16Y26/CLBLL_LOGIC_OUTS4 CLBLL_L_X16Y26/CLBLL_SW4A0 CLBLL_R_X15Y19/CLBLL_WL1END3 CLBLL_R_X15Y20/CLBLL_IMUX29 CLBLL_R_X15Y20/CLBLL_IMUX8 CLBLL_R_X15Y20/CLBLL_LL_A5 CLBLL_R_X15Y20/CLBLL_LL_C2 CLBLL_R_X15Y22/CLBLL_IMUX23 CLBLL_R_X15Y22/CLBLL_IMUX26 CLBLL_R_X15Y22/CLBLL_L_B4 CLBLL_R_X15Y22/CLBLL_L_C3 CLBLL_R_X15Y26/CLBLL_SW4A0 HCLK_L_X44Y26/HCLK_SS6B0 HCLK_R_X41Y26/HCLK_SW6C0 INT_L_X14Y22/ER1BEG1 INT_L_X14Y22/SW6END0 INT_L_X16Y19/WL1BEG3 INT_L_X16Y20/SS6END0 INT_L_X16Y20/WL1BEG_N3 INT_L_X16Y21/SS6E0 INT_L_X16Y22/SS6D0 INT_L_X16Y23/SS6C0 INT_L_X16Y24/SS6B0 INT_L_X16Y25/SS6A0 INT_L_X16Y26/LOGIC_OUTS_L4 INT_L_X16Y26/SS6BEG0 INT_L_X16Y26/SW6BEG0 INT_R_X15Y19/WL1END3 INT_R_X15Y20/IMUX29 INT_R_X15Y20/IMUX8 INT_R_X15Y20/NL1BEG_N3 INT_R_X15Y20/WL1END_N1_3 INT_R_X15Y22/BYP_ALT5 INT_R_X15Y22/BYP_BOUNCE5 INT_R_X15Y22/ER1END1 INT_R_X15Y22/IMUX23 INT_R_X15Y22/IMUX26 INT_R_X15Y22/SW6E0 INT_R_X15Y23/SW6D0 INT_R_X15Y24/SW6C0 INT_R_X15Y25/SW6B0 INT_R_X15Y26/SW6A0 
pips: CLBLL_L_X16Y26/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X14Y22/INT_L.SW6END0->>ER1BEG1 INT_L_X16Y20/INT_L.SS6END0->>WL1BEG_N3 INT_L_X16Y26/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X16Y26/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X15Y20/INT_R.NL1BEG_N3->>IMUX29 INT_R_X15Y20/INT_R.WL1END_N1_3->>IMUX8 INT_R_X15Y20/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X15Y22/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X15Y22/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X15Y22/INT_R.ER1END1->>BYP_ALT5 INT_R_X15Y22/INT_R.ER1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[7] - 
wires: CLBLL_L_X16Y20/CLBLL_IMUX29 CLBLL_L_X16Y20/CLBLL_LL_C2 CLBLL_L_X16Y20/CLBLL_WW2END2 CLBLL_L_X16Y22/CLBLL_WW2END1 CLBLL_R_X15Y20/CLBLL_IMUX22 CLBLL_R_X15Y20/CLBLL_IMUX7 CLBLL_R_X15Y20/CLBLL_LL_A1 CLBLL_R_X15Y20/CLBLL_LL_C3 CLBLL_R_X15Y20/CLBLL_WW2END2 CLBLL_R_X15Y22/CLBLL_IMUX19 CLBLL_R_X15Y22/CLBLL_IMUX30 CLBLL_R_X15Y22/CLBLL_L_B2 CLBLL_R_X15Y22/CLBLL_L_C5 CLBLL_R_X15Y22/CLBLL_WW2END1 CLBLL_R_X17Y22/CLBLL_LOGIC_OUTS1 CLBLL_R_X17Y22/CLBLL_L_BQ INT_L_X16Y20/IMUX_L29 INT_L_X16Y20/SW2END2 INT_L_X16Y20/WW2A2 INT_L_X16Y22/WW2A1 INT_R_X15Y20/BYP_ALT3 INT_R_X15Y20/BYP_BOUNCE3 INT_R_X15Y20/IMUX22 INT_R_X15Y20/IMUX7 INT_R_X15Y20/WW2END2 INT_R_X15Y21/BYP_BOUNCE_N3_3 INT_R_X15Y22/BYP_ALT2 INT_R_X15Y22/BYP_BOUNCE2 INT_R_X15Y22/IMUX19 INT_R_X15Y22/IMUX30 INT_R_X15Y22/WW2END1 INT_R_X15Y23/BYP_BOUNCE_N3_2 INT_R_X17Y20/SL1END2 INT_R_X17Y20/SW2A2 INT_R_X17Y20/WW2BEG2 INT_R_X17Y21/SL1BEG2 INT_R_X17Y21/SR1END2 INT_R_X17Y21/SW2BEG2 INT_R_X17Y22/LOGIC_OUTS1 INT_R_X17Y22/SR1BEG2 INT_R_X17Y22/WW2BEG1 
pips: CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X17Y22/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X16Y20/INT_L.SW2END2->>IMUX_L29 INT_R_X15Y20/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X15Y20/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X15Y20/INT_R.WW2END2->>BYP_ALT3 INT_R_X15Y20/INT_R.WW2END2->>IMUX22 INT_R_X15Y22/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X15Y22/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X15Y22/INT_R.WW2END1->>BYP_ALT2 INT_R_X15Y22/INT_R.WW2END1->>IMUX19 INT_R_X17Y20/INT_R.SL1END2->>WW2BEG2 INT_R_X17Y21/INT_R.SR1END2->>SL1BEG2 INT_R_X17Y21/INT_R.SR1END2->>SW2BEG2 INT_R_X17Y22/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X17Y22/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

un[11]_i_6_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX12 CLBLL_L_X14Y20/CLBLL_IMUX21 CLBLL_L_X14Y20/CLBLL_LL_B6 CLBLL_L_X14Y20/CLBLL_L_C4 CLBLL_L_X14Y21/CLBLL_LL_C CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y20/CLBLL_IMUX15 CLBLL_R_X15Y20/CLBLL_IMUX16 CLBLL_R_X15Y20/CLBLL_IMUX39 CLBLL_R_X15Y20/CLBLL_LL_B1 CLBLL_R_X15Y20/CLBLL_L_B3 CLBLL_R_X15Y20/CLBLL_L_D3 CLBLL_R_X15Y21/CLBLL_IMUX33 CLBLL_R_X15Y21/CLBLL_L_C1 INT_L_X14Y20/IMUX_L12 INT_L_X14Y20/IMUX_L21 INT_L_X14Y20/SE2A2 INT_L_X14Y20/SL1END2 INT_L_X14Y21/EL1BEG1 INT_L_X14Y21/ER1BEG3 INT_L_X14Y21/LOGIC_OUTS_L14 INT_L_X14Y21/SE2BEG2 INT_L_X14Y21/SL1BEG2 INT_R_X15Y20/FAN_ALT7 INT_R_X15Y20/FAN_BOUNCE7 INT_R_X15Y20/IMUX15 INT_R_X15Y20/IMUX16 INT_R_X15Y20/IMUX39 INT_R_X15Y20/SE2END2 INT_R_X15Y20/SL1END3 INT_R_X15Y21/EL1END1 INT_R_X15Y21/ER1END3 INT_R_X15Y21/IMUX33 INT_R_X15Y21/SL1BEG3 INT_R_X15Y22/ER1END_N3_3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X14Y20/INT_L.SL1END2->>IMUX_L12 INT_L_X14Y20/INT_L.SL1END2->>IMUX_L21 INT_L_X14Y21/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_L_X14Y21/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X14Y21/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X14Y21/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_R_X15Y20/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X15Y20/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X15Y20/INT_R.SE2END2->>FAN_ALT7 INT_R_X15Y20/INT_R.SL1END3->>IMUX15 INT_R_X15Y20/INT_R.SL1END3->>IMUX39 INT_R_X15Y21/INT_R.EL1END1->>IMUX33 INT_R_X15Y21/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_reg_n_0_[6] - 
wires: CLBLL_R_X15Y20/CLBLL_IMUX19 CLBLL_R_X15Y20/CLBLL_IMUX3 CLBLL_R_X15Y20/CLBLL_IMUX33 CLBLL_R_X15Y20/CLBLL_L_A2 CLBLL_R_X15Y20/CLBLL_L_B2 CLBLL_R_X15Y20/CLBLL_L_C1 CLBLL_R_X15Y21/CLBLL_IMUX34 CLBLL_R_X15Y21/CLBLL_L_C6 CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y22/CLBLL_L_AQ INT_R_X15Y20/IMUX19 INT_R_X15Y20/IMUX3 INT_R_X15Y20/IMUX33 INT_R_X15Y20/SL1END0 INT_R_X15Y20/SR1END1 INT_R_X15Y21/BYP_ALT0 INT_R_X15Y21/BYP_BOUNCE0 INT_R_X15Y21/IMUX34 INT_R_X15Y21/SL1BEG0 INT_R_X15Y21/SL1END0 INT_R_X15Y21/SR1BEG1 INT_R_X15Y22/LOGIC_OUTS0 INT_R_X15Y22/SL1BEG0 
pips: CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y22/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X15Y20/INT_R.SL1END0->>IMUX33 INT_R_X15Y20/INT_R.SR1END1->>IMUX19 INT_R_X15Y20/INT_R.SR1END1->>IMUX3 INT_R_X15Y21/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X15Y21/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X15Y21/INT_R.SL1END0->>BYP_ALT0 INT_R_X15Y21/INT_R.SL1END0->>SL1BEG0 INT_R_X15Y21/INT_R.SL1END0->>SR1BEG1 INT_R_X15Y22/INT_R.LOGIC_OUTS0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[5] - 
wires: CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y22/CLBLL_L_AMUX CLBLL_R_X15Y20/CLBLL_IMUX14 CLBLL_R_X15Y20/CLBLL_IMUX30 CLBLL_R_X15Y20/CLBLL_IMUX36 CLBLL_R_X15Y20/CLBLL_IMUX6 CLBLL_R_X15Y20/CLBLL_L_A1 CLBLL_R_X15Y20/CLBLL_L_B1 CLBLL_R_X15Y20/CLBLL_L_C5 CLBLL_R_X15Y20/CLBLL_L_D2 CLBLL_R_X15Y21/CLBLL_IMUX23 CLBLL_R_X15Y21/CLBLL_L_C3 INT_L_X14Y21/SE2A2 INT_L_X14Y22/LOGIC_OUTS_L16 INT_L_X14Y22/SE2BEG2 INT_R_X15Y20/BYP_ALT2 INT_R_X15Y20/BYP_BOUNCE2 INT_R_X15Y20/IMUX14 INT_R_X15Y20/IMUX30 INT_R_X15Y20/IMUX36 INT_R_X15Y20/IMUX6 INT_R_X15Y20/SL1END2 INT_R_X15Y21/BYP_ALT3 INT_R_X15Y21/BYP_BOUNCE3 INT_R_X15Y21/BYP_BOUNCE_N3_2 INT_R_X15Y21/IMUX23 INT_R_X15Y21/SE2END2 INT_R_X15Y21/SL1BEG2 INT_R_X15Y22/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X14Y22/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X15Y20/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X15Y20/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X15Y20/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X15Y20/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X15Y20/INT_R.SL1END2->>BYP_ALT2 INT_R_X15Y20/INT_R.SL1END2->>IMUX36 INT_R_X15Y21/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X15Y21/INT_R.BYP_BOUNCE3->>IMUX23 INT_R_X15Y21/INT_R.SE2END2->>BYP_ALT3 INT_R_X15Y21/INT_R.SE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

p_reg_n_0_[10] - 
wires: CLBLL_L_X16Y21/CLBLL_IMUX20 CLBLL_L_X16Y21/CLBLL_IMUX29 CLBLL_L_X16Y21/CLBLL_IMUX9 CLBLL_L_X16Y21/CLBLL_LL_C2 CLBLL_L_X16Y21/CLBLL_L_A5 CLBLL_L_X16Y21/CLBLL_L_C2 CLBLL_R_X17Y24/CLBLL_LOGIC_OUTS1 CLBLL_R_X17Y24/CLBLL_L_BQ INT_L_X16Y21/BYP_ALT5 INT_L_X16Y21/BYP_BOUNCE5 INT_L_X16Y21/FAN_ALT5 INT_L_X16Y21/FAN_BOUNCE5 INT_L_X16Y21/IMUX_L20 INT_L_X16Y21/IMUX_L29 INT_L_X16Y21/IMUX_L9 INT_L_X16Y21/SS2END1 INT_L_X16Y22/SS2A1 INT_L_X16Y23/SS2BEG1 INT_L_X16Y23/SW2END1 INT_R_X17Y23/SW2A1 INT_R_X17Y24/LOGIC_OUTS1 INT_R_X17Y24/SW2BEG1 
pips: CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X16Y21/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X16Y21/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X16Y21/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X16Y21/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X16Y21/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X16Y21/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X16Y21/INT_L.SS2END1->>BYP_ALT5 INT_L_X16Y21/INT_L.SS2END1->>IMUX_L20 INT_L_X16Y23/INT_L.SW2END1->>SS2BEG1 INT_R_X17Y24/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_reg_n_0_[13] - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX2 CLBLL_L_X12Y21/CLBLL_IMUX33 CLBLL_L_X12Y21/CLBLL_LL_A2 CLBLL_L_X12Y21/CLBLL_L_C1 CLBLL_L_X12Y21/CLBLL_WR1END2 CLBLL_R_X13Y21/CLBLL_IMUX43 CLBLL_R_X13Y21/CLBLL_LL_D6 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y23/CLBLL_L_BQ CLBLM_R_X11Y21/CLBLM_IMUX13 CLBLM_R_X11Y21/CLBLM_IMUX20 CLBLM_R_X11Y21/CLBLM_L_B6 CLBLM_R_X11Y21/CLBLM_L_C2 CLBLM_R_X11Y21/CLBLM_WR1END2 INT_L_X12Y21/IMUX_L2 INT_L_X12Y21/IMUX_L33 INT_L_X12Y21/WL1END0 INT_L_X12Y21/WR1BEG2 INT_R_X11Y21/IMUX13 INT_R_X11Y21/IMUX20 INT_R_X11Y21/WR1END2 INT_R_X13Y21/IMUX43 INT_R_X13Y21/SS2END1 INT_R_X13Y21/WL1BEG0 INT_R_X13Y22/SS2A1 INT_R_X13Y23/LOGIC_OUTS1 INT_R_X13Y23/SS2BEG1 VBRK_X34Y22/VBRK_WR1END2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X12Y21/INT_L.WL1END0->>IMUX_L2 INT_L_X12Y21/INT_L.WL1END0->>IMUX_L33 INT_L_X12Y21/INT_L.WL1END0->>WR1BEG2 INT_R_X11Y21/INT_R.WR1END2->>IMUX13 INT_R_X11Y21/INT_R.WR1END2->>IMUX20 INT_R_X13Y21/INT_R.SS2END1->>IMUX43 INT_R_X13Y21/INT_R.SS2END1->>WL1BEG0 INT_R_X13Y23/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

kpd[13]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX21 CLBLL_L_X12Y19/CLBLL_IMUX22 CLBLL_L_X12Y19/CLBLL_LL_C3 CLBLL_L_X12Y19/CLBLL_L_C4 CLBLL_L_X12Y21/CLBLL_IMUX7 CLBLL_L_X12Y21/CLBLL_LL_A1 CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y20/CLBLL_L_C CLBLL_L_X14Y21/CLBLL_NW2A2 CLBLL_R_X13Y21/CLBLL_IMUX44 CLBLL_R_X13Y21/CLBLL_LL_D4 CLBLL_R_X13Y21/CLBLL_NW2A2 INT_L_X12Y19/IMUX_L21 INT_L_X12Y19/IMUX_L22 INT_L_X12Y19/SW2END2 INT_L_X12Y21/IMUX_L7 INT_L_X12Y21/WR1END3 INT_L_X14Y20/LOGIC_OUTS_L10 INT_L_X14Y20/NW2BEG2 INT_L_X14Y21/NW2A2 INT_R_X13Y19/SW2A2 INT_R_X13Y20/SR1END2 INT_R_X13Y20/SW2BEG2 INT_R_X13Y21/IMUX44 INT_R_X13Y21/NW2END2 INT_R_X13Y21/SR1BEG2 INT_R_X13Y21/WR1BEG3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y20/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X12Y19/INT_L.SW2END2->>IMUX_L21 INT_L_X12Y19/INT_L.SW2END2->>IMUX_L22 INT_L_X12Y21/INT_L.WR1END3->>IMUX_L7 INT_L_X14Y20/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_R_X13Y20/INT_R.SR1END2->>SW2BEG2 INT_R_X13Y21/INT_R.NW2END2->>IMUX44 INT_R_X13Y21/INT_R.NW2END2->>SR1BEG2 INT_R_X13Y21/INT_R.NW2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[11]_i_7_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX30 CLBLL_L_X14Y20/CLBLL_L_C5 CLBLL_L_X14Y21/CLBLL_IMUX38 CLBLL_L_X14Y21/CLBLL_LL_D3 CLBLL_R_X15Y20/CLBLL_IMUX17 CLBLL_R_X15Y20/CLBLL_LL_B3 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y20/CLBLL_L_A INT_L_X14Y19/WL1END3 INT_L_X14Y20/IMUX_L30 INT_L_X14Y20/NL1BEG_N3 INT_L_X14Y20/NR1BEG3 INT_L_X14Y20/WL1END_N1_3 INT_L_X14Y21/IMUX_L38 INT_L_X14Y21/NR1END3 INT_R_X15Y19/WL1BEG3 INT_R_X15Y20/IMUX17 INT_R_X15Y20/LOGIC_OUTS8 INT_R_X15Y20/WL1BEG_N3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y20/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X14Y20/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X14Y20/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X14Y21/INT_L.NR1END3->>IMUX_L38 INT_R_X15Y20/INT_R.LOGIC_OUTS8->>IMUX17 INT_R_X15Y20/INT_R.LOGIC_OUTS8->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

kpd[13]_i_3_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX20 CLBLL_L_X14Y20/CLBLL_L_C2 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y21/CLBLL_L_D CLBLL_R_X15Y20/CLBLL_IMUX21 CLBLL_R_X15Y20/CLBLL_IMUX28 CLBLL_R_X15Y20/CLBLL_LL_C4 CLBLL_R_X15Y20/CLBLL_L_C4 INT_L_X14Y20/ER1BEG2 INT_L_X14Y20/IMUX_L20 INT_L_X14Y20/SR1END1 INT_L_X14Y21/LOGIC_OUTS_L11 INT_L_X14Y21/SR1BEG1 INT_L_X14Y21/SR1BEG_S0 INT_R_X15Y20/ER1END2 INT_R_X15Y20/IMUX21 INT_R_X15Y20/IMUX28 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X14Y20/INT_L.SR1END1->>ER1BEG2 INT_L_X14Y20/INT_L.SR1END1->>IMUX_L20 INT_L_X14Y21/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X14Y21/INT_L.SR1BEG_S0->>SR1BEG1 INT_R_X15Y20/INT_R.ER1END2->>IMUX21 INT_R_X15Y20/INT_R.ER1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

kpd[13]_i_4_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX33 CLBLL_L_X14Y20/CLBLL_L_C1 CLBLL_R_X15Y20/CLBLL_LL_A CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS12 INT_L_X14Y20/IMUX_L33 INT_L_X14Y20/WR1END1 INT_R_X15Y20/LOGIC_OUTS12 INT_R_X15Y20/WR1BEG1 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y20/INT_L.WR1END1->>IMUX_L33 INT_R_X15Y20/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kpd[13]_i_5_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX18 CLBLL_L_X14Y20/CLBLL_IMUX34 CLBLL_L_X14Y20/CLBLL_LL_B2 CLBLL_L_X14Y20/CLBLL_L_C6 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y21/CLBLL_L_B INT_L_X14Y20/IMUX_L18 INT_L_X14Y20/IMUX_L34 INT_L_X14Y20/SL1END1 INT_L_X14Y21/LOGIC_OUTS_L9 INT_L_X14Y21/SL1BEG1 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y20/INT_L.SL1END1->>IMUX_L18 INT_L_X14Y20/INT_L.SL1END1->>IMUX_L34 INT_L_X14Y21/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_reg_n_0_[12] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX19 CLBLL_L_X14Y21/CLBLL_IMUX21 CLBLL_L_X14Y21/CLBLL_IMUX42 CLBLL_L_X14Y21/CLBLL_L_B2 CLBLL_L_X14Y21/CLBLL_L_C4 CLBLL_L_X14Y21/CLBLL_L_D6 CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y22/CLBLL_L_BQ INT_L_X14Y21/IMUX_L19 INT_L_X14Y21/IMUX_L21 INT_L_X14Y21/IMUX_L42 INT_L_X14Y21/SL1END1 INT_L_X14Y21/SR1END2 INT_L_X14Y22/LOGIC_OUTS_L1 INT_L_X14Y22/SL1BEG1 INT_L_X14Y22/SR1BEG2 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y22/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X14Y21/INT_L.SL1END1->>IMUX_L19 INT_L_X14Y21/INT_L.SL1END1->>IMUX_L42 INT_L_X14Y21/INT_L.SR1END2->>IMUX_L21 INT_L_X14Y22/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X14Y22/INT_L.LOGIC_OUTS_L1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

un[11]_i_4_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX37 CLBLL_L_X14Y21/CLBLL_L_D4 CLBLL_L_X16Y20/CLBLL_SW2A2 CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS16 CLBLL_L_X16Y21/CLBLL_L_AMUX CLBLL_L_X16Y21/CLBLL_WW2A2 CLBLL_R_X15Y20/CLBLL_IMUX24 CLBLL_R_X15Y20/CLBLL_LL_B5 CLBLL_R_X15Y20/CLBLL_SW2A2 CLBLL_R_X15Y21/CLBLL_WW2A2 INT_L_X14Y21/IMUX_L37 INT_L_X14Y21/WW2END2 INT_L_X16Y20/SW2A2 INT_L_X16Y21/LOGIC_OUTS_L16 INT_L_X16Y21/SW2BEG2 INT_L_X16Y21/WW2BEG2 INT_R_X15Y19/SR1END3 INT_R_X15Y20/IMUX24 INT_R_X15Y20/SR1BEG3 INT_R_X15Y20/SR1END_N3_3 INT_R_X15Y20/SW2END2 INT_R_X15Y21/WW2A2 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X14Y21/INT_L.WW2END2->>IMUX_L37 INT_L_X16Y21/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_L_X16Y21/INT_L.LOGIC_OUTS_L16->>WW2BEG2 INT_R_X15Y20/INT_R.SR1END_N3_3->>IMUX24 INT_R_X15Y20/INT_R.SW2END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[11]_i_5_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX22 CLBLL_L_X14Y20/CLBLL_LL_C3 CLBLL_L_X16Y20/CLBLL_EE2BEG2 CLBLL_L_X16Y20/CLBLL_WW2A2 CLBLL_R_X15Y20/CLBLL_EE2BEG2 CLBLL_R_X15Y20/CLBLL_IMUX1 CLBLL_R_X15Y20/CLBLL_IMUX27 CLBLL_R_X15Y20/CLBLL_IMUX35 CLBLL_R_X15Y20/CLBLL_LL_A3 CLBLL_R_X15Y20/CLBLL_LL_B4 CLBLL_R_X15Y20/CLBLL_LL_C6 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y20/CLBLL_L_AMUX CLBLL_R_X15Y20/CLBLL_WW2A2 INT_L_X14Y20/IMUX_L22 INT_L_X14Y20/WW2END2 INT_L_X16Y20/EE2A2 INT_L_X16Y20/WR1END3 INT_L_X16Y20/WW2BEG2 INT_R_X15Y20/EE2BEG2 INT_R_X15Y20/FAN_ALT5 INT_R_X15Y20/FAN_BOUNCE5 INT_R_X15Y20/IMUX1 INT_R_X15Y20/IMUX27 INT_R_X15Y20/IMUX35 INT_R_X15Y20/LOGIC_OUTS16 INT_R_X15Y20/WW2A2 INT_R_X17Y20/EE2END2 INT_R_X17Y20/WR1BEG3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X14Y20/INT_L.WW2END2->>IMUX_L22 INT_L_X16Y20/INT_L.WR1END3->>WW2BEG2 INT_R_X15Y20/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X15Y20/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X15Y20/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X15Y20/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X15Y20/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X15Y20/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X17Y20/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

kpd[13]_i_6_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX26 CLBLL_L_X14Y21/CLBLL_L_B4 CLBLL_L_X16Y21/CLBLL_LL_CMUX CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS22 CLBLL_L_X16Y21/CLBLL_WW2A0 CLBLL_R_X15Y21/CLBLL_WW2A0 INT_L_X14Y21/IMUX_L26 INT_L_X14Y21/WW2END0 INT_L_X16Y21/LOGIC_OUTS_L22 INT_L_X16Y21/WW2BEG0 INT_R_X15Y21/WW2A0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X14Y21/INT_L.WW2END0->>IMUX_L26 INT_L_X16Y21/INT_L.LOGIC_OUTS_L22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kpd - 
wires: CLBLL_L_X12Y21/CLBLL_WW2END1 CLBLL_L_X12Y24/CLBLL_SW2A1 CLBLL_L_X14Y19/CLBLL_EL1BEG1 CLBLL_L_X14Y23/CLBLL_EE2BEG2 CLBLL_L_X14Y26/CLBLL_FAN6 CLBLL_L_X14Y26/CLBLL_L_CE CLBLL_L_X14Y26/CLBLL_NE2A1 CLBLL_L_X16Y23/CLBLL_EL1BEG1 CLBLL_L_X16Y23/CLBLL_FAN6 CLBLL_L_X16Y23/CLBLL_L_CE CLBLL_R_X13Y19/CLBLL_EL1BEG1 CLBLL_R_X13Y19/CLBLL_LL_C CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y23/CLBLL_EE2BEG2 CLBLL_R_X13Y24/CLBLL_FAN7 CLBLL_R_X13Y24/CLBLL_LL_CE CLBLL_R_X13Y26/CLBLL_NE2A1 CLBLL_R_X15Y20/CLBLL_FAN6 CLBLL_R_X15Y20/CLBLL_L_CE CLBLL_R_X15Y23/CLBLL_EL1BEG1 CLBLM_L_X10Y25/CLBLM_FAN6 CLBLM_L_X10Y25/CLBLM_L_CE CLBLM_R_X11Y21/CLBLM_FAN6 CLBLM_R_X11Y21/CLBLM_L_CE CLBLM_R_X11Y21/CLBLM_WW2END1 CLBLM_R_X11Y24/CLBLM_FAN6 CLBLM_R_X11Y24/CLBLM_L_CE CLBLM_R_X11Y24/CLBLM_SW2A1 HCLK_L_X36Y26/HCLK_SW2END1 HCLK_R_X32Y26/HCLK_NW2A2 HCLK_R_X37Y26/HCLK_NW2A2 INT_L_X10Y25/FAN_ALT6 INT_L_X10Y25/FAN_L6 INT_L_X10Y25/NW2END2 INT_L_X12Y21/WW2A1 INT_L_X12Y24/SW2A1 INT_L_X12Y25/EL1BEG1 INT_L_X12Y25/NW2END2 INT_L_X12Y25/SW2BEG1 INT_L_X14Y19/EL1END1 INT_L_X14Y19/NE2BEG1 INT_L_X14Y20/NE2A1 INT_L_X14Y23/EE2A2 INT_L_X14Y26/FAN_ALT6 INT_L_X14Y26/FAN_L6 INT_L_X14Y26/NE2END1 INT_L_X16Y23/EL1END1 INT_L_X16Y23/FAN_ALT6 INT_L_X16Y23/FAN_L6 INT_R_X11Y21/FAN6 INT_R_X11Y21/FAN_ALT6 INT_R_X11Y21/WW2END1 INT_R_X11Y24/FAN6 INT_R_X11Y24/FAN_ALT6 INT_R_X11Y24/NW2BEG2 INT_R_X11Y24/SW2END1 INT_R_X11Y25/NW2A2 INT_R_X13Y19/EL1BEG1 INT_R_X13Y19/LOGIC_OUTS14 INT_R_X13Y19/NN2BEG2 INT_R_X13Y20/NN2A2 INT_R_X13Y21/NN2BEG2 INT_R_X13Y21/NN2END2 INT_R_X13Y21/WW2BEG1 INT_R_X13Y22/NN2A2 INT_R_X13Y23/EE2BEG2 INT_R_X13Y23/NN2END2 INT_R_X13Y23/NR1BEG2 INT_R_X13Y24/FAN7 INT_R_X13Y24/FAN_ALT7 INT_R_X13Y24/NR1END2 INT_R_X13Y24/NW2BEG2 INT_R_X13Y25/EL1END1 INT_R_X13Y25/NE2BEG1 INT_R_X13Y25/NW2A2 INT_R_X13Y26/NE2A1 INT_R_X15Y20/FAN6 INT_R_X15Y20/FAN_ALT6 INT_R_X15Y20/NE2END1 INT_R_X15Y23/EE2END2 INT_R_X15Y23/EL1BEG1 VBRK_X34Y22/VBRK_WW2END1 VBRK_X34Y25/VBRK_SW2A1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y23/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y19/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y24/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y20/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y25/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y21/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y24/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y25/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y25/INT_L.NW2END2->>FAN_ALT6 INT_L_X12Y25/INT_L.NW2END2->>EL1BEG1 INT_L_X12Y25/INT_L.NW2END2->>SW2BEG1 INT_L_X14Y19/INT_L.EL1END1->>NE2BEG1 INT_L_X14Y26/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y26/INT_L.NE2END1->>FAN_ALT6 INT_L_X16Y23/INT_L.EL1END1->>FAN_ALT6 INT_L_X16Y23/INT_L.FAN_ALT6->>FAN_L6 INT_R_X11Y21/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y21/INT_R.WW2END1->>FAN_ALT6 INT_R_X11Y24/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y24/INT_R.SW2END1->>FAN_ALT6 INT_R_X11Y24/INT_R.SW2END1->>NW2BEG2 INT_R_X13Y19/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X13Y19/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X13Y21/INT_R.NN2END2->>NN2BEG2 INT_R_X13Y21/INT_R.NN2END2->>WW2BEG1 INT_R_X13Y23/INT_R.NN2END2->>EE2BEG2 INT_R_X13Y23/INT_R.NN2END2->>NR1BEG2 INT_R_X13Y24/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y24/INT_R.NR1END2->>FAN_ALT7 INT_R_X13Y24/INT_R.NR1END2->>NW2BEG2 INT_R_X13Y25/INT_R.EL1END1->>NE2BEG1 INT_R_X15Y20/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y20/INT_R.NE2END1->>FAN_ALT6 INT_R_X15Y23/INT_R.EE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

p[30]_i_4_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX36 CLBLL_L_X12Y18/CLBLL_LL_A CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y18/CLBLL_L_D2 CLBLL_L_X12Y27/CLBLL_NW2A0 CLBLL_L_X12Y29/CLBLL_IMUX7 CLBLL_L_X12Y29/CLBLL_LL_A1 CLBLL_L_X12Y29/CLBLL_NE2A3 CLBLL_L_X12Y30/CLBLL_WR1END0 CLBLL_R_X13Y18/CLBLL_IMUX15 CLBLL_R_X13Y18/CLBLL_IMUX38 CLBLL_R_X13Y18/CLBLL_LL_B1 CLBLL_R_X13Y18/CLBLL_LL_D3 CLBLL_R_X13Y19/CLBLL_IMUX29 CLBLL_R_X13Y19/CLBLL_LL_C2 CLBLM_R_X11Y27/CLBLM_IMUX8 CLBLM_R_X11Y27/CLBLM_M_A5 CLBLM_R_X11Y27/CLBLM_NW2A0 CLBLM_R_X11Y28/CLBLM_IMUX11 CLBLM_R_X11Y28/CLBLM_IMUX19 CLBLM_R_X11Y28/CLBLM_IMUX23 CLBLM_R_X11Y28/CLBLM_IMUX27 CLBLM_R_X11Y28/CLBLM_IMUX3 CLBLM_R_X11Y28/CLBLM_L_A2 CLBLM_R_X11Y28/CLBLM_L_B2 CLBLM_R_X11Y28/CLBLM_L_C3 CLBLM_R_X11Y28/CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_M_B4 CLBLM_R_X11Y29/CLBLM_IMUX1 CLBLM_R_X11Y29/CLBLM_IMUX18 CLBLM_R_X11Y29/CLBLM_IMUX9 CLBLM_R_X11Y29/CLBLM_L_A5 CLBLM_R_X11Y29/CLBLM_M_A3 CLBLM_R_X11Y29/CLBLM_M_B2 CLBLM_R_X11Y29/CLBLM_NE2A3 CLBLM_R_X11Y30/CLBLM_IMUX8 CLBLM_R_X11Y30/CLBLM_M_A5 CLBLM_R_X11Y30/CLBLM_WR1END0 HCLK_L_X36Y26/HCLK_NN6D0 INT_L_X12Y18/IMUX_L36 INT_L_X12Y18/LOGIC_OUTS_L12 INT_L_X12Y18/NN2BEG0 INT_L_X12Y18/WL1END2 INT_L_X12Y19/EL1BEG3 INT_L_X12Y19/NN2A0 INT_L_X12Y19/NN2END_S2_0 INT_L_X12Y20/EL1BEG_N3 INT_L_X12Y20/NN2END0 INT_L_X12Y20/NN6BEG0 INT_L_X12Y21/NN6A0 INT_L_X12Y22/NN6B0 INT_L_X12Y23/NN6C0 INT_L_X12Y24/NN6D0 INT_L_X12Y25/NN6E0 INT_L_X12Y25/NN6END_S1_0 INT_L_X12Y26/NN6END0 INT_L_X12Y26/NW2BEG0 INT_L_X12Y27/NW2A0 INT_L_X12Y29/IMUX_L7 INT_L_X12Y29/NE2END3 INT_L_X12Y29/WR1BEG_S0 INT_L_X12Y30/WR1BEG0 INT_R_X11Y26/NW2END_S0_0 INT_R_X11Y27/IMUX8 INT_R_X11Y27/NL1BEG2 INT_R_X11Y27/NL1BEG_N3 INT_R_X11Y27/NR1BEG3 INT_R_X11Y27/NW2END0 INT_R_X11Y28/IMUX11 INT_R_X11Y28/IMUX19 INT_R_X11Y28/IMUX23 INT_R_X11Y28/IMUX27 INT_R_X11Y28/IMUX3 INT_R_X11Y28/NE2BEG3 INT_R_X11Y28/NL1BEG1 INT_R_X11Y28/NL1END2 INT_R_X11Y28/NR1END3 INT_R_X11Y29/IMUX1 INT_R_X11Y29/IMUX18 INT_R_X11Y29/IMUX9 INT_R_X11Y29/NE2A3 INT_R_X11Y29/NL1END1 INT_R_X11Y29/WR1END_S1_0 INT_R_X11Y30/IMUX8 INT_R_X11Y30/WR1END0 INT_R_X13Y18/IMUX15 INT_R_X13Y18/IMUX38 INT_R_X13Y18/SL1END3 INT_R_X13Y18/WL1BEG2 INT_R_X13Y19/EL1END3 INT_R_X13Y19/IMUX29 INT_R_X13Y19/SL1BEG3 VBRK_X34Y29/VBRK_NW2A0 VBRK_X34Y31/VBRK_NE2A3 VBRK_X34Y32/VBRK_WR1END0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X12Y18/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X12Y18/INT_L.WL1END2->>IMUX_L36 INT_L_X12Y20/INT_L.NN2END0->>EL1BEG_N3 INT_L_X12Y20/INT_L.NN2END0->>NN6BEG0 INT_L_X12Y26/INT_L.NN6END0->>NW2BEG0 INT_L_X12Y29/INT_L.NE2END3->>IMUX_L7 INT_L_X12Y29/INT_L.NE2END3->>WR1BEG_S0 INT_R_X11Y27/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y27/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X11Y27/INT_R.NW2END0->>IMUX8 INT_R_X11Y27/INT_R.NW2END0->>NL1BEG_N3 INT_R_X11Y28/INT_R.NL1END2->>IMUX11 INT_R_X11Y28/INT_R.NL1END2->>IMUX19 INT_R_X11Y28/INT_R.NL1END2->>IMUX27 INT_R_X11Y28/INT_R.NL1END2->>IMUX3 INT_R_X11Y28/INT_R.NL1END2->>NL1BEG1 INT_R_X11Y28/INT_R.NR1END3->>IMUX23 INT_R_X11Y28/INT_R.NR1END3->>NE2BEG3 INT_R_X11Y29/INT_R.NL1END1->>IMUX1 INT_R_X11Y29/INT_R.NL1END1->>IMUX18 INT_R_X11Y29/INT_R.NL1END1->>IMUX9 INT_R_X11Y30/INT_R.WR1END0->>IMUX8 INT_R_X13Y18/INT_R.SL1END3->>IMUX15 INT_R_X13Y18/INT_R.SL1END3->>IMUX38 INT_R_X13Y18/INT_R.SL1END3->>WL1BEG2 INT_R_X13Y19/INT_R.EL1END3->>IMUX29 INT_R_X13Y19/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 16, 

kpd[15]_i_3_n_0 - 
wires: CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y18/CLBLL_L_A CLBLL_R_X13Y19/CLBLL_IMUX28 CLBLL_R_X13Y19/CLBLL_LL_C4 INT_R_X13Y18/LOGIC_OUTS8 INT_R_X13Y18/NL1BEG2 INT_R_X13Y18/NL1BEG_N3 INT_R_X13Y19/IMUX28 INT_R_X13Y19/NL1END2 
pips: CLBLL_R_X13Y18/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X13Y18/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X13Y18/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X13Y19/INT_R.NL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kpd[3]_i_2_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_LL_A CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y23/CLBLL_WR1END1 CLBLL_R_X13Y23/CLBLL_IMUX34 CLBLL_R_X13Y23/CLBLL_L_C6 CLBLL_R_X13Y23/CLBLL_WR1END1 INT_L_X14Y21/LOGIC_OUTS_L12 INT_L_X14Y21/NN2BEG0 INT_L_X14Y22/NN2A0 INT_L_X14Y22/NN2END_S2_0 INT_L_X14Y23/NN2END0 INT_L_X14Y23/WR1BEG1 INT_R_X13Y23/IMUX34 INT_R_X13Y23/WR1END1 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X14Y21/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X14Y23/INT_L.NN2END0->>WR1BEG1 INT_R_X13Y23/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_reg_n_0_[3] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX15 CLBLL_L_X14Y21/CLBLL_IMUX29 CLBLL_L_X14Y21/CLBLL_IMUX7 CLBLL_L_X14Y21/CLBLL_LL_A1 CLBLL_L_X14Y21/CLBLL_LL_B1 CLBLL_L_X14Y21/CLBLL_LL_C2 CLBLL_L_X14Y23/CLBLL_EL1BEG2 CLBLL_R_X13Y23/CLBLL_EL1BEG2 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y23/CLBLL_L_BMUX INT_L_X14Y21/BYP_ALT3 INT_L_X14Y21/BYP_BOUNCE3 INT_L_X14Y21/IMUX_L15 INT_L_X14Y21/IMUX_L29 INT_L_X14Y21/IMUX_L7 INT_L_X14Y21/SS2END2 INT_L_X14Y22/BYP_BOUNCE_N3_3 INT_L_X14Y22/SS2A2 INT_L_X14Y23/EL1END2 INT_L_X14Y23/SS2BEG2 INT_R_X13Y23/EL1BEG2 INT_R_X13Y23/LOGIC_OUTS17 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X14Y21/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X14Y21/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X14Y21/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X14Y21/INT_L.SS2END2->>BYP_ALT3 INT_L_X14Y21/INT_L.SS2END2->>IMUX_L29 INT_L_X14Y23/INT_L.EL1END2->>SS2BEG2 INT_R_X13Y23/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

kpd[7]_i_2_n_0 - 
wires: CLBLL_L_X16Y20/CLBLL_EL1BEG2 CLBLL_L_X16Y20/CLBLL_IMUX28 CLBLL_L_X16Y20/CLBLL_LL_C4 CLBLL_R_X15Y20/CLBLL_EL1BEG2 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS17 CLBLL_R_X15Y20/CLBLL_L_BMUX CLBLL_R_X15Y22/CLBLL_IMUX14 CLBLL_R_X15Y22/CLBLL_L_B1 INT_L_X16Y20/EL1END2 INT_L_X16Y20/IMUX_L28 INT_R_X15Y20/EL1BEG2 INT_R_X15Y20/LOGIC_OUTS17 INT_R_X15Y20/NN2BEG3 INT_R_X15Y21/NN2A3 INT_R_X15Y22/IMUX14 INT_R_X15Y22/NN2END3 
pips: CLBLL_L_X16Y20/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X16Y20/INT_L.EL1END2->>IMUX_L28 INT_R_X15Y20/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X15Y20/INT_R.LOGIC_OUTS17->>NN2BEG3 INT_R_X15Y22/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd[9]_i_2_n_0 - 
wires: CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS11 CLBLL_L_X16Y22/CLBLL_L_D CLBLL_L_X16Y22/CLBLL_WL1END2 CLBLL_R_X15Y22/CLBLL_IMUX21 CLBLL_R_X15Y22/CLBLL_L_C4 CLBLL_R_X15Y22/CLBLL_WL1END2 INT_L_X16Y22/LOGIC_OUTS_L11 INT_L_X16Y22/WL1BEG2 INT_R_X15Y22/IMUX21 INT_R_X15Y22/WL1END2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X16Y22/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_R_X15Y22/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

kpd_reg_n_0_[0] - 
wires: CLBLL_L_X12Y23/CLBLL_EL1BEG3 CLBLL_L_X12Y23/CLBLL_IMUX23 CLBLL_L_X12Y23/CLBLL_IMUX6 CLBLL_L_X12Y23/CLBLL_L_A1 CLBLL_L_X12Y23/CLBLL_L_C3 CLBLM_R_X11Y23/CLBLM_EL1BEG3 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y24/CLBLM_L_AQ INT_L_X12Y23/EL1END3 INT_L_X12Y23/IMUX_L23 INT_L_X12Y23/IMUX_L6 INT_R_X11Y23/EL1BEG3 INT_R_X11Y24/EL1BEG_N3 INT_R_X11Y24/LOGIC_OUTS0 VBRK_X34Y24/VBRK_EL1BEG3 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X11Y24/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y23/INT_L.EL1END3->>IMUX_L23 INT_L_X12Y23/INT_L.EL1END3->>IMUX_L6 INT_R_X11Y24/INT_R.LOGIC_OUTS0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[10] - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y23/CLBLL_L_AQ CLBLL_L_X16Y24/CLBLL_IMUX34 CLBLL_L_X16Y24/CLBLL_L_C6 CLBLL_R_X17Y24/CLBLL_IMUX1 CLBLL_R_X17Y24/CLBLL_LL_A3 INT_L_X16Y23/LOGIC_OUTS_L0 INT_L_X16Y23/NE2BEG0 INT_L_X16Y24/IMUX_L34 INT_L_X16Y24/NE2A0 INT_L_X16Y24/WR1END1 INT_R_X17Y23/NE2END_S3_0 INT_R_X17Y24/IMUX1 INT_R_X17Y24/NE2END0 INT_R_X17Y24/WR1BEG1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_L_X16Y23/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X16Y24/INT_L.WR1END1->>IMUX_L34 INT_R_X17Y24/INT_R.NE2END0->>IMUX1 INT_R_X17Y24/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[11] - 
wires: CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y20/CLBLL_L_AQ CLBLL_R_X15Y21/CLBLL_IMUX16 CLBLL_R_X15Y21/CLBLL_IMUX41 CLBLL_R_X15Y21/CLBLL_L_B3 CLBLL_R_X15Y21/CLBLL_L_D1 INT_R_X15Y20/LOGIC_OUTS0 INT_R_X15Y20/NR1BEG0 INT_R_X15Y21/IMUX16 INT_R_X15Y21/IMUX41 INT_R_X15Y21/NR1END0 
pips: CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X15Y20/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X15Y21/INT_R.NR1END0->>IMUX16 INT_R_X15Y21/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[12] - 
wires: CLBLL_L_X12Y22/CLBLL_EE2BEG0 CLBLL_R_X13Y22/CLBLL_IMUX25 CLBLL_R_X13Y22/CLBLL_IMUX32 CLBLL_R_X13Y22/CLBLL_LL_C1 CLBLL_R_X13Y22/CLBLL_L_B5 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_L_AQ CLBLM_R_X11Y22/CLBLM_EE2BEG0 INT_L_X12Y22/EE2A0 INT_R_X11Y21/LOGIC_OUTS0 INT_R_X11Y21/NR1BEG0 INT_R_X11Y22/EE2BEG0 INT_R_X11Y22/NR1END0 INT_R_X13Y22/EE2END0 INT_R_X13Y22/IMUX25 INT_R_X13Y22/IMUX32 VBRK_X34Y23/VBRK_EE2BEG0 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X11Y21/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X11Y22/INT_R.NR1END0->>EE2BEG0 INT_R_X13Y22/INT_R.EE2END0->>IMUX25 INT_R_X13Y22/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[13] - 
wires: CLBLL_R_X13Y24/CLBLL_LL_AQ CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y25/CLBLL_IMUX0 CLBLL_R_X13Y25/CLBLL_IMUX24 CLBLL_R_X13Y25/CLBLL_LL_B5 CLBLL_R_X13Y25/CLBLL_L_A3 HCLK_R_X37Y26/HCLK_NR1BEG0 INT_R_X13Y24/LOGIC_OUTS4 INT_R_X13Y24/NR1BEG0 INT_R_X13Y25/IMUX0 INT_R_X13Y25/IMUX24 INT_R_X13Y25/NR1END0 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X13Y24/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X13Y25/INT_R.NR1END0->>IMUX0 INT_R_X13Y25/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[14] - 
wires: CLBLM_L_X10Y25/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y25/CLBLM_L_AQ CLBLM_R_X11Y25/CLBLM_IMUX26 CLBLM_R_X11Y25/CLBLM_IMUX42 CLBLM_R_X11Y25/CLBLM_L_B4 CLBLM_R_X11Y25/CLBLM_L_D6 INT_L_X10Y25/ER1BEG1 INT_L_X10Y25/LOGIC_OUTS_L0 INT_R_X11Y25/ER1END1 INT_R_X11Y25/IMUX26 INT_R_X11Y25/IMUX42 
pips: CLBLM_L_X10Y25/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y25/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X11Y25/INT_R.ER1END1->>IMUX26 INT_R_X11Y25/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[15] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX42 CLBLL_L_X12Y22/CLBLL_L_D6 CLBLL_L_X12Y22/CLBLL_NE2A1 CLBLL_L_X12Y25/CLBLL_IMUX18 CLBLL_L_X12Y25/CLBLL_LL_B2 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y21/CLBLM_L_BQ CLBLM_R_X11Y22/CLBLM_NE2A1 HCLK_L_X36Y26/HCLK_NR1BEG1 INT_L_X12Y22/IMUX_L42 INT_L_X12Y22/NE2END1 INT_L_X12Y22/NN2BEG1 INT_L_X12Y23/NN2A1 INT_L_X12Y24/NN2END1 INT_L_X12Y24/NR1BEG1 INT_L_X12Y25/IMUX_L18 INT_L_X12Y25/NR1END1 INT_R_X11Y21/LOGIC_OUTS1 INT_R_X11Y21/NE2BEG1 INT_R_X11Y22/NE2A1 VBRK_X34Y23/VBRK_NE2A1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y22/INT_L.NE2END1->>IMUX_L42 INT_L_X12Y22/INT_L.NE2END1->>NN2BEG1 INT_L_X12Y24/INT_L.NN2END1->>NR1BEG1 INT_L_X12Y25/INT_L.NR1END1->>IMUX_L18 INT_R_X11Y21/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX33 CLBLL_L_X12Y24/CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_IMUX32 CLBLL_L_X12Y25/CLBLL_LL_C1 CLBLL_R_X13Y24/CLBLL_LL_BQ CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS5 HCLK_L_X36Y26/HCLK_NL1BEG0 HCLK_L_X36Y26/HCLK_NL1END_S3_0 INT_L_X12Y24/IMUX_L33 INT_L_X12Y24/NL1BEG0 INT_L_X12Y24/NL1END_S3_0 INT_L_X12Y24/WL1END0 INT_L_X12Y25/IMUX_L32 INT_L_X12Y25/NL1END0 INT_R_X13Y24/LOGIC_OUTS5 INT_R_X13Y24/WL1BEG0 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X12Y24/INT_L.WL1END0->>IMUX_L33 INT_L_X12Y24/INT_L.WL1END0->>NL1BEG0 INT_L_X12Y25/INT_L.NL1END0->>IMUX_L32 INT_R_X13Y24/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[2] - 
wires: CLBLL_R_X13Y24/CLBLL_LL_CQ CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS6 CLBLL_R_X13Y25/CLBLL_IMUX13 CLBLL_R_X13Y25/CLBLL_IMUX29 CLBLL_R_X13Y25/CLBLL_LL_C2 CLBLL_R_X13Y25/CLBLL_L_B6 HCLK_R_X37Y26/HCLK_NR1BEG2 INT_R_X13Y24/LOGIC_OUTS6 INT_R_X13Y24/NR1BEG2 INT_R_X13Y25/IMUX13 INT_R_X13Y25/IMUX29 INT_R_X13Y25/NR1END2 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_R_X13Y24/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X13Y25/INT_R.NR1END2->>IMUX13 INT_R_X13Y25/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[3] - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS1 CLBLL_L_X16Y23/CLBLL_L_BQ CLBLL_L_X16Y23/CLBLL_WR1END2 CLBLL_R_X15Y23/CLBLL_IMUX12 CLBLL_R_X15Y23/CLBLL_IMUX13 CLBLL_R_X15Y23/CLBLL_LL_B6 CLBLL_R_X15Y23/CLBLL_L_B6 CLBLL_R_X15Y23/CLBLL_WR1END2 INT_L_X16Y23/LOGIC_OUTS_L1 INT_L_X16Y23/WR1BEG2 INT_R_X15Y23/IMUX12 INT_R_X15Y23/IMUX13 INT_R_X15Y23/WR1END2 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X16Y23/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_R_X15Y23/INT_R.WR1END2->>IMUX12 INT_R_X15Y23/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[4] - 
wires: CLBLL_L_X14Y25/CLBLL_NE2A3 CLBLL_L_X16Y25/CLBLL_EE2A3 CLBLL_R_X13Y24/CLBLL_IMUX22 CLBLL_R_X13Y24/CLBLL_LL_C3 CLBLL_R_X13Y24/CLBLL_LL_DQ CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS7 CLBLL_R_X13Y25/CLBLL_NE2A3 CLBLL_R_X15Y25/CLBLL_EE2A3 CLBLL_R_X17Y24/CLBLL_IMUX12 CLBLL_R_X17Y24/CLBLL_LL_B6 HCLK_R_X37Y26/HCLK_NE2BEG3 HCLK_R_X45Y26/HCLK_SL1END2 INT_L_X14Y25/EE2BEG3 INT_L_X14Y25/NE2END3 INT_L_X16Y25/EE2END3 INT_L_X16Y25/EL1BEG2 INT_R_X13Y24/IMUX22 INT_R_X13Y24/LOGIC_OUTS7 INT_R_X13Y24/NE2BEG3 INT_R_X13Y25/NE2A3 INT_R_X15Y25/EE2A3 INT_R_X17Y24/IMUX12 INT_R_X17Y24/SL1END2 INT_R_X17Y25/EL1END2 INT_R_X17Y25/SL1BEG2 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X14Y25/INT_L.NE2END3->>EE2BEG3 INT_L_X16Y25/INT_L.EE2END3->>EL1BEG2 INT_R_X13Y24/INT_R.LOGIC_OUTS7->>IMUX22 INT_R_X13Y24/INT_R.LOGIC_OUTS7->>NE2BEG3 INT_R_X17Y24/INT_R.SL1END2->>IMUX12 INT_R_X17Y25/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[5] - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS2 CLBLL_L_X16Y23/CLBLL_L_CQ CLBLL_L_X16Y23/CLBLL_WL1END1 CLBLL_L_X16Y26/CLBLL_NW2A2 CLBLL_R_X15Y23/CLBLL_IMUX43 CLBLL_R_X15Y23/CLBLL_LL_D6 CLBLL_R_X15Y23/CLBLL_WL1END1 CLBLL_R_X15Y26/CLBLL_IMUX28 CLBLL_R_X15Y26/CLBLL_LL_C4 CLBLL_R_X15Y26/CLBLL_NW2A2 HCLK_L_X44Y26/HCLK_NN2A2 INT_L_X16Y23/LOGIC_OUTS_L2 INT_L_X16Y23/NN2BEG2 INT_L_X16Y23/WL1BEG1 INT_L_X16Y24/NN2A2 INT_L_X16Y25/NN2END2 INT_L_X16Y25/NW2BEG2 INT_L_X16Y26/NW2A2 INT_R_X15Y23/IMUX43 INT_R_X15Y23/WL1END1 INT_R_X15Y26/IMUX28 INT_R_X15Y26/NW2END2 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X16Y23/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X16Y23/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_L_X16Y25/INT_L.NN2END2->>NW2BEG2 INT_R_X15Y23/INT_R.WL1END1->>IMUX43 INT_R_X15Y26/INT_R.NW2END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[6] - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS3 CLBLL_L_X16Y23/CLBLL_L_DQ CLBLL_L_X16Y23/CLBLL_WL1END2 CLBLL_R_X15Y23/CLBLL_IMUX21 CLBLL_R_X15Y23/CLBLL_IMUX36 CLBLL_R_X15Y23/CLBLL_L_C4 CLBLL_R_X15Y23/CLBLL_L_D2 CLBLL_R_X15Y23/CLBLL_WL1END2 INT_L_X16Y23/LOGIC_OUTS_L3 INT_L_X16Y23/WL1BEG2 INT_R_X15Y23/IMUX21 INT_R_X15Y23/IMUX36 INT_R_X15Y23/WL1END2 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X16Y23/INT_L.LOGIC_OUTS_L3->>WL1BEG2 INT_R_X15Y23/INT_R.WL1END2->>IMUX21 INT_R_X15Y23/INT_R.WL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[7] - 
wires: CLBLL_L_X16Y22/CLBLL_IMUX5 CLBLL_L_X16Y22/CLBLL_L_A6 CLBLL_L_X16Y23/CLBLL_IMUX13 CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS16 CLBLL_L_X16Y23/CLBLL_L_AMUX CLBLL_L_X16Y23/CLBLL_L_B6 INT_L_X16Y22/IMUX_L5 INT_L_X16Y22/SL1END2 INT_L_X16Y23/IMUX_L13 INT_L_X16Y23/LOGIC_OUTS_L16 INT_L_X16Y23/SL1BEG2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X16Y22/INT_L.SL1END2->>IMUX_L5 INT_L_X16Y23/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X16Y23/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[8] - 
wires: CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y26/CLBLL_L_AQ CLBLL_R_X15Y25/CLBLL_IMUX29 CLBLL_R_X15Y25/CLBLL_LL_C2 CLBLL_R_X15Y26/CLBLL_IMUX30 CLBLL_R_X15Y26/CLBLL_L_C5 INT_L_X14Y25/EL1BEG3 INT_L_X14Y26/EL1BEG_N3 INT_L_X14Y26/LOGIC_OUTS_L0 INT_R_X15Y25/EL1END3 INT_R_X15Y25/IMUX29 INT_R_X15Y25/NR1BEG3 INT_R_X15Y26/IMUX30 INT_R_X15Y26/NR1END3 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y26/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X15Y25/INT_R.EL1END3->>IMUX29 INT_R_X15Y25/INT_R.EL1END3->>NR1BEG3 INT_R_X15Y26/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

kpd_reg_n_0_[9] - 
wires: CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y26/CLBLL_L_BQ CLBLL_R_X15Y25/CLBLL_IMUX23 CLBLL_R_X15Y25/CLBLL_L_C3 CLBLL_R_X15Y26/CLBLL_IMUX40 CLBLL_R_X15Y26/CLBLL_LL_D1 INT_L_X14Y26/EL1BEG0 INT_L_X14Y26/LOGIC_OUTS_L1 INT_R_X15Y25/EL1END_S3_0 INT_R_X15Y25/FAN_BOUNCE_S3_4 INT_R_X15Y25/IMUX23 INT_R_X15Y26/EL1END0 INT_R_X15Y26/FAN_ALT4 INT_R_X15Y26/FAN_BOUNCE4 INT_R_X15Y26/IMUX40 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X14Y26/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_R_X15Y25/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X15Y26/INT_R.EL1END0->>FAN_ALT4 INT_R_X15Y26/INT_R.EL1END0->>IMUX40 INT_R_X15Y26/INT_R.FAN_ALT4->>FAN_BOUNCE4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

md[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md_index[0] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX1 CLBLL_L_X12Y17/CLBLL_LL_A3 CLBLL_L_X12Y17/CLBLL_LL_AQ CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y22/CLBLL_IMUX10 CLBLL_L_X12Y22/CLBLL_IMUX26 CLBLL_L_X12Y22/CLBLL_L_A4 CLBLL_L_X12Y22/CLBLL_L_B4 CLBLL_L_X12Y22/CLBLL_WW2A3 CLBLL_L_X12Y23/CLBLL_ER1BEG1 CLBLL_L_X12Y23/CLBLL_IMUX26 CLBLL_L_X12Y23/CLBLL_IMUX3 CLBLL_L_X12Y23/CLBLL_L_A2 CLBLL_L_X12Y23/CLBLL_L_B4 CLBLL_L_X12Y25/CLBLL_IMUX1 CLBLL_L_X12Y25/CLBLL_IMUX17 CLBLL_L_X12Y25/CLBLL_IMUX28 CLBLL_L_X12Y25/CLBLL_LL_A3 CLBLL_L_X12Y25/CLBLL_LL_B3 CLBLL_L_X12Y25/CLBLL_LL_C4 CLBLL_L_X12Y25/CLBLL_WW2END2 CLBLL_L_X14Y23/CLBLL_EE2A1 CLBLL_L_X14Y25/CLBLL_WW2END2 CLBLL_L_X14Y26/CLBLL_WW2END0 CLBLL_L_X16Y22/CLBLL_EL1BEG0 CLBLL_L_X16Y22/CLBLL_IMUX9 CLBLL_L_X16Y22/CLBLL_L_A5 CLBLL_L_X16Y25/CLBLL_WL1END2 CLBLL_L_X16Y26/CLBLL_IMUX0 CLBLL_L_X16Y26/CLBLL_L_A3 CLBLL_L_X16Y26/CLBLL_WR1END1 CLBLL_R_X13Y22/CLBLL_IMUX14 CLBLL_R_X13Y22/CLBLL_IMUX6 CLBLL_R_X13Y22/CLBLL_L_A1 CLBLL_R_X13Y22/CLBLL_L_B1 CLBLL_R_X13Y23/CLBLL_EE2A1 CLBLL_R_X13Y25/CLBLL_IMUX14 CLBLL_R_X13Y25/CLBLL_IMUX6 CLBLL_R_X13Y25/CLBLL_L_A1 CLBLL_R_X13Y25/CLBLL_L_B1 CLBLL_R_X13Y25/CLBLL_WW2END2 CLBLL_R_X13Y26/CLBLL_IMUX10 CLBLL_R_X13Y26/CLBLL_IMUX25 CLBLL_R_X13Y26/CLBLL_L_A4 CLBLL_R_X13Y26/CLBLL_L_B5 CLBLL_R_X13Y26/CLBLL_WW2END0 CLBLL_R_X15Y21/CLBLL_IMUX10 CLBLL_R_X15Y21/CLBLL_IMUX19 CLBLL_R_X15Y21/CLBLL_L_A4 CLBLL_R_X15Y21/CLBLL_L_B2 CLBLL_R_X15Y22/CLBLL_EL1BEG0 CLBLL_R_X15Y23/CLBLL_IMUX16 CLBLL_R_X15Y23/CLBLL_IMUX20 CLBLL_R_X15Y23/CLBLL_IMUX9 CLBLL_R_X15Y23/CLBLL_L_A5 CLBLL_R_X15Y23/CLBLL_L_B3 CLBLL_R_X15Y23/CLBLL_L_C2 CLBLL_R_X15Y25/CLBLL_WL1END2 CLBLL_R_X15Y26/CLBLL_IMUX10 CLBLL_R_X15Y26/CLBLL_IMUX11 CLBLL_R_X15Y26/CLBLL_IMUX18 CLBLL_R_X15Y26/CLBLL_IMUX26 CLBLL_R_X15Y26/CLBLL_IMUX33 CLBLL_R_X15Y26/CLBLL_IMUX35 CLBLL_R_X15Y26/CLBLL_IMUX43 CLBLL_R_X15Y26/CLBLL_LL_A4 CLBLL_R_X15Y26/CLBLL_LL_B2 CLBLL_R_X15Y26/CLBLL_LL_C6 CLBLL_R_X15Y26/CLBLL_LL_D6 CLBLL_R_X15Y26/CLBLL_L_A4 CLBLL_R_X15Y26/CLBLL_L_B4 CLBLL_R_X15Y26/CLBLL_L_C1 CLBLL_R_X15Y26/CLBLL_WR1END1 CLBLL_R_X17Y23/CLBLL_IMUX1 CLBLL_R_X17Y23/CLBLL_LL_A3 CLBLL_R_X17Y24/CLBLL_IMUX18 CLBLL_R_X17Y24/CLBLL_IMUX2 CLBLL_R_X17Y24/CLBLL_LL_A2 CLBLL_R_X17Y24/CLBLL_LL_B2 CLBLM_R_X11Y22/CLBLM_WW2A3 CLBLM_R_X11Y23/CLBLM_ER1BEG1 CLBLM_R_X11Y25/CLBLM_IMUX14 CLBLM_R_X11Y25/CLBLM_IMUX6 CLBLM_R_X11Y25/CLBLM_L_A1 CLBLM_R_X11Y25/CLBLM_L_B1 CLBLM_R_X11Y25/CLBLM_WW2END2 HCLK_L_X36Y26/HCLK_NN2A0 HCLK_L_X36Y26/HCLK_NN2END_S2_0 HCLK_R_X45Y26/HCLK_NN2A0 HCLK_R_X45Y26/HCLK_NN2END_S2_0 INT_L_X10Y22/ER1BEG_S0 INT_L_X10Y22/WW2END3 INT_L_X10Y23/ER1BEG0 INT_L_X10Y23/WW2END_N0_3 INT_L_X12Y17/IMUX_L1 INT_L_X12Y17/LOGIC_OUTS_L4 INT_L_X12Y17/NN6BEG0 INT_L_X12Y18/NN6A0 INT_L_X12Y19/NN6B0 INT_L_X12Y20/NN6C0 INT_L_X12Y21/NN6D0 INT_L_X12Y22/EL1BEG3 INT_L_X12Y22/IMUX_L10 INT_L_X12Y22/IMUX_L26 INT_L_X12Y22/NN6E0 INT_L_X12Y22/NN6END_S1_0 INT_L_X12Y22/SR1BEG_S0 INT_L_X12Y22/WW2BEG3 INT_L_X12Y23/EE2BEG1 INT_L_X12Y23/EL1BEG_N3 INT_L_X12Y23/ER1END1 INT_L_X12Y23/IMUX_L26 INT_L_X12Y23/IMUX_L3 INT_L_X12Y23/NN2BEG0 INT_L_X12Y23/NN6END0 INT_L_X12Y24/NN2A0 INT_L_X12Y24/NN2END_S2_0 INT_L_X12Y25/BYP_ALT0 INT_L_X12Y25/BYP_BOUNCE0 INT_L_X12Y25/IMUX_L1 INT_L_X12Y25/IMUX_L17 INT_L_X12Y25/IMUX_L28 INT_L_X12Y25/NN2END0 INT_L_X12Y25/WW2A2 INT_L_X14Y22/SE2A1 INT_L_X14Y23/EE2END1 INT_L_X14Y23/EL1BEG0 INT_L_X14Y23/SE2BEG1 INT_L_X14Y25/WW2A2 INT_L_X14Y26/WW2A0 INT_L_X16Y21/EL1END_S3_0 INT_L_X16Y22/EL1END0 INT_L_X16Y22/IMUX_L9 INT_L_X16Y22/NE2BEG0 INT_L_X16Y23/NE2A0 INT_L_X16Y25/NW2END_S0_0 INT_L_X16Y25/WL1BEG2 INT_L_X16Y26/IMUX_L0 INT_L_X16Y26/NW2END0 INT_L_X16Y26/WR1BEG1 INT_R_X11Y22/WW2A3 INT_R_X11Y23/ER1BEG1 INT_R_X11Y23/ER1END0 INT_R_X11Y25/IMUX14 INT_R_X11Y25/IMUX6 INT_R_X11Y25/WW2END2 INT_R_X13Y22/EL1END3 INT_R_X13Y22/IMUX14 INT_R_X13Y22/IMUX6 INT_R_X13Y23/EE2A1 INT_R_X13Y25/IMUX14 INT_R_X13Y25/IMUX6 INT_R_X13Y25/WW2BEG2 INT_R_X13Y25/WW2END2 INT_R_X13Y26/IMUX10 INT_R_X13Y26/IMUX25 INT_R_X13Y26/WW2END0 INT_R_X15Y21/BYP_ALT1 INT_R_X15Y21/BYP_BOUNCE1 INT_R_X15Y21/IMUX10 INT_R_X15Y21/IMUX19 INT_R_X15Y21/SS2END0 INT_R_X15Y22/EL1BEG0 INT_R_X15Y22/EL1END_S3_0 INT_R_X15Y22/SE2END1 INT_R_X15Y22/SS2A0 INT_R_X15Y23/BYP_ALT0 INT_R_X15Y23/BYP_BOUNCE0 INT_R_X15Y23/EL1END0 INT_R_X15Y23/IMUX16 INT_R_X15Y23/IMUX20 INT_R_X15Y23/IMUX9 INT_R_X15Y23/SS2BEG0 INT_R_X15Y25/WL1END2 INT_R_X15Y25/WW2BEG2 INT_R_X15Y26/BYP_ALT1 INT_R_X15Y26/BYP_BOUNCE1 INT_R_X15Y26/IMUX10 INT_R_X15Y26/IMUX11 INT_R_X15Y26/IMUX18 INT_R_X15Y26/IMUX26 INT_R_X15Y26/IMUX33 INT_R_X15Y26/IMUX35 INT_R_X15Y26/IMUX43 INT_R_X15Y26/WR1END1 INT_R_X15Y26/WW2BEG0 INT_R_X17Y22/NE2END_S3_0 INT_R_X17Y23/IMUX1 INT_R_X17Y23/NE2END0 INT_R_X17Y23/NN2BEG0 INT_R_X17Y24/IMUX18 INT_R_X17Y24/IMUX2 INT_R_X17Y24/NN2A0 INT_R_X17Y24/NN2END_S2_0 INT_R_X17Y24/SR1BEG_S0 INT_R_X17Y25/NN2END0 INT_R_X17Y25/NW2BEG0 INT_R_X17Y26/NW2A0 VBRK_X34Y23/VBRK_WW2A3 VBRK_X34Y24/VBRK_ER1BEG1 VBRK_X34Y27/VBRK_WW2END2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y22/INT_L.WW2END3->>ER1BEG_S0 INT_L_X12Y17/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X12Y17/INT_L.LOGIC_OUTS_L4->>NN6BEG0 INT_L_X12Y22/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X12Y22/INT_L.NN6END_S1_0->>WW2BEG3 INT_L_X12Y22/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X12Y22/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X12Y23/INT_L.ER1END1->>EE2BEG1 INT_L_X12Y23/INT_L.ER1END1->>IMUX_L26 INT_L_X12Y23/INT_L.ER1END1->>IMUX_L3 INT_L_X12Y23/INT_L.NN6END0->>EL1BEG_N3 INT_L_X12Y23/INT_L.NN6END0->>NN2BEG0 INT_L_X12Y25/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y25/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X12Y25/INT_L.NN2END0->>BYP_ALT0 INT_L_X12Y25/INT_L.NN2END0->>IMUX_L1 INT_L_X12Y25/INT_L.NN2END0->>IMUX_L17 INT_L_X14Y23/INT_L.EE2END1->>EL1BEG0 INT_L_X14Y23/INT_L.EE2END1->>SE2BEG1 INT_L_X16Y22/INT_L.EL1END0->>IMUX_L9 INT_L_X16Y22/INT_L.EL1END0->>NE2BEG0 INT_L_X16Y25/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X16Y26/INT_L.NW2END0->>IMUX_L0 INT_L_X16Y26/INT_L.NW2END0->>WR1BEG1 INT_R_X11Y23/INT_R.ER1END0->>ER1BEG1 INT_R_X11Y25/INT_R.WW2END2->>IMUX14 INT_R_X11Y25/INT_R.WW2END2->>IMUX6 INT_R_X13Y22/INT_R.EL1END3->>IMUX14 INT_R_X13Y22/INT_R.EL1END3->>IMUX6 INT_R_X13Y25/INT_R.WW2END2->>IMUX14 INT_R_X13Y25/INT_R.WW2END2->>IMUX6 INT_R_X13Y25/INT_R.WW2END2->>WW2BEG2 INT_R_X13Y26/INT_R.WW2END0->>IMUX10 INT_R_X13Y26/INT_R.WW2END0->>IMUX25 INT_R_X15Y21/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y21/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X15Y21/INT_R.SS2END0->>BYP_ALT1 INT_R_X15Y21/INT_R.SS2END0->>IMUX10 INT_R_X15Y22/INT_R.SE2END1->>EL1BEG0 INT_R_X15Y23/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X15Y23/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X15Y23/INT_R.EL1END0->>BYP_ALT0 INT_R_X15Y23/INT_R.EL1END0->>IMUX16 INT_R_X15Y23/INT_R.EL1END0->>IMUX9 INT_R_X15Y23/INT_R.EL1END0->>SS2BEG0 INT_R_X15Y25/INT_R.WL1END2->>WW2BEG2 INT_R_X15Y26/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y26/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X15Y26/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X15Y26/INT_R.WR1END1->>BYP_ALT1 INT_R_X15Y26/INT_R.WR1END1->>IMUX10 INT_R_X15Y26/INT_R.WR1END1->>IMUX11 INT_R_X15Y26/INT_R.WR1END1->>IMUX18 INT_R_X15Y26/INT_R.WR1END1->>IMUX26 INT_R_X15Y26/INT_R.WR1END1->>IMUX33 INT_R_X15Y26/INT_R.WR1END1->>WW2BEG0 INT_R_X17Y23/INT_R.NE2END0->>IMUX1 INT_R_X17Y23/INT_R.NE2END0->>NN2BEG0 INT_R_X17Y24/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X17Y24/INT_R.SR1BEG_S0->>IMUX18 INT_R_X17Y24/INT_R.SR1BEG_S0->>IMUX2 INT_R_X17Y25/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

md_index[1] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX16 CLBLL_L_X12Y22/CLBLL_IMUX9 CLBLL_L_X12Y22/CLBLL_L_A5 CLBLL_L_X12Y22/CLBLL_L_B3 CLBLL_L_X12Y23/CLBLL_IMUX0 CLBLL_L_X12Y23/CLBLL_IMUX25 CLBLL_L_X12Y23/CLBLL_L_A3 CLBLL_L_X12Y23/CLBLL_L_B5 CLBLL_L_X12Y25/CLBLL_IMUX12 CLBLL_L_X12Y25/CLBLL_IMUX2 CLBLL_L_X12Y25/CLBLL_IMUX22 CLBLL_L_X12Y25/CLBLL_LL_A2 CLBLL_L_X12Y25/CLBLL_LL_B6 CLBLL_L_X12Y25/CLBLL_LL_C3 CLBLL_L_X12Y25/CLBLL_WL1END1 CLBLL_L_X14Y21/CLBLL_EL1BEG3 CLBLL_L_X14Y21/CLBLL_NE2A0 CLBLL_L_X14Y22/CLBLL_NW2A0 CLBLL_L_X14Y26/CLBLL_NW2A0 CLBLL_L_X14Y26/CLBLL_SW2A2 CLBLL_L_X16Y22/CLBLL_IMUX3 CLBLL_L_X16Y22/CLBLL_L_A2 CLBLL_L_X16Y22/CLBLL_NE2A2 CLBLL_L_X16Y25/CLBLL_EL1BEG3 CLBLL_L_X16Y26/CLBLL_IMUX6 CLBLL_L_X16Y26/CLBLL_L_A1 CLBLL_R_X13Y20/CLBLL_IMUX1 CLBLL_R_X13Y20/CLBLL_LL_A3 CLBLL_R_X13Y20/CLBLL_LL_AQ CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y21/CLBLL_EL1BEG3 CLBLL_R_X13Y21/CLBLL_NE2A0 CLBLL_R_X13Y22/CLBLL_IMUX0 CLBLL_R_X13Y22/CLBLL_IMUX16 CLBLL_R_X13Y22/CLBLL_L_A3 CLBLL_R_X13Y22/CLBLL_L_B3 CLBLL_R_X13Y22/CLBLL_NW2A0 CLBLL_R_X13Y25/CLBLL_IMUX19 CLBLL_R_X13Y25/CLBLL_IMUX3 CLBLL_R_X13Y25/CLBLL_L_A2 CLBLL_R_X13Y25/CLBLL_L_B2 CLBLL_R_X13Y26/CLBLL_IMUX14 CLBLL_R_X13Y26/CLBLL_IMUX5 CLBLL_R_X13Y26/CLBLL_L_A6 CLBLL_R_X13Y26/CLBLL_L_B1 CLBLL_R_X13Y26/CLBLL_NW2A0 CLBLL_R_X13Y26/CLBLL_SW2A2 CLBLL_R_X15Y21/CLBLL_IMUX14 CLBLL_R_X15Y21/CLBLL_IMUX5 CLBLL_R_X15Y21/CLBLL_L_A6 CLBLL_R_X15Y21/CLBLL_L_B1 CLBLL_R_X15Y22/CLBLL_NE2A2 CLBLL_R_X15Y23/CLBLL_IMUX10 CLBLL_R_X15Y23/CLBLL_IMUX26 CLBLL_R_X15Y23/CLBLL_IMUX33 CLBLL_R_X15Y23/CLBLL_L_A4 CLBLL_R_X15Y23/CLBLL_L_B4 CLBLL_R_X15Y23/CLBLL_L_C1 CLBLL_R_X15Y25/CLBLL_EL1BEG3 CLBLL_R_X15Y26/CLBLL_IMUX0 CLBLL_R_X15Y26/CLBLL_IMUX16 CLBLL_R_X15Y26/CLBLL_IMUX17 CLBLL_R_X15Y26/CLBLL_IMUX21 CLBLL_R_X15Y26/CLBLL_IMUX29 CLBLL_R_X15Y26/CLBLL_IMUX45 CLBLL_R_X15Y26/CLBLL_IMUX8 CLBLL_R_X15Y26/CLBLL_LL_A5 CLBLL_R_X15Y26/CLBLL_LL_B3 CLBLL_R_X15Y26/CLBLL_LL_C2 CLBLL_R_X15Y26/CLBLL_LL_D2 CLBLL_R_X15Y26/CLBLL_L_A3 CLBLL_R_X15Y26/CLBLL_L_B3 CLBLL_R_X15Y26/CLBLL_L_C4 CLBLL_R_X17Y23/CLBLL_IMUX4 CLBLL_R_X17Y23/CLBLL_LL_A6 CLBLL_R_X17Y24/CLBLL_IMUX24 CLBLL_R_X17Y24/CLBLL_IMUX8 CLBLL_R_X17Y24/CLBLL_LL_A5 CLBLL_R_X17Y24/CLBLL_LL_B5 CLBLM_R_X11Y25/CLBLM_IMUX19 CLBLM_R_X11Y25/CLBLM_IMUX3 CLBLM_R_X11Y25/CLBLM_L_A2 CLBLM_R_X11Y25/CLBLM_L_B2 CLBLM_R_X11Y25/CLBLM_WL1END1 HCLK_L_X40Y26/HCLK_NW2END_S0_0 HCLK_R_X41Y26/HCLK_NW2A0 INT_L_X12Y19/WL1END3 INT_L_X12Y20/NN2BEG0 INT_L_X12Y20/WL1END_N1_3 INT_L_X12Y21/NN2A0 INT_L_X12Y21/NN2END_S2_0 INT_L_X12Y22/BYP_ALT7 INT_L_X12Y22/BYP_BOUNCE7 INT_L_X12Y22/IMUX_L16 INT_L_X12Y22/IMUX_L9 INT_L_X12Y22/NN2END0 INT_L_X12Y22/NW2END_S0_0 INT_L_X12Y23/BYP_BOUNCE_N3_7 INT_L_X12Y23/IMUX_L0 INT_L_X12Y23/IMUX_L25 INT_L_X12Y23/NW2END0 INT_L_X12Y25/FAN_ALT1 INT_L_X12Y25/FAN_BOUNCE1 INT_L_X12Y25/IMUX_L12 INT_L_X12Y25/IMUX_L2 INT_L_X12Y25/IMUX_L22 INT_L_X12Y25/SW2END2 INT_L_X12Y25/WL1BEG1 INT_L_X14Y20/NE2END_S3_0 INT_L_X14Y21/EL1BEG2 INT_L_X14Y21/EL1END3 INT_L_X14Y21/NE2BEG0 INT_L_X14Y21/NE2END0 INT_L_X14Y21/NW2BEG0 INT_L_X14Y22/NE2A0 INT_L_X14Y22/NW2A0 INT_L_X14Y24/NW2END_S0_0 INT_L_X14Y25/NE2BEG0 INT_L_X14Y25/NW2BEG0 INT_L_X14Y25/NW2END0 INT_L_X14Y26/NE2A0 INT_L_X14Y26/NW2A0 INT_L_X14Y26/SW2A2 INT_L_X14Y27/NW2END3 INT_L_X14Y27/SW2BEG2 INT_L_X16Y22/FAN_ALT5 INT_L_X16Y22/FAN_BOUNCE5 INT_L_X16Y22/IMUX_L3 INT_L_X16Y22/NE2BEG2 INT_L_X16Y22/NE2END2 INT_L_X16Y23/NE2A2 INT_L_X16Y25/EL1END3 INT_L_X16Y25/NR1BEG3 INT_L_X16Y26/IMUX_L6 INT_L_X16Y26/NR1END3 INT_R_X11Y25/IMUX19 INT_R_X11Y25/IMUX3 INT_R_X11Y25/WL1END1 INT_R_X13Y19/WL1BEG3 INT_R_X13Y20/IMUX1 INT_R_X13Y20/LOGIC_OUTS4 INT_R_X13Y20/NE2BEG0 INT_R_X13Y20/WL1BEG_N3 INT_R_X13Y21/EL1BEG3 INT_R_X13Y21/NE2A0 INT_R_X13Y21/NW2END_S0_0 INT_R_X13Y22/EL1BEG_N3 INT_R_X13Y22/IMUX0 INT_R_X13Y22/IMUX16 INT_R_X13Y22/NW2BEG0 INT_R_X13Y22/NW2END0 INT_R_X13Y23/NW2A0 INT_R_X13Y25/FAN_ALT3 INT_R_X13Y25/FAN_BOUNCE3 INT_R_X13Y25/IMUX19 INT_R_X13Y25/IMUX3 INT_R_X13Y25/NW2END_S0_0 INT_R_X13Y25/SW2A2 INT_R_X13Y26/IMUX14 INT_R_X13Y26/IMUX5 INT_R_X13Y26/NW2END0 INT_R_X13Y26/SW2BEG2 INT_R_X13Y26/SW2END2 INT_R_X15Y21/BYP_ALT2 INT_R_X15Y21/BYP_BOUNCE2 INT_R_X15Y21/EL1END2 INT_R_X15Y21/IMUX14 INT_R_X15Y21/IMUX5 INT_R_X15Y21/NE2BEG2 INT_R_X15Y21/NE2END_S3_0 INT_R_X15Y22/BYP_BOUNCE_N3_2 INT_R_X15Y22/NE2A2 INT_R_X15Y22/NE2END0 INT_R_X15Y22/NN2BEG0 INT_R_X15Y23/IMUX10 INT_R_X15Y23/IMUX26 INT_R_X15Y23/IMUX33 INT_R_X15Y23/NN2A0 INT_R_X15Y23/NN2END_S2_0 INT_R_X15Y23/SR1BEG_S0 INT_R_X15Y24/NN2END0 INT_R_X15Y24/NW2BEG0 INT_R_X15Y25/EL1BEG3 INT_R_X15Y25/NE2END_S3_0 INT_R_X15Y25/NW2A0 INT_R_X15Y26/EL1BEG_N3 INT_R_X15Y26/IMUX0 INT_R_X15Y26/IMUX16 INT_R_X15Y26/IMUX17 INT_R_X15Y26/IMUX21 INT_R_X15Y26/IMUX29 INT_R_X15Y26/IMUX45 INT_R_X15Y26/IMUX8 INT_R_X15Y26/NE2END0 INT_R_X15Y26/NL1BEG_N3 INT_R_X15Y26/NW2BEG3 INT_R_X15Y27/NW2A3 INT_R_X17Y23/BYP_ALT2 INT_R_X17Y23/BYP_BOUNCE2 INT_R_X17Y23/IMUX4 INT_R_X17Y23/NE2END2 INT_R_X17Y24/BYP_BOUNCE_N3_2 INT_R_X17Y24/IMUX24 INT_R_X17Y24/IMUX8 VBRK_X34Y27/VBRK_WL1END1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y20/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y21/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X17Y23/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X12Y20/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X12Y22/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X12Y22/INT_L.NN2END0->>IMUX_L16 INT_L_X12Y22/INT_L.NN2END0->>IMUX_L9 INT_L_X12Y22/INT_L.NW2END_S0_0->>BYP_ALT7 INT_L_X12Y23/INT_L.BYP_BOUNCE_N3_7->>IMUX_L25 INT_L_X12Y23/INT_L.NW2END0->>IMUX_L0 INT_L_X12Y25/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y25/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X12Y25/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X12Y25/INT_L.SW2END2->>FAN_ALT1 INT_L_X12Y25/INT_L.SW2END2->>IMUX_L22 INT_L_X12Y25/INT_L.SW2END2->>WL1BEG1 INT_L_X14Y21/INT_L.EL1END3->>EL1BEG2 INT_L_X14Y21/INT_L.NE2END0->>NE2BEG0 INT_L_X14Y21/INT_L.NE2END0->>NW2BEG0 INT_L_X14Y25/INT_L.NW2END0->>NE2BEG0 INT_L_X14Y25/INT_L.NW2END0->>NW2BEG0 INT_L_X14Y27/INT_L.NW2END3->>SW2BEG2 INT_L_X16Y22/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X16Y22/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X16Y22/INT_L.NE2END2->>FAN_ALT5 INT_L_X16Y22/INT_L.NE2END2->>NE2BEG2 INT_L_X16Y25/INT_L.EL1END3->>NR1BEG3 INT_L_X16Y26/INT_L.NR1END3->>IMUX_L6 INT_R_X11Y25/INT_R.WL1END1->>IMUX19 INT_R_X11Y25/INT_R.WL1END1->>IMUX3 INT_R_X13Y20/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X13Y20/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X13Y20/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X13Y22/INT_R.NW2END0->>EL1BEG_N3 INT_R_X13Y22/INT_R.NW2END0->>IMUX0 INT_R_X13Y22/INT_R.NW2END0->>IMUX16 INT_R_X13Y22/INT_R.NW2END0->>NW2BEG0 INT_R_X13Y25/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y25/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X13Y25/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X13Y25/INT_R.NW2END_S0_0->>FAN_ALT3 INT_R_X13Y26/INT_R.SW2END2->>IMUX14 INT_R_X13Y26/INT_R.SW2END2->>IMUX5 INT_R_X13Y26/INT_R.SW2END2->>SW2BEG2 INT_R_X15Y21/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X15Y21/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X15Y21/INT_R.EL1END2->>BYP_ALT2 INT_R_X15Y21/INT_R.EL1END2->>IMUX5 INT_R_X15Y21/INT_R.EL1END2->>NE2BEG2 INT_R_X15Y22/INT_R.NE2END0->>NN2BEG0 INT_R_X15Y23/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X15Y23/INT_R.SR1BEG_S0->>IMUX10 INT_R_X15Y23/INT_R.SR1BEG_S0->>IMUX26 INT_R_X15Y23/INT_R.SR1BEG_S0->>IMUX33 INT_R_X15Y24/INT_R.NN2END0->>NW2BEG0 INT_R_X15Y26/INT_R.NE2END0->>EL1BEG_N3 INT_R_X15Y26/INT_R.NE2END0->>IMUX0 INT_R_X15Y26/INT_R.NE2END0->>IMUX16 INT_R_X15Y26/INT_R.NE2END0->>IMUX17 INT_R_X15Y26/INT_R.NE2END0->>IMUX8 INT_R_X15Y26/INT_R.NE2END0->>NL1BEG_N3 INT_R_X15Y26/INT_R.NL1BEG_N3->>IMUX21 INT_R_X15Y26/INT_R.NL1BEG_N3->>IMUX29 INT_R_X15Y26/INT_R.NL1BEG_N3->>IMUX45 INT_R_X15Y26/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X17Y23/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X17Y23/INT_R.NE2END2->>BYP_ALT2 INT_R_X17Y23/INT_R.NE2END2->>IMUX4 INT_R_X17Y24/INT_R.BYP_BOUNCE_N3_2->>IMUX24 INT_R_X17Y24/INT_R.BYP_BOUNCE_N3_2->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

md[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

md[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[12] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[5] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[6] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr_index[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mr_index[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/md[0] - 
wires: CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y23/CLBLL_L_BQ CLBLL_L_X12Y26/CLBLL_IMUX11 CLBLL_L_X12Y26/CLBLL_LL_A4 CLBLL_L_X12Y26/CLBLL_NW2A1 CLBLL_L_X12Y33/CLBLL_IMUX7 CLBLL_L_X12Y33/CLBLL_LL_A1 CLBLL_L_X12Y34/CLBLL_IMUX30 CLBLL_L_X12Y34/CLBLL_IMUX8 CLBLL_L_X12Y34/CLBLL_LL_A5 CLBLL_L_X12Y34/CLBLL_L_C5 CLBLL_L_X14Y27/CLBLL_EE2A0 CLBLL_L_X14Y27/CLBLL_IMUX8 CLBLL_L_X14Y27/CLBLL_LL_A5 CLBLL_L_X14Y27/CLBLL_WR1END1 CLBLL_L_X14Y28/CLBLL_EE2A0 CLBLL_L_X14Y28/CLBLL_IMUX0 CLBLL_L_X14Y28/CLBLL_IMUX33 CLBLL_L_X14Y28/CLBLL_L_A3 CLBLL_L_X14Y28/CLBLL_L_C1 CLBLL_L_X14Y31/CLBLL_IMUX0 CLBLL_L_X14Y31/CLBLL_IMUX24 CLBLL_L_X14Y31/CLBLL_IMUX41 CLBLL_L_X14Y31/CLBLL_LL_B5 CLBLL_L_X14Y31/CLBLL_L_A3 CLBLL_L_X14Y31/CLBLL_L_D1 CLBLL_L_X14Y31/CLBLL_WR1END1 CLBLL_L_X14Y33/CLBLL_EL1BEG0 CLBLL_L_X16Y28/CLBLL_EE2A0 CLBLL_L_X16Y28/CLBLL_WR1END1 CLBLL_L_X16Y30/CLBLL_NW2A0 CLBLL_L_X16Y30/CLBLL_WW2A3 CLBLL_L_X16Y31/CLBLL_WR1END1 CLBLL_R_X13Y27/CLBLL_EE2A0 CLBLL_R_X13Y27/CLBLL_IMUX25 CLBLL_R_X13Y27/CLBLL_L_B5 CLBLL_R_X13Y27/CLBLL_WR1END1 CLBLL_R_X13Y28/CLBLL_EE2A0 CLBLL_R_X13Y30/CLBLL_IMUX11 CLBLL_R_X13Y30/CLBLL_LL_A4 CLBLL_R_X13Y31/CLBLL_IMUX2 CLBLL_R_X13Y31/CLBLL_LL_A2 CLBLL_R_X13Y31/CLBLL_WR1END1 CLBLL_R_X13Y32/CLBLL_IMUX16 CLBLL_R_X13Y32/CLBLL_IMUX21 CLBLL_R_X13Y32/CLBLL_IMUX24 CLBLL_R_X13Y32/CLBLL_LL_B5 CLBLL_R_X13Y32/CLBLL_L_B3 CLBLL_R_X13Y32/CLBLL_L_C4 CLBLL_R_X13Y33/CLBLL_EL1BEG0 CLBLL_R_X13Y33/CLBLL_IMUX14 CLBLL_R_X13Y33/CLBLL_IMUX18 CLBLL_R_X13Y33/CLBLL_IMUX46 CLBLL_R_X13Y33/CLBLL_LL_B2 CLBLL_R_X13Y33/CLBLL_L_B1 CLBLL_R_X13Y33/CLBLL_L_D5 CLBLL_R_X15Y28/CLBLL_EE2A0 CLBLL_R_X15Y28/CLBLL_IMUX18 CLBLL_R_X15Y28/CLBLL_IMUX34 CLBLL_R_X15Y28/CLBLL_IMUX44 CLBLL_R_X15Y28/CLBLL_LL_B2 CLBLL_R_X15Y28/CLBLL_LL_D4 CLBLL_R_X15Y28/CLBLL_L_C6 CLBLL_R_X15Y28/CLBLL_WR1END1 CLBLL_R_X15Y30/CLBLL_IMUX24 CLBLL_R_X15Y30/CLBLL_IMUX8 CLBLL_R_X15Y30/CLBLL_LL_A5 CLBLL_R_X15Y30/CLBLL_LL_B5 CLBLL_R_X15Y30/CLBLL_NW2A0 CLBLL_R_X15Y30/CLBLL_WW2A3 CLBLL_R_X15Y31/CLBLL_IMUX3 CLBLL_R_X15Y31/CLBLL_L_A2 CLBLL_R_X15Y31/CLBLL_WR1END1 CLBLM_R_X11Y26/CLBLM_IMUX9 CLBLM_R_X11Y26/CLBLM_L_A5 CLBLM_R_X11Y26/CLBLM_NW2A1 HCLK_L_X36Y26/HCLK_NN2A1 INT_L_X12Y23/LOGIC_OUTS_L1 INT_L_X12Y23/NN2BEG1 INT_L_X12Y24/NN2A1 INT_L_X12Y25/NL1BEG0 INT_L_X12Y25/NL1END_S3_0 INT_L_X12Y25/NN2END1 INT_L_X12Y25/NR1BEG1 INT_L_X12Y25/NW2BEG1 INT_L_X12Y26/IMUX_L11 INT_L_X12Y26/NL1END0 INT_L_X12Y26/NR1BEG0 INT_L_X12Y26/NR1END1 INT_L_X12Y26/NW2A1 INT_L_X12Y27/EE2BEG0 INT_L_X12Y27/NR1BEG0 INT_L_X12Y27/NR1END0 INT_L_X12Y28/EE2BEG0 INT_L_X12Y28/NR1END0 INT_L_X12Y33/IMUX_L7 INT_L_X12Y33/SR1END3 INT_L_X12Y33/WR1END_S1_0 INT_L_X12Y34/IMUX_L30 INT_L_X12Y34/IMUX_L8 INT_L_X12Y34/NL1BEG_N3 INT_L_X12Y34/NW2END3 INT_L_X12Y34/SR1BEG3 INT_L_X12Y34/SR1END_N3_3 INT_L_X12Y34/WR1END0 INT_L_X14Y27/EE2END0 INT_L_X14Y27/IMUX_L8 INT_L_X14Y27/WR1BEG1 INT_L_X14Y28/EE2BEG0 INT_L_X14Y28/EE2END0 INT_L_X14Y28/IMUX_L0 INT_L_X14Y28/IMUX_L33 INT_L_X14Y30/WL1END3 INT_L_X14Y30/WW2END3 INT_L_X14Y31/IMUX_L0 INT_L_X14Y31/IMUX_L24 INT_L_X14Y31/IMUX_L41 INT_L_X14Y31/SS2END0 INT_L_X14Y31/WL1END_N1_3 INT_L_X14Y31/WR1BEG1 INT_L_X14Y31/WW2END_N0_3 INT_L_X14Y32/EL1END_S3_0 INT_L_X14Y32/SS2A0 INT_L_X14Y33/EL1END0 INT_L_X14Y33/SS2BEG0 INT_L_X16Y28/EE2END0 INT_L_X16Y28/NR1BEG0 INT_L_X16Y28/WR1BEG1 INT_L_X16Y29/NN2BEG0 INT_L_X16Y29/NR1END0 INT_L_X16Y29/NW2BEG0 INT_L_X16Y30/NN2A0 INT_L_X16Y30/NN2END_S2_0 INT_L_X16Y30/NW2A0 INT_L_X16Y30/WW2BEG3 INT_L_X16Y31/NN2END0 INT_L_X16Y31/WR1BEG1 INT_R_X11Y26/IMUX9 INT_R_X11Y26/NW2END1 INT_R_X13Y27/EE2A0 INT_R_X13Y27/IMUX25 INT_R_X13Y27/WR1END1 INT_R_X13Y28/EE2A0 INT_R_X13Y30/IMUX11 INT_R_X13Y30/SR1END1 INT_R_X13Y31/IMUX2 INT_R_X13Y31/NL1BEG0 INT_R_X13Y31/NL1END_S3_0 INT_R_X13Y31/NN2BEG1 INT_R_X13Y31/SR1BEG1 INT_R_X13Y31/WR1END1 INT_R_X13Y32/IMUX16 INT_R_X13Y32/IMUX21 INT_R_X13Y32/IMUX24 INT_R_X13Y32/NL1BEG_N3 INT_R_X13Y32/NL1END0 INT_R_X13Y32/NN2A1 INT_R_X13Y32/NR1BEG3 INT_R_X13Y33/EL1BEG0 INT_R_X13Y33/IMUX14 INT_R_X13Y33/IMUX18 INT_R_X13Y33/IMUX46 INT_R_X13Y33/NN2END1 INT_R_X13Y33/NR1END3 INT_R_X13Y33/NW2BEG3 INT_R_X13Y33/WR1BEG_S0 INT_R_X13Y34/NW2A3 INT_R_X13Y34/WR1BEG0 INT_R_X15Y28/BYP_ALT4 INT_R_X15Y28/BYP_BOUNCE4 INT_R_X15Y28/EE2A0 INT_R_X15Y28/IMUX18 INT_R_X15Y28/IMUX34 INT_R_X15Y28/IMUX44 INT_R_X15Y28/WR1END1 INT_R_X15Y29/NW2END_S0_0 INT_R_X15Y30/IMUX24 INT_R_X15Y30/IMUX8 INT_R_X15Y30/NW2END0 INT_R_X15Y30/WL1BEG3 INT_R_X15Y30/WW2A3 INT_R_X15Y31/IMUX3 INT_R_X15Y31/WL1BEG_N3 INT_R_X15Y31/WR1END1 VBRK_X34Y28/VBRK_NW2A1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X12Y23/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X12Y25/INT_L.NN2END1->>NL1BEG0 INT_L_X12Y25/INT_L.NN2END1->>NR1BEG1 INT_L_X12Y25/INT_L.NN2END1->>NW2BEG1 INT_L_X12Y26/INT_L.NL1END0->>NR1BEG0 INT_L_X12Y26/INT_L.NR1END1->>IMUX_L11 INT_L_X12Y27/INT_L.NR1END0->>EE2BEG0 INT_L_X12Y27/INT_L.NR1END0->>NR1BEG0 INT_L_X12Y28/INT_L.NR1END0->>EE2BEG0 INT_L_X12Y33/INT_L.SR1END3->>IMUX_L7 INT_L_X12Y34/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X12Y34/INT_L.NW2END3->>SR1BEG3 INT_L_X12Y34/INT_L.WR1END0->>IMUX_L8 INT_L_X12Y34/INT_L.WR1END0->>NL1BEG_N3 INT_L_X14Y27/INT_L.EE2END0->>IMUX_L8 INT_L_X14Y27/INT_L.EE2END0->>WR1BEG1 INT_L_X14Y28/INT_L.EE2END0->>EE2BEG0 INT_L_X14Y28/INT_L.EE2END0->>IMUX_L0 INT_L_X14Y28/INT_L.EE2END0->>IMUX_L33 INT_L_X14Y31/INT_L.SS2END0->>IMUX_L41 INT_L_X14Y31/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X14Y31/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X14Y31/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X14Y33/INT_L.EL1END0->>SS2BEG0 INT_L_X16Y28/INT_L.EE2END0->>NR1BEG0 INT_L_X16Y28/INT_L.EE2END0->>WR1BEG1 INT_L_X16Y29/INT_L.NR1END0->>NN2BEG0 INT_L_X16Y29/INT_L.NR1END0->>NW2BEG0 INT_L_X16Y30/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X16Y31/INT_L.NN2END0->>WR1BEG1 INT_R_X11Y26/INT_R.NW2END1->>IMUX9 INT_R_X13Y27/INT_R.WR1END1->>IMUX25 INT_R_X13Y30/INT_R.SR1END1->>IMUX11 INT_R_X13Y31/INT_R.WR1END1->>IMUX2 INT_R_X13Y31/INT_R.WR1END1->>NL1BEG0 INT_R_X13Y31/INT_R.WR1END1->>NN2BEG1 INT_R_X13Y31/INT_R.WR1END1->>SR1BEG1 INT_R_X13Y32/INT_R.NL1BEG_N3->>IMUX21 INT_R_X13Y32/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X13Y32/INT_R.NL1END0->>IMUX16 INT_R_X13Y32/INT_R.NL1END0->>IMUX24 INT_R_X13Y32/INT_R.NL1END0->>NL1BEG_N3 INT_R_X13Y33/INT_R.NN2END1->>EL1BEG0 INT_R_X13Y33/INT_R.NN2END1->>IMUX18 INT_R_X13Y33/INT_R.NR1END3->>IMUX14 INT_R_X13Y33/INT_R.NR1END3->>IMUX46 INT_R_X13Y33/INT_R.NR1END3->>NW2BEG3 INT_R_X13Y33/INT_R.NR1END3->>WR1BEG_S0 INT_R_X15Y28/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X15Y28/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X15Y28/INT_R.WR1END1->>BYP_ALT4 INT_R_X15Y28/INT_R.WR1END1->>IMUX18 INT_R_X15Y28/INT_R.WR1END1->>IMUX34 INT_R_X15Y30/INT_R.NW2END0->>IMUX24 INT_R_X15Y30/INT_R.NW2END0->>IMUX8 INT_R_X15Y31/INT_R.WR1END1->>IMUX3 INT_R_X15Y31/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

start_reg_n_0 - 
wires: CLBLL_L_X12Y22/CLBLL_FAN6 CLBLL_L_X12Y22/CLBLL_L_CE CLBLL_L_X12Y23/CLBLL_FAN6 CLBLL_L_X12Y23/CLBLL_L_CE CLBLL_L_X12Y25/CLBLL_FAN7 CLBLL_L_X12Y25/CLBLL_LL_CE CLBLL_L_X12Y25/CLBLL_WW2END1 CLBLL_L_X14Y22/CLBLL_EE2BEG1 CLBLL_L_X14Y25/CLBLL_WW2END1 CLBLL_L_X14Y26/CLBLL_WW2END1 CLBLL_L_X16Y22/CLBLL_FAN6 CLBLL_L_X16Y22/CLBLL_L_CE CLBLL_L_X16Y24/CLBLL_EL1BEG0 CLBLL_L_X16Y25/CLBLL_NE2A1 CLBLL_L_X16Y26/CLBLL_EE2BEG1 CLBLL_L_X16Y26/CLBLL_FAN6 CLBLL_L_X16Y26/CLBLL_L_CE CLBLL_L_X16Y26/CLBLL_WR1END2 CLBLL_R_X13Y19/CLBLL_IMUX18 CLBLL_R_X13Y19/CLBLL_LL_B2 CLBLL_R_X13Y19/CLBLL_LL_BQ CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y22/CLBLL_EE2BEG1 CLBLL_R_X13Y22/CLBLL_FAN6 CLBLL_R_X13Y22/CLBLL_L_CE CLBLL_R_X13Y25/CLBLL_FAN6 CLBLL_R_X13Y25/CLBLL_L_CE CLBLL_R_X13Y25/CLBLL_WW2END1 CLBLL_R_X13Y26/CLBLL_FAN6 CLBLL_R_X13Y26/CLBLL_L_CE CLBLL_R_X13Y26/CLBLL_WW2END1 CLBLL_R_X13Y27/CLBLL_BYP1 CLBLL_R_X13Y27/CLBLL_LL_AX CLBLL_R_X15Y21/CLBLL_FAN6 CLBLL_R_X15Y21/CLBLL_L_CE CLBLL_R_X15Y23/CLBLL_FAN6 CLBLL_R_X15Y23/CLBLL_L_CE CLBLL_R_X15Y24/CLBLL_EL1BEG0 CLBLL_R_X15Y25/CLBLL_NE2A1 CLBLL_R_X15Y26/CLBLL_EE2BEG1 CLBLL_R_X15Y26/CLBLL_FAN6 CLBLL_R_X15Y26/CLBLL_FAN7 CLBLL_R_X15Y26/CLBLL_LL_CE CLBLL_R_X15Y26/CLBLL_L_CE CLBLL_R_X15Y26/CLBLL_WR1END2 CLBLL_R_X17Y23/CLBLL_FAN7 CLBLL_R_X17Y23/CLBLL_LL_CE CLBLL_R_X17Y24/CLBLL_FAN7 CLBLL_R_X17Y24/CLBLL_LL_CE CLBLM_R_X11Y25/CLBLM_FAN6 CLBLM_R_X11Y25/CLBLM_L_CE CLBLM_R_X11Y25/CLBLM_WW2END1 HCLK_R_X41Y26/HCLK_NE2BEG1 HCLK_R_X41Y26/HCLK_NN2BEG1 HCLK_R_X45Y26/HCLK_SR1END2 HCLK_R_X45Y26/HCLK_SS2END1 INT_L_X12Y22/FAN_ALT6 INT_L_X12Y22/FAN_L6 INT_L_X12Y22/SR1END1 INT_L_X12Y23/BYP_ALT1 INT_L_X12Y23/BYP_BOUNCE1 INT_L_X12Y23/FAN_ALT6 INT_L_X12Y23/FAN_L6 INT_L_X12Y23/NW2END1 INT_L_X12Y23/SR1BEG1 INT_L_X12Y25/FAN_ALT7 INT_L_X12Y25/FAN_L7 INT_L_X12Y25/SW2END1 INT_L_X12Y25/WW2A1 INT_L_X14Y22/EE2A1 INT_L_X14Y25/WW2A1 INT_L_X14Y26/WW2A1 INT_L_X16Y22/FAN_ALT6 INT_L_X16Y22/FAN_L6 INT_L_X16Y22/SR1END1 INT_L_X16Y23/EL1END_S3_0 INT_L_X16Y23/SL1END0 INT_L_X16Y23/SR1BEG1 INT_L_X16Y24/EL1END0 INT_L_X16Y24/SL1BEG0 INT_L_X16Y25/NE2END1 INT_L_X16Y25/NR1BEG1 INT_L_X16Y26/EE2A1 INT_L_X16Y26/FAN_ALT6 INT_L_X16Y26/FAN_L6 INT_L_X16Y26/NR1END1 INT_L_X16Y26/WR1BEG2 INT_R_X11Y25/FAN6 INT_R_X11Y25/FAN_ALT6 INT_R_X11Y25/WW2END1 INT_R_X13Y19/IMUX18 INT_R_X13Y19/LOGIC_OUTS5 INT_R_X13Y19/NR1BEG1 INT_R_X13Y20/NN2BEG1 INT_R_X13Y20/NR1END1 INT_R_X13Y21/NN2A1 INT_R_X13Y22/EE2BEG1 INT_R_X13Y22/FAN6 INT_R_X13Y22/FAN_ALT6 INT_R_X13Y22/NN2END1 INT_R_X13Y22/NW2BEG1 INT_R_X13Y23/NW2A1 INT_R_X13Y25/FAN6 INT_R_X13Y25/FAN_ALT6 INT_R_X13Y25/SW2A1 INT_R_X13Y25/WW2BEG1 INT_R_X13Y25/WW2END1 INT_R_X13Y26/FAN6 INT_R_X13Y26/FAN_ALT6 INT_R_X13Y26/NL1BEG1 INT_R_X13Y26/SW2BEG1 INT_R_X13Y26/WW2END1 INT_R_X13Y27/BYP1 INT_R_X13Y27/BYP_ALT1 INT_R_X13Y27/NL1END1 INT_R_X15Y21/FAN6 INT_R_X15Y21/FAN_ALT6 INT_R_X15Y21/SL1END1 INT_R_X15Y22/EE2END1 INT_R_X15Y22/NR1BEG1 INT_R_X15Y22/SL1BEG1 INT_R_X15Y23/FAN6 INT_R_X15Y23/FAN_ALT6 INT_R_X15Y23/NR1BEG1 INT_R_X15Y23/NR1END1 INT_R_X15Y24/EL1BEG0 INT_R_X15Y24/NE2BEG1 INT_R_X15Y24/NN2BEG1 INT_R_X15Y24/NR1END1 INT_R_X15Y25/NE2A1 INT_R_X15Y25/NN2A1 INT_R_X15Y25/SR1END1 INT_R_X15Y25/WW2BEG1 INT_R_X15Y26/BYP_ALT4 INT_R_X15Y26/BYP_BOUNCE4 INT_R_X15Y26/EE2BEG1 INT_R_X15Y26/FAN6 INT_R_X15Y26/FAN7 INT_R_X15Y26/FAN_ALT6 INT_R_X15Y26/FAN_ALT7 INT_R_X15Y26/NN2END1 INT_R_X15Y26/SR1BEG1 INT_R_X15Y26/WR1END2 INT_R_X15Y26/WW2BEG1 INT_R_X17Y23/FAN7 INT_R_X17Y23/FAN_ALT7 INT_R_X17Y23/SL1END2 INT_R_X17Y24/FAN7 INT_R_X17Y24/FAN_ALT7 INT_R_X17Y24/SL1BEG2 INT_R_X17Y24/SR1END2 INT_R_X17Y24/SS2END1 INT_R_X17Y25/SL1END1 INT_R_X17Y25/SR1BEG2 INT_R_X17Y25/SS2A1 INT_R_X17Y26/EE2END1 INT_R_X17Y26/SL1BEG1 INT_R_X17Y26/SS2BEG1 VBRK_X34Y27/VBRK_WW2END1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y23/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y25/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y22/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y26/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y19/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y22/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y25/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y26/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y27/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X15Y21/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y23/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y26/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y26/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y23/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y24/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_R_X11Y25/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X12Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y22/INT_L.SR1END1->>FAN_ALT6 INT_L_X12Y23/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y23/INT_L.BYP_BOUNCE1->>FAN_ALT6 INT_L_X12Y23/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y23/INT_L.NW2END1->>BYP_ALT1 INT_L_X12Y23/INT_L.NW2END1->>SR1BEG1 INT_L_X12Y25/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y25/INT_L.SW2END1->>FAN_ALT7 INT_L_X16Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X16Y22/INT_L.SR1END1->>FAN_ALT6 INT_L_X16Y23/INT_L.SL1END0->>SR1BEG1 INT_L_X16Y24/INT_L.EL1END0->>SL1BEG0 INT_L_X16Y25/INT_L.NE2END1->>NR1BEG1 INT_L_X16Y26/INT_L.FAN_ALT6->>FAN_L6 INT_L_X16Y26/INT_L.NR1END1->>FAN_ALT6 INT_L_X16Y26/INT_L.NR1END1->>WR1BEG2 INT_R_X11Y25/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y25/INT_R.WW2END1->>FAN_ALT6 INT_R_X13Y19/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X13Y19/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X13Y20/INT_R.NR1END1->>NN2BEG1 INT_R_X13Y22/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y22/INT_R.NN2END1->>EE2BEG1 INT_R_X13Y22/INT_R.NN2END1->>FAN_ALT6 INT_R_X13Y22/INT_R.NN2END1->>NW2BEG1 INT_R_X13Y25/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y25/INT_R.WW2END1->>FAN_ALT6 INT_R_X13Y25/INT_R.WW2END1->>WW2BEG1 INT_R_X13Y26/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y26/INT_R.WW2END1->>FAN_ALT6 INT_R_X13Y26/INT_R.WW2END1->>NL1BEG1 INT_R_X13Y26/INT_R.WW2END1->>SW2BEG1 INT_R_X13Y27/INT_R.BYP_ALT1->>BYP1 INT_R_X13Y27/INT_R.NL1END1->>BYP_ALT1 INT_R_X15Y21/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y21/INT_R.SL1END1->>FAN_ALT6 INT_R_X15Y22/INT_R.EE2END1->>NR1BEG1 INT_R_X15Y22/INT_R.EE2END1->>SL1BEG1 INT_R_X15Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y23/INT_R.NR1END1->>FAN_ALT6 INT_R_X15Y23/INT_R.NR1END1->>NR1BEG1 INT_R_X15Y24/INT_R.NR1END1->>EL1BEG0 INT_R_X15Y24/INT_R.NR1END1->>NE2BEG1 INT_R_X15Y24/INT_R.NR1END1->>NN2BEG1 INT_R_X15Y25/INT_R.SR1END1->>WW2BEG1 INT_R_X15Y26/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X15Y26/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X15Y26/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y26/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y26/INT_R.NN2END1->>BYP_ALT4 INT_R_X15Y26/INT_R.NN2END1->>EE2BEG1 INT_R_X15Y26/INT_R.NN2END1->>FAN_ALT6 INT_R_X15Y26/INT_R.NN2END1->>SR1BEG1 INT_R_X15Y26/INT_R.WR1END2->>WW2BEG1 INT_R_X17Y23/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y23/INT_R.SL1END2->>FAN_ALT7 INT_R_X17Y24/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y24/INT_R.SR1END2->>SL1BEG2 INT_R_X17Y24/INT_R.SS2END1->>FAN_ALT7 INT_R_X17Y25/INT_R.SL1END1->>SR1BEG2 INT_R_X17Y26/INT_R.EE2END1->>SL1BEG1 INT_R_X17Y26/INT_R.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

multiplier_16x16bit_pipelined/md[10] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX7 CLBLL_L_X12Y31/CLBLL_LL_A1 CLBLL_L_X12Y33/CLBLL_SW2A1 CLBLL_L_X12Y34/CLBLL_IMUX43 CLBLL_L_X12Y34/CLBLL_LL_D6 CLBLL_L_X12Y35/CLBLL_IMUX1 CLBLL_L_X12Y35/CLBLL_IMUX9 CLBLL_L_X12Y35/CLBLL_LL_A3 CLBLL_L_X12Y35/CLBLL_L_A5 CLBLL_L_X12Y35/CLBLL_NW2A2 CLBLL_L_X14Y32/CLBLL_IMUX2 CLBLL_L_X14Y32/CLBLL_LL_A2 CLBLL_L_X14Y32/CLBLL_SE2A1 CLBLL_L_X14Y32/CLBLL_WL1END0 CLBLL_L_X14Y33/CLBLL_SW2A1 CLBLL_L_X14Y34/CLBLL_IMUX20 CLBLL_L_X14Y34/CLBLL_IMUX36 CLBLL_L_X14Y34/CLBLL_L_C2 CLBLL_L_X14Y34/CLBLL_L_D2 CLBLL_L_X14Y34/CLBLL_WW2A1 CLBLL_L_X16Y26/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y26/CLBLL_L_AQ CLBLL_L_X16Y32/CLBLL_WR1END1 CLBLL_R_X13Y32/CLBLL_SE2A1 CLBLL_R_X13Y32/CLBLL_WL1END0 CLBLL_R_X13Y33/CLBLL_SW2A1 CLBLL_R_X13Y34/CLBLL_WW2A1 CLBLL_R_X15Y32/CLBLL_IMUX45 CLBLL_R_X15Y32/CLBLL_IMUX6 CLBLL_R_X15Y32/CLBLL_LL_D2 CLBLL_R_X15Y32/CLBLL_L_A1 CLBLL_R_X15Y32/CLBLL_WR1END1 CLBLL_R_X15Y33/CLBLL_IMUX12 CLBLL_R_X15Y33/CLBLL_LL_B6 CLBLM_L_X10Y31/CLBLM_SW4END1 CLBLM_L_X10Y33/CLBLM_EE2A2 CLBLM_L_X10Y33/CLBLM_IMUX16 CLBLM_L_X10Y33/CLBLM_IMUX18 CLBLM_L_X10Y33/CLBLM_IMUX45 CLBLM_L_X10Y33/CLBLM_L_B3 CLBLM_L_X10Y33/CLBLM_M_B2 CLBLM_L_X10Y33/CLBLM_M_D2 CLBLM_L_X10Y33/CLBLM_WW4B2 CLBLM_L_X8Y30/CLBLM_IMUX19 CLBLM_L_X8Y30/CLBLM_IMUX28 CLBLM_L_X8Y30/CLBLM_L_B2 CLBLM_L_X8Y30/CLBLM_M_C4 CLBLM_L_X8Y30/CLBLM_SW2A0 CLBLM_L_X8Y31/CLBLM_IMUX17 CLBLM_L_X8Y31/CLBLM_M_B3 CLBLM_L_X8Y32/CLBLM_NW2A1 CLBLM_L_X8Y33/CLBLM_ER1BEG2 CLBLM_L_X8Y33/CLBLM_IMUX27 CLBLM_L_X8Y33/CLBLM_IMUX28 CLBLM_L_X8Y33/CLBLM_M_B4 CLBLM_L_X8Y33/CLBLM_M_C4 CLBLM_L_X8Y33/CLBLM_WW4END2 CLBLM_L_X8Y34/CLBLM_IMUX33 CLBLM_L_X8Y34/CLBLM_L_C1 CLBLM_R_X11Y33/CLBLM_SW2A1 CLBLM_R_X11Y35/CLBLM_IMUX19 CLBLM_R_X11Y35/CLBLM_L_B2 CLBLM_R_X11Y35/CLBLM_NW2A2 CLBLM_R_X7Y27/CLBLM_IMUX8 CLBLM_R_X7Y27/CLBLM_M_A5 CLBLM_R_X7Y28/CLBLM_IMUX28 CLBLM_R_X7Y28/CLBLM_M_C4 CLBLM_R_X7Y30/CLBLM_IMUX24 CLBLM_R_X7Y30/CLBLM_M_B5 CLBLM_R_X7Y30/CLBLM_SW2A0 CLBLM_R_X7Y32/CLBLM_IMUX28 CLBLM_R_X7Y32/CLBLM_IMUX34 CLBLM_R_X7Y32/CLBLM_L_C6 CLBLM_R_X7Y32/CLBLM_M_C4 CLBLM_R_X7Y32/CLBLM_NW2A1 CLBLM_R_X7Y33/CLBLM_ER1BEG2 CLBLM_R_X7Y33/CLBLM_IMUX14 CLBLM_R_X7Y33/CLBLM_L_B1 CLBLM_R_X7Y33/CLBLM_WW4END2 CLBLM_R_X7Y34/CLBLM_IMUX32 CLBLM_R_X7Y34/CLBLM_M_C1 DSP_R_X9Y30/DSP_EE2A2_3 DSP_R_X9Y30/DSP_SW4END1_1 DSP_R_X9Y30/DSP_WW4B2_3 INT_INTERFACE_R_X9Y31/INT_INTERFACE_SW4END1 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WW4B2 INT_L_X10Y31/SW6E1 INT_L_X10Y32/FAN_BOUNCE_S3_2 INT_L_X10Y32/SW6D1 INT_L_X10Y33/EE2END2 INT_L_X10Y33/FAN_ALT2 INT_L_X10Y33/FAN_BOUNCE2 INT_L_X10Y33/IMUX_L16 INT_L_X10Y33/IMUX_L18 INT_L_X10Y33/IMUX_L45 INT_L_X10Y33/SW6C1 INT_L_X10Y33/WL1END0 INT_L_X10Y33/WW4A2 INT_L_X10Y34/SW6B1 INT_L_X10Y35/SW6A1 INT_L_X12Y31/IMUX_L7 INT_L_X12Y31/WL1END3 INT_L_X12Y32/WL1END_N1_3 INT_L_X12Y33/SW2A1 INT_L_X12Y34/IMUX_L43 INT_L_X12Y34/NL1BEG1 INT_L_X12Y34/NW2BEG2 INT_L_X12Y34/SW2BEG1 INT_L_X12Y34/WW2END1 INT_L_X12Y35/IMUX_L1 INT_L_X12Y35/IMUX_L9 INT_L_X12Y35/NL1END1 INT_L_X12Y35/NW2A2 INT_L_X14Y32/ER1BEG2 INT_L_X14Y32/IMUX_L2 INT_L_X14Y32/SE2END1 INT_L_X14Y32/WL1BEG0 INT_L_X14Y33/SW2A1 INT_L_X14Y34/IMUX_L20 INT_L_X14Y34/IMUX_L36 INT_L_X14Y34/SW2BEG1 INT_L_X14Y34/WR1END2 INT_L_X14Y34/WW2BEG1 INT_L_X16Y26/LOGIC_OUTS_L0 INT_L_X16Y26/NN6BEG0 INT_L_X16Y27/NN6A0 INT_L_X16Y28/NN6B0 INT_L_X16Y29/NN6C0 INT_L_X16Y30/NN6D0 INT_L_X16Y31/NN6E0 INT_L_X16Y31/NN6END_S1_0 INT_L_X16Y32/NN6END0 INT_L_X16Y32/WR1BEG1 INT_L_X8Y30/IMUX_L19 INT_L_X8Y30/IMUX_L28 INT_L_X8Y30/SR1END1 INT_L_X8Y30/SW2A0 INT_L_X8Y31/IMUX_L17 INT_L_X8Y31/NW2BEG1 INT_L_X8Y31/SR1BEG1 INT_L_X8Y31/SW2BEG0 INT_L_X8Y31/WL1END0 INT_L_X8Y32/NW2A1 INT_L_X8Y33/BYP_ALT3 INT_L_X8Y33/BYP_BOUNCE3 INT_L_X8Y33/EE2BEG2 INT_L_X8Y33/ER1END2 INT_L_X8Y33/FAN_ALT3 INT_L_X8Y33/FAN_BOUNCE3 INT_L_X8Y33/IMUX_L27 INT_L_X8Y33/IMUX_L28 INT_L_X8Y33/WW4C2 INT_L_X8Y34/BYP_BOUNCE_N3_3 INT_L_X8Y34/IMUX_L33 INT_R_X11Y33/SW2END1 INT_R_X11Y33/WL1BEG0 INT_R_X11Y33/WW4BEG2 INT_R_X11Y35/IMUX19 INT_R_X11Y35/NW2END2 INT_R_X11Y35/SW6BEG1 INT_R_X13Y31/WL1BEG3 INT_R_X13Y32/SE2A1 INT_R_X13Y32/WL1BEG_N3 INT_R_X13Y32/WL1END0 INT_R_X13Y33/SE2BEG1 INT_R_X13Y33/SW2END1 INT_R_X13Y34/WW2A1 INT_R_X15Y32/BYP_ALT1 INT_R_X15Y32/BYP_BOUNCE1 INT_R_X15Y32/ER1END2 INT_R_X15Y32/IMUX45 INT_R_X15Y32/IMUX6 INT_R_X15Y32/NN2BEG1 INT_R_X15Y32/WR1END1 INT_R_X15Y33/IMUX12 INT_R_X15Y33/NN2A1 INT_R_X15Y33/SR1END1 INT_R_X15Y34/NN2END1 INT_R_X15Y34/SR1BEG1 INT_R_X15Y34/WR1BEG2 INT_R_X7Y27/IMUX8 INT_R_X7Y27/SL1END0 INT_R_X7Y28/BYP_ALT0 INT_R_X7Y28/BYP_BOUNCE0 INT_R_X7Y28/IMUX28 INT_R_X7Y28/SL1BEG0 INT_R_X7Y28/SS2END0 INT_R_X7Y29/SS2A0 INT_R_X7Y30/IMUX24 INT_R_X7Y30/SS2BEG0 INT_R_X7Y30/SW2END0 INT_R_X7Y32/BYP_ALT4 INT_R_X7Y32/BYP_BOUNCE4 INT_R_X7Y32/IMUX28 INT_R_X7Y32/IMUX34 INT_R_X7Y32/NN2BEG1 INT_R_X7Y32/NW2END1 INT_R_X7Y33/ER1BEG2 INT_R_X7Y33/FAN_BOUNCE_S3_2 INT_R_X7Y33/IMUX14 INT_R_X7Y33/NN2A1 INT_R_X7Y33/WW4END2 INT_R_X7Y34/FAN_ALT2 INT_R_X7Y34/FAN_BOUNCE2 INT_R_X7Y34/IMUX32 INT_R_X7Y34/NN2END1 INT_R_X9Y31/SW6END1 INT_R_X9Y31/WL1BEG0 INT_R_X9Y33/EE2A2 INT_R_X9Y33/WW4B2 VBRK_X29Y33/VBRK_SW4END1 VBRK_X29Y35/VBRK_EE2A2 VBRK_X29Y35/VBRK_WW4B2 VBRK_X34Y35/VBRK_SW2A1 VBRK_X34Y37/VBRK_NW2A2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X16Y26/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y33/INT_L.EE2END2->>IMUX_L45 INT_L_X10Y33/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y33/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X10Y33/INT_L.WL1END0->>FAN_ALT2 INT_L_X10Y33/INT_L.WL1END0->>IMUX_L18 INT_L_X12Y31/INT_L.WL1END3->>IMUX_L7 INT_L_X12Y34/INT_L.WW2END1->>IMUX_L43 INT_L_X12Y34/INT_L.WW2END1->>NL1BEG1 INT_L_X12Y34/INT_L.WW2END1->>NW2BEG2 INT_L_X12Y34/INT_L.WW2END1->>SW2BEG1 INT_L_X12Y35/INT_L.NL1END1->>IMUX_L1 INT_L_X12Y35/INT_L.NL1END1->>IMUX_L9 INT_L_X14Y32/INT_L.SE2END1->>ER1BEG2 INT_L_X14Y32/INT_L.SE2END1->>IMUX_L2 INT_L_X14Y32/INT_L.SE2END1->>WL1BEG0 INT_L_X14Y34/INT_L.WR1END2->>IMUX_L20 INT_L_X14Y34/INT_L.WR1END2->>IMUX_L36 INT_L_X14Y34/INT_L.WR1END2->>SW2BEG1 INT_L_X14Y34/INT_L.WR1END2->>WW2BEG1 INT_L_X16Y26/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X16Y32/INT_L.NN6END0->>WR1BEG1 INT_L_X8Y30/INT_L.SR1END1->>IMUX_L19 INT_L_X8Y30/INT_L.SR1END1->>IMUX_L28 INT_L_X8Y31/INT_L.WL1END0->>IMUX_L17 INT_L_X8Y31/INT_L.WL1END0->>NW2BEG1 INT_L_X8Y31/INT_L.WL1END0->>SR1BEG1 INT_L_X8Y31/INT_L.WL1END0->>SW2BEG0 INT_L_X8Y33/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X8Y33/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X8Y33/INT_L.ER1END2->>BYP_ALT3 INT_L_X8Y33/INT_L.ER1END2->>EE2BEG2 INT_L_X8Y33/INT_L.ER1END2->>IMUX_L28 INT_L_X8Y33/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y33/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X8Y34/INT_L.BYP_BOUNCE_N3_3->>IMUX_L33 INT_R_X11Y33/INT_R.SW2END1->>WL1BEG0 INT_R_X11Y33/INT_R.SW2END1->>WW4BEG2 INT_R_X11Y35/INT_R.NW2END2->>IMUX19 INT_R_X11Y35/INT_R.NW2END2->>SW6BEG1 INT_R_X13Y32/INT_R.WL1END0->>WL1BEG_N3 INT_R_X13Y33/INT_R.SW2END1->>SE2BEG1 INT_R_X15Y32/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y32/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X15Y32/INT_R.ER1END2->>IMUX6 INT_R_X15Y32/INT_R.WR1END1->>BYP_ALT1 INT_R_X15Y32/INT_R.WR1END1->>NN2BEG1 INT_R_X15Y33/INT_R.SR1END1->>IMUX12 INT_R_X15Y34/INT_R.NN2END1->>SR1BEG1 INT_R_X15Y34/INT_R.NN2END1->>WR1BEG2 INT_R_X7Y27/INT_R.SL1END0->>IMUX8 INT_R_X7Y28/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y28/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X7Y28/INT_R.SS2END0->>BYP_ALT0 INT_R_X7Y28/INT_R.SS2END0->>SL1BEG0 INT_R_X7Y30/INT_R.SW2END0->>IMUX24 INT_R_X7Y30/INT_R.SW2END0->>SS2BEG0 INT_R_X7Y32/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y32/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X7Y32/INT_R.NW2END1->>BYP_ALT4 INT_R_X7Y32/INT_R.NW2END1->>IMUX34 INT_R_X7Y32/INT_R.NW2END1->>NN2BEG1 INT_R_X7Y33/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X7Y33/INT_R.WW4END2->>ER1BEG2 INT_R_X7Y34/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y34/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X7Y34/INT_R.NN2END1->>FAN_ALT2 INT_R_X9Y31/INT_R.SW6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

multiplier_16x16bit_pipelined/md[11] - 
wires: CLBLL_L_X12Y30/CLBLL_WW2A2 CLBLL_L_X12Y32/CLBLL_IMUX8 CLBLL_L_X12Y32/CLBLL_LL_A5 CLBLL_L_X12Y34/CLBLL_IMUX0 CLBLL_L_X12Y34/CLBLL_L_A3 CLBLL_L_X12Y35/CLBLL_IMUX2 CLBLL_L_X12Y35/CLBLL_LL_A2 CLBLL_L_X12Y35/CLBLL_NW2A0 CLBLL_L_X14Y31/CLBLL_NW4END0 CLBLL_L_X14Y32/CLBLL_IMUX8 CLBLL_L_X14Y32/CLBLL_LL_A5 CLBLL_L_X14Y32/CLBLL_NE2A0 CLBLL_L_X14Y34/CLBLL_EE2A0 CLBLL_L_X14Y34/CLBLL_IMUX41 CLBLL_L_X14Y34/CLBLL_IMUX8 CLBLL_L_X14Y34/CLBLL_LL_A5 CLBLL_L_X14Y34/CLBLL_L_D1 CLBLL_R_X13Y31/CLBLL_NW4END0 CLBLL_R_X13Y32/CLBLL_NE2A0 CLBLL_R_X13Y34/CLBLL_EE2A0 CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y21/CLBLL_L_AQ CLBLL_R_X15Y33/CLBLL_IMUX24 CLBLL_R_X15Y33/CLBLL_IMUX26 CLBLL_R_X15Y33/CLBLL_LL_B5 CLBLL_R_X15Y33/CLBLL_L_B4 CLBLM_L_X10Y29/CLBLM_IMUX6 CLBLM_L_X10Y29/CLBLM_L_A1 CLBLM_L_X10Y29/CLBLM_SE2A3 CLBLM_L_X10Y30/CLBLM_IMUX37 CLBLM_L_X10Y30/CLBLM_L_D4 CLBLM_L_X10Y30/CLBLM_WL1END1 CLBLM_L_X10Y32/CLBLM_IMUX33 CLBLM_L_X10Y32/CLBLM_L_C1 CLBLM_L_X8Y29/CLBLM_SW2A2 CLBLM_L_X8Y30/CLBLM_WW2END1 CLBLM_L_X8Y31/CLBLM_IMUX43 CLBLM_L_X8Y31/CLBLM_M_D6 CLBLM_L_X8Y32/CLBLM_NW2A2 CLBLM_L_X8Y33/CLBLM_IMUX12 CLBLM_L_X8Y33/CLBLM_IMUX36 CLBLM_L_X8Y33/CLBLM_L_D2 CLBLM_L_X8Y33/CLBLM_M_B6 CLBLM_L_X8Y34/CLBLM_IMUX21 CLBLM_L_X8Y34/CLBLM_L_C4 CLBLM_R_X11Y30/CLBLM_WW2A2 CLBLM_R_X11Y35/CLBLM_IMUX16 CLBLM_R_X11Y35/CLBLM_L_B3 CLBLM_R_X11Y35/CLBLM_NW2A0 CLBLM_R_X7Y27/CLBLM_IMUX7 CLBLM_R_X7Y27/CLBLM_M_A1 CLBLM_R_X7Y28/CLBLM_IMUX29 CLBLM_R_X7Y28/CLBLM_M_C2 CLBLM_R_X7Y29/CLBLM_IMUX37 CLBLM_R_X7Y29/CLBLM_L_D4 CLBLM_R_X7Y29/CLBLM_SW2A2 CLBLM_R_X7Y30/CLBLM_IMUX19 CLBLM_R_X7Y30/CLBLM_IMUX27 CLBLM_R_X7Y30/CLBLM_L_B2 CLBLM_R_X7Y30/CLBLM_M_B4 CLBLM_R_X7Y30/CLBLM_WW2END1 CLBLM_R_X7Y32/CLBLM_IMUX20 CLBLM_R_X7Y32/CLBLM_IMUX44 CLBLM_R_X7Y32/CLBLM_L_C2 CLBLM_R_X7Y32/CLBLM_M_D4 CLBLM_R_X7Y32/CLBLM_NW2A2 CLBLM_R_X7Y33/CLBLM_IMUX25 CLBLM_R_X7Y33/CLBLM_L_B5 DSP_R_X9Y25/DSP_SE2A3_4 DSP_R_X9Y30/DSP_WL1END1_0 HCLK_R_X41Y26/HCLK_NN6C0 INT_INTERFACE_R_X9Y29/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WL1END1 INT_L_X10Y29/IMUX_L6 INT_L_X10Y29/SE2END3 INT_L_X10Y30/IMUX_L37 INT_L_X10Y30/NL1BEG2 INT_L_X10Y30/WL1BEG1 INT_L_X10Y30/WW2END2 INT_L_X10Y31/NL1BEG1 INT_L_X10Y31/NL1END2 INT_L_X10Y32/IMUX_L33 INT_L_X10Y32/NL1END1 INT_L_X12Y30/WL1END2 INT_L_X12Y30/WW2BEG2 INT_L_X12Y31/NW2END_S0_0 INT_L_X12Y32/IMUX_L8 INT_L_X12Y32/NN2BEG0 INT_L_X12Y32/NW2END0 INT_L_X12Y33/NN2A0 INT_L_X12Y33/NN2END_S2_0 INT_L_X12Y34/EE2BEG0 INT_L_X12Y34/IMUX_L0 INT_L_X12Y34/NN2BEG0 INT_L_X12Y34/NN2END0 INT_L_X12Y34/NW2BEG0 INT_L_X12Y35/IMUX_L2 INT_L_X12Y35/NN2A0 INT_L_X12Y35/NN2END_S2_0 INT_L_X12Y35/NW2A0 INT_L_X12Y35/SR1BEG_S0 INT_L_X12Y36/NN2END0 INT_L_X14Y27/NW6A0 INT_L_X14Y28/NW6B0 INT_L_X14Y29/NW6C0 INT_L_X14Y30/NW6D0 INT_L_X14Y31/NE2END_S3_0 INT_L_X14Y31/NW6E0 INT_L_X14Y32/IMUX_L8 INT_L_X14Y32/NE2BEG0 INT_L_X14Y32/NE2END0 INT_L_X14Y33/NE2A0 INT_L_X14Y34/EE2END0 INT_L_X14Y34/IMUX_L41 INT_L_X14Y34/IMUX_L8 INT_L_X8Y29/SW2A2 INT_L_X8Y30/ER1BEG3 INT_L_X8Y30/SR1END2 INT_L_X8Y30/SW2BEG2 INT_L_X8Y30/WW2A1 INT_L_X8Y31/IMUX_L43 INT_L_X8Y31/NN2BEG2 INT_L_X8Y31/NW2BEG2 INT_L_X8Y31/NW2END2 INT_L_X8Y31/SR1BEG2 INT_L_X8Y32/NN2A2 INT_L_X8Y32/NW2A2 INT_L_X8Y33/IMUX_L12 INT_L_X8Y33/IMUX_L36 INT_L_X8Y33/NN2END2 INT_L_X8Y33/NR1BEG2 INT_L_X8Y34/IMUX_L21 INT_L_X8Y34/NR1END2 INT_R_X11Y30/WW2A2 INT_R_X11Y34/NW2END_S0_0 INT_R_X11Y35/IMUX16 INT_R_X11Y35/NW2END0 INT_R_X13Y30/NW6END_S0_0 INT_R_X13Y30/WL1BEG2 INT_R_X13Y31/NE2BEG0 INT_R_X13Y31/NW2BEG0 INT_R_X13Y31/NW6END0 INT_R_X13Y32/NE2A0 INT_R_X13Y32/NW2A0 INT_R_X13Y34/EE2A0 INT_R_X15Y21/LOGIC_OUTS0 INT_R_X15Y21/NN6BEG0 INT_R_X15Y22/NN6A0 INT_R_X15Y23/NN6B0 INT_R_X15Y24/NN6C0 INT_R_X15Y25/NN6D0 INT_R_X15Y26/NN6E0 INT_R_X15Y26/NN6END_S1_0 INT_R_X15Y27/NN6END0 INT_R_X15Y27/NW6BEG0 INT_R_X15Y32/NE2END_S3_0 INT_R_X15Y33/BYP_ALT0 INT_R_X15Y33/BYP_BOUNCE0 INT_R_X15Y33/IMUX24 INT_R_X15Y33/IMUX26 INT_R_X15Y33/NE2END0 INT_R_X7Y27/IMUX7 INT_R_X7Y27/SR1END3 INT_R_X7Y28/IMUX29 INT_R_X7Y28/SL1END2 INT_R_X7Y28/SR1BEG3 INT_R_X7Y28/SR1END_N3_3 INT_R_X7Y29/IMUX37 INT_R_X7Y29/SL1BEG2 INT_R_X7Y29/SW2END2 INT_R_X7Y30/IMUX19 INT_R_X7Y30/IMUX27 INT_R_X7Y30/WW2END1 INT_R_X7Y32/IMUX20 INT_R_X7Y32/IMUX44 INT_R_X7Y32/NL1BEG1 INT_R_X7Y32/NW2END2 INT_R_X7Y33/IMUX25 INT_R_X7Y33/NL1END1 INT_R_X9Y29/SE2A3 INT_R_X9Y30/ER1END3 INT_R_X9Y30/NW2BEG2 INT_R_X9Y30/SE2BEG3 INT_R_X9Y30/WL1END1 INT_R_X9Y30/WW2BEG1 INT_R_X9Y31/ER1END_N3_3 INT_R_X9Y31/NW2A2 VBRK_X29Y31/VBRK_SE2A3 VBRK_X29Y32/VBRK_WL1END1 VBRK_X34Y32/VBRK_WW2A2 VBRK_X34Y37/VBRK_NW2A0 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y21/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y29/INT_L.SE2END3->>IMUX_L6 INT_L_X10Y30/INT_L.WW2END2->>IMUX_L37 INT_L_X10Y30/INT_L.WW2END2->>NL1BEG2 INT_L_X10Y30/INT_L.WW2END2->>WL1BEG1 INT_L_X10Y31/INT_L.NL1END2->>NL1BEG1 INT_L_X10Y32/INT_L.NL1END1->>IMUX_L33 INT_L_X12Y30/INT_L.WL1END2->>WW2BEG2 INT_L_X12Y32/INT_L.NW2END0->>IMUX_L8 INT_L_X12Y32/INT_L.NW2END0->>NN2BEG0 INT_L_X12Y34/INT_L.NN2END0->>EE2BEG0 INT_L_X12Y34/INT_L.NN2END0->>IMUX_L0 INT_L_X12Y34/INT_L.NN2END0->>NN2BEG0 INT_L_X12Y34/INT_L.NN2END0->>NW2BEG0 INT_L_X12Y35/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X12Y35/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X14Y32/INT_L.NE2END0->>IMUX_L8 INT_L_X14Y32/INT_L.NE2END0->>NE2BEG0 INT_L_X14Y34/INT_L.EE2END0->>IMUX_L41 INT_L_X14Y34/INT_L.EE2END0->>IMUX_L8 INT_L_X8Y30/INT_L.SR1END2->>ER1BEG3 INT_L_X8Y30/INT_L.SR1END2->>SW2BEG2 INT_L_X8Y31/INT_L.NW2END2->>IMUX_L43 INT_L_X8Y31/INT_L.NW2END2->>NN2BEG2 INT_L_X8Y31/INT_L.NW2END2->>NW2BEG2 INT_L_X8Y31/INT_L.NW2END2->>SR1BEG2 INT_L_X8Y33/INT_L.NN2END2->>IMUX_L12 INT_L_X8Y33/INT_L.NN2END2->>IMUX_L36 INT_L_X8Y33/INT_L.NN2END2->>NR1BEG2 INT_L_X8Y34/INT_L.NR1END2->>IMUX_L21 INT_R_X11Y35/INT_R.NW2END0->>IMUX16 INT_R_X13Y30/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X13Y31/INT_R.NW6END0->>NE2BEG0 INT_R_X13Y31/INT_R.NW6END0->>NW2BEG0 INT_R_X15Y21/INT_R.LOGIC_OUTS0->>NN6BEG0 INT_R_X15Y27/INT_R.NN6END0->>NW6BEG0 INT_R_X15Y33/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X15Y33/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X15Y33/INT_R.NE2END0->>BYP_ALT0 INT_R_X15Y33/INT_R.NE2END0->>IMUX24 INT_R_X7Y27/INT_R.SR1END3->>IMUX7 INT_R_X7Y28/INT_R.SL1END2->>IMUX29 INT_R_X7Y28/INT_R.SL1END2->>SR1BEG3 INT_R_X7Y29/INT_R.SW2END2->>IMUX37 INT_R_X7Y29/INT_R.SW2END2->>SL1BEG2 INT_R_X7Y30/INT_R.WW2END1->>IMUX19 INT_R_X7Y30/INT_R.WW2END1->>IMUX27 INT_R_X7Y32/INT_R.NW2END2->>IMUX20 INT_R_X7Y32/INT_R.NW2END2->>IMUX44 INT_R_X7Y32/INT_R.NW2END2->>NL1BEG1 INT_R_X7Y33/INT_R.NL1END1->>IMUX25 INT_R_X9Y30/INT_R.ER1END3->>SE2BEG3 INT_R_X9Y30/INT_R.WL1END1->>NW2BEG2 INT_R_X9Y30/INT_R.WL1END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

multiplier_16x16bit_pipelined/md[12] - 
wires: CLBLL_L_X12Y26/CLBLL_NW4END0 CLBLL_L_X12Y32/CLBLL_EE2A3 CLBLL_L_X12Y32/CLBLL_IMUX7 CLBLL_L_X12Y32/CLBLL_LL_A1 CLBLL_L_X12Y33/CLBLL_IMUX38 CLBLL_L_X12Y33/CLBLL_LL_D3 CLBLL_L_X12Y34/CLBLL_IMUX3 CLBLL_L_X12Y34/CLBLL_L_A2 CLBLL_L_X14Y32/CLBLL_EE2A3 CLBLL_L_X14Y32/CLBLL_IMUX7 CLBLL_L_X14Y32/CLBLL_LL_A1 CLBLL_L_X14Y33/CLBLL_ER1BEG3 CLBLL_L_X14Y33/CLBLL_IMUX38 CLBLL_L_X14Y33/CLBLL_LL_D3 CLBLL_L_X14Y34/CLBLL_IMUX0 CLBLL_L_X14Y34/CLBLL_IMUX4 CLBLL_L_X14Y34/CLBLL_LL_A6 CLBLL_L_X14Y34/CLBLL_L_A3 CLBLL_L_X14Y34/CLBLL_NE2A2 CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y22/CLBLL_L_AQ CLBLL_R_X13Y32/CLBLL_EE2A3 CLBLL_R_X13Y33/CLBLL_ER1BEG3 CLBLL_R_X13Y33/CLBLL_IMUX20 CLBLL_R_X13Y33/CLBLL_L_C2 CLBLL_R_X13Y34/CLBLL_NE2A2 CLBLL_R_X15Y33/CLBLL_IMUX25 CLBLL_R_X15Y33/CLBLL_L_B5 CLBLM_L_X10Y27/CLBLM_IMUX32 CLBLM_L_X10Y27/CLBLM_IMUX8 CLBLM_L_X10Y27/CLBLM_M_A5 CLBLM_L_X10Y27/CLBLM_M_C1 CLBLM_L_X10Y27/CLBLM_WR1END1 CLBLM_L_X10Y29/CLBLM_IMUX0 CLBLM_L_X10Y29/CLBLM_IMUX30 CLBLM_L_X10Y29/CLBLM_L_A3 CLBLM_L_X10Y29/CLBLM_L_C5 CLBLM_L_X10Y29/CLBLM_WR1END1 CLBLM_L_X10Y30/CLBLM_IMUX46 CLBLM_L_X10Y30/CLBLM_L_D5 CLBLM_L_X10Y32/CLBLM_IMUX23 CLBLM_L_X10Y32/CLBLM_L_C3 CLBLM_L_X8Y27/CLBLM_WW2END0 CLBLM_L_X8Y29/CLBLM_WW2END0 CLBLM_L_X8Y31/CLBLM_IMUX40 CLBLM_L_X8Y31/CLBLM_M_D1 CLBLM_L_X8Y31/CLBLM_NE2A0 CLBLM_L_X8Y32/CLBLM_IMUX1 CLBLM_L_X8Y32/CLBLM_IMUX30 CLBLM_L_X8Y32/CLBLM_L_C5 CLBLM_L_X8Y32/CLBLM_M_A3 CLBLM_L_X8Y32/CLBLM_NE2A0 CLBLM_L_X8Y33/CLBLM_IMUX46 CLBLM_L_X8Y33/CLBLM_L_D5 CLBLM_L_X8Y34/CLBLM_IMUX22 CLBLM_L_X8Y34/CLBLM_M_C3 CLBLM_L_X8Y34/CLBLM_WW2A2 CLBLM_L_X8Y35/CLBLM_IMUX11 CLBLM_L_X8Y35/CLBLM_IMUX3 CLBLM_L_X8Y35/CLBLM_L_A2 CLBLM_L_X8Y35/CLBLM_M_A4 CLBLM_R_X11Y26/CLBLM_NW4END0 CLBLM_R_X11Y32/CLBLM_EE2A3 CLBLM_R_X7Y27/CLBLM_IMUX17 CLBLM_R_X7Y27/CLBLM_M_B3 CLBLM_R_X7Y27/CLBLM_WW2END0 CLBLM_R_X7Y28/CLBLM_IMUX27 CLBLM_R_X7Y28/CLBLM_M_B4 CLBLM_R_X7Y29/CLBLM_IMUX41 CLBLM_R_X7Y29/CLBLM_L_D1 CLBLM_R_X7Y29/CLBLM_WW2END0 CLBLM_R_X7Y30/CLBLM_IMUX16 CLBLM_R_X7Y30/CLBLM_IMUX34 CLBLM_R_X7Y30/CLBLM_L_B3 CLBLM_R_X7Y30/CLBLM_L_C6 CLBLM_R_X7Y31/CLBLM_IMUX8 CLBLM_R_X7Y31/CLBLM_M_A5 CLBLM_R_X7Y31/CLBLM_NE2A0 CLBLM_R_X7Y32/CLBLM_IMUX40 CLBLM_R_X7Y32/CLBLM_M_D1 CLBLM_R_X7Y32/CLBLM_NE2A0 CLBLM_R_X7Y33/CLBLM_IMUX31 CLBLM_R_X7Y33/CLBLM_M_C5 CLBLM_R_X7Y34/CLBLM_IMUX30 CLBLM_R_X7Y34/CLBLM_L_C5 CLBLM_R_X7Y34/CLBLM_WW2A2 DSP_R_X9Y25/DSP_WR1END1_2 DSP_R_X9Y25/DSP_WR1END1_4 HCLK_L_X36Y26/HCLK_NW6C0 INT_INTERFACE_R_X9Y27/INT_INTERFACE_WR1END1 INT_INTERFACE_R_X9Y29/INT_INTERFACE_WR1END1 INT_L_X10Y26/NW2END_S0_0 INT_L_X10Y27/IMUX_L32 INT_L_X10Y27/IMUX_L8 INT_L_X10Y27/NN2BEG0 INT_L_X10Y27/NW2END0 INT_L_X10Y27/WR1BEG1 INT_L_X10Y28/NN2A0 INT_L_X10Y28/NN2END_S2_0 INT_L_X10Y29/IMUX_L0 INT_L_X10Y29/IMUX_L30 INT_L_X10Y29/NL1BEG_N3 INT_L_X10Y29/NN2END0 INT_L_X10Y29/NR1BEG3 INT_L_X10Y29/WR1BEG1 INT_L_X10Y30/IMUX_L46 INT_L_X10Y30/NN2BEG3 INT_L_X10Y30/NR1END3 INT_L_X10Y31/NN2A3 INT_L_X10Y32/EE2BEG3 INT_L_X10Y32/IMUX_L23 INT_L_X10Y32/NN2END3 INT_L_X12Y22/NW6A0 INT_L_X12Y23/NW6B0 INT_L_X12Y24/NW6C0 INT_L_X12Y25/NW6D0 INT_L_X12Y26/NW6E0 INT_L_X12Y32/EE2BEG3 INT_L_X12Y32/EE2END3 INT_L_X12Y32/IMUX_L7 INT_L_X12Y32/NR1BEG3 INT_L_X12Y33/EL1BEG2 INT_L_X12Y33/IMUX_L38 INT_L_X12Y33/NL1BEG2 INT_L_X12Y33/NR1END3 INT_L_X12Y34/IMUX_L3 INT_L_X12Y34/NL1END2 INT_L_X14Y32/EE2END3 INT_L_X14Y32/ER1BEG_S0 INT_L_X14Y32/IMUX_L7 INT_L_X14Y33/ER1BEG0 INT_L_X14Y33/ER1END3 INT_L_X14Y33/IMUX_L38 INT_L_X14Y34/ER1END_N3_3 INT_L_X14Y34/IMUX_L0 INT_L_X14Y34/IMUX_L4 INT_L_X14Y34/NE2END2 INT_L_X6Y34/ER1BEG3 INT_L_X6Y34/WW2END2 INT_L_X8Y27/WW2A0 INT_L_X8Y29/WW2A0 INT_L_X8Y30/NE2END_S3_0 INT_L_X8Y31/IMUX_L40 INT_L_X8Y31/NE2END0 INT_L_X8Y31/NE2END_S3_0 INT_L_X8Y32/IMUX_L1 INT_L_X8Y32/IMUX_L30 INT_L_X8Y32/NE2END0 INT_L_X8Y32/NL1BEG_N3 INT_L_X8Y32/NN2BEG3 INT_L_X8Y32/NR1BEG3 INT_L_X8Y33/IMUX_L46 INT_L_X8Y33/NN2A3 INT_L_X8Y33/NR1END3 INT_L_X8Y34/IMUX_L22 INT_L_X8Y34/NL1BEG2 INT_L_X8Y34/NN2END3 INT_L_X8Y34/WW2BEG2 INT_L_X8Y35/IMUX_L11 INT_L_X8Y35/IMUX_L3 INT_L_X8Y35/NL1END2 INT_R_X11Y25/NW6END_S0_0 INT_R_X11Y26/NW2BEG0 INT_R_X11Y26/NW6END0 INT_R_X11Y27/NW2A0 INT_R_X11Y32/EE2A3 INT_R_X13Y22/LOGIC_OUTS0 INT_R_X13Y22/NW6BEG0 INT_R_X13Y32/EE2A3 INT_R_X13Y33/EL1END2 INT_R_X13Y33/ER1BEG3 INT_R_X13Y33/IMUX20 INT_R_X13Y33/NE2BEG2 INT_R_X13Y34/NE2A2 INT_R_X15Y33/ER1END0 INT_R_X15Y33/IMUX25 INT_R_X7Y27/IMUX17 INT_R_X7Y27/WW2END0 INT_R_X7Y28/IMUX27 INT_R_X7Y28/SR1END1 INT_R_X7Y29/IMUX41 INT_R_X7Y29/NL1BEG0 INT_R_X7Y29/NL1END_S3_0 INT_R_X7Y29/SR1BEG1 INT_R_X7Y29/WW2END0 INT_R_X7Y30/BYP_ALT0 INT_R_X7Y30/BYP_BOUNCE0 INT_R_X7Y30/IMUX16 INT_R_X7Y30/IMUX34 INT_R_X7Y30/NE2BEG0 INT_R_X7Y30/NL1END0 INT_R_X7Y30/NR1BEG0 INT_R_X7Y31/IMUX8 INT_R_X7Y31/NE2A0 INT_R_X7Y31/NE2BEG0 INT_R_X7Y31/NR1BEG0 INT_R_X7Y31/NR1END0 INT_R_X7Y32/IMUX40 INT_R_X7Y32/NE2A0 INT_R_X7Y32/NR1END0 INT_R_X7Y33/IMUX31 INT_R_X7Y33/SL1END3 INT_R_X7Y34/ER1END3 INT_R_X7Y34/IMUX30 INT_R_X7Y34/SL1BEG3 INT_R_X7Y34/WW2A2 INT_R_X7Y35/ER1END_N3_3 INT_R_X9Y27/WR1END1 INT_R_X9Y27/WW2BEG0 INT_R_X9Y29/WR1END1 INT_R_X9Y29/WW2BEG0 VBRK_X29Y29/VBRK_WR1END1 VBRK_X29Y31/VBRK_WR1END1 VBRK_X34Y28/VBRK_NW4END0 VBRK_X34Y34/VBRK_EE2A3 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y22/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y27/INT_L.NW2END0->>IMUX_L32 INT_L_X10Y27/INT_L.NW2END0->>IMUX_L8 INT_L_X10Y27/INT_L.NW2END0->>NN2BEG0 INT_L_X10Y27/INT_L.NW2END0->>WR1BEG1 INT_L_X10Y29/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X10Y29/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X10Y29/INT_L.NN2END0->>IMUX_L0 INT_L_X10Y29/INT_L.NN2END0->>NL1BEG_N3 INT_L_X10Y29/INT_L.NN2END0->>WR1BEG1 INT_L_X10Y30/INT_L.NR1END3->>IMUX_L46 INT_L_X10Y30/INT_L.NR1END3->>NN2BEG3 INT_L_X10Y32/INT_L.NN2END3->>EE2BEG3 INT_L_X10Y32/INT_L.NN2END3->>IMUX_L23 INT_L_X12Y32/INT_L.EE2END3->>EE2BEG3 INT_L_X12Y32/INT_L.EE2END3->>IMUX_L7 INT_L_X12Y32/INT_L.EE2END3->>NR1BEG3 INT_L_X12Y33/INT_L.NR1END3->>EL1BEG2 INT_L_X12Y33/INT_L.NR1END3->>IMUX_L38 INT_L_X12Y33/INT_L.NR1END3->>NL1BEG2 INT_L_X12Y34/INT_L.NL1END2->>IMUX_L3 INT_L_X14Y32/INT_L.EE2END3->>ER1BEG_S0 INT_L_X14Y32/INT_L.EE2END3->>IMUX_L7 INT_L_X14Y33/INT_L.ER1END3->>IMUX_L38 INT_L_X14Y34/INT_L.ER1END_N3_3->>IMUX_L0 INT_L_X14Y34/INT_L.NE2END2->>IMUX_L4 INT_L_X6Y34/INT_L.WW2END2->>ER1BEG3 INT_L_X8Y31/INT_L.NE2END0->>IMUX_L40 INT_L_X8Y32/INT_L.NE2END0->>IMUX_L1 INT_L_X8Y32/INT_L.NE2END0->>NL1BEG_N3 INT_L_X8Y32/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y32/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X8Y32/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y33/INT_L.NR1END3->>IMUX_L46 INT_L_X8Y34/INT_L.NN2END3->>IMUX_L22 INT_L_X8Y34/INT_L.NN2END3->>NL1BEG2 INT_L_X8Y34/INT_L.NN2END3->>WW2BEG2 INT_L_X8Y35/INT_L.NL1END2->>IMUX_L11 INT_L_X8Y35/INT_L.NL1END2->>IMUX_L3 INT_R_X11Y26/INT_R.NW6END0->>NW2BEG0 INT_R_X13Y22/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X13Y33/INT_R.EL1END2->>ER1BEG3 INT_R_X13Y33/INT_R.EL1END2->>IMUX20 INT_R_X13Y33/INT_R.EL1END2->>NE2BEG2 INT_R_X15Y33/INT_R.ER1END0->>IMUX25 INT_R_X7Y27/INT_R.WW2END0->>IMUX17 INT_R_X7Y28/INT_R.SR1END1->>IMUX27 INT_R_X7Y29/INT_R.WW2END0->>IMUX41 INT_R_X7Y29/INT_R.WW2END0->>NL1BEG0 INT_R_X7Y29/INT_R.WW2END0->>SR1BEG1 INT_R_X7Y30/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y30/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X7Y30/INT_R.NL1END0->>BYP_ALT0 INT_R_X7Y30/INT_R.NL1END0->>IMUX16 INT_R_X7Y30/INT_R.NL1END0->>NE2BEG0 INT_R_X7Y30/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y31/INT_R.NR1END0->>IMUX8 INT_R_X7Y31/INT_R.NR1END0->>NE2BEG0 INT_R_X7Y31/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y32/INT_R.NR1END0->>IMUX40 INT_R_X7Y33/INT_R.SL1END3->>IMUX31 INT_R_X7Y34/INT_R.ER1END3->>IMUX30 INT_R_X7Y34/INT_R.ER1END3->>SL1BEG3 INT_R_X9Y27/INT_R.WR1END1->>WW2BEG0 INT_R_X9Y29/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

multiplier_16x16bit_pipelined/md[13] - 
wires: CLBLL_L_X12Y26/CLBLL_WW2END0 CLBLL_L_X12Y33/CLBLL_IMUX47 CLBLL_L_X12Y33/CLBLL_LL_D5 CLBLL_L_X12Y34/CLBLL_EE2BEG1 CLBLL_L_X12Y34/CLBLL_EL1BEG0 CLBLL_L_X12Y34/CLBLL_IMUX24 CLBLL_L_X12Y34/CLBLL_LL_B5 CLBLL_L_X14Y33/CLBLL_IMUX47 CLBLL_L_X14Y33/CLBLL_LL_D5 CLBLL_L_X14Y34/CLBLL_EL1BEG0 CLBLL_L_X14Y34/CLBLL_IMUX9 CLBLL_L_X14Y34/CLBLL_L_A5 CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y26/CLBLL_L_AQ CLBLL_R_X13Y33/CLBLL_IMUX33 CLBLL_R_X13Y33/CLBLL_L_C1 CLBLL_R_X13Y34/CLBLL_EL1BEG0 CLBLL_R_X13Y34/CLBLL_IMUX18 CLBLL_R_X13Y34/CLBLL_LL_B2 CLBLM_L_X10Y27/CLBLM_IMUX1 CLBLM_L_X10Y27/CLBLM_IMUX28 CLBLM_L_X10Y27/CLBLM_IMUX46 CLBLM_L_X10Y27/CLBLM_L_D5 CLBLM_L_X10Y27/CLBLM_M_A3 CLBLM_L_X10Y27/CLBLM_M_C4 CLBLM_L_X10Y28/CLBLM_IMUX5 CLBLM_L_X10Y28/CLBLM_L_A6 CLBLM_L_X10Y28/CLBLM_WL1END0 CLBLM_L_X10Y29/CLBLM_IMUX21 CLBLM_L_X10Y29/CLBLM_L_C4 CLBLM_L_X10Y30/CLBLM_IMUX21 CLBLM_L_X10Y30/CLBLM_L_C4 CLBLM_L_X10Y34/CLBLM_IMUX0 CLBLM_L_X10Y34/CLBLM_IMUX40 CLBLM_L_X10Y34/CLBLM_L_A3 CLBLM_L_X10Y34/CLBLM_M_D1 CLBLM_L_X10Y35/CLBLM_EE2A0 CLBLM_L_X10Y35/CLBLM_IMUX9 CLBLM_L_X10Y35/CLBLM_L_A5 CLBLM_L_X8Y28/CLBLM_WW2END0 CLBLM_L_X8Y31/CLBLM_IMUX28 CLBLM_L_X8Y31/CLBLM_M_C4 CLBLM_L_X8Y31/CLBLM_NE2A2 CLBLM_L_X8Y31/CLBLM_WR1END3 CLBLM_L_X8Y32/CLBLM_IMUX2 CLBLM_L_X8Y32/CLBLM_IMUX34 CLBLM_L_X8Y32/CLBLM_L_C6 CLBLM_L_X8Y32/CLBLM_M_A2 CLBLM_L_X8Y34/CLBLM_IMUX31 CLBLM_L_X8Y34/CLBLM_M_C5 CLBLM_L_X8Y35/CLBLM_EL1BEG0 CLBLM_L_X8Y35/CLBLM_IMUX0 CLBLM_L_X8Y35/CLBLM_IMUX8 CLBLM_L_X8Y35/CLBLM_L_A3 CLBLM_L_X8Y35/CLBLM_M_A5 CLBLM_R_X11Y26/CLBLM_WW2END0 CLBLM_R_X11Y34/CLBLM_EE2BEG1 CLBLM_R_X11Y34/CLBLM_EL1BEG0 CLBLM_R_X7Y27/CLBLM_IMUX27 CLBLM_R_X7Y27/CLBLM_M_B4 CLBLM_R_X7Y28/CLBLM_IMUX17 CLBLM_R_X7Y28/CLBLM_M_B3 CLBLM_R_X7Y28/CLBLM_WW2END0 CLBLM_R_X7Y29/CLBLM_IMUX30 CLBLM_R_X7Y29/CLBLM_L_C5 CLBLM_R_X7Y30/CLBLM_IMUX20 CLBLM_R_X7Y30/CLBLM_L_C2 CLBLM_R_X7Y31/CLBLM_IMUX7 CLBLM_R_X7Y31/CLBLM_M_A1 CLBLM_R_X7Y31/CLBLM_NE2A2 CLBLM_R_X7Y31/CLBLM_WR1END3 CLBLM_R_X7Y33/CLBLM_IMUX22 CLBLM_R_X7Y33/CLBLM_M_C3 CLBLM_R_X7Y34/CLBLM_IMUX20 CLBLM_R_X7Y34/CLBLM_IMUX43 CLBLM_R_X7Y34/CLBLM_L_C2 CLBLM_R_X7Y34/CLBLM_M_D6 CLBLM_R_X7Y35/CLBLM_EL1BEG0 DSP_R_X9Y25/DSP_WL1END0_3 DSP_R_X9Y35/DSP_EE2A0_0 INT_INTERFACE_R_X9Y28/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X9Y35/INT_INTERFACE_EE2A0 INT_L_X10Y27/BYP_ALT4 INT_L_X10Y27/BYP_BOUNCE4 INT_L_X10Y27/IMUX_L1 INT_L_X10Y27/IMUX_L28 INT_L_X10Y27/IMUX_L46 INT_L_X10Y27/NW2END1 INT_L_X10Y28/IMUX_L5 INT_L_X10Y28/NN2BEG2 INT_L_X10Y28/WL1BEG0 INT_L_X10Y28/WR1END2 INT_L_X10Y29/IMUX_L21 INT_L_X10Y29/NN2A2 INT_L_X10Y29/SR1END2 INT_L_X10Y30/IMUX_L21 INT_L_X10Y30/NN2END2 INT_L_X10Y30/SR1BEG2 INT_L_X10Y34/ER1BEG1 INT_L_X10Y34/IMUX_L0 INT_L_X10Y34/IMUX_L40 INT_L_X10Y34/SL1END0 INT_L_X10Y35/EE2END0 INT_L_X10Y35/IMUX_L9 INT_L_X10Y35/SL1BEG0 INT_L_X12Y26/WW2A0 INT_L_X12Y33/EL1END_S3_0 INT_L_X12Y33/IMUX_L47 INT_L_X12Y33/SE2A0 INT_L_X12Y34/EE2A1 INT_L_X12Y34/EL1END0 INT_L_X12Y34/IMUX_L24 INT_L_X12Y34/SE2BEG0 INT_L_X14Y33/EL1END_S3_0 INT_L_X14Y33/IMUX_L47 INT_L_X14Y34/EL1END0 INT_L_X14Y34/IMUX_L9 INT_L_X8Y28/WW2A0 INT_L_X8Y31/IMUX_L28 INT_L_X8Y31/NE2END2 INT_L_X8Y31/NL1BEG1 INT_L_X8Y31/WR1BEG3 INT_L_X8Y32/IMUX_L2 INT_L_X8Y32/IMUX_L34 INT_L_X8Y32/NL1END1 INT_L_X8Y34/EL1END_S3_0 INT_L_X8Y34/IMUX_L31 INT_L_X8Y35/EE2BEG0 INT_L_X8Y35/EL1END0 INT_L_X8Y35/IMUX_L0 INT_L_X8Y35/IMUX_L8 INT_R_X11Y26/NN2BEG1 INT_R_X11Y26/NW2BEG1 INT_R_X11Y26/WW2END0 INT_R_X11Y27/NN2A1 INT_R_X11Y27/NW2A1 INT_R_X11Y28/NN2END1 INT_R_X11Y28/WR1BEG2 INT_R_X11Y34/EE2BEG1 INT_R_X11Y34/EL1BEG0 INT_R_X11Y34/ER1END1 INT_R_X13Y26/LOGIC_OUTS0 INT_R_X13Y26/WW2BEG0 INT_R_X13Y33/IMUX33 INT_R_X13Y33/SE2END0 INT_R_X13Y34/EE2END1 INT_R_X13Y34/EL1BEG0 INT_R_X13Y34/IMUX18 INT_R_X7Y27/IMUX27 INT_R_X7Y27/SR1END1 INT_R_X7Y28/IMUX17 INT_R_X7Y28/NL1BEG0 INT_R_X7Y28/NL1END_S3_0 INT_R_X7Y28/SR1BEG1 INT_R_X7Y28/WW2END0 INT_R_X7Y29/IMUX30 INT_R_X7Y29/NL1BEG2 INT_R_X7Y29/NL1BEG_N3 INT_R_X7Y29/NL1END0 INT_R_X7Y30/IMUX20 INT_R_X7Y30/NE2BEG2 INT_R_X7Y30/NL1END2 INT_R_X7Y31/IMUX7 INT_R_X7Y31/NE2A2 INT_R_X7Y31/NN2BEG3 INT_R_X7Y31/WR1END3 INT_R_X7Y32/NN2A3 INT_R_X7Y33/IMUX22 INT_R_X7Y33/NL1BEG2 INT_R_X7Y33/NN2END3 INT_R_X7Y34/IMUX20 INT_R_X7Y34/IMUX43 INT_R_X7Y34/NL1BEG1 INT_R_X7Y34/NL1END2 INT_R_X7Y35/EL1BEG0 INT_R_X7Y35/NL1END1 INT_R_X9Y28/WL1END0 INT_R_X9Y28/WW2BEG0 INT_R_X9Y35/EE2A0 VBRK_X29Y30/VBRK_WL1END0 VBRK_X29Y37/VBRK_EE2A0 VBRK_X34Y28/VBRK_WW2END0 VBRK_X34Y36/VBRK_EE2BEG1 VBRK_X34Y36/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y26/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y35/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y27/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y27/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X10Y27/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X10Y27/INT_L.NW2END1->>BYP_ALT4 INT_L_X10Y27/INT_L.NW2END1->>IMUX_L1 INT_L_X10Y28/INT_L.WR1END2->>IMUX_L5 INT_L_X10Y28/INT_L.WR1END2->>NN2BEG2 INT_L_X10Y28/INT_L.WR1END2->>WL1BEG0 INT_L_X10Y29/INT_L.SR1END2->>IMUX_L21 INT_L_X10Y30/INT_L.NN2END2->>IMUX_L21 INT_L_X10Y30/INT_L.NN2END2->>SR1BEG2 INT_L_X10Y34/INT_L.SL1END0->>ER1BEG1 INT_L_X10Y34/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y34/INT_L.SL1END0->>IMUX_L40 INT_L_X10Y35/INT_L.EE2END0->>IMUX_L9 INT_L_X10Y35/INT_L.EE2END0->>SL1BEG0 INT_L_X12Y33/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X12Y34/INT_L.EL1END0->>IMUX_L24 INT_L_X12Y34/INT_L.EL1END0->>SE2BEG0 INT_L_X14Y33/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X14Y34/INT_L.EL1END0->>IMUX_L9 INT_L_X8Y31/INT_L.NE2END2->>IMUX_L28 INT_L_X8Y31/INT_L.NE2END2->>NL1BEG1 INT_L_X8Y31/INT_L.NE2END2->>WR1BEG3 INT_L_X8Y32/INT_L.NL1END1->>IMUX_L2 INT_L_X8Y32/INT_L.NL1END1->>IMUX_L34 INT_L_X8Y34/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X8Y35/INT_L.EL1END0->>EE2BEG0 INT_L_X8Y35/INT_L.EL1END0->>IMUX_L0 INT_L_X8Y35/INT_L.EL1END0->>IMUX_L8 INT_R_X11Y26/INT_R.WW2END0->>NN2BEG1 INT_R_X11Y26/INT_R.WW2END0->>NW2BEG1 INT_R_X11Y28/INT_R.NN2END1->>WR1BEG2 INT_R_X11Y34/INT_R.ER1END1->>EE2BEG1 INT_R_X11Y34/INT_R.ER1END1->>EL1BEG0 INT_R_X13Y26/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X13Y33/INT_R.SE2END0->>IMUX33 INT_R_X13Y34/INT_R.EE2END1->>EL1BEG0 INT_R_X13Y34/INT_R.EE2END1->>IMUX18 INT_R_X7Y27/INT_R.SR1END1->>IMUX27 INT_R_X7Y28/INT_R.WW2END0->>IMUX17 INT_R_X7Y28/INT_R.WW2END0->>NL1BEG0 INT_R_X7Y28/INT_R.WW2END0->>SR1BEG1 INT_R_X7Y29/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y29/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y29/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y30/INT_R.NL1END2->>IMUX20 INT_R_X7Y30/INT_R.NL1END2->>NE2BEG2 INT_R_X7Y31/INT_R.WR1END3->>IMUX7 INT_R_X7Y31/INT_R.WR1END3->>NN2BEG3 INT_R_X7Y33/INT_R.NN2END3->>IMUX22 INT_R_X7Y33/INT_R.NN2END3->>NL1BEG2 INT_R_X7Y34/INT_R.NL1END2->>IMUX20 INT_R_X7Y34/INT_R.NL1END2->>IMUX43 INT_R_X7Y34/INT_R.NL1END2->>NL1BEG1 INT_R_X7Y35/INT_R.NL1END1->>EL1BEG0 INT_R_X9Y28/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

multiplier_16x16bit_pipelined/md[14] - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX18 CLBLL_L_X12Y33/CLBLL_LL_B2 CLBLL_L_X12Y34/CLBLL_EE2A1 CLBLL_L_X12Y34/CLBLL_IMUX27 CLBLL_L_X12Y34/CLBLL_LL_B4 CLBLL_R_X13Y34/CLBLL_IMUX17 CLBLL_R_X13Y34/CLBLL_LL_B3 CLBLM_L_X10Y27/CLBLM_ER1BEG2 CLBLM_L_X10Y27/CLBLM_IMUX33 CLBLM_L_X10Y27/CLBLM_IMUX37 CLBLM_L_X10Y27/CLBLM_IMUX45 CLBLM_L_X10Y27/CLBLM_L_C1 CLBLM_L_X10Y27/CLBLM_L_D4 CLBLM_L_X10Y27/CLBLM_M_D2 CLBLM_L_X10Y27/CLBLM_WW2A0 CLBLM_L_X10Y28/CLBLM_IMUX3 CLBLM_L_X10Y28/CLBLM_L_A2 CLBLM_L_X10Y28/CLBLM_NE2A1 CLBLM_L_X10Y29/CLBLM_IMUX19 CLBLM_L_X10Y29/CLBLM_L_B2 CLBLM_L_X10Y30/CLBLM_IMUX30 CLBLM_L_X10Y30/CLBLM_L_C5 CLBLM_L_X10Y34/CLBLM_IMUX2 CLBLM_L_X10Y34/CLBLM_IMUX45 CLBLM_L_X10Y34/CLBLM_IMUX5 CLBLM_L_X10Y34/CLBLM_L_A6 CLBLM_L_X10Y34/CLBLM_M_A2 CLBLM_L_X10Y34/CLBLM_M_D2 CLBLM_L_X10Y34/CLBLM_WR1END2 CLBLM_L_X10Y35/CLBLM_IMUX10 CLBLM_L_X10Y35/CLBLM_L_A4 CLBLM_L_X8Y27/CLBLM_WR1END2 CLBLM_L_X8Y31/CLBLM_EL1BEG1 CLBLM_L_X8Y31/CLBLM_IMUX10 CLBLM_L_X8Y31/CLBLM_IMUX29 CLBLM_L_X8Y31/CLBLM_L_A4 CLBLM_L_X8Y31/CLBLM_M_C2 CLBLM_L_X8Y33/CLBLM_SW2A0 CLBLM_L_X8Y34/CLBLM_WW2END1 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y25/CLBLM_L_AQ CLBLM_R_X11Y34/CLBLM_EE2A1 CLBLM_R_X11Y35/CLBLM_IMUX22 CLBLM_R_X11Y35/CLBLM_M_C3 CLBLM_R_X7Y27/CLBLM_IMUX28 CLBLM_R_X7Y27/CLBLM_M_C4 CLBLM_R_X7Y27/CLBLM_WR1END2 CLBLM_R_X7Y29/CLBLM_IMUX20 CLBLM_R_X7Y29/CLBLM_L_C2 CLBLM_R_X7Y31/CLBLM_EL1BEG1 CLBLM_R_X7Y31/CLBLM_IMUX28 CLBLM_R_X7Y31/CLBLM_M_C4 CLBLM_R_X7Y33/CLBLM_IMUX2 CLBLM_R_X7Y33/CLBLM_M_A2 CLBLM_R_X7Y33/CLBLM_SW2A0 CLBLM_R_X7Y34/CLBLM_IMUX44 CLBLM_R_X7Y34/CLBLM_M_D4 CLBLM_R_X7Y34/CLBLM_WW2END1 DSP_R_X9Y25/DSP_ER1BEG2_2 DSP_R_X9Y25/DSP_NE2A1_3 DSP_R_X9Y25/DSP_WW2A0_2 DSP_R_X9Y30/DSP_WR1END2_4 INT_INTERFACE_R_X9Y27/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y27/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y28/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WR1END2 INT_L_X10Y27/ER1END2 INT_L_X10Y27/IMUX_L33 INT_L_X10Y27/IMUX_L37 INT_L_X10Y27/IMUX_L45 INT_L_X10Y27/NN2BEG1 INT_L_X10Y27/WR1END1 INT_L_X10Y27/WW2BEG0 INT_L_X10Y28/IMUX_L3 INT_L_X10Y28/NE2END1 INT_L_X10Y28/NN2A1 INT_L_X10Y29/IMUX_L19 INT_L_X10Y29/NN2END1 INT_L_X10Y29/NR1BEG1 INT_L_X10Y30/GFAN1 INT_L_X10Y30/IMUX_L30 INT_L_X10Y30/NN2BEG1 INT_L_X10Y30/NR1END1 INT_L_X10Y31/NN2A1 INT_L_X10Y32/NN2BEG1 INT_L_X10Y32/NN2END1 INT_L_X10Y33/NN2A1 INT_L_X10Y34/BYP_ALT1 INT_L_X10Y34/BYP_BOUNCE1 INT_L_X10Y34/EE2BEG1 INT_L_X10Y34/IMUX_L2 INT_L_X10Y34/IMUX_L45 INT_L_X10Y34/IMUX_L5 INT_L_X10Y34/NN2END1 INT_L_X10Y34/NR1BEG1 INT_L_X10Y34/WR1BEG2 INT_L_X10Y35/EL1BEG3 INT_L_X10Y35/IMUX_L10 INT_L_X10Y35/NL1BEG0 INT_L_X10Y35/NL1END_S3_0 INT_L_X10Y35/NR1END1 INT_L_X10Y36/EL1BEG_N3 INT_L_X10Y36/NL1END0 INT_L_X12Y33/IMUX_L18 INT_L_X12Y33/SL1END1 INT_L_X12Y34/EE2END1 INT_L_X12Y34/EL1BEG0 INT_L_X12Y34/IMUX_L27 INT_L_X12Y34/SL1BEG1 INT_L_X8Y27/ER1BEG1 INT_L_X8Y27/WR1BEG2 INT_L_X8Y27/WW2END0 INT_L_X8Y31/BYP_ALT1 INT_L_X8Y31/BYP_BOUNCE1 INT_L_X8Y31/EL1END1 INT_L_X8Y31/IMUX_L10 INT_L_X8Y31/IMUX_L29 INT_L_X8Y33/SW2A0 INT_L_X8Y34/SW2BEG0 INT_L_X8Y34/WL1END0 INT_L_X8Y34/WW2A1 INT_R_X11Y25/LOGIC_OUTS0 INT_R_X11Y25/NN2BEG0 INT_R_X11Y26/NN2A0 INT_R_X11Y26/NN2END_S2_0 INT_R_X11Y27/NN2END0 INT_R_X11Y27/WR1BEG1 INT_R_X11Y34/EE2A1 INT_R_X11Y35/EL1END3 INT_R_X11Y35/IMUX22 INT_R_X13Y33/EL1END_S3_0 INT_R_X13Y34/EL1END0 INT_R_X13Y34/IMUX17 INT_R_X7Y27/IMUX28 INT_R_X7Y27/NN2BEG2 INT_R_X7Y27/WR1END2 INT_R_X7Y28/NN2A2 INT_R_X7Y29/IMUX20 INT_R_X7Y29/NN2BEG2 INT_R_X7Y29/NN2END2 INT_R_X7Y30/NN2A2 INT_R_X7Y31/EL1BEG1 INT_R_X7Y31/IMUX28 INT_R_X7Y31/NN2END2 INT_R_X7Y33/IMUX2 INT_R_X7Y33/SW2END0 INT_R_X7Y34/IMUX44 INT_R_X7Y34/WW2END1 INT_R_X9Y27/ER1BEG2 INT_R_X9Y27/ER1END1 INT_R_X9Y27/NE2BEG1 INT_R_X9Y27/WW2A0 INT_R_X9Y28/NE2A1 INT_R_X9Y34/WL1BEG0 INT_R_X9Y34/WR1END2 INT_R_X9Y34/WW2BEG1 VBRK_X29Y29/VBRK_ER1BEG2 VBRK_X29Y29/VBRK_WW2A0 VBRK_X29Y30/VBRK_NE2A1 VBRK_X29Y36/VBRK_WR1END2 VBRK_X34Y36/VBRK_EE2A1 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y35/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y25/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X10Y27/INT_L.ER1END2->>IMUX_L37 INT_L_X10Y27/INT_L.ER1END2->>IMUX_L45 INT_L_X10Y27/INT_L.WR1END1->>IMUX_L33 INT_L_X10Y27/INT_L.WR1END1->>NN2BEG1 INT_L_X10Y27/INT_L.WR1END1->>WW2BEG0 INT_L_X10Y28/INT_L.NE2END1->>IMUX_L3 INT_L_X10Y29/INT_L.NN2END1->>IMUX_L19 INT_L_X10Y29/INT_L.NN2END1->>NR1BEG1 INT_L_X10Y30/INT_L.GFAN1->>IMUX_L30 INT_L_X10Y30/INT_L.NR1END1->>GFAN1 INT_L_X10Y30/INT_L.NR1END1->>NN2BEG1 INT_L_X10Y32/INT_L.NN2END1->>NN2BEG1 INT_L_X10Y34/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y34/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X10Y34/INT_L.BYP_BOUNCE1->>IMUX_L5 INT_L_X10Y34/INT_L.NN2END1->>BYP_ALT1 INT_L_X10Y34/INT_L.NN2END1->>EE2BEG1 INT_L_X10Y34/INT_L.NN2END1->>IMUX_L2 INT_L_X10Y34/INT_L.NN2END1->>NR1BEG1 INT_L_X10Y34/INT_L.NN2END1->>WR1BEG2 INT_L_X10Y35/INT_L.NR1END1->>IMUX_L10 INT_L_X10Y35/INT_L.NR1END1->>NL1BEG0 INT_L_X10Y36/INT_L.NL1END0->>EL1BEG_N3 INT_L_X12Y33/INT_L.SL1END1->>IMUX_L18 INT_L_X12Y34/INT_L.EE2END1->>EL1BEG0 INT_L_X12Y34/INT_L.EE2END1->>IMUX_L27 INT_L_X12Y34/INT_L.EE2END1->>SL1BEG1 INT_L_X8Y27/INT_L.WW2END0->>ER1BEG1 INT_L_X8Y27/INT_L.WW2END0->>WR1BEG2 INT_L_X8Y31/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y31/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X8Y31/INT_L.EL1END1->>BYP_ALT1 INT_L_X8Y31/INT_L.EL1END1->>IMUX_L10 INT_L_X8Y34/INT_L.WL1END0->>SW2BEG0 INT_R_X11Y25/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X11Y27/INT_R.NN2END0->>WR1BEG1 INT_R_X11Y35/INT_R.EL1END3->>IMUX22 INT_R_X13Y34/INT_R.EL1END0->>IMUX17 INT_R_X7Y27/INT_R.WR1END2->>IMUX28 INT_R_X7Y27/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y29/INT_R.NN2END2->>IMUX20 INT_R_X7Y29/INT_R.NN2END2->>NN2BEG2 INT_R_X7Y31/INT_R.NN2END2->>EL1BEG1 INT_R_X7Y31/INT_R.NN2END2->>IMUX28 INT_R_X7Y33/INT_R.SW2END0->>IMUX2 INT_R_X7Y34/INT_R.WW2END1->>IMUX44 INT_R_X9Y27/INT_R.ER1END1->>ER1BEG2 INT_R_X9Y27/INT_R.ER1END1->>NE2BEG1 INT_R_X9Y34/INT_R.WR1END2->>WL1BEG0 INT_R_X9Y34/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

multiplier_16x16bit_pipelined/md[15] - 
wires: CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y22/CLBLL_L_AQ CLBLL_L_X12Y22/CLBLL_NW4A0 CLBLL_L_X12Y33/CLBLL_IMUX27 CLBLL_L_X12Y33/CLBLL_LL_B4 CLBLL_L_X12Y33/CLBLL_SE2A1 CLBLM_L_X10Y27/CLBLM_IMUX15 CLBLM_L_X10Y27/CLBLM_IMUX30 CLBLM_L_X10Y27/CLBLM_IMUX38 CLBLM_L_X10Y27/CLBLM_L_C5 CLBLM_L_X10Y27/CLBLM_M_B1 CLBLM_L_X10Y27/CLBLM_M_D3 CLBLM_L_X10Y29/CLBLM_IMUX14 CLBLM_L_X10Y29/CLBLM_L_B1 CLBLM_L_X10Y30/CLBLM_IMUX3 CLBLM_L_X10Y30/CLBLM_L_A2 CLBLM_L_X10Y30/CLBLM_WR1END3 CLBLM_L_X10Y31/CLBLM_EL1BEG1 CLBLM_L_X10Y31/CLBLM_IMUX3 CLBLM_L_X10Y31/CLBLM_L_A2 CLBLM_L_X10Y31/CLBLM_NW2A2 CLBLM_L_X10Y33/CLBLM_IMUX31 CLBLM_L_X10Y33/CLBLM_IMUX9 CLBLM_L_X10Y33/CLBLM_L_A5 CLBLM_L_X10Y33/CLBLM_M_C5 CLBLM_L_X10Y34/CLBLM_IMUX28 CLBLM_L_X10Y34/CLBLM_IMUX8 CLBLM_L_X10Y34/CLBLM_M_A5 CLBLM_L_X10Y34/CLBLM_M_C4 CLBLM_L_X10Y34/CLBLM_WW4B1 CLBLM_L_X10Y35/CLBLM_IMUX3 CLBLM_L_X10Y35/CLBLM_L_A2 CLBLM_L_X8Y30/CLBLM_WW2END2 CLBLM_L_X8Y31/CLBLM_IMUX0 CLBLM_L_X8Y31/CLBLM_IMUX8 CLBLM_L_X8Y31/CLBLM_L_A3 CLBLM_L_X8Y31/CLBLM_M_A5 CLBLM_L_X8Y31/CLBLM_WW2END1 CLBLM_L_X8Y34/CLBLM_WW4END1 CLBLM_R_X11Y22/CLBLM_NW4A0 CLBLM_R_X11Y32/CLBLM_IMUX21 CLBLM_R_X11Y32/CLBLM_L_C4 CLBLM_R_X11Y33/CLBLM_SE2A1 CLBLM_R_X11Y35/CLBLM_IMUX35 CLBLM_R_X11Y35/CLBLM_M_C6 CLBLM_R_X7Y27/CLBLM_IMUX35 CLBLM_R_X7Y27/CLBLM_M_C6 CLBLM_R_X7Y29/CLBLM_IMUX19 CLBLM_R_X7Y29/CLBLM_L_B2 CLBLM_R_X7Y30/CLBLM_IMUX46 CLBLM_R_X7Y30/CLBLM_L_D5 CLBLM_R_X7Y30/CLBLM_WW2END2 CLBLM_R_X7Y31/CLBLM_IMUX35 CLBLM_R_X7Y31/CLBLM_M_C6 CLBLM_R_X7Y31/CLBLM_WW2END1 CLBLM_R_X7Y33/CLBLM_IMUX7 CLBLM_R_X7Y33/CLBLM_M_A1 CLBLM_R_X7Y34/CLBLM_IMUX24 CLBLM_R_X7Y34/CLBLM_M_B5 CLBLM_R_X7Y34/CLBLM_WW4END1 DSP_R_X9Y30/DSP_EL1BEG1_1 DSP_R_X9Y30/DSP_NW2A2_1 DSP_R_X9Y30/DSP_WR1END3_0 DSP_R_X9Y30/DSP_WW4B1_4 HCLK_R_X32Y26/HCLK_NW6C0 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X9Y31/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_NW2A2 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WW4B1 INT_L_X10Y25/NW6END_S0_0 INT_L_X10Y26/NL1BEG_N3 INT_L_X10Y26/NR1BEG3 INT_L_X10Y26/NW6END0 INT_L_X10Y27/IMUX_L15 INT_L_X10Y27/IMUX_L30 INT_L_X10Y27/IMUX_L38 INT_L_X10Y27/NN2BEG3 INT_L_X10Y27/NR1END3 INT_L_X10Y28/NN2A3 INT_L_X10Y29/IMUX_L14 INT_L_X10Y29/NL1BEG2 INT_L_X10Y29/NN2END3 INT_L_X10Y30/IMUX_L3 INT_L_X10Y30/NL1END2 INT_L_X10Y30/NW2BEG2 INT_L_X10Y30/WR1BEG3 INT_L_X10Y31/EL1END1 INT_L_X10Y31/IMUX_L3 INT_L_X10Y31/NE2BEG1 INT_L_X10Y31/NW2A2 INT_L_X10Y32/NE2A1 INT_L_X10Y33/IMUX_L31 INT_L_X10Y33/IMUX_L9 INT_L_X10Y33/NE2BEG1 INT_L_X10Y33/NL1BEG0 INT_L_X10Y33/NL1END_S3_0 INT_L_X10Y33/NN2BEG1 INT_L_X10Y33/NW2END1 INT_L_X10Y34/IMUX_L28 INT_L_X10Y34/IMUX_L8 INT_L_X10Y34/NE2A1 INT_L_X10Y34/NL1END0 INT_L_X10Y34/NN2A1 INT_L_X10Y34/WR1END2 INT_L_X10Y34/WW4A1 INT_L_X10Y35/IMUX_L3 INT_L_X10Y35/NN2END1 INT_L_X12Y22/LOGIC_OUTS_L0 INT_L_X12Y22/NW6BEG0 INT_L_X12Y33/IMUX_L27 INT_L_X12Y33/SE2END1 INT_L_X8Y30/WR1END_S1_0 INT_L_X8Y30/WW2A2 INT_L_X8Y31/IMUX_L0 INT_L_X8Y31/IMUX_L8 INT_L_X8Y31/WR1END0 INT_L_X8Y31/WW2A1 INT_L_X8Y34/WW4C1 INT_R_X11Y22/NW6A0 INT_R_X11Y23/NW6B0 INT_R_X11Y24/NW6C0 INT_R_X11Y25/NW6D0 INT_R_X11Y26/NW6E0 INT_R_X11Y32/BYP_ALT1 INT_R_X11Y32/BYP_BOUNCE1 INT_R_X11Y32/IMUX21 INT_R_X11Y32/NE2END1 INT_R_X11Y32/NW2BEG1 INT_R_X11Y33/NW2A1 INT_R_X11Y33/SE2A1 INT_R_X11Y34/NE2END1 INT_R_X11Y34/NR1BEG1 INT_R_X11Y34/SE2BEG1 INT_R_X11Y34/WR1BEG2 INT_R_X11Y34/WW4BEG1 INT_R_X11Y35/IMUX35 INT_R_X11Y35/NR1END1 INT_R_X7Y27/IMUX35 INT_R_X7Y27/SS2END1 INT_R_X7Y28/SS2A1 INT_R_X7Y29/IMUX19 INT_R_X7Y29/SS2BEG1 INT_R_X7Y29/SS2END1 INT_R_X7Y30/IMUX46 INT_R_X7Y30/SS2A1 INT_R_X7Y30/WW2END2 INT_R_X7Y31/IMUX35 INT_R_X7Y31/SS2BEG1 INT_R_X7Y31/WW2END1 INT_R_X7Y33/FAN_BOUNCE_S3_4 INT_R_X7Y33/IMUX7 INT_R_X7Y34/FAN_ALT4 INT_R_X7Y34/FAN_BOUNCE4 INT_R_X7Y34/GFAN0 INT_R_X7Y34/IMUX24 INT_R_X7Y34/WW4END1 INT_R_X9Y30/WR1BEG_S0 INT_R_X9Y30/WR1END3 INT_R_X9Y30/WW2BEG2 INT_R_X9Y31/EL1BEG1 INT_R_X9Y31/NW2END2 INT_R_X9Y31/WR1BEG0 INT_R_X9Y31/WW2BEG1 INT_R_X9Y34/WW4B1 VBRK_X29Y32/VBRK_WR1END3 VBRK_X29Y33/VBRK_EL1BEG1 VBRK_X29Y33/VBRK_NW2A2 VBRK_X29Y36/VBRK_WW4B1 VBRK_X34Y23/VBRK_NW4A0 VBRK_X34Y35/VBRK_SE2A1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y35/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X10Y26/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X10Y26/INT_L.NW6END0->>NL1BEG_N3 INT_L_X10Y27/INT_L.NR1END3->>IMUX_L15 INT_L_X10Y27/INT_L.NR1END3->>IMUX_L30 INT_L_X10Y27/INT_L.NR1END3->>IMUX_L38 INT_L_X10Y27/INT_L.NR1END3->>NN2BEG3 INT_L_X10Y29/INT_L.NN2END3->>IMUX_L14 INT_L_X10Y29/INT_L.NN2END3->>NL1BEG2 INT_L_X10Y30/INT_L.NL1END2->>IMUX_L3 INT_L_X10Y30/INT_L.NL1END2->>NW2BEG2 INT_L_X10Y30/INT_L.NL1END2->>WR1BEG3 INT_L_X10Y31/INT_L.EL1END1->>IMUX_L3 INT_L_X10Y31/INT_L.EL1END1->>NE2BEG1 INT_L_X10Y33/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X10Y33/INT_L.NW2END1->>IMUX_L9 INT_L_X10Y33/INT_L.NW2END1->>NE2BEG1 INT_L_X10Y33/INT_L.NW2END1->>NL1BEG0 INT_L_X10Y33/INT_L.NW2END1->>NN2BEG1 INT_L_X10Y34/INT_L.NL1END0->>IMUX_L8 INT_L_X10Y34/INT_L.WR1END2->>IMUX_L28 INT_L_X10Y35/INT_L.NN2END1->>IMUX_L3 INT_L_X12Y22/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_L_X12Y33/INT_L.SE2END1->>IMUX_L27 INT_L_X8Y31/INT_L.WR1END0->>IMUX_L0 INT_L_X8Y31/INT_L.WR1END0->>IMUX_L8 INT_R_X11Y32/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y32/INT_R.BYP_BOUNCE1->>IMUX21 INT_R_X11Y32/INT_R.NE2END1->>BYP_ALT1 INT_R_X11Y32/INT_R.NE2END1->>NW2BEG1 INT_R_X11Y34/INT_R.NE2END1->>NR1BEG1 INT_R_X11Y34/INT_R.NE2END1->>SE2BEG1 INT_R_X11Y34/INT_R.NE2END1->>WR1BEG2 INT_R_X11Y34/INT_R.NE2END1->>WW4BEG1 INT_R_X11Y35/INT_R.NR1END1->>IMUX35 INT_R_X7Y27/INT_R.SS2END1->>IMUX35 INT_R_X7Y29/INT_R.SS2END1->>IMUX19 INT_R_X7Y29/INT_R.SS2END1->>SS2BEG1 INT_R_X7Y30/INT_R.WW2END2->>IMUX46 INT_R_X7Y31/INT_R.WW2END1->>IMUX35 INT_R_X7Y31/INT_R.WW2END1->>SS2BEG1 INT_R_X7Y33/INT_R.FAN_BOUNCE_S3_4->>IMUX7 INT_R_X7Y34/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X7Y34/INT_R.GFAN0->>FAN_ALT4 INT_R_X7Y34/INT_R.GFAN0->>IMUX24 INT_R_X7Y34/INT_R.WW4END1->>GFAN0 INT_R_X9Y30/INT_R.WR1END3->>WR1BEG_S0 INT_R_X9Y30/INT_R.WR1END3->>WW2BEG2 INT_R_X9Y31/INT_R.NW2END2->>EL1BEG1 INT_R_X9Y31/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 28, 

multiplier_16x16bit_pipelined/md[1] - 
wires: CLBLL_L_X12Y25/CLBLL_LL_AQ CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y26/CLBLL_IMUX8 CLBLL_L_X12Y26/CLBLL_LL_A5 CLBLL_L_X12Y32/CLBLL_IMUX31 CLBLL_L_X12Y32/CLBLL_LL_C5 CLBLL_L_X12Y33/CLBLL_IMUX0 CLBLL_L_X12Y33/CLBLL_IMUX16 CLBLL_L_X12Y33/CLBLL_L_A3 CLBLL_L_X12Y33/CLBLL_L_B3 CLBLL_L_X12Y34/CLBLL_IMUX11 CLBLL_L_X12Y34/CLBLL_IMUX20 CLBLL_L_X12Y34/CLBLL_LL_A4 CLBLL_L_X12Y34/CLBLL_L_C2 CLBLL_L_X14Y26/CLBLL_EE2A0 CLBLL_L_X14Y27/CLBLL_IMUX1 CLBLL_L_X14Y27/CLBLL_LL_A3 CLBLL_L_X14Y28/CLBLL_IMUX23 CLBLL_L_X14Y28/CLBLL_L_C3 CLBLL_L_X14Y30/CLBLL_EL1BEG3 CLBLL_L_X14Y30/CLBLL_IMUX22 CLBLL_L_X14Y30/CLBLL_IMUX37 CLBLL_L_X14Y30/CLBLL_LL_C3 CLBLL_L_X14Y30/CLBLL_L_D4 CLBLL_L_X14Y31/CLBLL_EL1BEG3 CLBLL_L_X14Y31/CLBLL_IMUX46 CLBLL_L_X14Y31/CLBLL_L_D5 CLBLL_L_X14Y33/CLBLL_WW2END1 CLBLL_L_X16Y32/CLBLL_NE2A2 CLBLL_L_X16Y33/CLBLL_NW2A2 CLBLL_R_X13Y26/CLBLL_EE2A0 CLBLL_R_X13Y27/CLBLL_IMUX16 CLBLL_R_X13Y27/CLBLL_L_B3 CLBLL_R_X13Y28/CLBLL_IMUX25 CLBLL_R_X13Y28/CLBLL_L_B5 CLBLL_R_X13Y30/CLBLL_EL1BEG3 CLBLL_R_X13Y30/CLBLL_IMUX1 CLBLL_R_X13Y30/CLBLL_LL_A3 CLBLL_R_X13Y31/CLBLL_EL1BEG3 CLBLL_R_X13Y31/CLBLL_IMUX1 CLBLL_R_X13Y31/CLBLL_IMUX38 CLBLL_R_X13Y31/CLBLL_LL_A3 CLBLL_R_X13Y31/CLBLL_LL_D3 CLBLL_R_X13Y32/CLBLL_IMUX32 CLBLL_R_X13Y32/CLBLL_LL_C1 CLBLL_R_X13Y33/CLBLL_WW2END1 CLBLL_R_X15Y28/CLBLL_IMUX16 CLBLL_R_X15Y28/CLBLL_IMUX30 CLBLL_R_X15Y28/CLBLL_L_B3 CLBLL_R_X15Y28/CLBLL_L_C5 CLBLL_R_X15Y31/CLBLL_IMUX4 CLBLL_R_X15Y31/CLBLL_IMUX5 CLBLL_R_X15Y31/CLBLL_LL_A6 CLBLL_R_X15Y31/CLBLL_L_A6 CLBLL_R_X15Y32/CLBLL_NE2A2 CLBLL_R_X15Y33/CLBLL_IMUX35 CLBLL_R_X15Y33/CLBLL_LL_C6 CLBLL_R_X15Y33/CLBLL_NW2A2 INT_L_X12Y25/LOGIC_OUTS_L4 INT_L_X12Y25/NR1BEG0 INT_L_X12Y26/EE2BEG0 INT_L_X12Y26/IMUX_L8 INT_L_X12Y26/NE2BEG0 INT_L_X12Y26/NR1END0 INT_L_X12Y27/NE2A0 INT_L_X12Y32/IMUX_L31 INT_L_X12Y32/NW2END_S0_0 INT_L_X12Y33/IMUX_L0 INT_L_X12Y33/IMUX_L16 INT_L_X12Y33/NW2END0 INT_L_X12Y34/IMUX_L11 INT_L_X12Y34/IMUX_L20 INT_L_X12Y34/NW2END2 INT_L_X14Y26/EE2END0 INT_L_X14Y26/NR1BEG0 INT_L_X14Y27/IMUX_L1 INT_L_X14Y27/NE2BEG0 INT_L_X14Y27/NR1END0 INT_L_X14Y28/IMUX_L23 INT_L_X14Y28/NE2A0 INT_L_X14Y28/SS2END3 INT_L_X14Y29/SS2A3 INT_L_X14Y29/SS2END_N0_3 INT_L_X14Y30/EL1END3 INT_L_X14Y30/IMUX_L22 INT_L_X14Y30/IMUX_L37 INT_L_X14Y30/SS2BEG3 INT_L_X14Y31/EL1BEG2 INT_L_X14Y31/EL1END3 INT_L_X14Y31/IMUX_L46 INT_L_X14Y33/WW2A1 INT_L_X16Y32/NE2END2 INT_L_X16Y32/NW2BEG2 INT_L_X16Y33/NW2A2 INT_R_X13Y26/EE2A0 INT_R_X13Y26/NE2END_S3_0 INT_R_X13Y27/IMUX16 INT_R_X13Y27/NE2END0 INT_R_X13Y27/NR1BEG0 INT_R_X13Y28/IMUX25 INT_R_X13Y28/NN2BEG0 INT_R_X13Y28/NR1END0 INT_R_X13Y29/NN2A0 INT_R_X13Y29/NN2END_S2_0 INT_R_X13Y30/EL1BEG3 INT_R_X13Y30/IMUX1 INT_R_X13Y30/NN2END0 INT_R_X13Y30/NR1BEG0 INT_R_X13Y31/EL1BEG3 INT_R_X13Y31/EL1BEG_N3 INT_R_X13Y31/IMUX1 INT_R_X13Y31/IMUX38 INT_R_X13Y31/NL1BEG_N3 INT_R_X13Y31/NR1BEG0 INT_R_X13Y31/NR1END0 INT_R_X13Y32/EL1BEG_N3 INT_R_X13Y32/IMUX32 INT_R_X13Y32/NR1END0 INT_R_X13Y32/NW2BEG0 INT_R_X13Y33/NW2A0 INT_R_X13Y33/NW2BEG2 INT_R_X13Y33/WW2END1 INT_R_X13Y34/NW2A2 INT_R_X15Y27/NE2END_S3_0 INT_R_X15Y28/IMUX16 INT_R_X15Y28/IMUX30 INT_R_X15Y28/NE2END0 INT_R_X15Y28/NL1BEG_N3 INT_R_X15Y31/EL1END2 INT_R_X15Y31/IMUX4 INT_R_X15Y31/IMUX5 INT_R_X15Y31/NE2BEG2 INT_R_X15Y32/NE2A2 INT_R_X15Y33/IMUX35 INT_R_X15Y33/NW2END2 INT_R_X15Y33/WW2BEG1 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X12Y25/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X12Y26/INT_L.NR1END0->>EE2BEG0 INT_L_X12Y26/INT_L.NR1END0->>IMUX_L8 INT_L_X12Y26/INT_L.NR1END0->>NE2BEG0 INT_L_X12Y32/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X12Y33/INT_L.NW2END0->>IMUX_L0 INT_L_X12Y33/INT_L.NW2END0->>IMUX_L16 INT_L_X12Y34/INT_L.NW2END2->>IMUX_L11 INT_L_X12Y34/INT_L.NW2END2->>IMUX_L20 INT_L_X14Y26/INT_L.EE2END0->>NR1BEG0 INT_L_X14Y27/INT_L.NR1END0->>IMUX_L1 INT_L_X14Y27/INT_L.NR1END0->>NE2BEG0 INT_L_X14Y28/INT_L.SS2END3->>IMUX_L23 INT_L_X14Y30/INT_L.EL1END3->>IMUX_L22 INT_L_X14Y30/INT_L.EL1END3->>IMUX_L37 INT_L_X14Y30/INT_L.EL1END3->>SS2BEG3 INT_L_X14Y31/INT_L.EL1END3->>EL1BEG2 INT_L_X14Y31/INT_L.EL1END3->>IMUX_L46 INT_L_X16Y32/INT_L.NE2END2->>NW2BEG2 INT_R_X13Y27/INT_R.NE2END0->>IMUX16 INT_R_X13Y27/INT_R.NE2END0->>NR1BEG0 INT_R_X13Y28/INT_R.NR1END0->>IMUX25 INT_R_X13Y28/INT_R.NR1END0->>NN2BEG0 INT_R_X13Y30/INT_R.NN2END0->>IMUX1 INT_R_X13Y30/INT_R.NN2END0->>NR1BEG0 INT_R_X13Y31/INT_R.NL1BEG_N3->>IMUX38 INT_R_X13Y31/INT_R.NR1END0->>EL1BEG_N3 INT_R_X13Y31/INT_R.NR1END0->>IMUX1 INT_R_X13Y31/INT_R.NR1END0->>NL1BEG_N3 INT_R_X13Y31/INT_R.NR1END0->>NR1BEG0 INT_R_X13Y32/INT_R.NR1END0->>EL1BEG_N3 INT_R_X13Y32/INT_R.NR1END0->>IMUX32 INT_R_X13Y32/INT_R.NR1END0->>NW2BEG0 INT_R_X13Y33/INT_R.WW2END1->>NW2BEG2 INT_R_X15Y28/INT_R.NE2END0->>IMUX16 INT_R_X15Y28/INT_R.NE2END0->>NL1BEG_N3 INT_R_X15Y28/INT_R.NL1BEG_N3->>IMUX30 INT_R_X15Y31/INT_R.EL1END2->>IMUX4 INT_R_X15Y31/INT_R.EL1END2->>IMUX5 INT_R_X15Y31/INT_R.EL1END2->>NE2BEG2 INT_R_X15Y33/INT_R.NW2END2->>IMUX35 INT_R_X15Y33/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

multiplier_16x16bit_pipelined/md[2] - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX2 CLBLL_L_X12Y26/CLBLL_LL_A2 CLBLL_L_X12Y26/CLBLL_WW2END1 CLBLL_L_X12Y32/CLBLL_IMUX22 CLBLL_L_X12Y32/CLBLL_LL_C3 CLBLL_L_X12Y32/CLBLL_WL1END1 CLBLL_L_X12Y33/CLBLL_IMUX13 CLBLL_L_X12Y33/CLBLL_IMUX5 CLBLL_L_X12Y33/CLBLL_L_A6 CLBLL_L_X12Y33/CLBLL_L_B6 CLBLL_L_X12Y34/CLBLL_IMUX22 CLBLL_L_X12Y34/CLBLL_IMUX25 CLBLL_L_X12Y34/CLBLL_LL_C3 CLBLL_L_X12Y34/CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_IMUX18 CLBLL_L_X14Y27/CLBLL_LL_B2 CLBLL_L_X14Y27/CLBLL_NE2A1 CLBLL_L_X14Y29/CLBLL_IMUX33 CLBLL_L_X14Y29/CLBLL_L_C1 CLBLL_L_X14Y30/CLBLL_IMUX35 CLBLL_L_X14Y30/CLBLL_IMUX42 CLBLL_L_X14Y30/CLBLL_LL_C6 CLBLL_L_X14Y30/CLBLL_L_D6 CLBLL_L_X14Y31/CLBLL_IMUX43 CLBLL_L_X14Y31/CLBLL_LL_D6 CLBLL_L_X14Y32/CLBLL_IMUX41 CLBLL_L_X14Y32/CLBLL_L_D1 CLBLL_L_X14Y33/CLBLL_WW2END0 CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y26/CLBLL_L_BQ CLBLL_R_X13Y27/CLBLL_NE2A1 CLBLL_R_X13Y28/CLBLL_IMUX19 CLBLL_R_X13Y28/CLBLL_L_B2 CLBLL_R_X13Y31/CLBLL_IMUX43 CLBLL_R_X13Y31/CLBLL_LL_D6 CLBLL_R_X13Y32/CLBLL_IMUX28 CLBLL_R_X13Y32/CLBLL_IMUX44 CLBLL_R_X13Y32/CLBLL_LL_C4 CLBLL_R_X13Y32/CLBLL_LL_D4 CLBLL_R_X13Y33/CLBLL_WW2END0 CLBLL_R_X15Y28/CLBLL_IMUX26 CLBLL_R_X15Y28/CLBLL_L_B4 CLBLL_R_X15Y30/CLBLL_IMUX19 CLBLL_R_X15Y30/CLBLL_L_B2 CLBLL_R_X15Y31/CLBLL_IMUX2 CLBLL_R_X15Y31/CLBLL_IMUX34 CLBLL_R_X15Y31/CLBLL_IMUX35 CLBLL_R_X15Y31/CLBLL_LL_A2 CLBLL_R_X15Y31/CLBLL_LL_C6 CLBLL_R_X15Y31/CLBLL_L_C6 CLBLL_R_X15Y33/CLBLL_IMUX2 CLBLL_R_X15Y33/CLBLL_IMUX29 CLBLL_R_X15Y33/CLBLL_LL_A2 CLBLL_R_X15Y33/CLBLL_LL_C2 CLBLM_R_X11Y26/CLBLM_IMUX3 CLBLM_R_X11Y26/CLBLM_L_A2 CLBLM_R_X11Y26/CLBLM_WW2END1 CLBLM_R_X11Y32/CLBLM_IMUX19 CLBLM_R_X11Y32/CLBLM_IMUX3 CLBLM_R_X11Y32/CLBLM_L_A2 CLBLM_R_X11Y32/CLBLM_L_B2 CLBLM_R_X11Y32/CLBLM_WL1END1 INT_L_X12Y26/IMUX_L2 INT_L_X12Y26/WL1END0 INT_L_X12Y26/WW2A1 INT_L_X12Y32/IMUX_L22 INT_L_X12Y32/NN2BEG1 INT_L_X12Y32/SR1END2 INT_L_X12Y32/WL1BEG1 INT_L_X12Y32/WL1END0 INT_L_X12Y33/IMUX_L13 INT_L_X12Y33/IMUX_L5 INT_L_X12Y33/NN2A1 INT_L_X12Y33/SR1BEG2 INT_L_X12Y33/WR1END2 INT_L_X12Y34/BYP_ALT4 INT_L_X12Y34/BYP_BOUNCE4 INT_L_X12Y34/IMUX_L22 INT_L_X12Y34/IMUX_L25 INT_L_X12Y34/NN2END1 INT_L_X14Y27/IMUX_L18 INT_L_X14Y27/NE2BEG1 INT_L_X14Y27/NE2END1 INT_L_X14Y27/NN2BEG1 INT_L_X14Y28/NE2A1 INT_L_X14Y28/NN2A1 INT_L_X14Y29/IMUX_L33 INT_L_X14Y29/NE2BEG1 INT_L_X14Y29/NN2END1 INT_L_X14Y29/NR1BEG1 INT_L_X14Y30/IMUX_L35 INT_L_X14Y30/IMUX_L42 INT_L_X14Y30/NE2A1 INT_L_X14Y30/NR1END1 INT_L_X14Y31/IMUX_L43 INT_L_X14Y31/SW2END1 INT_L_X14Y32/IMUX_L41 INT_L_X14Y32/WL1END0 INT_L_X14Y33/WW2A0 INT_R_X11Y26/IMUX3 INT_R_X11Y26/WW2END1 INT_R_X11Y32/IMUX19 INT_R_X11Y32/IMUX3 INT_R_X11Y32/WL1END1 INT_R_X13Y26/LOGIC_OUTS1 INT_R_X13Y26/NE2BEG1 INT_R_X13Y26/NN2BEG1 INT_R_X13Y26/WL1BEG0 INT_R_X13Y26/WW2BEG1 INT_R_X13Y27/NE2A1 INT_R_X13Y27/NN2A1 INT_R_X13Y28/IMUX19 INT_R_X13Y28/NN2END1 INT_R_X13Y31/IMUX43 INT_R_X13Y31/SL1END1 INT_R_X13Y32/IMUX28 INT_R_X13Y32/IMUX44 INT_R_X13Y32/SL1BEG1 INT_R_X13Y32/SR1END1 INT_R_X13Y32/WL1BEG0 INT_R_X13Y33/SR1BEG1 INT_R_X13Y33/WR1BEG2 INT_R_X13Y33/WW2END0 INT_R_X15Y28/IMUX26 INT_R_X15Y28/NE2END1 INT_R_X15Y30/IMUX19 INT_R_X15Y30/NE2END1 INT_R_X15Y30/NR1BEG1 INT_R_X15Y31/IMUX2 INT_R_X15Y31/IMUX34 INT_R_X15Y31/IMUX35 INT_R_X15Y31/NN2BEG1 INT_R_X15Y31/NR1END1 INT_R_X15Y31/SW2A1 INT_R_X15Y32/NN2A1 INT_R_X15Y32/SR1END1 INT_R_X15Y32/SW2BEG1 INT_R_X15Y32/WL1BEG0 INT_R_X15Y33/BYP_ALT1 INT_R_X15Y33/BYP_BOUNCE1 INT_R_X15Y33/IMUX2 INT_R_X15Y33/IMUX29 INT_R_X15Y33/NN2END1 INT_R_X15Y33/SR1BEG1 INT_R_X15Y33/WW2BEG0 VBRK_X34Y28/VBRK_WW2END1 VBRK_X34Y34/VBRK_WL1END1 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X12Y26/INT_L.WL1END0->>IMUX_L2 INT_L_X12Y32/INT_L.SR1END2->>IMUX_L22 INT_L_X12Y32/INT_L.SR1END2->>WL1BEG1 INT_L_X12Y32/INT_L.WL1END0->>NN2BEG1 INT_L_X12Y33/INT_L.WR1END2->>IMUX_L13 INT_L_X12Y33/INT_L.WR1END2->>IMUX_L5 INT_L_X12Y33/INT_L.WR1END2->>SR1BEG2 INT_L_X12Y34/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y34/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X12Y34/INT_L.NN2END1->>BYP_ALT4 INT_L_X12Y34/INT_L.NN2END1->>IMUX_L25 INT_L_X14Y27/INT_L.NE2END1->>IMUX_L18 INT_L_X14Y27/INT_L.NE2END1->>NE2BEG1 INT_L_X14Y27/INT_L.NE2END1->>NN2BEG1 INT_L_X14Y29/INT_L.NN2END1->>IMUX_L33 INT_L_X14Y29/INT_L.NN2END1->>NE2BEG1 INT_L_X14Y29/INT_L.NN2END1->>NR1BEG1 INT_L_X14Y30/INT_L.NR1END1->>IMUX_L35 INT_L_X14Y30/INT_L.NR1END1->>IMUX_L42 INT_L_X14Y31/INT_L.SW2END1->>IMUX_L43 INT_L_X14Y32/INT_L.WL1END0->>IMUX_L41 INT_R_X11Y26/INT_R.WW2END1->>IMUX3 INT_R_X11Y32/INT_R.WL1END1->>IMUX19 INT_R_X11Y32/INT_R.WL1END1->>IMUX3 INT_R_X13Y26/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X13Y26/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X13Y26/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X13Y26/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X13Y28/INT_R.NN2END1->>IMUX19 INT_R_X13Y31/INT_R.SL1END1->>IMUX43 INT_R_X13Y32/INT_R.SR1END1->>IMUX28 INT_R_X13Y32/INT_R.SR1END1->>IMUX44 INT_R_X13Y32/INT_R.SR1END1->>SL1BEG1 INT_R_X13Y32/INT_R.SR1END1->>WL1BEG0 INT_R_X13Y33/INT_R.WW2END0->>SR1BEG1 INT_R_X13Y33/INT_R.WW2END0->>WR1BEG2 INT_R_X15Y28/INT_R.NE2END1->>IMUX26 INT_R_X15Y30/INT_R.NE2END1->>IMUX19 INT_R_X15Y30/INT_R.NE2END1->>NR1BEG1 INT_R_X15Y31/INT_R.NR1END1->>IMUX2 INT_R_X15Y31/INT_R.NR1END1->>IMUX34 INT_R_X15Y31/INT_R.NR1END1->>IMUX35 INT_R_X15Y31/INT_R.NR1END1->>NN2BEG1 INT_R_X15Y32/INT_R.SR1END1->>SW2BEG1 INT_R_X15Y32/INT_R.SR1END1->>WL1BEG0 INT_R_X15Y33/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y33/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X15Y33/INT_R.NN2END1->>BYP_ALT1 INT_R_X15Y33/INT_R.NN2END1->>IMUX2 INT_R_X15Y33/INT_R.NN2END1->>SR1BEG1 INT_R_X15Y33/INT_R.NN2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

multiplier_16x16bit_pipelined/md[3] - 
wires: CLBLL_L_X12Y26/CLBLL_WL1END2 CLBLL_L_X12Y31/CLBLL_IMUX24 CLBLL_L_X12Y31/CLBLL_LL_B5 CLBLL_L_X12Y32/CLBLL_IMUX27 CLBLL_L_X12Y32/CLBLL_LL_B4 CLBLL_L_X12Y32/CLBLL_WL1END0 CLBLL_L_X12Y33/CLBLL_IMUX32 CLBLL_L_X12Y33/CLBLL_LL_C1 CLBLL_L_X12Y34/CLBLL_IMUX13 CLBLL_L_X12Y34/CLBLL_IMUX28 CLBLL_L_X12Y34/CLBLL_LL_C4 CLBLL_L_X12Y34/CLBLL_L_B6 CLBLL_L_X14Y26/CLBLL_WW2A3 CLBLL_L_X14Y27/CLBLL_IMUX24 CLBLL_L_X14Y27/CLBLL_LL_B5 CLBLL_L_X14Y28/CLBLL_IMUX39 CLBLL_L_X14Y28/CLBLL_L_D3 CLBLL_L_X14Y29/CLBLL_IMUX21 CLBLL_L_X14Y29/CLBLL_L_C4 CLBLL_L_X14Y30/CLBLL_NW2A3 CLBLL_L_X14Y31/CLBLL_EE2BEG2 CLBLL_L_X14Y31/CLBLL_IMUX38 CLBLL_L_X14Y31/CLBLL_LL_D3 CLBLL_L_X14Y31/CLBLL_NE2A3 CLBLL_L_X14Y32/CLBLL_IMUX39 CLBLL_L_X14Y32/CLBLL_IMUX47 CLBLL_L_X14Y32/CLBLL_LL_D5 CLBLL_L_X14Y32/CLBLL_L_D3 CLBLL_R_X13Y26/CLBLL_WW2A3 CLBLL_R_X13Y30/CLBLL_IMUX30 CLBLL_R_X13Y30/CLBLL_L_C5 CLBLL_R_X13Y30/CLBLL_NW2A3 CLBLL_R_X13Y31/CLBLL_EE2BEG2 CLBLL_R_X13Y31/CLBLL_IMUX28 CLBLL_R_X13Y31/CLBLL_LL_C4 CLBLL_R_X13Y31/CLBLL_NE2A3 CLBLL_R_X13Y32/CLBLL_IMUX45 CLBLL_R_X13Y32/CLBLL_LL_D2 CLBLL_R_X15Y26/CLBLL_LL_AQ CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y28/CLBLL_IMUX32 CLBLL_R_X15Y28/CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_IMUX14 CLBLL_R_X15Y30/CLBLL_L_B1 CLBLL_R_X15Y31/CLBLL_IMUX20 CLBLL_R_X15Y31/CLBLL_IMUX29 CLBLL_R_X15Y31/CLBLL_LL_C2 CLBLL_R_X15Y31/CLBLL_L_C2 CLBLL_R_X15Y32/CLBLL_IMUX13 CLBLL_R_X15Y32/CLBLL_IMUX28 CLBLL_R_X15Y32/CLBLL_LL_C4 CLBLL_R_X15Y32/CLBLL_L_B6 CLBLL_R_X15Y33/CLBLL_IMUX4 CLBLL_R_X15Y33/CLBLL_IMUX5 CLBLL_R_X15Y33/CLBLL_LL_A6 CLBLL_R_X15Y33/CLBLL_L_A6 CLBLM_R_X11Y26/CLBLM_IMUX6 CLBLM_R_X11Y26/CLBLM_L_A1 CLBLM_R_X11Y26/CLBLM_WL1END2 CLBLM_R_X11Y32/CLBLM_IMUX25 CLBLM_R_X11Y32/CLBLM_IMUX9 CLBLM_R_X11Y32/CLBLM_L_A5 CLBLM_R_X11Y32/CLBLM_L_B5 CLBLM_R_X11Y32/CLBLM_WL1END0 INT_L_X12Y26/WL1BEG2 INT_L_X12Y26/WW2END3 INT_L_X12Y27/WW2END_N0_3 INT_L_X12Y30/WR1END_S1_0 INT_L_X12Y31/IMUX_L24 INT_L_X12Y31/NN2BEG0 INT_L_X12Y31/WR1END0 INT_L_X12Y32/IMUX_L27 INT_L_X12Y32/NN2A0 INT_L_X12Y32/NN2BEG2 INT_L_X12Y32/NN2END_S2_0 INT_L_X12Y32/NW2END2 INT_L_X12Y32/WL1BEG0 INT_L_X12Y33/IMUX_L32 INT_L_X12Y33/NN2A2 INT_L_X12Y33/NN2END0 INT_L_X12Y34/IMUX_L13 INT_L_X12Y34/IMUX_L28 INT_L_X12Y34/NN2END2 INT_L_X14Y26/NW2END_S0_0 INT_L_X14Y26/WW2BEG3 INT_L_X14Y27/IMUX_L24 INT_L_X14Y27/NN2BEG0 INT_L_X14Y27/NW2END0 INT_L_X14Y28/IMUX_L39 INT_L_X14Y28/NN2A0 INT_L_X14Y28/NN2END_S2_0 INT_L_X14Y29/IMUX_L21 INT_L_X14Y29/NE2BEG3 INT_L_X14Y29/NL1BEG_N3 INT_L_X14Y29/NN2END0 INT_L_X14Y29/NW2BEG3 INT_L_X14Y30/NE2A3 INT_L_X14Y30/NW2A3 INT_L_X14Y31/EE2A2 INT_L_X14Y31/IMUX_L38 INT_L_X14Y31/NE2END3 INT_L_X14Y31/NR1BEG3 INT_L_X14Y32/EL1BEG2 INT_L_X14Y32/IMUX_L39 INT_L_X14Y32/IMUX_L47 INT_L_X14Y32/NR1END3 INT_R_X11Y26/IMUX6 INT_R_X11Y26/WL1END2 INT_R_X11Y32/IMUX25 INT_R_X11Y32/IMUX9 INT_R_X11Y32/WL1END0 INT_R_X13Y26/WW2A3 INT_R_X13Y30/IMUX30 INT_R_X13Y30/NE2BEG3 INT_R_X13Y30/NL1BEG2 INT_R_X13Y30/NN2BEG3 INT_R_X13Y30/NW2END3 INT_R_X13Y30/WR1BEG_S0 INT_R_X13Y31/EE2BEG2 INT_R_X13Y31/IMUX28 INT_R_X13Y31/NE2A3 INT_R_X13Y31/NL1END2 INT_R_X13Y31/NN2A3 INT_R_X13Y31/NW2BEG2 INT_R_X13Y31/WR1BEG0 INT_R_X13Y32/IMUX45 INT_R_X13Y32/NN2END3 INT_R_X13Y32/NW2A2 INT_R_X15Y26/LOGIC_OUTS4 INT_R_X15Y26/NN2BEG0 INT_R_X15Y26/NW2BEG0 INT_R_X15Y27/NN2A0 INT_R_X15Y27/NN2END_S2_0 INT_R_X15Y27/NW2A0 INT_R_X15Y28/IMUX32 INT_R_X15Y28/NN2END0 INT_R_X15Y30/IMUX14 INT_R_X15Y30/NE2END3 INT_R_X15Y31/EE2END2 INT_R_X15Y31/IMUX20 INT_R_X15Y31/IMUX29 INT_R_X15Y31/NN2BEG2 INT_R_X15Y32/EL1END2 INT_R_X15Y32/IMUX13 INT_R_X15Y32/IMUX28 INT_R_X15Y32/NN2A2 INT_R_X15Y33/IMUX4 INT_R_X15Y33/IMUX5 INT_R_X15Y33/NN2END2 VBRK_X34Y28/VBRK_WL1END2 VBRK_X34Y34/VBRK_WL1END0 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y26/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X12Y26/INT_L.WW2END3->>WL1BEG2 INT_L_X12Y31/INT_L.WR1END0->>IMUX_L24 INT_L_X12Y31/INT_L.WR1END0->>NN2BEG0 INT_L_X12Y32/INT_L.NW2END2->>IMUX_L27 INT_L_X12Y32/INT_L.NW2END2->>NN2BEG2 INT_L_X12Y32/INT_L.NW2END2->>WL1BEG0 INT_L_X12Y33/INT_L.NN2END0->>IMUX_L32 INT_L_X12Y34/INT_L.NN2END2->>IMUX_L13 INT_L_X12Y34/INT_L.NN2END2->>IMUX_L28 INT_L_X14Y26/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X14Y27/INT_L.NW2END0->>IMUX_L24 INT_L_X14Y27/INT_L.NW2END0->>NN2BEG0 INT_L_X14Y28/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X14Y29/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X14Y29/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X14Y29/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X14Y29/INT_L.NN2END0->>NL1BEG_N3 INT_L_X14Y31/INT_L.NE2END3->>IMUX_L38 INT_L_X14Y31/INT_L.NE2END3->>NR1BEG3 INT_L_X14Y32/INT_L.NR1END3->>EL1BEG2 INT_L_X14Y32/INT_L.NR1END3->>IMUX_L39 INT_L_X14Y32/INT_L.NR1END3->>IMUX_L47 INT_R_X11Y26/INT_R.WL1END2->>IMUX6 INT_R_X11Y32/INT_R.WL1END0->>IMUX25 INT_R_X11Y32/INT_R.WL1END0->>IMUX9 INT_R_X13Y30/INT_R.NW2END3->>IMUX30 INT_R_X13Y30/INT_R.NW2END3->>NE2BEG3 INT_R_X13Y30/INT_R.NW2END3->>NL1BEG2 INT_R_X13Y30/INT_R.NW2END3->>NN2BEG3 INT_R_X13Y30/INT_R.NW2END3->>WR1BEG_S0 INT_R_X13Y31/INT_R.NL1END2->>EE2BEG2 INT_R_X13Y31/INT_R.NL1END2->>IMUX28 INT_R_X13Y31/INT_R.NL1END2->>NW2BEG2 INT_R_X13Y32/INT_R.NN2END3->>IMUX45 INT_R_X15Y26/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X15Y26/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X15Y28/INT_R.NN2END0->>IMUX32 INT_R_X15Y30/INT_R.NE2END3->>IMUX14 INT_R_X15Y31/INT_R.EE2END2->>IMUX20 INT_R_X15Y31/INT_R.EE2END2->>IMUX29 INT_R_X15Y31/INT_R.EE2END2->>NN2BEG2 INT_R_X15Y32/INT_R.EL1END2->>IMUX13 INT_R_X15Y32/INT_R.EL1END2->>IMUX28 INT_R_X15Y33/INT_R.NN2END2->>IMUX4 INT_R_X15Y33/INT_R.NN2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

multiplier_16x16bit_pipelined/md[4] - 
wires: CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y22/CLBLL_L_BQ CLBLL_L_X12Y31/CLBLL_IMUX18 CLBLL_L_X12Y31/CLBLL_LL_B2 CLBLL_L_X12Y32/CLBLL_IMUX18 CLBLL_L_X12Y32/CLBLL_LL_B2 CLBLL_L_X12Y32/CLBLL_WR1END2 CLBLL_L_X12Y33/CLBLL_IMUX33 CLBLL_L_X12Y33/CLBLL_IMUX35 CLBLL_L_X12Y33/CLBLL_LL_C6 CLBLL_L_X12Y33/CLBLL_L_C1 CLBLL_L_X12Y33/CLBLL_WW2A0 CLBLL_L_X14Y27/CLBLL_IMUX38 CLBLL_L_X14Y27/CLBLL_LL_D3 CLBLL_L_X14Y28/CLBLL_EE2A1 CLBLL_L_X14Y28/CLBLL_IMUX37 CLBLL_L_X14Y28/CLBLL_L_D4 CLBLL_L_X14Y30/CLBLL_EE2BEG1 CLBLL_L_X14Y31/CLBLL_EE2BEG0 CLBLL_L_X14Y32/CLBLL_IMUX34 CLBLL_L_X14Y32/CLBLL_IMUX43 CLBLL_L_X14Y32/CLBLL_LL_D6 CLBLL_L_X14Y32/CLBLL_L_C6 CLBLL_L_X14Y32/CLBLL_WW2A0 CLBLL_L_X14Y33/CLBLL_IMUX26 CLBLL_L_X14Y33/CLBLL_IMUX3 CLBLL_L_X14Y33/CLBLL_IMUX32 CLBLL_L_X14Y33/CLBLL_LL_C1 CLBLL_L_X14Y33/CLBLL_L_A2 CLBLL_L_X14Y33/CLBLL_L_B4 CLBLL_L_X14Y33/CLBLL_WW2A0 CLBLL_L_X16Y27/CLBLL_SE2A2 CLBLL_L_X16Y27/CLBLL_WL1END1 CLBLL_R_X13Y28/CLBLL_EE2A1 CLBLL_R_X13Y30/CLBLL_EE2BEG1 CLBLL_R_X13Y30/CLBLL_IMUX33 CLBLL_R_X13Y30/CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_EE2BEG0 CLBLL_R_X13Y31/CLBLL_IMUX35 CLBLL_R_X13Y31/CLBLL_LL_C6 CLBLL_R_X13Y32/CLBLL_WW2A0 CLBLL_R_X13Y33/CLBLL_WW2A0 CLBLL_R_X15Y27/CLBLL_SE2A2 CLBLL_R_X15Y27/CLBLL_WL1END1 CLBLL_R_X15Y28/CLBLL_IMUX10 CLBLL_R_X15Y28/CLBLL_IMUX29 CLBLL_R_X15Y28/CLBLL_LL_C2 CLBLL_R_X15Y28/CLBLL_L_A4 CLBLL_R_X15Y30/CLBLL_IMUX10 CLBLL_R_X15Y30/CLBLL_L_A4 CLBLL_R_X15Y31/CLBLL_IMUX45 CLBLL_R_X15Y31/CLBLL_LL_D2 CLBLL_R_X15Y32/CLBLL_IMUX25 CLBLL_R_X15Y32/CLBLL_IMUX32 CLBLL_R_X15Y32/CLBLL_LL_C1 CLBLL_R_X15Y32/CLBLL_L_B5 CLBLL_R_X15Y33/CLBLL_IMUX0 CLBLL_R_X15Y33/CLBLL_L_A3 CLBLM_L_X10Y33/CLBLM_IMUX41 CLBLM_L_X10Y33/CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_WW2A0 CLBLM_L_X8Y33/CLBLM_IMUX33 CLBLM_L_X8Y33/CLBLM_L_C1 CLBLM_R_X11Y32/CLBLM_IMUX36 CLBLM_R_X11Y32/CLBLM_L_D2 CLBLM_R_X11Y32/CLBLM_WR1END2 CLBLM_R_X11Y33/CLBLM_WW2A0 DSP_R_X9Y30/DSP_WW2A0_3 HCLK_L_X36Y26/HCLK_NN6B1 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WW2A0 INT_L_X10Y33/IMUX_L41 INT_L_X10Y33/WW2BEG0 INT_L_X10Y33/WW2END0 INT_L_X12Y22/LOGIC_OUTS_L1 INT_L_X12Y22/NN6BEG1 INT_L_X12Y23/NN6A1 INT_L_X12Y24/NN6B1 INT_L_X12Y25/NN6C1 INT_L_X12Y26/NN6D1 INT_L_X12Y27/NN6E1 INT_L_X12Y28/EE2BEG1 INT_L_X12Y28/NN6END1 INT_L_X12Y28/NR1BEG1 INT_L_X12Y29/NE2BEG1 INT_L_X12Y29/NN2BEG1 INT_L_X12Y29/NR1END1 INT_L_X12Y30/NE2A1 INT_L_X12Y30/NN2A1 INT_L_X12Y31/IMUX_L18 INT_L_X12Y31/NN2END1 INT_L_X12Y32/IMUX_L18 INT_L_X12Y32/WR1BEG2 INT_L_X12Y32/WW2END0 INT_L_X12Y33/BYP_ALT1 INT_L_X12Y33/BYP_BOUNCE1 INT_L_X12Y33/IMUX_L33 INT_L_X12Y33/IMUX_L35 INT_L_X12Y33/WW2BEG0 INT_L_X12Y33/WW2END0 INT_L_X14Y27/IMUX_L38 INT_L_X14Y27/WR1END3 INT_L_X14Y28/BYP_ALT5 INT_L_X14Y28/BYP_BOUNCE5 INT_L_X14Y28/EE2END1 INT_L_X14Y28/ER1BEG2 INT_L_X14Y28/IMUX_L37 INT_L_X14Y30/EE2A1 INT_L_X14Y31/EE2A0 INT_L_X14Y32/IMUX_L34 INT_L_X14Y32/IMUX_L43 INT_L_X14Y32/NL1BEG0 INT_L_X14Y32/NL1END_S3_0 INT_L_X14Y32/SR1END1 INT_L_X14Y32/WR1END1 INT_L_X14Y32/WW2BEG0 INT_L_X14Y33/IMUX_L26 INT_L_X14Y33/IMUX_L3 INT_L_X14Y33/IMUX_L32 INT_L_X14Y33/NL1END0 INT_L_X14Y33/SR1BEG1 INT_L_X14Y33/WR1END1 INT_L_X14Y33/WW2BEG0 INT_L_X16Y27/SE2END2 INT_L_X16Y27/WL1BEG1 INT_L_X8Y33/IMUX_L33 INT_L_X8Y33/WW2END0 INT_R_X11Y32/IMUX36 INT_R_X11Y32/WR1END2 INT_R_X11Y33/WW2A0 INT_R_X13Y28/EE2A1 INT_R_X13Y30/EE2BEG1 INT_R_X13Y30/IMUX33 INT_R_X13Y30/NE2END1 INT_R_X13Y30/NL1BEG0 INT_R_X13Y30/NL1END_S3_0 INT_R_X13Y30/NR1BEG1 INT_R_X13Y31/EE2BEG0 INT_R_X13Y31/IMUX35 INT_R_X13Y31/NL1END0 INT_R_X13Y31/NR1END1 INT_R_X13Y32/WW2A0 INT_R_X13Y33/WW2A0 INT_R_X15Y27/NL1BEG1 INT_R_X15Y27/SE2A2 INT_R_X15Y27/WL1END1 INT_R_X15Y27/WR1BEG3 INT_R_X15Y28/ER1END2 INT_R_X15Y28/IMUX10 INT_R_X15Y28/IMUX29 INT_R_X15Y28/NL1END1 INT_R_X15Y28/SE2BEG2 INT_R_X15Y30/EE2END1 INT_R_X15Y30/IMUX10 INT_R_X15Y31/BYP_ALT1 INT_R_X15Y31/BYP_BOUNCE1 INT_R_X15Y31/EE2END0 INT_R_X15Y31/IMUX45 INT_R_X15Y31/NN2BEG0 INT_R_X15Y31/NR1BEG0 INT_R_X15Y32/IMUX25 INT_R_X15Y32/IMUX32 INT_R_X15Y32/NN2A0 INT_R_X15Y32/NN2END_S2_0 INT_R_X15Y32/NR1END0 INT_R_X15Y32/WR1BEG1 INT_R_X15Y33/IMUX0 INT_R_X15Y33/NN2END0 INT_R_X15Y33/WR1BEG1 INT_R_X9Y33/WW2A0 VBRK_X29Y35/VBRK_WW2A0 VBRK_X34Y34/VBRK_WR1END2 VBRK_X34Y35/VBRK_WW2A0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y33/INT_L.WW2END0->>IMUX_L41 INT_L_X10Y33/INT_L.WW2END0->>WW2BEG0 INT_L_X12Y22/INT_L.LOGIC_OUTS_L1->>NN6BEG1 INT_L_X12Y28/INT_L.NN6END1->>EE2BEG1 INT_L_X12Y28/INT_L.NN6END1->>NR1BEG1 INT_L_X12Y29/INT_L.NR1END1->>NE2BEG1 INT_L_X12Y29/INT_L.NR1END1->>NN2BEG1 INT_L_X12Y31/INT_L.NN2END1->>IMUX_L18 INT_L_X12Y32/INT_L.WW2END0->>IMUX_L18 INT_L_X12Y32/INT_L.WW2END0->>WR1BEG2 INT_L_X12Y33/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y33/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X12Y33/INT_L.WW2END0->>BYP_ALT1 INT_L_X12Y33/INT_L.WW2END0->>IMUX_L33 INT_L_X12Y33/INT_L.WW2END0->>WW2BEG0 INT_L_X14Y27/INT_L.WR1END3->>IMUX_L38 INT_L_X14Y28/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X14Y28/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X14Y28/INT_L.EE2END1->>BYP_ALT5 INT_L_X14Y28/INT_L.EE2END1->>ER1BEG2 INT_L_X14Y32/INT_L.SR1END1->>IMUX_L43 INT_L_X14Y32/INT_L.WR1END1->>IMUX_L34 INT_L_X14Y32/INT_L.WR1END1->>NL1BEG0 INT_L_X14Y32/INT_L.WR1END1->>WW2BEG0 INT_L_X14Y33/INT_L.NL1END0->>IMUX_L32 INT_L_X14Y33/INT_L.WR1END1->>IMUX_L26 INT_L_X14Y33/INT_L.WR1END1->>IMUX_L3 INT_L_X14Y33/INT_L.WR1END1->>SR1BEG1 INT_L_X14Y33/INT_L.WR1END1->>WW2BEG0 INT_L_X16Y27/INT_L.SE2END2->>WL1BEG1 INT_L_X8Y33/INT_L.WW2END0->>IMUX_L33 INT_R_X11Y32/INT_R.WR1END2->>IMUX36 INT_R_X13Y30/INT_R.NE2END1->>EE2BEG1 INT_R_X13Y30/INT_R.NE2END1->>IMUX33 INT_R_X13Y30/INT_R.NE2END1->>NL1BEG0 INT_R_X13Y30/INT_R.NE2END1->>NR1BEG1 INT_R_X13Y31/INT_R.NL1END0->>EE2BEG0 INT_R_X13Y31/INT_R.NR1END1->>IMUX35 INT_R_X15Y27/INT_R.WL1END1->>NL1BEG1 INT_R_X15Y27/INT_R.WL1END1->>WR1BEG3 INT_R_X15Y28/INT_R.ER1END2->>IMUX29 INT_R_X15Y28/INT_R.ER1END2->>SE2BEG2 INT_R_X15Y28/INT_R.NL1END1->>IMUX10 INT_R_X15Y30/INT_R.EE2END1->>IMUX10 INT_R_X15Y31/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y31/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X15Y31/INT_R.EE2END0->>BYP_ALT1 INT_R_X15Y31/INT_R.EE2END0->>NN2BEG0 INT_R_X15Y31/INT_R.EE2END0->>NR1BEG0 INT_R_X15Y32/INT_R.NR1END0->>IMUX25 INT_R_X15Y32/INT_R.NR1END0->>IMUX32 INT_R_X15Y32/INT_R.NR1END0->>WR1BEG1 INT_R_X15Y33/INT_R.NN2END0->>IMUX0 INT_R_X15Y33/INT_R.NN2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

multiplier_16x16bit_pipelined/md[5] - 
wires: CLBLL_L_X12Y30/CLBLL_ER1BEG3 CLBLL_L_X12Y31/CLBLL_IMUX31 CLBLL_L_X12Y31/CLBLL_LL_C5 CLBLL_L_X12Y32/CLBLL_WW2END2 CLBLL_L_X12Y33/CLBLL_IMUX21 CLBLL_L_X12Y33/CLBLL_L_C4 CLBLL_L_X12Y33/CLBLL_WW2A2 CLBLL_L_X14Y26/CLBLL_EL1BEG3 CLBLL_L_X14Y27/CLBLL_IMUX47 CLBLL_L_X14Y27/CLBLL_LL_D5 CLBLL_L_X14Y27/CLBLL_NW4END0 CLBLL_L_X14Y28/CLBLL_IMUX19 CLBLL_L_X14Y28/CLBLL_L_B2 CLBLL_L_X14Y30/CLBLL_IMUX44 CLBLL_L_X14Y30/CLBLL_LL_D4 CLBLL_L_X14Y32/CLBLL_IMUX21 CLBLL_L_X14Y32/CLBLL_L_C4 CLBLL_L_X14Y32/CLBLL_WR1END3 CLBLL_L_X14Y33/CLBLL_IMUX25 CLBLL_L_X14Y33/CLBLL_IMUX29 CLBLL_L_X14Y33/CLBLL_IMUX9 CLBLL_L_X14Y33/CLBLL_LL_C2 CLBLL_L_X14Y33/CLBLL_L_A5 CLBLL_L_X14Y33/CLBLL_L_B5 CLBLL_L_X14Y34/CLBLL_IMUX24 CLBLL_L_X14Y34/CLBLL_LL_B5 CLBLL_L_X14Y34/CLBLL_NW2A1 CLBLL_R_X13Y26/CLBLL_EL1BEG3 CLBLL_R_X13Y27/CLBLL_NW4END0 CLBLL_R_X13Y32/CLBLL_IMUX37 CLBLL_R_X13Y32/CLBLL_L_D4 CLBLL_R_X13Y32/CLBLL_WR1END3 CLBLL_R_X13Y34/CLBLL_IMUX1 CLBLL_R_X13Y34/CLBLL_LL_A3 CLBLL_R_X13Y34/CLBLL_NW2A1 CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y23/CLBLL_L_AQ CLBLL_R_X15Y28/CLBLL_IMUX6 CLBLL_R_X15Y28/CLBLL_L_A1 CLBLL_R_X15Y30/CLBLL_IMUX5 CLBLL_R_X15Y30/CLBLL_L_A6 CLBLL_R_X15Y31/CLBLL_IMUX43 CLBLL_R_X15Y31/CLBLL_LL_D6 CLBLL_R_X15Y32/CLBLL_IMUX42 CLBLL_R_X15Y32/CLBLL_L_D6 CLBLL_R_X15Y33/CLBLL_IMUX20 CLBLL_R_X15Y33/CLBLL_L_C2 CLBLM_L_X10Y33/CLBLM_IMUX46 CLBLM_L_X10Y33/CLBLM_L_D5 CLBLM_L_X10Y34/CLBLM_WW2END2 CLBLM_L_X8Y33/CLBLM_IMUX30 CLBLM_L_X8Y33/CLBLM_L_C5 CLBLM_L_X8Y34/CLBLM_IMUX42 CLBLM_L_X8Y34/CLBLM_L_D6 CLBLM_R_X11Y30/CLBLM_ER1BEG3 CLBLM_R_X11Y30/CLBLM_IMUX13 CLBLM_R_X11Y30/CLBLM_L_B6 CLBLM_R_X11Y32/CLBLM_IMUX46 CLBLM_R_X11Y32/CLBLM_L_D5 CLBLM_R_X11Y32/CLBLM_WW2END2 CLBLM_R_X11Y33/CLBLM_WW2A2 CLBLM_R_X11Y34/CLBLM_IMUX45 CLBLM_R_X11Y34/CLBLM_M_D2 DSP_R_X9Y30/DSP_WW2END2_4 HCLK_L_X40Y26/HCLK_NW6B0 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WW2END2 INT_L_X10Y33/IMUX_L46 INT_L_X10Y33/WW2END2 INT_L_X10Y34/WW2A2 INT_L_X12Y30/ER1END3 INT_L_X12Y30/NR1BEG3 INT_L_X12Y31/ER1END_N3_3 INT_L_X12Y31/IMUX_L31 INT_L_X12Y31/NR1END3 INT_L_X12Y32/WW2A2 INT_L_X12Y33/IMUX_L21 INT_L_X12Y33/NW2END3 INT_L_X12Y33/WW2BEG2 INT_L_X14Y23/NW6A0 INT_L_X14Y24/NW6B0 INT_L_X14Y25/NW6C0 INT_L_X14Y26/EL1END3 INT_L_X14Y26/NR1BEG3 INT_L_X14Y26/NW6D0 INT_L_X14Y27/IMUX_L47 INT_L_X14Y27/NE2BEG3 INT_L_X14Y27/NL1BEG2 INT_L_X14Y27/NR1END3 INT_L_X14Y27/NW6E0 INT_L_X14Y28/IMUX_L19 INT_L_X14Y28/NE2A3 INT_L_X14Y28/NL1END2 INT_L_X14Y28/NN2BEG2 INT_L_X14Y29/NN2A2 INT_L_X14Y30/IMUX_L44 INT_L_X14Y30/NN2BEG2 INT_L_X14Y30/NN2END2 INT_L_X14Y31/NN2A2 INT_L_X14Y32/EL1BEG1 INT_L_X14Y32/IMUX_L21 INT_L_X14Y32/NE2BEG2 INT_L_X14Y32/NL1BEG1 INT_L_X14Y32/NN2END2 INT_L_X14Y32/WR1BEG3 INT_L_X14Y33/BYP_ALT1 INT_L_X14Y33/BYP_BOUNCE1 INT_L_X14Y33/IMUX_L25 INT_L_X14Y33/IMUX_L29 INT_L_X14Y33/IMUX_L9 INT_L_X14Y33/NE2A2 INT_L_X14Y33/NL1BEG0 INT_L_X14Y33/NL1END1 INT_L_X14Y33/NL1END_S3_0 INT_L_X14Y33/NW2BEG1 INT_L_X14Y34/IMUX_L24 INT_L_X14Y34/NL1END0 INT_L_X14Y34/NW2A1 INT_L_X8Y33/IMUX_L30 INT_L_X8Y33/SR1END2 INT_L_X8Y34/IMUX_L42 INT_L_X8Y34/SR1BEG2 INT_L_X8Y34/WL1END1 INT_R_X11Y30/ER1BEG3 INT_R_X11Y30/IMUX13 INT_R_X11Y30/SS2END2 INT_R_X11Y31/SS2A2 INT_R_X11Y32/IMUX46 INT_R_X11Y32/NN2BEG3 INT_R_X11Y32/SS2BEG2 INT_R_X11Y32/WW2END2 INT_R_X11Y33/NN2A3 INT_R_X11Y33/WW2A2 INT_R_X11Y34/IMUX45 INT_R_X11Y34/NN2END3 INT_R_X11Y34/WW2BEG2 INT_R_X13Y26/EL1BEG3 INT_R_X13Y26/NW6END_S0_0 INT_R_X13Y27/EL1BEG_N3 INT_R_X13Y27/NW6END0 INT_R_X13Y32/IMUX37 INT_R_X13Y32/NW2BEG3 INT_R_X13Y32/WR1END3 INT_R_X13Y32/WW2BEG2 INT_R_X13Y33/NW2A3 INT_R_X13Y34/IMUX1 INT_R_X13Y34/NW2END1 INT_R_X15Y23/LOGIC_OUTS0 INT_R_X15Y23/NW6BEG0 INT_R_X15Y28/IMUX6 INT_R_X15Y28/NE2END3 INT_R_X15Y30/IMUX5 INT_R_X15Y30/SR1END2 INT_R_X15Y31/IMUX43 INT_R_X15Y31/SL1END1 INT_R_X15Y31/SR1BEG2 INT_R_X15Y32/EL1END1 INT_R_X15Y32/IMUX42 INT_R_X15Y32/SL1BEG1 INT_R_X15Y33/IMUX20 INT_R_X15Y33/NE2END2 INT_R_X9Y34/WL1BEG1 INT_R_X9Y34/WW2END2 VBRK_X29Y36/VBRK_WW2END2 VBRK_X34Y32/VBRK_ER1BEG3 VBRK_X34Y34/VBRK_WW2END2 VBRK_X34Y35/VBRK_WW2A2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X10Y33/INT_L.WW2END2->>IMUX_L46 INT_L_X12Y30/INT_L.ER1END3->>NR1BEG3 INT_L_X12Y31/INT_L.NR1END3->>IMUX_L31 INT_L_X12Y33/INT_L.NW2END3->>IMUX_L21 INT_L_X12Y33/INT_L.NW2END3->>WW2BEG2 INT_L_X14Y26/INT_L.EL1END3->>NR1BEG3 INT_L_X14Y27/INT_L.NR1END3->>IMUX_L47 INT_L_X14Y27/INT_L.NR1END3->>NE2BEG3 INT_L_X14Y27/INT_L.NR1END3->>NL1BEG2 INT_L_X14Y28/INT_L.NL1END2->>IMUX_L19 INT_L_X14Y28/INT_L.NL1END2->>NN2BEG2 INT_L_X14Y30/INT_L.NN2END2->>IMUX_L44 INT_L_X14Y30/INT_L.NN2END2->>NN2BEG2 INT_L_X14Y32/INT_L.NN2END2->>EL1BEG1 INT_L_X14Y32/INT_L.NN2END2->>IMUX_L21 INT_L_X14Y32/INT_L.NN2END2->>NE2BEG2 INT_L_X14Y32/INT_L.NN2END2->>NL1BEG1 INT_L_X14Y32/INT_L.NN2END2->>WR1BEG3 INT_L_X14Y33/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X14Y33/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X14Y33/INT_L.NL1END1->>BYP_ALT1 INT_L_X14Y33/INT_L.NL1END1->>IMUX_L25 INT_L_X14Y33/INT_L.NL1END1->>IMUX_L9 INT_L_X14Y33/INT_L.NL1END1->>NL1BEG0 INT_L_X14Y33/INT_L.NL1END1->>NW2BEG1 INT_L_X14Y34/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y33/INT_L.SR1END2->>IMUX_L30 INT_L_X8Y34/INT_L.WL1END1->>IMUX_L42 INT_L_X8Y34/INT_L.WL1END1->>SR1BEG2 INT_R_X11Y30/INT_R.SS2END2->>ER1BEG3 INT_R_X11Y30/INT_R.SS2END2->>IMUX13 INT_R_X11Y32/INT_R.WW2END2->>IMUX46 INT_R_X11Y32/INT_R.WW2END2->>NN2BEG3 INT_R_X11Y32/INT_R.WW2END2->>SS2BEG2 INT_R_X11Y34/INT_R.NN2END3->>IMUX45 INT_R_X11Y34/INT_R.NN2END3->>WW2BEG2 INT_R_X13Y27/INT_R.NW6END0->>EL1BEG_N3 INT_R_X13Y32/INT_R.WR1END3->>IMUX37 INT_R_X13Y32/INT_R.WR1END3->>NW2BEG3 INT_R_X13Y32/INT_R.WR1END3->>WW2BEG2 INT_R_X13Y34/INT_R.NW2END1->>IMUX1 INT_R_X15Y23/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X15Y28/INT_R.NE2END3->>IMUX6 INT_R_X15Y30/INT_R.SR1END2->>IMUX5 INT_R_X15Y31/INT_R.SL1END1->>IMUX43 INT_R_X15Y31/INT_R.SL1END1->>SR1BEG2 INT_R_X15Y32/INT_R.EL1END1->>IMUX42 INT_R_X15Y32/INT_R.EL1END1->>SL1BEG1 INT_R_X15Y33/INT_R.NE2END2->>IMUX20 INT_R_X9Y34/INT_R.WW2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

multiplier_16x16bit_pipelined/md[6] - 
wires: CLBLL_L_X12Y30/CLBLL_SW2A2 CLBLL_L_X12Y31/CLBLL_IMUX29 CLBLL_L_X12Y31/CLBLL_LL_C2 CLBLL_L_X12Y34/CLBLL_WW2END2 CLBLL_L_X14Y28/CLBLL_IMUX16 CLBLL_L_X14Y28/CLBLL_L_B3 CLBLL_L_X14Y29/CLBLL_NW2A0 CLBLL_L_X14Y30/CLBLL_IMUX40 CLBLL_L_X14Y30/CLBLL_LL_D1 CLBLL_L_X14Y30/CLBLL_NE2A0 CLBLL_L_X14Y32/CLBLL_WW2END2 CLBLL_L_X14Y33/CLBLL_IMUX21 CLBLL_L_X14Y33/CLBLL_L_C4 CLBLL_L_X14Y34/CLBLL_IMUX19 CLBLL_L_X14Y34/CLBLL_IMUX27 CLBLL_L_X14Y34/CLBLL_IMUX43 CLBLL_L_X14Y34/CLBLL_LL_B4 CLBLL_L_X14Y34/CLBLL_LL_D6 CLBLL_L_X14Y34/CLBLL_L_B2 CLBLL_L_X14Y34/CLBLL_WR1END3 CLBLL_R_X13Y29/CLBLL_NW2A0 CLBLL_R_X13Y30/CLBLL_NE2A0 CLBLL_R_X13Y32/CLBLL_IMUX46 CLBLL_R_X13Y32/CLBLL_L_D5 CLBLL_R_X13Y32/CLBLL_WW2END2 CLBLL_R_X13Y34/CLBLL_IMUX7 CLBLL_R_X13Y34/CLBLL_LL_A1 CLBLL_R_X13Y34/CLBLL_WR1END3 CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y26/CLBLL_L_AQ CLBLL_R_X15Y30/CLBLL_IMUX31 CLBLL_R_X15Y30/CLBLL_IMUX38 CLBLL_R_X15Y30/CLBLL_LL_C5 CLBLL_R_X15Y30/CLBLL_LL_D3 CLBLL_R_X15Y31/CLBLL_IMUX27 CLBLL_R_X15Y31/CLBLL_LL_B4 CLBLL_R_X15Y32/CLBLL_IMUX37 CLBLL_R_X15Y32/CLBLL_L_D4 CLBLL_R_X15Y33/CLBLL_IMUX21 CLBLL_R_X15Y33/CLBLL_L_C4 CLBLM_L_X10Y34/CLBLM_WW2A3 CLBLM_L_X8Y32/CLBLM_IMUX38 CLBLM_L_X8Y32/CLBLM_M_D3 CLBLM_L_X8Y32/CLBLM_WL1END2 CLBLM_L_X8Y33/CLBLM_SW2A3 CLBLM_L_X8Y34/CLBLM_IMUX39 CLBLM_L_X8Y34/CLBLM_IMUX47 CLBLM_L_X8Y34/CLBLM_L_D3 CLBLM_L_X8Y34/CLBLM_M_D5 CLBLM_R_X11Y30/CLBLM_IMUX14 CLBLM_R_X11Y30/CLBLM_L_B1 CLBLM_R_X11Y30/CLBLM_SW2A2 CLBLM_R_X11Y32/CLBLM_IMUX44 CLBLM_R_X11Y32/CLBLM_M_D4 CLBLM_R_X11Y34/CLBLM_IMUX38 CLBLM_R_X11Y34/CLBLM_M_D3 CLBLM_R_X11Y34/CLBLM_WW2END2 CLBLM_R_X11Y35/CLBLM_IMUX15 CLBLM_R_X11Y35/CLBLM_IMUX23 CLBLM_R_X11Y35/CLBLM_L_C3 CLBLM_R_X11Y35/CLBLM_M_B1 CLBLM_R_X7Y32/CLBLM_IMUX5 CLBLM_R_X7Y32/CLBLM_L_A6 CLBLM_R_X7Y32/CLBLM_WL1END2 CLBLM_R_X7Y33/CLBLM_IMUX23 CLBLM_R_X7Y33/CLBLM_IMUX5 CLBLM_R_X7Y33/CLBLM_L_A6 CLBLM_R_X7Y33/CLBLM_L_C3 CLBLM_R_X7Y33/CLBLM_SW2A3 DSP_R_X9Y30/DSP_WW2A3_4 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WW2A3 INT_L_X10Y34/SW2END3 INT_L_X10Y34/WW2BEG3 INT_L_X10Y35/SW2END_N0_3 INT_L_X12Y30/SW2A2 INT_L_X12Y31/IMUX_L29 INT_L_X12Y31/SR1END2 INT_L_X12Y31/SW2BEG2 INT_L_X12Y32/SR1BEG2 INT_L_X12Y32/WL1END1 INT_L_X12Y34/WW2A2 INT_L_X14Y27/NW2END_S0_0 INT_L_X14Y28/IMUX_L16 INT_L_X14Y28/NW2BEG0 INT_L_X14Y28/NW2END0 INT_L_X14Y29/EL1BEG3 INT_L_X14Y29/NE2END_S3_0 INT_L_X14Y29/NW2A0 INT_L_X14Y30/EL1BEG_N3 INT_L_X14Y30/IMUX_L40 INT_L_X14Y30/NE2END0 INT_L_X14Y32/WW2A2 INT_L_X14Y33/EL1BEG2 INT_L_X14Y33/IMUX_L21 INT_L_X14Y33/NL1BEG2 INT_L_X14Y33/NW2END3 INT_L_X14Y34/IMUX_L19 INT_L_X14Y34/IMUX_L27 INT_L_X14Y34/IMUX_L43 INT_L_X14Y34/NL1END2 INT_L_X14Y34/WR1BEG3 INT_L_X8Y32/IMUX_L38 INT_L_X8Y32/SS2END3 INT_L_X8Y32/WL1BEG2 INT_L_X8Y33/SS2A3 INT_L_X8Y33/SS2END_N0_3 INT_L_X8Y33/SW2A3 INT_L_X8Y34/IMUX_L39 INT_L_X8Y34/IMUX_L47 INT_L_X8Y34/SS2BEG3 INT_L_X8Y34/SW2BEG3 INT_L_X8Y34/WW2END3 INT_L_X8Y35/WW2END_N0_3 INT_R_X11Y30/IMUX14 INT_R_X11Y30/SW2END2 INT_R_X11Y32/IMUX44 INT_R_X11Y32/SS2END2 INT_R_X11Y33/SS2A2 INT_R_X11Y34/IMUX38 INT_R_X11Y34/NN2BEG3 INT_R_X11Y34/SS2BEG2 INT_R_X11Y34/SW2A3 INT_R_X11Y34/WW2END2 INT_R_X11Y35/IMUX15 INT_R_X11Y35/IMUX23 INT_R_X11Y35/NN2A3 INT_R_X11Y35/SR1END3 INT_R_X11Y35/SW2BEG3 INT_R_X11Y36/NN2END3 INT_R_X11Y36/SR1BEG3 INT_R_X11Y36/SR1END_N3_3 INT_R_X13Y28/NW2END_S0_0 INT_R_X13Y29/NE2BEG0 INT_R_X13Y29/NW2END0 INT_R_X13Y30/NE2A0 INT_R_X13Y32/IMUX46 INT_R_X13Y32/WL1BEG1 INT_R_X13Y32/WW2END2 INT_R_X13Y34/IMUX7 INT_R_X13Y34/WR1END3 INT_R_X13Y34/WW2BEG2 INT_R_X15Y26/LOGIC_OUTS0 INT_R_X15Y26/NR1BEG0 INT_R_X15Y27/NR1END0 INT_R_X15Y27/NW2BEG0 INT_R_X15Y28/NW2A0 INT_R_X15Y29/EL1END3 INT_R_X15Y29/NR1BEG3 INT_R_X15Y30/IMUX31 INT_R_X15Y30/IMUX38 INT_R_X15Y30/NL1BEG2 INT_R_X15Y30/NN2BEG3 INT_R_X15Y30/NR1END3 INT_R_X15Y31/IMUX27 INT_R_X15Y31/NL1END2 INT_R_X15Y31/NN2A3 INT_R_X15Y32/IMUX37 INT_R_X15Y32/NN2END3 INT_R_X15Y32/NW2BEG3 INT_R_X15Y32/WW2BEG2 INT_R_X15Y33/EL1END2 INT_R_X15Y33/IMUX21 INT_R_X15Y33/NW2A3 INT_R_X7Y32/IMUX5 INT_R_X7Y32/WL1END2 INT_R_X7Y33/FAN_ALT3 INT_R_X7Y33/FAN_BOUNCE3 INT_R_X7Y33/IMUX23 INT_R_X7Y33/IMUX5 INT_R_X7Y33/SW2END3 INT_R_X7Y34/SW2END_N0_3 INT_R_X9Y34/WW2A3 VBRK_X29Y36/VBRK_WW2A3 VBRK_X34Y32/VBRK_SW2A2 VBRK_X34Y36/VBRK_WW2END2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y34/INT_L.SW2END3->>WW2BEG3 INT_L_X12Y31/INT_L.SR1END2->>IMUX_L29 INT_L_X12Y31/INT_L.SR1END2->>SW2BEG2 INT_L_X12Y32/INT_L.WL1END1->>SR1BEG2 INT_L_X14Y28/INT_L.NW2END0->>IMUX_L16 INT_L_X14Y28/INT_L.NW2END0->>NW2BEG0 INT_L_X14Y30/INT_L.NE2END0->>EL1BEG_N3 INT_L_X14Y30/INT_L.NE2END0->>IMUX_L40 INT_L_X14Y33/INT_L.NW2END3->>EL1BEG2 INT_L_X14Y33/INT_L.NW2END3->>IMUX_L21 INT_L_X14Y33/INT_L.NW2END3->>NL1BEG2 INT_L_X14Y34/INT_L.NL1END2->>IMUX_L19 INT_L_X14Y34/INT_L.NL1END2->>IMUX_L27 INT_L_X14Y34/INT_L.NL1END2->>IMUX_L43 INT_L_X14Y34/INT_L.NL1END2->>WR1BEG3 INT_L_X8Y32/INT_L.SS2END3->>IMUX_L38 INT_L_X8Y32/INT_L.SS2END3->>WL1BEG2 INT_L_X8Y34/INT_L.WW2END3->>IMUX_L39 INT_L_X8Y34/INT_L.WW2END3->>IMUX_L47 INT_L_X8Y34/INT_L.WW2END3->>SS2BEG3 INT_L_X8Y34/INT_L.WW2END3->>SW2BEG3 INT_R_X11Y30/INT_R.SW2END2->>IMUX14 INT_R_X11Y32/INT_R.SS2END2->>IMUX44 INT_R_X11Y34/INT_R.WW2END2->>IMUX38 INT_R_X11Y34/INT_R.WW2END2->>NN2BEG3 INT_R_X11Y34/INT_R.WW2END2->>SS2BEG2 INT_R_X11Y35/INT_R.SR1END3->>IMUX15 INT_R_X11Y35/INT_R.SR1END3->>IMUX23 INT_R_X11Y35/INT_R.SR1END3->>SW2BEG3 INT_R_X11Y36/INT_R.NN2END3->>SR1BEG3 INT_R_X13Y29/INT_R.NW2END0->>NE2BEG0 INT_R_X13Y32/INT_R.WW2END2->>IMUX46 INT_R_X13Y32/INT_R.WW2END2->>WL1BEG1 INT_R_X13Y34/INT_R.WR1END3->>IMUX7 INT_R_X13Y34/INT_R.WR1END3->>WW2BEG2 INT_R_X15Y26/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X15Y27/INT_R.NR1END0->>NW2BEG0 INT_R_X15Y29/INT_R.EL1END3->>NR1BEG3 INT_R_X15Y30/INT_R.NR1END3->>IMUX31 INT_R_X15Y30/INT_R.NR1END3->>IMUX38 INT_R_X15Y30/INT_R.NR1END3->>NL1BEG2 INT_R_X15Y30/INT_R.NR1END3->>NN2BEG3 INT_R_X15Y31/INT_R.NL1END2->>IMUX27 INT_R_X15Y32/INT_R.NN2END3->>IMUX37 INT_R_X15Y32/INT_R.NN2END3->>NW2BEG3 INT_R_X15Y32/INT_R.NN2END3->>WW2BEG2 INT_R_X15Y33/INT_R.EL1END2->>IMUX21 INT_R_X7Y32/INT_R.WL1END2->>IMUX5 INT_R_X7Y33/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y33/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X7Y33/INT_R.SW2END3->>FAN_ALT3 INT_R_X7Y33/INT_R.SW2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

multiplier_16x16bit_pipelined/md[7] - 
wires: CLBLL_L_X12Y32/CLBLL_SW2A1 CLBLL_L_X12Y34/CLBLL_NW2A2 CLBLL_L_X12Y35/CLBLL_EL1BEG0 CLBLL_L_X14Y30/CLBLL_IMUX1 CLBLL_L_X14Y30/CLBLL_IMUX24 CLBLL_L_X14Y30/CLBLL_IMUX25 CLBLL_L_X14Y30/CLBLL_LL_A3 CLBLL_L_X14Y30/CLBLL_LL_B5 CLBLL_L_X14Y30/CLBLL_L_B5 CLBLL_L_X14Y33/CLBLL_IMUX20 CLBLL_L_X14Y33/CLBLL_L_C2 CLBLL_L_X14Y33/CLBLL_WW2A1 CLBLL_L_X14Y34/CLBLL_IMUX25 CLBLL_L_X14Y34/CLBLL_IMUX40 CLBLL_L_X14Y34/CLBLL_LL_D1 CLBLL_L_X14Y34/CLBLL_L_B5 CLBLL_L_X16Y30/CLBLL_WR1END2 CLBLL_L_X16Y31/CLBLL_NW2A1 CLBLL_R_X13Y33/CLBLL_WW2A1 CLBLL_R_X13Y34/CLBLL_IMUX32 CLBLL_R_X13Y34/CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_IMUX28 CLBLL_R_X15Y30/CLBLL_IMUX44 CLBLL_R_X15Y30/CLBLL_LL_C4 CLBLL_R_X15Y30/CLBLL_LL_D4 CLBLL_R_X15Y30/CLBLL_WR1END2 CLBLL_R_X15Y31/CLBLL_IMUX17 CLBLL_R_X15Y31/CLBLL_LL_B3 CLBLL_R_X15Y31/CLBLL_NW2A1 CLBLL_R_X15Y32/CLBLL_IMUX21 CLBLL_R_X15Y32/CLBLL_L_C4 CLBLL_R_X17Y23/CLBLL_LL_AQ CLBLL_R_X17Y23/CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y31/CLBLM_WL1END3 CLBLM_L_X10Y32/CLBLM_IMUX41 CLBLM_L_X10Y32/CLBLM_L_D1 CLBLM_L_X10Y32/CLBLM_WW2A0 CLBLM_L_X10Y33/CLBLM_IMUX34 CLBLM_L_X10Y33/CLBLM_L_C6 CLBLM_L_X10Y34/CLBLM_IMUX15 CLBLM_L_X10Y34/CLBLM_M_B1 CLBLM_L_X10Y35/CLBLM_WR1END0 CLBLM_L_X8Y30/CLBLM_IMUX38 CLBLM_L_X8Y30/CLBLM_M_D3 CLBLM_L_X8Y31/CLBLM_WL1END3 CLBLM_L_X8Y32/CLBLM_IMUX27 CLBLM_L_X8Y32/CLBLM_IMUX29 CLBLM_L_X8Y32/CLBLM_IMUX45 CLBLM_L_X8Y32/CLBLM_M_B4 CLBLM_L_X8Y32/CLBLM_M_C2 CLBLM_L_X8Y32/CLBLM_M_D2 CLBLM_L_X8Y33/CLBLM_NW2A1 CLBLM_L_X8Y34/CLBLM_IMUX45 CLBLM_L_X8Y34/CLBLM_M_D2 CLBLM_R_X11Y32/CLBLM_IMUX43 CLBLM_R_X11Y32/CLBLM_M_D6 CLBLM_R_X11Y32/CLBLM_SW2A1 CLBLM_R_X11Y34/CLBLM_IMUX35 CLBLM_R_X11Y34/CLBLM_M_C6 CLBLM_R_X11Y34/CLBLM_NW2A2 CLBLM_R_X11Y35/CLBLM_EL1BEG0 CLBLM_R_X11Y35/CLBLM_IMUX18 CLBLM_R_X11Y35/CLBLM_IMUX33 CLBLM_R_X11Y35/CLBLM_L_C1 CLBLM_R_X11Y35/CLBLM_M_B2 CLBLM_R_X7Y31/CLBLM_IMUX15 CLBLM_R_X7Y31/CLBLM_M_B1 CLBLM_R_X7Y31/CLBLM_WL1END3 CLBLM_R_X7Y32/CLBLM_IMUX0 CLBLM_R_X7Y32/CLBLM_L_A3 CLBLM_R_X7Y33/CLBLM_IMUX33 CLBLM_R_X7Y33/CLBLM_IMUX9 CLBLM_R_X7Y33/CLBLM_L_A5 CLBLM_R_X7Y33/CLBLM_L_C1 CLBLM_R_X7Y33/CLBLM_NW2A1 CLBLM_R_X7Y34/CLBLM_IMUX1 CLBLM_R_X7Y34/CLBLM_M_A3 DSP_R_X9Y30/DSP_WL1END3_1 DSP_R_X9Y30/DSP_WW2A0_2 DSP_R_X9Y35/DSP_WR1END0_0 HCLK_R_X45Y26/HCLK_NN6A0 INT_INTERFACE_R_X9Y31/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X9Y32/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y35/INT_INTERFACE_WR1END0 INT_L_X10Y31/WL1BEG3 INT_L_X10Y32/IMUX_L41 INT_L_X10Y32/WL1BEG_N3 INT_L_X10Y32/WL1END0 INT_L_X10Y32/WW2BEG0 INT_L_X10Y33/IMUX_L34 INT_L_X10Y33/SW2END1 INT_L_X10Y34/IMUX_L15 INT_L_X10Y34/WR1BEG_S0 INT_L_X10Y34/WR1END3 INT_L_X10Y35/WR1BEG0 INT_L_X12Y32/SW2A1 INT_L_X12Y33/NW2BEG2 INT_L_X12Y33/SW2BEG1 INT_L_X12Y33/WW2END1 INT_L_X12Y34/EL1END_S3_0 INT_L_X12Y34/NW2A2 INT_L_X12Y34/SE2A0 INT_L_X12Y35/EL1END0 INT_L_X12Y35/SE2BEG0 INT_L_X14Y30/IMUX_L1 INT_L_X14Y30/IMUX_L24 INT_L_X14Y30/IMUX_L25 INT_L_X14Y30/WL1END0 INT_L_X14Y33/FAN_BOUNCE_S3_2 INT_L_X14Y33/IMUX_L20 INT_L_X14Y33/NL1BEG1 INT_L_X14Y33/NW2END2 INT_L_X14Y33/WW2BEG1 INT_L_X14Y34/FAN_ALT2 INT_L_X14Y34/FAN_BOUNCE2 INT_L_X14Y34/IMUX_L25 INT_L_X14Y34/IMUX_L40 INT_L_X14Y34/NL1END1 INT_L_X16Y30/NW2BEG1 INT_L_X16Y30/WR1BEG2 INT_L_X16Y30/WR1END1 INT_L_X16Y31/NW2A1 INT_L_X8Y30/IMUX_L38 INT_L_X8Y30/SW2END3 INT_L_X8Y31/SW2END_N0_3 INT_L_X8Y31/WL1BEG3 INT_L_X8Y32/BYP_ALT1 INT_L_X8Y32/BYP_BOUNCE1 INT_L_X8Y32/IMUX_L27 INT_L_X8Y32/IMUX_L29 INT_L_X8Y32/IMUX_L45 INT_L_X8Y32/NW2BEG1 INT_L_X8Y32/WL1BEG_N3 INT_L_X8Y32/WW2END0 INT_L_X8Y33/NW2A1 INT_L_X8Y34/IMUX_L45 INT_L_X8Y34/WL1END2 INT_R_X11Y32/IMUX43 INT_R_X11Y32/SW2END1 INT_R_X11Y32/WL1BEG0 INT_R_X11Y33/SW2A1 INT_R_X11Y34/IMUX35 INT_R_X11Y34/NL1BEG1 INT_R_X11Y34/NW2END2 INT_R_X11Y34/SW2BEG1 INT_R_X11Y34/WR1BEG3 INT_R_X11Y35/EL1BEG0 INT_R_X11Y35/IMUX18 INT_R_X11Y35/IMUX33 INT_R_X11Y35/NL1END1 INT_R_X13Y33/WW2A1 INT_R_X13Y34/IMUX32 INT_R_X13Y34/SE2END0 INT_R_X15Y30/IMUX28 INT_R_X15Y30/IMUX44 INT_R_X15Y30/NN2BEG2 INT_R_X15Y30/WL1BEG0 INT_R_X15Y30/WR1END2 INT_R_X15Y31/IMUX17 INT_R_X15Y31/NN2A2 INT_R_X15Y31/NW2END1 INT_R_X15Y32/IMUX21 INT_R_X15Y32/NN2END2 INT_R_X15Y32/NW2BEG2 INT_R_X15Y33/NW2A2 INT_R_X17Y23/LOGIC_OUTS4 INT_R_X17Y23/NN6BEG0 INT_R_X17Y24/NN6A0 INT_R_X17Y25/NN6B0 INT_R_X17Y26/NN6C0 INT_R_X17Y27/NN6D0 INT_R_X17Y28/NN6E0 INT_R_X17Y28/NN6END_S1_0 INT_R_X17Y29/NN6END0 INT_R_X17Y29/NR1BEG0 INT_R_X17Y30/NR1END0 INT_R_X17Y30/WR1BEG1 INT_R_X7Y31/IMUX15 INT_R_X7Y31/WL1END3 INT_R_X7Y32/IMUX0 INT_R_X7Y32/NN2BEG0 INT_R_X7Y32/WL1END_N1_3 INT_R_X7Y33/IMUX33 INT_R_X7Y33/IMUX9 INT_R_X7Y33/NN2A0 INT_R_X7Y33/NN2END_S2_0 INT_R_X7Y33/NW2END1 INT_R_X7Y34/IMUX1 INT_R_X7Y34/NN2END0 INT_R_X9Y30/SW2A3 INT_R_X9Y31/SW2BEG3 INT_R_X9Y31/WL1END3 INT_R_X9Y32/WL1END_N1_3 INT_R_X9Y32/WW2A0 INT_R_X9Y34/WL1BEG2 INT_R_X9Y34/WR1END_S1_0 INT_R_X9Y35/WR1END0 VBRK_X29Y33/VBRK_WL1END3 VBRK_X29Y34/VBRK_WW2A0 VBRK_X29Y37/VBRK_WR1END0 VBRK_X34Y34/VBRK_SW2A1 VBRK_X34Y36/VBRK_NW2A2 VBRK_X34Y37/VBRK_EL1BEG0 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X17Y23/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y32/INT_L.WL1END0->>IMUX_L41 INT_L_X10Y32/INT_L.WL1END0->>WL1BEG_N3 INT_L_X10Y32/INT_L.WL1END0->>WW2BEG0 INT_L_X10Y33/INT_L.SW2END1->>IMUX_L34 INT_L_X10Y34/INT_L.WR1END3->>IMUX_L15 INT_L_X10Y34/INT_L.WR1END3->>WR1BEG_S0 INT_L_X12Y33/INT_L.WW2END1->>NW2BEG2 INT_L_X12Y33/INT_L.WW2END1->>SW2BEG1 INT_L_X12Y35/INT_L.EL1END0->>SE2BEG0 INT_L_X14Y30/INT_L.WL1END0->>IMUX_L1 INT_L_X14Y30/INT_L.WL1END0->>IMUX_L24 INT_L_X14Y30/INT_L.WL1END0->>IMUX_L25 INT_L_X14Y33/INT_L.NW2END2->>IMUX_L20 INT_L_X14Y33/INT_L.NW2END2->>NL1BEG1 INT_L_X14Y33/INT_L.NW2END2->>WW2BEG1 INT_L_X14Y34/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X14Y34/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X14Y34/INT_L.NL1END1->>FAN_ALT2 INT_L_X14Y34/INT_L.NL1END1->>IMUX_L25 INT_L_X16Y30/INT_L.WR1END1->>NW2BEG1 INT_L_X16Y30/INT_L.WR1END1->>WR1BEG2 INT_L_X8Y30/INT_L.SW2END3->>IMUX_L38 INT_L_X8Y32/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y32/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X8Y32/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X8Y32/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X8Y32/INT_L.WW2END0->>BYP_ALT1 INT_L_X8Y32/INT_L.WW2END0->>NW2BEG1 INT_L_X8Y32/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y34/INT_L.WL1END2->>IMUX_L45 INT_R_X11Y32/INT_R.SW2END1->>IMUX43 INT_R_X11Y32/INT_R.SW2END1->>WL1BEG0 INT_R_X11Y34/INT_R.NW2END2->>IMUX35 INT_R_X11Y34/INT_R.NW2END2->>NL1BEG1 INT_R_X11Y34/INT_R.NW2END2->>SW2BEG1 INT_R_X11Y34/INT_R.NW2END2->>WR1BEG3 INT_R_X11Y35/INT_R.NL1END1->>EL1BEG0 INT_R_X11Y35/INT_R.NL1END1->>IMUX18 INT_R_X11Y35/INT_R.NL1END1->>IMUX33 INT_R_X13Y34/INT_R.SE2END0->>IMUX32 INT_R_X15Y30/INT_R.WR1END2->>IMUX28 INT_R_X15Y30/INT_R.WR1END2->>IMUX44 INT_R_X15Y30/INT_R.WR1END2->>NN2BEG2 INT_R_X15Y30/INT_R.WR1END2->>WL1BEG0 INT_R_X15Y31/INT_R.NW2END1->>IMUX17 INT_R_X15Y32/INT_R.NN2END2->>IMUX21 INT_R_X15Y32/INT_R.NN2END2->>NW2BEG2 INT_R_X17Y23/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X17Y29/INT_R.NN6END0->>NR1BEG0 INT_R_X17Y30/INT_R.NR1END0->>WR1BEG1 INT_R_X7Y31/INT_R.WL1END3->>IMUX15 INT_R_X7Y32/INT_R.WL1END_N1_3->>IMUX0 INT_R_X7Y32/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X7Y33/INT_R.NW2END1->>IMUX33 INT_R_X7Y33/INT_R.NW2END1->>IMUX9 INT_R_X7Y34/INT_R.NN2END0->>IMUX1 INT_R_X9Y31/INT_R.WL1END3->>SW2BEG3 INT_R_X9Y34/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 29, 

multiplier_16x16bit_pipelined/md[8] - 
wires: CLBLL_L_X12Y33/CLBLL_WW2END2 CLBLL_L_X12Y35/CLBLL_IMUX27 CLBLL_L_X12Y35/CLBLL_LL_B4 CLBLL_L_X12Y35/CLBLL_NE2A2 CLBLL_L_X14Y30/CLBLL_IMUX17 CLBLL_L_X14Y30/CLBLL_IMUX2 CLBLL_L_X14Y30/CLBLL_IMUX26 CLBLL_L_X14Y30/CLBLL_LL_A2 CLBLL_L_X14Y30/CLBLL_LL_B3 CLBLL_L_X14Y30/CLBLL_L_B4 CLBLL_L_X14Y31/CLBLL_IMUX22 CLBLL_L_X14Y31/CLBLL_LL_C3 CLBLL_L_X14Y33/CLBLL_IMUX36 CLBLL_L_X14Y33/CLBLL_L_D2 CLBLL_L_X14Y33/CLBLL_WW2END2 CLBLL_L_X14Y34/CLBLL_IMUX22 CLBLL_L_X14Y34/CLBLL_LL_C3 CLBLL_L_X16Y33/CLBLL_EE2A2 CLBLL_L_X16Y33/CLBLL_WR1END3 CLBLL_R_X13Y33/CLBLL_WW2END2 CLBLL_R_X13Y34/CLBLL_IMUX35 CLBLL_R_X13Y34/CLBLL_LL_C6 CLBLL_R_X15Y26/CLBLL_LL_BQ CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y31/CLBLL_IMUX26 CLBLL_R_X15Y31/CLBLL_L_B4 CLBLL_R_X15Y32/CLBLL_IMUX34 CLBLL_R_X15Y32/CLBLL_L_C6 CLBLL_R_X15Y33/CLBLL_EE2A2 CLBLL_R_X15Y33/CLBLL_IMUX45 CLBLL_R_X15Y33/CLBLL_LL_D2 CLBLL_R_X15Y33/CLBLL_WR1END3 CLBLM_L_X10Y32/CLBLM_IMUX37 CLBLM_L_X10Y32/CLBLM_L_D4 CLBLM_L_X10Y32/CLBLM_WW2A2 CLBLM_L_X10Y33/CLBLM_IMUX20 CLBLM_L_X10Y33/CLBLM_L_C2 CLBLM_L_X10Y34/CLBLM_IMUX17 CLBLM_L_X10Y34/CLBLM_M_B3 CLBLM_L_X8Y30/CLBLM_IMUX45 CLBLM_L_X8Y30/CLBLM_M_D2 CLBLM_L_X8Y30/CLBLM_WL1END1 CLBLM_L_X8Y32/CLBLM_IMUX12 CLBLM_L_X8Y32/CLBLM_IMUX22 CLBLM_L_X8Y32/CLBLM_IMUX46 CLBLM_L_X8Y32/CLBLM_L_D5 CLBLM_L_X8Y32/CLBLM_M_B6 CLBLM_L_X8Y32/CLBLM_M_C3 CLBLM_L_X8Y32/CLBLM_WL1END1 CLBLM_L_X8Y33/CLBLM_IMUX4 CLBLM_L_X8Y33/CLBLM_M_A6 CLBLM_L_X8Y33/CLBLM_WR1END0 CLBLM_L_X8Y35/CLBLM_IMUX24 CLBLM_L_X8Y35/CLBLM_M_B5 CLBLM_R_X11Y33/CLBLM_WW2END2 CLBLM_R_X11Y34/CLBLM_IMUX28 CLBLM_R_X11Y34/CLBLM_M_C4 CLBLM_R_X11Y35/CLBLM_IMUX4 CLBLM_R_X11Y35/CLBLM_M_A6 CLBLM_R_X11Y35/CLBLM_NE2A2 CLBLM_R_X7Y30/CLBLM_IMUX1 CLBLM_R_X7Y30/CLBLM_IMUX32 CLBLM_R_X7Y30/CLBLM_M_A3 CLBLM_R_X7Y30/CLBLM_M_C1 CLBLM_R_X7Y30/CLBLM_WL1END1 CLBLM_R_X7Y31/CLBLM_IMUX17 CLBLM_R_X7Y31/CLBLM_M_B3 CLBLM_R_X7Y32/CLBLM_IMUX19 CLBLM_R_X7Y32/CLBLM_L_B2 CLBLM_R_X7Y32/CLBLM_WL1END1 CLBLM_R_X7Y33/CLBLM_IMUX24 CLBLM_R_X7Y33/CLBLM_M_B5 CLBLM_R_X7Y33/CLBLM_WR1END0 CLBLM_R_X7Y34/CLBLM_IMUX36 CLBLM_R_X7Y34/CLBLM_IMUX4 CLBLM_R_X7Y34/CLBLM_L_D2 CLBLM_R_X7Y34/CLBLM_M_A6 DSP_R_X9Y30/DSP_WW2A2_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_WW2A2 INT_L_X10Y32/IMUX_L37 INT_L_X10Y32/SW2END2 INT_L_X10Y32/WW2BEG2 INT_L_X10Y33/IMUX_L20 INT_L_X10Y33/WL1END1 INT_L_X10Y33/WR1END_S1_0 INT_L_X10Y34/IMUX_L17 INT_L_X10Y34/WR1END0 INT_L_X12Y33/WW2A2 INT_L_X12Y35/IMUX_L27 INT_L_X12Y35/NE2END2 INT_L_X14Y30/IMUX_L17 INT_L_X14Y30/IMUX_L2 INT_L_X14Y30/IMUX_L26 INT_L_X14Y30/NW2END1 INT_L_X14Y31/BYP_ALT2 INT_L_X14Y31/BYP_BOUNCE2 INT_L_X14Y31/IMUX_L22 INT_L_X14Y31/NN2BEG2 INT_L_X14Y31/WR1END2 INT_L_X14Y32/BYP_BOUNCE_N3_2 INT_L_X14Y32/NN2A2 INT_L_X14Y33/EE2BEG2 INT_L_X14Y33/IMUX_L36 INT_L_X14Y33/NN2END2 INT_L_X14Y33/WW2A2 INT_L_X14Y34/IMUX_L22 INT_L_X14Y34/WR1END3 INT_L_X16Y33/EE2END2 INT_L_X16Y33/WR1BEG3 INT_L_X8Y30/IMUX_L45 INT_L_X8Y30/SS2END2 INT_L_X8Y30/WL1BEG1 INT_L_X8Y31/SS2A2 INT_L_X8Y32/FAN_ALT1 INT_L_X8Y32/FAN_BOUNCE1 INT_L_X8Y32/IMUX_L12 INT_L_X8Y32/IMUX_L22 INT_L_X8Y32/IMUX_L46 INT_L_X8Y32/NL1BEG2 INT_L_X8Y32/SS2BEG2 INT_L_X8Y32/WL1BEG1 INT_L_X8Y32/WR1BEG_S0 INT_L_X8Y32/WW2END2 INT_L_X8Y33/IMUX_L4 INT_L_X8Y33/NL1BEG1 INT_L_X8Y33/NL1END2 INT_L_X8Y33/WR1BEG0 INT_L_X8Y34/NL1BEG0 INT_L_X8Y34/NL1END1 INT_L_X8Y34/NL1END_S3_0 INT_L_X8Y35/IMUX_L24 INT_L_X8Y35/NL1END0 INT_R_X11Y32/SW2A2 INT_R_X11Y33/NL1BEG2 INT_R_X11Y33/SW2BEG2 INT_R_X11Y33/WL1BEG1 INT_R_X11Y33/WR1BEG_S0 INT_R_X11Y33/WW2END2 INT_R_X11Y34/IMUX28 INT_R_X11Y34/NE2BEG2 INT_R_X11Y34/NL1END2 INT_R_X11Y34/NR1BEG2 INT_R_X11Y34/WR1BEG0 INT_R_X11Y35/IMUX4 INT_R_X11Y35/NE2A2 INT_R_X11Y35/NR1END2 INT_R_X13Y33/NL1BEG2 INT_R_X13Y33/WW2BEG2 INT_R_X13Y33/WW2END2 INT_R_X13Y34/IMUX35 INT_R_X13Y34/NL1END2 INT_R_X15Y26/LOGIC_OUTS5 INT_R_X15Y26/NN2BEG1 INT_R_X15Y27/NN2A1 INT_R_X15Y28/NN2END1 INT_R_X15Y28/NR1BEG1 INT_R_X15Y29/NN2BEG1 INT_R_X15Y29/NR1END1 INT_R_X15Y29/NW2BEG1 INT_R_X15Y30/NN2A1 INT_R_X15Y30/NW2A1 INT_R_X15Y31/IMUX26 INT_R_X15Y31/NN2END1 INT_R_X15Y31/NR1BEG1 INT_R_X15Y31/WR1BEG2 INT_R_X15Y32/IMUX34 INT_R_X15Y32/NR1END1 INT_R_X15Y33/EE2A2 INT_R_X15Y33/IMUX45 INT_R_X15Y33/NL1BEG2 INT_R_X15Y33/WR1END3 INT_R_X15Y33/WW2BEG2 INT_R_X15Y34/NL1END2 INT_R_X15Y34/WR1BEG3 INT_R_X7Y30/IMUX1 INT_R_X7Y30/IMUX32 INT_R_X7Y30/NL1BEG1 INT_R_X7Y30/SS2END0 INT_R_X7Y30/WL1END1 INT_R_X7Y31/IMUX17 INT_R_X7Y31/NL1END1 INT_R_X7Y31/SS2A0 INT_R_X7Y32/IMUX19 INT_R_X7Y32/NN2BEG2 INT_R_X7Y32/SR1BEG_S0 INT_R_X7Y32/SS2BEG0 INT_R_X7Y32/WL1END1 INT_R_X7Y32/WR1END_S1_0 INT_R_X7Y33/IMUX24 INT_R_X7Y33/NN2A2 INT_R_X7Y33/WR1END0 INT_R_X7Y34/IMUX36 INT_R_X7Y34/IMUX4 INT_R_X7Y34/NN2END2 INT_R_X9Y32/WW2A2 VBRK_X29Y34/VBRK_WW2A2 VBRK_X34Y35/VBRK_WW2END2 VBRK_X34Y37/VBRK_NE2A2 
pips: CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y32/INT_L.SW2END2->>IMUX_L37 INT_L_X10Y32/INT_L.SW2END2->>WW2BEG2 INT_L_X10Y33/INT_L.WL1END1->>IMUX_L20 INT_L_X10Y34/INT_L.WR1END0->>IMUX_L17 INT_L_X12Y35/INT_L.NE2END2->>IMUX_L27 INT_L_X14Y30/INT_L.NW2END1->>IMUX_L17 INT_L_X14Y30/INT_L.NW2END1->>IMUX_L2 INT_L_X14Y30/INT_L.NW2END1->>IMUX_L26 INT_L_X14Y31/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X14Y31/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X14Y31/INT_L.WR1END2->>BYP_ALT2 INT_L_X14Y31/INT_L.WR1END2->>NN2BEG2 INT_L_X14Y33/INT_L.NN2END2->>EE2BEG2 INT_L_X14Y33/INT_L.NN2END2->>IMUX_L36 INT_L_X14Y34/INT_L.WR1END3->>IMUX_L22 INT_L_X16Y33/INT_L.EE2END2->>WR1BEG3 INT_L_X8Y30/INT_L.SS2END2->>IMUX_L45 INT_L_X8Y30/INT_L.SS2END2->>WL1BEG1 INT_L_X8Y32/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y32/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X8Y32/INT_L.WW2END2->>FAN_ALT1 INT_L_X8Y32/INT_L.WW2END2->>IMUX_L22 INT_L_X8Y32/INT_L.WW2END2->>IMUX_L46 INT_L_X8Y32/INT_L.WW2END2->>NL1BEG2 INT_L_X8Y32/INT_L.WW2END2->>SS2BEG2 INT_L_X8Y32/INT_L.WW2END2->>WL1BEG1 INT_L_X8Y32/INT_L.WW2END2->>WR1BEG_S0 INT_L_X8Y33/INT_L.NL1END2->>IMUX_L4 INT_L_X8Y33/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y34/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y35/INT_L.NL1END0->>IMUX_L24 INT_R_X11Y33/INT_R.WW2END2->>NL1BEG2 INT_R_X11Y33/INT_R.WW2END2->>SW2BEG2 INT_R_X11Y33/INT_R.WW2END2->>WL1BEG1 INT_R_X11Y33/INT_R.WW2END2->>WR1BEG_S0 INT_R_X11Y34/INT_R.NL1END2->>IMUX28 INT_R_X11Y34/INT_R.NL1END2->>NE2BEG2 INT_R_X11Y34/INT_R.NL1END2->>NR1BEG2 INT_R_X11Y35/INT_R.NR1END2->>IMUX4 INT_R_X13Y33/INT_R.WW2END2->>NL1BEG2 INT_R_X13Y33/INT_R.WW2END2->>WW2BEG2 INT_R_X13Y34/INT_R.NL1END2->>IMUX35 INT_R_X15Y26/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X15Y28/INT_R.NN2END1->>NR1BEG1 INT_R_X15Y29/INT_R.NR1END1->>NN2BEG1 INT_R_X15Y29/INT_R.NR1END1->>NW2BEG1 INT_R_X15Y31/INT_R.NN2END1->>IMUX26 INT_R_X15Y31/INT_R.NN2END1->>NR1BEG1 INT_R_X15Y31/INT_R.NN2END1->>WR1BEG2 INT_R_X15Y32/INT_R.NR1END1->>IMUX34 INT_R_X15Y33/INT_R.WR1END3->>IMUX45 INT_R_X15Y33/INT_R.WR1END3->>NL1BEG2 INT_R_X15Y33/INT_R.WR1END3->>WW2BEG2 INT_R_X15Y34/INT_R.NL1END2->>WR1BEG3 INT_R_X7Y30/INT_R.SS2END0->>IMUX1 INT_R_X7Y30/INT_R.SS2END0->>IMUX32 INT_R_X7Y30/INT_R.WL1END1->>NL1BEG1 INT_R_X7Y31/INT_R.NL1END1->>IMUX17 INT_R_X7Y32/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X7Y32/INT_R.WL1END1->>IMUX19 INT_R_X7Y32/INT_R.WL1END1->>NN2BEG2 INT_R_X7Y32/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X7Y33/INT_R.WR1END0->>IMUX24 INT_R_X7Y34/INT_R.NN2END2->>IMUX36 INT_R_X7Y34/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

multiplier_16x16bit_pipelined/md[9] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX1 CLBLL_L_X12Y31/CLBLL_LL_A3 CLBLL_L_X12Y33/CLBLL_WW2A1 CLBLL_L_X12Y34/CLBLL_IMUX40 CLBLL_L_X12Y34/CLBLL_LL_D1 CLBLL_L_X12Y35/CLBLL_IMUX12 CLBLL_L_X12Y35/CLBLL_IMUX3 CLBLL_L_X12Y35/CLBLL_LL_B6 CLBLL_L_X12Y35/CLBLL_L_A2 CLBLL_L_X12Y35/CLBLL_WR1END3 CLBLL_L_X14Y30/CLBLL_EL1BEG0 CLBLL_L_X14Y30/CLBLL_IMUX16 CLBLL_L_X14Y30/CLBLL_L_B3 CLBLL_L_X14Y30/CLBLL_NW4END1 CLBLL_L_X14Y31/CLBLL_ER1BEG1 CLBLL_L_X14Y31/CLBLL_IMUX35 CLBLL_L_X14Y31/CLBLL_LL_C6 CLBLL_L_X14Y33/CLBLL_IMUX39 CLBLL_L_X14Y33/CLBLL_L_D3 CLBLL_L_X14Y33/CLBLL_WL1END2 CLBLL_L_X14Y33/CLBLL_WW2A3 CLBLL_L_X14Y34/CLBLL_IMUX21 CLBLL_L_X14Y34/CLBLL_IMUX32 CLBLL_L_X14Y34/CLBLL_LL_C1 CLBLL_L_X14Y34/CLBLL_L_C4 CLBLL_R_X13Y30/CLBLL_EL1BEG0 CLBLL_R_X13Y30/CLBLL_NW4END1 CLBLL_R_X13Y31/CLBLL_ER1BEG1 CLBLL_R_X13Y33/CLBLL_WL1END2 CLBLL_R_X13Y33/CLBLL_WW2A3 CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y26/CLBLL_L_BQ CLBLL_R_X15Y31/CLBLL_IMUX14 CLBLL_R_X15Y31/CLBLL_L_B1 CLBLL_R_X15Y32/CLBLL_IMUX3 CLBLL_R_X15Y32/CLBLL_IMUX44 CLBLL_R_X15Y32/CLBLL_LL_D4 CLBLL_R_X15Y32/CLBLL_L_A2 CLBLL_R_X15Y33/CLBLL_IMUX40 CLBLL_R_X15Y33/CLBLL_LL_D1 CLBLM_L_X10Y33/CLBLM_IMUX12 CLBLM_L_X10Y33/CLBLM_IMUX19 CLBLM_L_X10Y33/CLBLM_IMUX44 CLBLM_L_X10Y33/CLBLM_L_B2 CLBLM_L_X10Y33/CLBLM_M_B6 CLBLM_L_X10Y33/CLBLM_M_D4 CLBLM_L_X10Y35/CLBLM_WW2A1 CLBLM_L_X8Y30/CLBLM_ER1BEG2 CLBLM_L_X8Y30/CLBLM_IMUX13 CLBLM_L_X8Y30/CLBLM_IMUX29 CLBLM_L_X8Y30/CLBLM_L_B6 CLBLM_L_X8Y30/CLBLM_M_C2 CLBLM_L_X8Y31/CLBLM_IMUX18 CLBLM_L_X8Y31/CLBLM_M_B2 CLBLM_L_X8Y31/CLBLM_SE2A1 CLBLM_L_X8Y32/CLBLM_IMUX42 CLBLM_L_X8Y32/CLBLM_L_D6 CLBLM_L_X8Y33/CLBLM_IMUX11 CLBLM_L_X8Y33/CLBLM_IMUX35 CLBLM_L_X8Y33/CLBLM_M_A4 CLBLM_L_X8Y33/CLBLM_M_C6 CLBLM_L_X8Y34/CLBLM_SW2A1 CLBLM_L_X8Y35/CLBLM_IMUX27 CLBLM_L_X8Y35/CLBLM_M_B4 CLBLM_R_X11Y33/CLBLM_WW2A1 CLBLM_R_X11Y35/CLBLM_IMUX7 CLBLM_R_X11Y35/CLBLM_M_A1 CLBLM_R_X11Y35/CLBLM_WR1END3 CLBLM_R_X7Y30/CLBLM_ER1BEG2 CLBLM_R_X7Y30/CLBLM_IMUX35 CLBLM_R_X7Y30/CLBLM_IMUX4 CLBLM_R_X7Y30/CLBLM_M_A6 CLBLM_R_X7Y30/CLBLM_M_C6 CLBLM_R_X7Y31/CLBLM_SE2A1 CLBLM_R_X7Y32/CLBLM_IMUX26 CLBLM_R_X7Y32/CLBLM_IMUX35 CLBLM_R_X7Y32/CLBLM_L_B4 CLBLM_R_X7Y32/CLBLM_M_C6 CLBLM_R_X7Y33/CLBLM_IMUX27 CLBLM_R_X7Y33/CLBLM_M_B4 CLBLM_R_X7Y34/CLBLM_IMUX35 CLBLM_R_X7Y34/CLBLM_IMUX37 CLBLM_R_X7Y34/CLBLM_L_D4 CLBLM_R_X7Y34/CLBLM_M_C6 CLBLM_R_X7Y34/CLBLM_SW2A1 DSP_R_X9Y35/DSP_WW2A1_0 INT_INTERFACE_R_X9Y35/INT_INTERFACE_WW2A1 INT_L_X10Y33/IMUX_L12 INT_L_X10Y33/IMUX_L19 INT_L_X10Y33/IMUX_L44 INT_L_X10Y33/WW2END1 INT_L_X10Y35/WL1END1 INT_L_X10Y35/WW2BEG1 INT_L_X12Y31/EL1BEG0 INT_L_X12Y31/IMUX_L1 INT_L_X12Y31/NW2END1 INT_L_X12Y33/NN2BEG2 INT_L_X12Y33/WL1END1 INT_L_X12Y33/WW2BEG1 INT_L_X12Y33/WW2END3 INT_L_X12Y34/IMUX_L40 INT_L_X12Y34/NN2A2 INT_L_X12Y34/WW2END_N0_3 INT_L_X12Y35/FAN_ALT5 INT_L_X12Y35/FAN_BOUNCE5 INT_L_X12Y35/IMUX_L12 INT_L_X12Y35/IMUX_L3 INT_L_X12Y35/NN2END2 INT_L_X12Y35/WR1BEG3 INT_L_X14Y26/NW6A1 INT_L_X14Y27/NW6B1 INT_L_X14Y28/NW6C1 INT_L_X14Y29/EL1END_S3_0 INT_L_X14Y29/NW6D1 INT_L_X14Y30/EL1END0 INT_L_X14Y30/IMUX_L16 INT_L_X14Y30/NW6E1 INT_L_X14Y31/ER1BEG2 INT_L_X14Y31/ER1END1 INT_L_X14Y31/IMUX_L35 INT_L_X14Y31/NE2BEG1 INT_L_X14Y32/NE2A1 INT_L_X14Y33/IMUX_L39 INT_L_X14Y33/NW2END_S0_0 INT_L_X14Y33/WL1BEG2 INT_L_X14Y33/WW2BEG3 INT_L_X14Y34/IMUX_L21 INT_L_X14Y34/IMUX_L32 INT_L_X14Y34/NL1BEG_N3 INT_L_X14Y34/NW2END0 INT_L_X8Y30/ER1END2 INT_L_X8Y30/IMUX_L13 INT_L_X8Y30/IMUX_L29 INT_L_X8Y31/IMUX_L18 INT_L_X8Y31/SE2END1 INT_L_X8Y32/IMUX_L42 INT_L_X8Y32/SL1END1 INT_L_X8Y33/IMUX_L11 INT_L_X8Y33/IMUX_L35 INT_L_X8Y33/SL1BEG1 INT_L_X8Y33/SS2END1 INT_L_X8Y34/SS2A1 INT_L_X8Y34/SW2A1 INT_L_X8Y35/IMUX_L27 INT_L_X8Y35/SS2BEG1 INT_L_X8Y35/SW2BEG1 INT_L_X8Y35/WW2END1 INT_R_X11Y33/WW2A1 INT_R_X11Y35/IMUX7 INT_R_X11Y35/WL1BEG1 INT_R_X11Y35/WR1END3 INT_R_X13Y30/EL1BEG0 INT_R_X13Y30/EL1END_S3_0 INT_R_X13Y30/NW2BEG1 INT_R_X13Y30/NW6END1 INT_R_X13Y31/EL1END0 INT_R_X13Y31/ER1BEG1 INT_R_X13Y31/NW2A1 INT_R_X13Y33/WL1BEG1 INT_R_X13Y33/WL1END2 INT_R_X13Y33/WW2A3 INT_R_X15Y26/LOGIC_OUTS1 INT_R_X15Y26/NW6BEG1 INT_R_X15Y31/ER1END2 INT_R_X15Y31/IMUX14 INT_R_X15Y32/BYP_ALT4 INT_R_X15Y32/BYP_BOUNCE4 INT_R_X15Y32/IMUX3 INT_R_X15Y32/IMUX44 INT_R_X15Y32/NE2END1 INT_R_X15Y32/NL1BEG0 INT_R_X15Y32/NL1END_S3_0 INT_R_X15Y33/IMUX40 INT_R_X15Y33/NL1END0 INT_R_X15Y33/NW2BEG0 INT_R_X15Y34/NW2A0 INT_R_X7Y30/ER1BEG2 INT_R_X7Y30/IMUX35 INT_R_X7Y30/IMUX4 INT_R_X7Y30/SS2END1 INT_R_X7Y31/SE2A1 INT_R_X7Y31/SS2A1 INT_R_X7Y32/IMUX26 INT_R_X7Y32/IMUX35 INT_R_X7Y32/SE2BEG1 INT_R_X7Y32/SL1END1 INT_R_X7Y32/SS2BEG1 INT_R_X7Y33/IMUX27 INT_R_X7Y33/SL1BEG1 INT_R_X7Y33/SL1END1 INT_R_X7Y34/BYP_ALT5 INT_R_X7Y34/BYP_BOUNCE5 INT_R_X7Y34/IMUX35 INT_R_X7Y34/IMUX37 INT_R_X7Y34/SL1BEG1 INT_R_X7Y34/SW2END1 INT_R_X9Y35/WW2A1 VBRK_X29Y37/VBRK_WW2A1 VBRK_X34Y35/VBRK_WW2A1 VBRK_X34Y37/VBRK_WR1END3 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y26/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y33/INT_L.WW2END1->>IMUX_L12 INT_L_X10Y33/INT_L.WW2END1->>IMUX_L19 INT_L_X10Y33/INT_L.WW2END1->>IMUX_L44 INT_L_X10Y35/INT_L.WL1END1->>WW2BEG1 INT_L_X12Y31/INT_L.NW2END1->>EL1BEG0 INT_L_X12Y31/INT_L.NW2END1->>IMUX_L1 INT_L_X12Y33/INT_L.WL1END1->>NN2BEG2 INT_L_X12Y33/INT_L.WL1END1->>WW2BEG1 INT_L_X12Y34/INT_L.WW2END_N0_3->>IMUX_L40 INT_L_X12Y35/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y35/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X12Y35/INT_L.NN2END2->>FAN_ALT5 INT_L_X12Y35/INT_L.NN2END2->>IMUX_L12 INT_L_X12Y35/INT_L.NN2END2->>WR1BEG3 INT_L_X14Y30/INT_L.EL1END0->>IMUX_L16 INT_L_X14Y31/INT_L.ER1END1->>ER1BEG2 INT_L_X14Y31/INT_L.ER1END1->>IMUX_L35 INT_L_X14Y31/INT_L.ER1END1->>NE2BEG1 INT_L_X14Y33/INT_L.NW2END_S0_0->>IMUX_L39 INT_L_X14Y33/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X14Y33/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X14Y34/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X14Y34/INT_L.NW2END0->>IMUX_L32 INT_L_X14Y34/INT_L.NW2END0->>NL1BEG_N3 INT_L_X8Y30/INT_L.ER1END2->>IMUX_L13 INT_L_X8Y30/INT_L.ER1END2->>IMUX_L29 INT_L_X8Y31/INT_L.SE2END1->>IMUX_L18 INT_L_X8Y32/INT_L.SL1END1->>IMUX_L42 INT_L_X8Y33/INT_L.SS2END1->>IMUX_L11 INT_L_X8Y33/INT_L.SS2END1->>IMUX_L35 INT_L_X8Y33/INT_L.SS2END1->>SL1BEG1 INT_L_X8Y35/INT_L.WW2END1->>IMUX_L27 INT_L_X8Y35/INT_L.WW2END1->>SS2BEG1 INT_L_X8Y35/INT_L.WW2END1->>SW2BEG1 INT_R_X11Y35/INT_R.WR1END3->>IMUX7 INT_R_X11Y35/INT_R.WR1END3->>WL1BEG1 INT_R_X13Y30/INT_R.NW6END1->>EL1BEG0 INT_R_X13Y30/INT_R.NW6END1->>NW2BEG1 INT_R_X13Y31/INT_R.EL1END0->>ER1BEG1 INT_R_X13Y33/INT_R.WL1END2->>WL1BEG1 INT_R_X15Y26/INT_R.LOGIC_OUTS1->>NW6BEG1 INT_R_X15Y31/INT_R.ER1END2->>IMUX14 INT_R_X15Y32/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X15Y32/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X15Y32/INT_R.NE2END1->>BYP_ALT4 INT_R_X15Y32/INT_R.NE2END1->>IMUX3 INT_R_X15Y32/INT_R.NE2END1->>NL1BEG0 INT_R_X15Y33/INT_R.NL1END0->>IMUX40 INT_R_X15Y33/INT_R.NL1END0->>NW2BEG0 INT_R_X7Y30/INT_R.SS2END1->>ER1BEG2 INT_R_X7Y30/INT_R.SS2END1->>IMUX35 INT_R_X7Y30/INT_R.SS2END1->>IMUX4 INT_R_X7Y32/INT_R.SL1END1->>IMUX26 INT_R_X7Y32/INT_R.SL1END1->>IMUX35 INT_R_X7Y32/INT_R.SL1END1->>SE2BEG1 INT_R_X7Y32/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y33/INT_R.SL1END1->>IMUX27 INT_R_X7Y33/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y34/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y34/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X7Y34/INT_R.SW2END1->>BYP_ALT5 INT_R_X7Y34/INT_R.SW2END1->>IMUX35 INT_R_X7Y34/INT_R.SW2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

multiplier_16x16bit_pipelined/mr[0] - 
wires: CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y23/CLBLL_L_AQ CLBLL_L_X12Y24/CLBLL_NW2A0 CLBLL_L_X12Y26/CLBLL_EL1BEG3 CLBLL_L_X12Y26/CLBLL_IMUX7 CLBLL_L_X12Y26/CLBLL_LL_A1 CLBLL_L_X12Y32/CLBLL_WL1END2 CLBLL_L_X12Y33/CLBLL_IMUX24 CLBLL_L_X12Y33/CLBLL_LL_B5 CLBLL_L_X12Y34/CLBLL_IMUX18 CLBLL_L_X12Y34/CLBLL_LL_B2 CLBLL_L_X14Y27/CLBLL_IMUX44 CLBLL_L_X14Y27/CLBLL_LL_D4 CLBLL_L_X14Y27/CLBLL_NE2A2 CLBLL_L_X14Y28/CLBLL_IMUX25 CLBLL_L_X14Y28/CLBLL_L_B5 CLBLL_L_X14Y30/CLBLL_IMUX18 CLBLL_L_X14Y30/CLBLL_IMUX19 CLBLL_L_X14Y30/CLBLL_LL_B2 CLBLL_L_X14Y30/CLBLL_L_B2 CLBLL_L_X14Y31/CLBLL_IMUX29 CLBLL_L_X14Y31/CLBLL_LL_C2 CLBLL_L_X14Y32/CLBLL_IMUX11 CLBLL_L_X14Y32/CLBLL_LL_A4 CLBLL_L_X14Y32/CLBLL_WW2A3 CLBLL_L_X14Y33/CLBLL_IMUX40 CLBLL_L_X14Y33/CLBLL_LL_D1 CLBLL_L_X14Y33/CLBLL_NW2A1 CLBLL_L_X14Y34/CLBLL_IMUX2 CLBLL_L_X14Y34/CLBLL_IMUX3 CLBLL_L_X14Y34/CLBLL_LL_A2 CLBLL_L_X14Y34/CLBLL_L_A2 CLBLL_R_X13Y27/CLBLL_NE2A2 CLBLL_R_X13Y32/CLBLL_WW2A3 CLBLL_R_X13Y33/CLBLL_IMUX34 CLBLL_R_X13Y33/CLBLL_L_C6 CLBLL_R_X13Y33/CLBLL_NW2A1 CLBLL_R_X13Y34/CLBLL_IMUX24 CLBLL_R_X13Y34/CLBLL_LL_B5 CLBLL_R_X15Y28/CLBLL_IMUX3 CLBLL_R_X15Y28/CLBLL_IMUX31 CLBLL_R_X15Y28/CLBLL_LL_C5 CLBLL_R_X15Y28/CLBLL_L_A2 CLBLL_R_X15Y30/CLBLL_IMUX35 CLBLL_R_X15Y30/CLBLL_IMUX43 CLBLL_R_X15Y30/CLBLL_LL_C6 CLBLL_R_X15Y30/CLBLL_LL_D6 CLBLL_R_X15Y31/CLBLL_IMUX16 CLBLL_R_X15Y31/CLBLL_L_B3 CLBLL_R_X15Y32/CLBLL_IMUX40 CLBLL_R_X15Y32/CLBLL_IMUX9 CLBLL_R_X15Y32/CLBLL_LL_D1 CLBLL_R_X15Y32/CLBLL_L_A5 CLBLL_R_X15Y33/CLBLL_IMUX16 CLBLL_R_X15Y33/CLBLL_IMUX17 CLBLL_R_X15Y33/CLBLL_LL_B3 CLBLL_R_X15Y33/CLBLL_L_B3 CLBLM_L_X10Y33/CLBLM_IMUX6 CLBLM_L_X10Y33/CLBLM_L_A1 CLBLM_L_X10Y35/CLBLM_IMUX6 CLBLM_L_X10Y35/CLBLM_L_A1 CLBLM_R_X11Y24/CLBLM_NW2A0 CLBLM_R_X11Y26/CLBLM_EL1BEG3 CLBLM_R_X11Y26/CLBLM_IMUX0 CLBLM_R_X11Y26/CLBLM_L_A3 CLBLM_R_X11Y32/CLBLM_IMUX30 CLBLM_R_X11Y32/CLBLM_L_C5 CLBLM_R_X11Y32/CLBLM_WL1END2 CLBLM_R_X11Y35/CLBLM_IMUX28 CLBLM_R_X11Y35/CLBLM_M_C4 HCLK_R_X32Y26/HCLK_NN2BEG0 INT_L_X10Y33/IMUX_L6 INT_L_X10Y33/NN2BEG3 INT_L_X10Y33/NW2END3 INT_L_X10Y34/NN2A3 INT_L_X10Y35/EL1BEG2 INT_L_X10Y35/IMUX_L6 INT_L_X10Y35/NN2END3 INT_L_X12Y23/LOGIC_OUTS_L0 INT_L_X12Y23/NW2BEG0 INT_L_X12Y24/NW2A0 INT_L_X12Y26/EL1BEG2 INT_L_X12Y26/EL1END3 INT_L_X12Y26/IMUX_L7 INT_L_X12Y32/WL1BEG2 INT_L_X12Y32/WW2END3 INT_L_X12Y33/IMUX_L24 INT_L_X12Y33/WW2END_N0_3 INT_L_X12Y34/IMUX_L18 INT_L_X12Y34/WR1END1 INT_L_X14Y27/IMUX_L44 INT_L_X14Y27/NE2END2 INT_L_X14Y27/NL1BEG1 INT_L_X14Y28/IMUX_L25 INT_L_X14Y28/NE2BEG1 INT_L_X14Y28/NL1END1 INT_L_X14Y29/NE2A1 INT_L_X14Y30/IMUX_L18 INT_L_X14Y30/IMUX_L19 INT_L_X14Y30/NN2BEG1 INT_L_X14Y30/NW2END_S0_0 INT_L_X14Y30/WR1END1 INT_L_X14Y31/IMUX_L29 INT_L_X14Y31/NL1BEG_N3 INT_L_X14Y31/NN2A1 INT_L_X14Y31/NW2END0 INT_L_X14Y32/IMUX_L11 INT_L_X14Y32/NN2BEG1 INT_L_X14Y32/NN2END1 INT_L_X14Y32/NW2BEG1 INT_L_X14Y32/NW2END_S0_0 INT_L_X14Y32/WW2BEG3 INT_L_X14Y33/IMUX_L40 INT_L_X14Y33/NN2A1 INT_L_X14Y33/NW2A1 INT_L_X14Y33/NW2END0 INT_L_X14Y34/IMUX_L2 INT_L_X14Y34/IMUX_L3 INT_L_X14Y34/NN2END1 INT_R_X11Y23/NW2END_S0_0 INT_R_X11Y24/NN2BEG0 INT_R_X11Y24/NW2END0 INT_R_X11Y25/NN2A0 INT_R_X11Y25/NN2END_S2_0 INT_R_X11Y26/EL1BEG3 INT_R_X11Y26/IMUX0 INT_R_X11Y26/NN2END0 INT_R_X11Y26/NR1BEG0 INT_R_X11Y27/EL1BEG_N3 INT_R_X11Y27/NR1END0 INT_R_X11Y32/BYP_ALT2 INT_R_X11Y32/BYP_BOUNCE2 INT_R_X11Y32/IMUX30 INT_R_X11Y32/NW2BEG3 INT_R_X11Y32/WL1END2 INT_R_X11Y33/BYP_BOUNCE_N3_2 INT_R_X11Y33/NW2A3 INT_R_X11Y35/EL1END2 INT_R_X11Y35/IMUX28 INT_R_X13Y26/EL1END2 INT_R_X13Y26/NE2BEG2 INT_R_X13Y27/NE2A2 INT_R_X13Y32/WW2A3 INT_R_X13Y33/IMUX34 INT_R_X13Y33/NL1BEG0 INT_R_X13Y33/NL1END_S3_0 INT_R_X13Y33/NW2END1 INT_R_X13Y34/IMUX24 INT_R_X13Y34/NL1END0 INT_R_X13Y34/WR1BEG1 INT_R_X15Y28/BYP_ALT5 INT_R_X15Y28/BYP_BOUNCE5 INT_R_X15Y28/IMUX3 INT_R_X15Y28/IMUX31 INT_R_X15Y28/SL1END1 INT_R_X15Y29/NE2END1 INT_R_X15Y29/NL1BEG0 INT_R_X15Y29/NL1END_S3_0 INT_R_X15Y29/NR1BEG1 INT_R_X15Y29/SL1BEG1 INT_R_X15Y30/IMUX35 INT_R_X15Y30/IMUX43 INT_R_X15Y30/NL1BEG0 INT_R_X15Y30/NL1END0 INT_R_X15Y30/NL1END_S3_0 INT_R_X15Y30/NN2BEG0 INT_R_X15Y30/NR1END1 INT_R_X15Y30/NW2BEG0 INT_R_X15Y30/WR1BEG1 INT_R_X15Y31/IMUX16 INT_R_X15Y31/NL1END0 INT_R_X15Y31/NN2A0 INT_R_X15Y31/NN2END_S2_0 INT_R_X15Y31/NW2A0 INT_R_X15Y32/IMUX40 INT_R_X15Y32/IMUX9 INT_R_X15Y32/NN2END0 INT_R_X15Y32/NR1BEG0 INT_R_X15Y32/NW2BEG0 INT_R_X15Y33/IMUX16 INT_R_X15Y33/IMUX17 INT_R_X15Y33/NR1END0 INT_R_X15Y33/NW2A0 VBRK_X34Y25/VBRK_NW2A0 VBRK_X34Y28/VBRK_EL1BEG3 VBRK_X34Y34/VBRK_WL1END2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y35/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y33/INT_L.NW2END3->>IMUX_L6 INT_L_X10Y33/INT_L.NW2END3->>NN2BEG3 INT_L_X10Y35/INT_L.NN2END3->>EL1BEG2 INT_L_X10Y35/INT_L.NN2END3->>IMUX_L6 INT_L_X12Y23/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X12Y26/INT_L.EL1END3->>EL1BEG2 INT_L_X12Y26/INT_L.EL1END3->>IMUX_L7 INT_L_X12Y32/INT_L.WW2END3->>WL1BEG2 INT_L_X12Y33/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X12Y34/INT_L.WR1END1->>IMUX_L18 INT_L_X14Y27/INT_L.NE2END2->>IMUX_L44 INT_L_X14Y27/INT_L.NE2END2->>NL1BEG1 INT_L_X14Y28/INT_L.NL1END1->>IMUX_L25 INT_L_X14Y28/INT_L.NL1END1->>NE2BEG1 INT_L_X14Y30/INT_L.WR1END1->>IMUX_L18 INT_L_X14Y30/INT_L.WR1END1->>IMUX_L19 INT_L_X14Y30/INT_L.WR1END1->>NN2BEG1 INT_L_X14Y31/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X14Y31/INT_L.NW2END0->>NL1BEG_N3 INT_L_X14Y32/INT_L.NN2END1->>IMUX_L11 INT_L_X14Y32/INT_L.NN2END1->>NN2BEG1 INT_L_X14Y32/INT_L.NN2END1->>NW2BEG1 INT_L_X14Y32/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X14Y33/INT_L.NW2END0->>IMUX_L40 INT_L_X14Y34/INT_L.NN2END1->>IMUX_L2 INT_L_X14Y34/INT_L.NN2END1->>IMUX_L3 INT_R_X11Y24/INT_R.NW2END0->>NN2BEG0 INT_R_X11Y26/INT_R.NN2END0->>IMUX0 INT_R_X11Y26/INT_R.NN2END0->>NR1BEG0 INT_R_X11Y27/INT_R.NR1END0->>EL1BEG_N3 INT_R_X11Y32/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y32/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X11Y32/INT_R.WL1END2->>BYP_ALT2 INT_R_X11Y32/INT_R.WL1END2->>NW2BEG3 INT_R_X11Y35/INT_R.EL1END2->>IMUX28 INT_R_X13Y26/INT_R.EL1END2->>NE2BEG2 INT_R_X13Y33/INT_R.NW2END1->>IMUX34 INT_R_X13Y33/INT_R.NW2END1->>NL1BEG0 INT_R_X13Y34/INT_R.NL1END0->>IMUX24 INT_R_X13Y34/INT_R.NL1END0->>WR1BEG1 INT_R_X15Y28/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X15Y28/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X15Y28/INT_R.SL1END1->>BYP_ALT5 INT_R_X15Y28/INT_R.SL1END1->>IMUX3 INT_R_X15Y29/INT_R.NE2END1->>NL1BEG0 INT_R_X15Y29/INT_R.NE2END1->>NR1BEG1 INT_R_X15Y29/INT_R.NE2END1->>SL1BEG1 INT_R_X15Y30/INT_R.NL1END0->>NN2BEG0 INT_R_X15Y30/INT_R.NL1END0->>NW2BEG0 INT_R_X15Y30/INT_R.NL1END0->>WR1BEG1 INT_R_X15Y30/INT_R.NR1END1->>IMUX35 INT_R_X15Y30/INT_R.NR1END1->>IMUX43 INT_R_X15Y30/INT_R.NR1END1->>NL1BEG0 INT_R_X15Y31/INT_R.NL1END0->>IMUX16 INT_R_X15Y32/INT_R.NN2END0->>IMUX40 INT_R_X15Y32/INT_R.NN2END0->>IMUX9 INT_R_X15Y32/INT_R.NN2END0->>NR1BEG0 INT_R_X15Y32/INT_R.NN2END0->>NW2BEG0 INT_R_X15Y33/INT_R.NR1END0->>IMUX16 INT_R_X15Y33/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

multiplier_16x16bit_pipelined/mr[10] - 
wires: CLBLL_L_X12Y29/CLBLL_WW2END3 CLBLL_L_X12Y31/CLBLL_IMUX28 CLBLL_L_X12Y31/CLBLL_LL_C4 CLBLL_L_X12Y32/CLBLL_WR1END0 CLBLL_L_X12Y33/CLBLL_EL1BEG3 CLBLL_L_X12Y33/CLBLL_IMUX22 CLBLL_L_X12Y33/CLBLL_IMUX23 CLBLL_L_X12Y33/CLBLL_LL_C3 CLBLL_L_X12Y33/CLBLL_L_C3 CLBLL_L_X14Y30/CLBLL_NW2A0 CLBLL_L_X14Y31/CLBLL_IMUX17 CLBLL_L_X14Y31/CLBLL_IMUX9 CLBLL_L_X14Y31/CLBLL_LL_B3 CLBLL_L_X14Y31/CLBLL_L_A5 CLBLL_L_X14Y32/CLBLL_NW2A0 CLBLL_L_X16Y25/CLBLL_NW4A0 CLBLL_R_X13Y30/CLBLL_IMUX8 CLBLL_R_X13Y30/CLBLL_LL_A5 CLBLL_R_X13Y30/CLBLL_NW2A0 CLBLL_R_X13Y32/CLBLL_IMUX31 CLBLL_R_X13Y32/CLBLL_IMUX40 CLBLL_R_X13Y32/CLBLL_LL_C5 CLBLL_R_X13Y32/CLBLL_LL_D1 CLBLL_R_X13Y32/CLBLL_NW2A0 CLBLL_R_X15Y25/CLBLL_NW4A0 CLBLL_R_X17Y24/CLBLL_LL_AQ CLBLL_R_X17Y24/CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y30/CLBLM_IMUX10 CLBLM_L_X10Y30/CLBLM_L_A4 CLBLM_L_X10Y31/CLBLM_IMUX0 CLBLM_L_X10Y31/CLBLM_L_A3 CLBLM_L_X10Y31/CLBLM_WW2END3 CLBLM_L_X10Y34/CLBLM_IMUX18 CLBLM_L_X10Y34/CLBLM_M_B2 CLBLM_L_X8Y31/CLBLM_IMUX44 CLBLM_L_X8Y31/CLBLM_M_D4 CLBLM_L_X8Y31/CLBLM_WL1END1 CLBLM_L_X8Y32/CLBLM_IMUX28 CLBLM_L_X8Y32/CLBLM_M_C4 CLBLM_L_X8Y32/CLBLM_WR1END3 CLBLM_L_X8Y34/CLBLM_EL1BEG0 CLBLM_L_X8Y34/CLBLM_IMUX40 CLBLM_L_X8Y34/CLBLM_M_D1 CLBLM_R_X11Y29/CLBLM_WW2END3 CLBLM_R_X11Y32/CLBLM_IMUX40 CLBLM_R_X11Y32/CLBLM_M_D1 CLBLM_R_X11Y32/CLBLM_WR1END0 CLBLM_R_X11Y33/CLBLM_EL1BEG3 CLBLM_R_X7Y27/CLBLM_IMUX31 CLBLM_R_X7Y27/CLBLM_M_C5 CLBLM_R_X7Y29/CLBLM_IMUX23 CLBLM_R_X7Y29/CLBLM_L_C3 CLBLM_R_X7Y30/CLBLM_IMUX21 CLBLM_R_X7Y30/CLBLM_L_C4 CLBLM_R_X7Y31/CLBLM_IMUX11 CLBLM_R_X7Y31/CLBLM_M_A4 CLBLM_R_X7Y31/CLBLM_WL1END1 CLBLM_R_X7Y32/CLBLM_IMUX22 CLBLM_R_X7Y32/CLBLM_IMUX23 CLBLM_R_X7Y32/CLBLM_L_C3 CLBLM_R_X7Y32/CLBLM_M_C3 CLBLM_R_X7Y32/CLBLM_WR1END3 CLBLM_R_X7Y33/CLBLM_IMUX12 CLBLM_R_X7Y33/CLBLM_M_B6 CLBLM_R_X7Y34/CLBLM_EL1BEG0 CLBLM_R_X7Y34/CLBLM_IMUX31 CLBLM_R_X7Y34/CLBLM_IMUX41 CLBLM_R_X7Y34/CLBLM_L_D1 CLBLM_R_X7Y34/CLBLM_M_C5 DSP_R_X9Y30/DSP_WW2END3_1 HCLK_L_X44Y26/HCLK_NW2END_S0_0 HCLK_R_X45Y26/HCLK_NW2A0 INT_INTERFACE_R_X9Y31/INT_INTERFACE_WW2END3 INT_L_X10Y30/IMUX_L10 INT_L_X10Y30/NL1BEG0 INT_L_X10Y30/NL1END_S3_0 INT_L_X10Y30/WR1END1 INT_L_X10Y31/IMUX_L0 INT_L_X10Y31/NL1END0 INT_L_X10Y31/WW2A3 INT_L_X10Y34/IMUX_L18 INT_L_X10Y34/WR1END1 INT_L_X12Y29/WW2A3 INT_L_X12Y31/IMUX_L28 INT_L_X12Y31/WL1END2 INT_L_X12Y31/WR1BEG_S0 INT_L_X12Y32/SE2A3 INT_L_X12Y32/WR1BEG0 INT_L_X12Y33/EL1END3 INT_L_X12Y33/IMUX_L22 INT_L_X12Y33/IMUX_L23 INT_L_X12Y33/SE2BEG3 INT_L_X14Y28/NW6END_S0_0 INT_L_X14Y29/NN2BEG0 INT_L_X14Y29/NW2BEG0 INT_L_X14Y29/NW6END0 INT_L_X14Y30/NN2A0 INT_L_X14Y30/NN2END_S2_0 INT_L_X14Y30/NW2A0 INT_L_X14Y31/IMUX_L17 INT_L_X14Y31/IMUX_L9 INT_L_X14Y31/NN2END0 INT_L_X14Y31/NW2BEG0 INT_L_X14Y32/NW2A0 INT_L_X16Y24/NW2END_S0_0 INT_L_X16Y25/NW2END0 INT_L_X16Y25/NW6BEG0 INT_L_X8Y31/IMUX_L44 INT_L_X8Y31/NL1BEG2 INT_L_X8Y31/WL1BEG1 INT_L_X8Y31/WL1END2 INT_L_X8Y32/IMUX_L28 INT_L_X8Y32/NL1END2 INT_L_X8Y32/WR1BEG3 INT_L_X8Y33/EL1END_S3_0 INT_L_X8Y34/EL1END0 INT_L_X8Y34/IMUX_L40 INT_R_X11Y29/WW2END3 INT_R_X11Y30/WR1BEG1 INT_R_X11Y30/WW2END_N0_3 INT_R_X11Y31/WR1END_S1_0 INT_R_X11Y31/WW2BEG3 INT_R_X11Y32/IMUX40 INT_R_X11Y32/NN2BEG0 INT_R_X11Y32/WR1END0 INT_R_X11Y33/EL1BEG3 INT_R_X11Y33/NN2A0 INT_R_X11Y33/NN2END_S2_0 INT_R_X11Y34/EL1BEG_N3 INT_R_X11Y34/NN2END0 INT_R_X11Y34/WR1BEG1 INT_R_X13Y29/NW2END_S0_0 INT_R_X13Y29/WW2BEG3 INT_R_X13Y30/IMUX8 INT_R_X13Y30/NW2END0 INT_R_X13Y31/NW2END_S0_0 INT_R_X13Y31/WL1BEG2 INT_R_X13Y32/IMUX31 INT_R_X13Y32/IMUX40 INT_R_X13Y32/NW2END0 INT_R_X13Y32/SE2END3 INT_R_X15Y25/NW6A0 INT_R_X15Y26/NW6B0 INT_R_X15Y27/NW6C0 INT_R_X15Y28/NW6D0 INT_R_X15Y29/NW6E0 INT_R_X17Y24/LOGIC_OUTS4 INT_R_X17Y24/NW2BEG0 INT_R_X17Y25/NW2A0 INT_R_X7Y27/IMUX31 INT_R_X7Y27/SS2END3 INT_R_X7Y28/SS2A3 INT_R_X7Y28/SS2END_N0_3 INT_R_X7Y29/IMUX23 INT_R_X7Y29/SR1END3 INT_R_X7Y29/SS2BEG3 INT_R_X7Y30/IMUX21 INT_R_X7Y30/SR1BEG3 INT_R_X7Y30/SR1END2 INT_R_X7Y30/SR1END_N3_3 INT_R_X7Y31/IMUX11 INT_R_X7Y31/NN2BEG2 INT_R_X7Y31/SR1BEG2 INT_R_X7Y31/WL1END1 INT_R_X7Y32/IMUX22 INT_R_X7Y32/IMUX23 INT_R_X7Y32/NN2A2 INT_R_X7Y32/WR1END3 INT_R_X7Y33/IMUX12 INT_R_X7Y33/NL1BEG1 INT_R_X7Y33/NN2END2 INT_R_X7Y34/EL1BEG0 INT_R_X7Y34/IMUX31 INT_R_X7Y34/IMUX41 INT_R_X7Y34/NL1BEG0 INT_R_X7Y34/NL1END1 INT_R_X7Y34/NL1END_S3_0 INT_R_X7Y35/NL1END0 INT_R_X9Y31/WL1BEG2 INT_R_X9Y31/WW2END3 INT_R_X9Y32/WW2END_N0_3 VBRK_X29Y33/VBRK_WW2END3 VBRK_X34Y31/VBRK_WW2END3 VBRK_X34Y34/VBRK_WR1END0 VBRK_X34Y35/VBRK_EL1BEG3 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X17Y24/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y30/INT_L.WR1END1->>IMUX_L10 INT_L_X10Y30/INT_L.WR1END1->>NL1BEG0 INT_L_X10Y31/INT_L.NL1END0->>IMUX_L0 INT_L_X10Y34/INT_L.WR1END1->>IMUX_L18 INT_L_X12Y31/INT_L.WL1END2->>IMUX_L28 INT_L_X12Y31/INT_L.WL1END2->>WR1BEG_S0 INT_L_X12Y33/INT_L.EL1END3->>IMUX_L22 INT_L_X12Y33/INT_L.EL1END3->>IMUX_L23 INT_L_X12Y33/INT_L.EL1END3->>SE2BEG3 INT_L_X14Y29/INT_L.NW6END0->>NN2BEG0 INT_L_X14Y29/INT_L.NW6END0->>NW2BEG0 INT_L_X14Y31/INT_L.NN2END0->>IMUX_L17 INT_L_X14Y31/INT_L.NN2END0->>IMUX_L9 INT_L_X14Y31/INT_L.NN2END0->>NW2BEG0 INT_L_X16Y25/INT_L.NW2END0->>NW6BEG0 INT_L_X8Y31/INT_L.WL1END2->>IMUX_L44 INT_L_X8Y31/INT_L.WL1END2->>NL1BEG2 INT_L_X8Y31/INT_L.WL1END2->>WL1BEG1 INT_L_X8Y32/INT_L.NL1END2->>IMUX_L28 INT_L_X8Y32/INT_L.NL1END2->>WR1BEG3 INT_L_X8Y34/INT_L.EL1END0->>IMUX_L40 INT_R_X11Y30/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X11Y31/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X11Y32/INT_R.WR1END0->>IMUX40 INT_R_X11Y32/INT_R.WR1END0->>NN2BEG0 INT_R_X11Y34/INT_R.NN2END0->>EL1BEG_N3 INT_R_X11Y34/INT_R.NN2END0->>WR1BEG1 INT_R_X13Y29/INT_R.NW2END_S0_0->>WW2BEG3 INT_R_X13Y30/INT_R.NW2END0->>IMUX8 INT_R_X13Y31/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X13Y32/INT_R.NW2END0->>IMUX40 INT_R_X13Y32/INT_R.SE2END3->>IMUX31 INT_R_X17Y24/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X7Y27/INT_R.SS2END3->>IMUX31 INT_R_X7Y29/INT_R.SR1END3->>IMUX23 INT_R_X7Y29/INT_R.SR1END3->>SS2BEG3 INT_R_X7Y30/INT_R.SR1END2->>IMUX21 INT_R_X7Y30/INT_R.SR1END2->>SR1BEG3 INT_R_X7Y31/INT_R.WL1END1->>IMUX11 INT_R_X7Y31/INT_R.WL1END1->>NN2BEG2 INT_R_X7Y31/INT_R.WL1END1->>SR1BEG2 INT_R_X7Y32/INT_R.WR1END3->>IMUX22 INT_R_X7Y32/INT_R.WR1END3->>IMUX23 INT_R_X7Y33/INT_R.NN2END2->>IMUX12 INT_R_X7Y33/INT_R.NN2END2->>NL1BEG1 INT_R_X7Y34/INT_R.NL1END1->>EL1BEG0 INT_R_X7Y34/INT_R.NL1END1->>IMUX41 INT_R_X7Y34/INT_R.NL1END1->>NL1BEG0 INT_R_X7Y34/INT_R.NL1END_S3_0->>IMUX31 INT_R_X9Y31/INT_R.WW2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

multiplier_16x16bit_pipelined/mr[11] - 
wires: CLBLL_L_X12Y27/CLBLL_WW4END1 CLBLL_L_X12Y31/CLBLL_ER1BEG1 CLBLL_L_X12Y31/CLBLL_IMUX35 CLBLL_L_X12Y31/CLBLL_LL_C6 CLBLL_L_X12Y32/CLBLL_EE2BEG0 CLBLL_L_X12Y32/CLBLL_IMUX17 CLBLL_L_X12Y32/CLBLL_LL_B3 CLBLL_L_X12Y32/CLBLL_NE2A0 CLBLL_L_X12Y33/CLBLL_IMUX14 CLBLL_L_X12Y33/CLBLL_IMUX29 CLBLL_L_X12Y33/CLBLL_IMUX30 CLBLL_L_X12Y33/CLBLL_IMUX6 CLBLL_L_X12Y33/CLBLL_LL_C2 CLBLL_L_X12Y33/CLBLL_L_A1 CLBLL_L_X12Y33/CLBLL_L_B1 CLBLL_L_X12Y33/CLBLL_L_C5 CLBLL_L_X12Y34/CLBLL_IMUX14 CLBLL_L_X12Y34/CLBLL_IMUX31 CLBLL_L_X12Y34/CLBLL_LL_C5 CLBLL_L_X12Y34/CLBLL_L_B1 CLBLL_L_X14Y27/CLBLL_WW4B1 CLBLL_L_X14Y31/CLBLL_EE2A1 CLBLL_L_X14Y31/CLBLL_IMUX27 CLBLL_L_X14Y31/CLBLL_LL_B4 CLBLL_R_X13Y27/CLBLL_WW4B1 CLBLL_R_X13Y30/CLBLL_IMUX2 CLBLL_R_X13Y30/CLBLL_LL_A2 CLBLL_R_X13Y31/CLBLL_EE2A1 CLBLL_R_X13Y31/CLBLL_IMUX29 CLBLL_R_X13Y31/CLBLL_IMUX7 CLBLL_R_X13Y31/CLBLL_LL_A1 CLBLL_R_X13Y31/CLBLL_LL_C2 CLBLL_R_X13Y32/CLBLL_IMUX15 CLBLL_R_X13Y32/CLBLL_IMUX22 CLBLL_R_X13Y32/CLBLL_IMUX25 CLBLL_R_X13Y32/CLBLL_IMUX33 CLBLL_R_X13Y32/CLBLL_IMUX38 CLBLL_R_X13Y32/CLBLL_LL_B1 CLBLL_R_X13Y32/CLBLL_LL_C3 CLBLL_R_X13Y32/CLBLL_LL_D3 CLBLL_R_X13Y32/CLBLL_L_B5 CLBLL_R_X13Y32/CLBLL_L_C1 CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y21/CLBLL_L_BQ CLBLM_L_X10Y27/CLBLM_IMUX27 CLBLM_L_X10Y27/CLBLM_IMUX43 CLBLM_L_X10Y27/CLBLM_M_B4 CLBLM_L_X10Y27/CLBLM_M_D6 CLBLM_L_X10Y27/CLBLM_WR1END3 CLBLM_L_X10Y29/CLBLM_IMUX13 CLBLM_L_X10Y29/CLBLM_L_B6 CLBLM_L_X10Y30/CLBLM_IMUX34 CLBLM_L_X10Y30/CLBLM_IMUX9 CLBLM_L_X10Y30/CLBLM_L_A5 CLBLM_L_X10Y30/CLBLM_L_C6 CLBLM_L_X10Y30/CLBLM_WR1END2 CLBLM_L_X10Y31/CLBLM_IMUX10 CLBLM_L_X10Y31/CLBLM_L_A4 CLBLM_L_X10Y34/CLBLM_ER1BEG0 CLBLM_L_X10Y34/CLBLM_IMUX24 CLBLM_L_X10Y34/CLBLM_M_B5 CLBLM_L_X8Y27/CLBLM_WW2END2 CLBLM_L_X8Y30/CLBLM_IMUX32 CLBLM_L_X8Y30/CLBLM_M_C1 CLBLM_L_X8Y31/CLBLM_EL1BEG3 CLBLM_L_X8Y31/CLBLM_IMUX15 CLBLM_L_X8Y31/CLBLM_IMUX38 CLBLM_L_X8Y31/CLBLM_M_B1 CLBLM_L_X8Y31/CLBLM_M_D3 CLBLM_L_X8Y31/CLBLM_WR1END1 CLBLM_L_X8Y32/CLBLM_EL1BEG2 CLBLM_L_X8Y32/CLBLM_EL1BEG3 CLBLM_L_X8Y32/CLBLM_IMUX35 CLBLM_L_X8Y32/CLBLM_IMUX37 CLBLM_L_X8Y32/CLBLM_L_D4 CLBLM_L_X8Y32/CLBLM_M_C6 CLBLM_L_X8Y33/CLBLM_EE2BEG3 CLBLM_L_X8Y34/CLBLM_EL1BEG2 CLBLM_L_X8Y34/CLBLM_IMUX36 CLBLM_L_X8Y34/CLBLM_IMUX44 CLBLM_L_X8Y34/CLBLM_L_D2 CLBLM_L_X8Y34/CLBLM_M_D4 CLBLM_R_X11Y27/CLBLM_WW4END1 CLBLM_R_X11Y31/CLBLM_ER1BEG1 CLBLM_R_X11Y32/CLBLM_EE2BEG0 CLBLM_R_X11Y32/CLBLM_IMUX41 CLBLM_R_X11Y32/CLBLM_IMUX45 CLBLM_R_X11Y32/CLBLM_L_D1 CLBLM_R_X11Y32/CLBLM_M_D2 CLBLM_R_X11Y32/CLBLM_NE2A0 CLBLM_R_X7Y27/CLBLM_IMUX22 CLBLM_R_X7Y27/CLBLM_IMUX24 CLBLM_R_X7Y27/CLBLM_M_B5 CLBLM_R_X7Y27/CLBLM_M_C3 CLBLM_R_X7Y27/CLBLM_WW2END2 CLBLM_R_X7Y28/CLBLM_IMUX12 CLBLM_R_X7Y28/CLBLM_M_B6 CLBLM_R_X7Y29/CLBLM_IMUX34 CLBLM_R_X7Y29/CLBLM_IMUX42 CLBLM_R_X7Y29/CLBLM_L_C6 CLBLM_R_X7Y29/CLBLM_L_D6 CLBLM_R_X7Y30/CLBLM_IMUX12 CLBLM_R_X7Y30/CLBLM_IMUX26 CLBLM_R_X7Y30/CLBLM_IMUX30 CLBLM_R_X7Y30/CLBLM_L_B4 CLBLM_R_X7Y30/CLBLM_L_C5 CLBLM_R_X7Y30/CLBLM_M_B6 CLBLM_R_X7Y31/CLBLM_EL1BEG3 CLBLM_R_X7Y31/CLBLM_IMUX18 CLBLM_R_X7Y31/CLBLM_IMUX2 CLBLM_R_X7Y31/CLBLM_M_A2 CLBLM_R_X7Y31/CLBLM_M_B2 CLBLM_R_X7Y31/CLBLM_WR1END1 CLBLM_R_X7Y32/CLBLM_EL1BEG2 CLBLM_R_X7Y32/CLBLM_EL1BEG3 CLBLM_R_X7Y32/CLBLM_IMUX16 CLBLM_R_X7Y32/CLBLM_IMUX21 CLBLM_R_X7Y32/CLBLM_IMUX32 CLBLM_R_X7Y32/CLBLM_L_B3 CLBLM_R_X7Y32/CLBLM_L_C4 CLBLM_R_X7Y32/CLBLM_M_C1 CLBLM_R_X7Y33/CLBLM_EE2BEG3 CLBLM_R_X7Y33/CLBLM_IMUX17 CLBLM_R_X7Y33/CLBLM_IMUX30 CLBLM_R_X7Y33/CLBLM_IMUX6 CLBLM_R_X7Y33/CLBLM_L_A1 CLBLM_R_X7Y33/CLBLM_L_C5 CLBLM_R_X7Y33/CLBLM_M_B3 CLBLM_R_X7Y34/CLBLM_EL1BEG2 CLBLM_R_X7Y34/CLBLM_IMUX22 CLBLM_R_X7Y34/CLBLM_IMUX46 CLBLM_R_X7Y34/CLBLM_IMUX7 CLBLM_R_X7Y34/CLBLM_L_D5 CLBLM_R_X7Y34/CLBLM_M_A1 CLBLM_R_X7Y34/CLBLM_M_C3 DSP_R_X9Y25/DSP_WR1END3_2 DSP_R_X9Y30/DSP_ER1BEG0_4 DSP_R_X9Y30/DSP_WR1END2_0 HCLK_R_X41Y26/HCLK_NN6C1 INT_INTERFACE_R_X9Y27/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y34/INT_INTERFACE_ER1BEG0 INT_L_X10Y27/IMUX_L27 INT_L_X10Y27/IMUX_L43 INT_L_X10Y27/NN2BEG2 INT_L_X10Y27/WR1BEG3 INT_L_X10Y27/WR1END2 INT_L_X10Y28/NN2A2 INT_L_X10Y29/IMUX_L13 INT_L_X10Y29/NL1BEG1 INT_L_X10Y29/NN2END2 INT_L_X10Y30/IMUX_L34 INT_L_X10Y30/IMUX_L9 INT_L_X10Y30/NL1END1 INT_L_X10Y30/NR1BEG1 INT_L_X10Y30/WR1BEG2 INT_L_X10Y31/EL1BEG0 INT_L_X10Y31/IMUX_L10 INT_L_X10Y31/NR1END1 INT_L_X10Y34/ER1END0 INT_L_X10Y34/IMUX_L24 INT_L_X12Y27/WW4C1 INT_L_X12Y30/SE2A1 INT_L_X12Y31/EE2BEG1 INT_L_X12Y31/EL1BEG3 INT_L_X12Y31/ER1END1 INT_L_X12Y31/IMUX_L35 INT_L_X12Y31/NE2END_S3_0 INT_L_X12Y31/SE2BEG1 INT_L_X12Y32/EE2A0 INT_L_X12Y32/EL1BEG3 INT_L_X12Y32/EL1BEG_N3 INT_L_X12Y32/IMUX_L17 INT_L_X12Y32/NE2END0 INT_L_X12Y32/NR1BEG0 INT_L_X12Y33/EL1BEG_N3 INT_L_X12Y33/IMUX_L14 INT_L_X12Y33/IMUX_L29 INT_L_X12Y33/IMUX_L30 INT_L_X12Y33/IMUX_L6 INT_L_X12Y33/NL1BEG_N3 INT_L_X12Y33/NR1BEG3 INT_L_X12Y33/NR1END0 INT_L_X12Y34/IMUX_L14 INT_L_X12Y34/IMUX_L31 INT_L_X12Y34/NR1END3 INT_L_X14Y27/WW4A1 INT_L_X14Y31/EE2END1 INT_L_X14Y31/IMUX_L27 INT_L_X8Y27/WW2A2 INT_L_X8Y30/IMUX_L32 INT_L_X8Y30/NL1BEG0 INT_L_X8Y30/NL1END_S3_0 INT_L_X8Y30/WL1END0 INT_L_X8Y31/EL1END3 INT_L_X8Y31/IMUX_L15 INT_L_X8Y31/IMUX_L38 INT_L_X8Y31/NL1END0 INT_L_X8Y31/WR1BEG1 INT_L_X8Y32/EL1END2 INT_L_X8Y32/EL1END3 INT_L_X8Y32/IMUX_L35 INT_L_X8Y32/IMUX_L37 INT_L_X8Y33/EE2A3 INT_L_X8Y34/EL1END2 INT_L_X8Y34/IMUX_L36 INT_L_X8Y34/IMUX_L44 INT_R_X11Y27/WR1BEG2 INT_R_X11Y27/WW4END1 INT_R_X11Y30/EL1END_S3_0 INT_R_X11Y31/EL1END0 INT_R_X11Y31/ER1BEG1 INT_R_X11Y31/NE2BEG0 INT_R_X11Y31/NR1BEG0 INT_R_X11Y32/EE2BEG0 INT_R_X11Y32/IMUX41 INT_R_X11Y32/IMUX45 INT_R_X11Y32/NE2A0 INT_R_X11Y32/NL1BEG_N3 INT_R_X11Y32/NR1END0 INT_R_X13Y27/WW4B1 INT_R_X13Y30/IMUX2 INT_R_X13Y30/SE2END1 INT_R_X13Y31/EE2A1 INT_R_X13Y31/EL1END3 INT_R_X13Y31/IMUX29 INT_R_X13Y31/IMUX7 INT_R_X13Y32/EE2END0 INT_R_X13Y32/EL1END3 INT_R_X13Y32/IMUX15 INT_R_X13Y32/IMUX22 INT_R_X13Y32/IMUX25 INT_R_X13Y32/IMUX33 INT_R_X13Y32/IMUX38 INT_R_X15Y21/LOGIC_OUTS1 INT_R_X15Y21/NN6BEG1 INT_R_X15Y22/NN6A1 INT_R_X15Y23/NN6B1 INT_R_X15Y24/NN6C1 INT_R_X15Y25/NN6D1 INT_R_X15Y26/NN6E1 INT_R_X15Y27/NN6END1 INT_R_X15Y27/WW4BEG1 INT_R_X7Y26/SR1END3 INT_R_X7Y27/IMUX22 INT_R_X7Y27/IMUX24 INT_R_X7Y27/NL1BEG2 INT_R_X7Y27/SR1BEG3 INT_R_X7Y27/SR1END_N3_3 INT_R_X7Y27/WW2END2 INT_R_X7Y28/IMUX12 INT_R_X7Y28/NL1END2 INT_R_X7Y29/IMUX34 INT_R_X7Y29/IMUX42 INT_R_X7Y29/SL1END1 INT_R_X7Y30/BYP_ALT2 INT_R_X7Y30/BYP_BOUNCE2 INT_R_X7Y30/FAN_ALT7 INT_R_X7Y30/FAN_BOUNCE7 INT_R_X7Y30/IMUX12 INT_R_X7Y30/IMUX26 INT_R_X7Y30/IMUX30 INT_R_X7Y30/SL1BEG1 INT_R_X7Y30/SR1END1 INT_R_X7Y31/BYP_BOUNCE_N3_2 INT_R_X7Y31/EL1BEG3 INT_R_X7Y31/IMUX18 INT_R_X7Y31/IMUX2 INT_R_X7Y31/NL1BEG0 INT_R_X7Y31/NL1END_S3_0 INT_R_X7Y31/SR1BEG1 INT_R_X7Y31/WR1END1 INT_R_X7Y32/EL1BEG2 INT_R_X7Y32/EL1BEG3 INT_R_X7Y32/EL1BEG_N3 INT_R_X7Y32/IMUX16 INT_R_X7Y32/IMUX21 INT_R_X7Y32/IMUX32 INT_R_X7Y32/NL1BEG_N3 INT_R_X7Y32/NL1END0 INT_R_X7Y32/NR1BEG0 INT_R_X7Y32/NR1BEG3 INT_R_X7Y33/EE2BEG3 INT_R_X7Y33/EL1BEG_N3 INT_R_X7Y33/IMUX17 INT_R_X7Y33/IMUX30 INT_R_X7Y33/IMUX6 INT_R_X7Y33/NR1BEG3 INT_R_X7Y33/NR1END0 INT_R_X7Y33/NR1END3 INT_R_X7Y34/EL1BEG2 INT_R_X7Y34/IMUX22 INT_R_X7Y34/IMUX46 INT_R_X7Y34/IMUX7 INT_R_X7Y34/NR1END3 INT_R_X9Y27/WR1END3 INT_R_X9Y27/WW2BEG2 INT_R_X9Y30/WL1BEG0 INT_R_X9Y30/WR1END2 INT_R_X9Y33/EE2END3 INT_R_X9Y33/ER1BEG_S0 INT_R_X9Y34/ER1BEG0 VBRK_X29Y29/VBRK_WR1END3 VBRK_X29Y32/VBRK_WR1END2 VBRK_X29Y36/VBRK_ER1BEG0 VBRK_X34Y29/VBRK_WW4END1 VBRK_X34Y33/VBRK_ER1BEG1 VBRK_X34Y34/VBRK_EE2BEG0 VBRK_X34Y34/VBRK_NE2A0 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y21/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y27/INT_L.WR1END2->>IMUX_L27 INT_L_X10Y27/INT_L.WR1END2->>IMUX_L43 INT_L_X10Y27/INT_L.WR1END2->>NN2BEG2 INT_L_X10Y27/INT_L.WR1END2->>WR1BEG3 INT_L_X10Y29/INT_L.NN2END2->>IMUX_L13 INT_L_X10Y29/INT_L.NN2END2->>NL1BEG1 INT_L_X10Y30/INT_L.NL1END1->>IMUX_L34 INT_L_X10Y30/INT_L.NL1END1->>IMUX_L9 INT_L_X10Y30/INT_L.NL1END1->>NR1BEG1 INT_L_X10Y30/INT_L.NL1END1->>WR1BEG2 INT_L_X10Y31/INT_L.NR1END1->>EL1BEG0 INT_L_X10Y31/INT_L.NR1END1->>IMUX_L10 INT_L_X10Y34/INT_L.ER1END0->>IMUX_L24 INT_L_X12Y31/INT_L.ER1END1->>EE2BEG1 INT_L_X12Y31/INT_L.ER1END1->>IMUX_L35 INT_L_X12Y31/INT_L.ER1END1->>SE2BEG1 INT_L_X12Y32/INT_L.NE2END0->>EL1BEG_N3 INT_L_X12Y32/INT_L.NE2END0->>IMUX_L17 INT_L_X12Y32/INT_L.NE2END0->>NR1BEG0 INT_L_X12Y33/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X12Y33/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X12Y33/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X12Y33/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X12Y33/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X12Y33/INT_L.NR1END0->>EL1BEG_N3 INT_L_X12Y33/INT_L.NR1END0->>NL1BEG_N3 INT_L_X12Y34/INT_L.NR1END3->>IMUX_L14 INT_L_X12Y34/INT_L.NR1END3->>IMUX_L31 INT_L_X14Y31/INT_L.EE2END1->>IMUX_L27 INT_L_X8Y30/INT_L.WL1END0->>IMUX_L32 INT_L_X8Y30/INT_L.WL1END0->>NL1BEG0 INT_L_X8Y31/INT_L.EL1END3->>IMUX_L15 INT_L_X8Y31/INT_L.EL1END3->>IMUX_L38 INT_L_X8Y31/INT_L.NL1END0->>WR1BEG1 INT_L_X8Y32/INT_L.EL1END2->>IMUX_L35 INT_L_X8Y32/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y34/INT_L.EL1END2->>IMUX_L36 INT_L_X8Y34/INT_L.EL1END2->>IMUX_L44 INT_R_X11Y27/INT_R.WW4END1->>WR1BEG2 INT_R_X11Y31/INT_R.EL1END0->>ER1BEG1 INT_R_X11Y31/INT_R.EL1END0->>NE2BEG0 INT_R_X11Y31/INT_R.EL1END0->>NR1BEG0 INT_R_X11Y32/INT_R.NL1BEG_N3->>IMUX45 INT_R_X11Y32/INT_R.NR1END0->>EE2BEG0 INT_R_X11Y32/INT_R.NR1END0->>IMUX41 INT_R_X11Y32/INT_R.NR1END0->>NL1BEG_N3 INT_R_X13Y30/INT_R.SE2END1->>IMUX2 INT_R_X13Y31/INT_R.EL1END3->>IMUX29 INT_R_X13Y31/INT_R.EL1END3->>IMUX7 INT_R_X13Y32/INT_R.EE2END0->>IMUX25 INT_R_X13Y32/INT_R.EE2END0->>IMUX33 INT_R_X13Y32/INT_R.EL1END3->>IMUX15 INT_R_X13Y32/INT_R.EL1END3->>IMUX22 INT_R_X13Y32/INT_R.EL1END3->>IMUX38 INT_R_X15Y21/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X15Y27/INT_R.NN6END1->>WW4BEG1 INT_R_X7Y27/INT_R.SR1END_N3_3->>IMUX24 INT_R_X7Y27/INT_R.WW2END2->>IMUX22 INT_R_X7Y27/INT_R.WW2END2->>NL1BEG2 INT_R_X7Y27/INT_R.WW2END2->>SR1BEG3 INT_R_X7Y28/INT_R.NL1END2->>IMUX12 INT_R_X7Y29/INT_R.SL1END1->>IMUX34 INT_R_X7Y29/INT_R.SL1END1->>IMUX42 INT_R_X7Y30/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y30/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X7Y30/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y30/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X7Y30/INT_R.SR1END1->>BYP_ALT2 INT_R_X7Y30/INT_R.SR1END1->>FAN_ALT7 INT_R_X7Y30/INT_R.SR1END1->>IMUX12 INT_R_X7Y30/INT_R.SR1END1->>SL1BEG1 INT_R_X7Y31/INT_R.WR1END1->>IMUX18 INT_R_X7Y31/INT_R.WR1END1->>IMUX2 INT_R_X7Y31/INT_R.WR1END1->>NL1BEG0 INT_R_X7Y31/INT_R.WR1END1->>SR1BEG1 INT_R_X7Y32/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y32/INT_R.NL1BEG_N3->>IMUX21 INT_R_X7Y32/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y32/INT_R.NL1END0->>EL1BEG_N3 INT_R_X7Y32/INT_R.NL1END0->>IMUX16 INT_R_X7Y32/INT_R.NL1END0->>IMUX32 INT_R_X7Y32/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y32/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y33/INT_R.NR1END0->>EL1BEG_N3 INT_R_X7Y33/INT_R.NR1END0->>IMUX17 INT_R_X7Y33/INT_R.NR1END3->>EE2BEG3 INT_R_X7Y33/INT_R.NR1END3->>IMUX30 INT_R_X7Y33/INT_R.NR1END3->>IMUX6 INT_R_X7Y33/INT_R.NR1END3->>NR1BEG3 INT_R_X7Y34/INT_R.NR1END3->>EL1BEG2 INT_R_X7Y34/INT_R.NR1END3->>IMUX22 INT_R_X7Y34/INT_R.NR1END3->>IMUX46 INT_R_X7Y34/INT_R.NR1END3->>IMUX7 INT_R_X9Y27/INT_R.WR1END3->>WW2BEG2 INT_R_X9Y30/INT_R.WR1END2->>WL1BEG0 INT_R_X9Y33/INT_R.EE2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 56, 

multiplier_16x16bit_pipelined/mr[12] - 
wires: CLBLL_L_X12Y29/CLBLL_WW2A0 CLBLL_L_X12Y31/CLBLL_WR1END2 CLBLL_L_X12Y32/CLBLL_EE2BEG1 CLBLL_L_X12Y32/CLBLL_IMUX24 CLBLL_L_X12Y32/CLBLL_LL_B5 CLBLL_L_X12Y33/CLBLL_IMUX19 CLBLL_L_X12Y33/CLBLL_IMUX3 CLBLL_L_X12Y33/CLBLL_L_A2 CLBLL_L_X12Y33/CLBLL_L_B2 CLBLL_L_X12Y34/CLBLL_IMUX19 CLBLL_L_X12Y34/CLBLL_IMUX35 CLBLL_L_X12Y34/CLBLL_LL_C6 CLBLL_L_X12Y34/CLBLL_L_B2 CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y22/CLBLL_L_BQ CLBLL_R_X13Y31/CLBLL_IMUX32 CLBLL_R_X13Y31/CLBLL_IMUX8 CLBLL_R_X13Y31/CLBLL_LL_A5 CLBLL_R_X13Y31/CLBLL_LL_C1 CLBLL_R_X13Y32/CLBLL_IMUX12 CLBLL_R_X13Y32/CLBLL_IMUX26 CLBLL_R_X13Y32/CLBLL_IMUX34 CLBLL_R_X13Y32/CLBLL_LL_B6 CLBLL_R_X13Y32/CLBLL_L_B4 CLBLL_R_X13Y32/CLBLL_L_C6 CLBLM_L_X10Y27/CLBLM_IMUX17 CLBLM_L_X10Y27/CLBLM_IMUX40 CLBLM_L_X10Y27/CLBLM_M_B3 CLBLM_L_X10Y27/CLBLM_M_D1 CLBLM_L_X10Y29/CLBLM_IMUX26 CLBLM_L_X10Y29/CLBLM_L_B4 CLBLM_L_X10Y30/CLBLM_IMUX20 CLBLM_L_X10Y30/CLBLM_L_C2 CLBLM_L_X10Y30/CLBLM_WW2A1 CLBLM_L_X8Y29/CLBLM_SW2A1 CLBLM_L_X8Y30/CLBLM_IMUX35 CLBLM_L_X8Y30/CLBLM_M_C6 CLBLM_L_X8Y30/CLBLM_WL1END0 CLBLM_L_X8Y31/CLBLM_IMUX12 CLBLM_L_X8Y31/CLBLM_M_B6 CLBLM_L_X8Y31/CLBLM_NW2A2 CLBLM_L_X8Y32/CLBLM_IMUX41 CLBLM_L_X8Y32/CLBLM_L_D1 CLBLM_L_X8Y32/CLBLM_NE2A2 CLBLM_L_X8Y34/CLBLM_IMUX41 CLBLM_L_X8Y34/CLBLM_L_D1 CLBLM_L_X8Y34/CLBLM_NE2A1 CLBLM_R_X11Y29/CLBLM_WW2A0 CLBLM_R_X11Y31/CLBLM_WR1END2 CLBLM_R_X11Y32/CLBLM_EE2BEG1 CLBLM_R_X11Y32/CLBLM_IMUX42 CLBLM_R_X11Y32/CLBLM_L_D6 CLBLM_R_X7Y27/CLBLM_IMUX18 CLBLM_R_X7Y27/CLBLM_M_B2 CLBLM_R_X7Y28/CLBLM_IMUX18 CLBLM_R_X7Y28/CLBLM_M_B2 CLBLM_R_X7Y29/CLBLM_IMUX36 CLBLM_R_X7Y29/CLBLM_L_D2 CLBLM_R_X7Y29/CLBLM_SW2A1 CLBLM_R_X7Y30/CLBLM_IMUX17 CLBLM_R_X7Y30/CLBLM_IMUX25 CLBLM_R_X7Y30/CLBLM_L_B5 CLBLM_R_X7Y30/CLBLM_M_B3 CLBLM_R_X7Y30/CLBLM_WL1END0 CLBLM_R_X7Y31/CLBLM_IMUX12 CLBLM_R_X7Y31/CLBLM_M_B6 CLBLM_R_X7Y31/CLBLM_NW2A2 CLBLM_R_X7Y32/CLBLM_IMUX25 CLBLM_R_X7Y32/CLBLM_L_B5 CLBLM_R_X7Y32/CLBLM_NE2A2 CLBLM_R_X7Y33/CLBLM_IMUX0 CLBLM_R_X7Y33/CLBLM_IMUX34 CLBLM_R_X7Y33/CLBLM_L_A3 CLBLM_R_X7Y33/CLBLM_L_C6 CLBLM_R_X7Y34/CLBLM_IMUX2 CLBLM_R_X7Y34/CLBLM_M_A2 CLBLM_R_X7Y34/CLBLM_NE2A1 DSP_R_X9Y30/DSP_WW2A1_0 HCLK_R_X37Y26/HCLK_NN6B1 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WW2A1 INT_L_X10Y27/IMUX_L17 INT_L_X10Y27/IMUX_L40 INT_L_X10Y27/SS2END0 INT_L_X10Y28/SS2A0 INT_L_X10Y29/IMUX_L26 INT_L_X10Y29/SS2BEG0 INT_L_X10Y29/WW2END0 INT_L_X10Y30/IMUX_L20 INT_L_X10Y30/SW2END1 INT_L_X10Y30/WW2BEG1 INT_L_X12Y29/WR1END1 INT_L_X12Y29/WW2BEG0 INT_L_X12Y31/NL1BEG0 INT_L_X12Y31/NL1END_S3_0 INT_L_X12Y31/NN2BEG1 INT_L_X12Y31/WR1BEG2 INT_L_X12Y31/WR1END1 INT_L_X12Y32/EE2A1 INT_L_X12Y32/IMUX_L24 INT_L_X12Y32/NL1END0 INT_L_X12Y32/NN2A1 INT_L_X12Y33/IMUX_L19 INT_L_X12Y33/IMUX_L3 INT_L_X12Y33/NN2END1 INT_L_X12Y33/NR1BEG1 INT_L_X12Y34/IMUX_L19 INT_L_X12Y34/IMUX_L35 INT_L_X12Y34/NR1END1 INT_L_X6Y33/NE2BEG1 INT_L_X6Y33/NW2END1 INT_L_X6Y34/NE2A1 INT_L_X8Y29/SW2A1 INT_L_X8Y30/IMUX_L35 INT_L_X8Y30/NW2BEG2 INT_L_X8Y30/SW2BEG1 INT_L_X8Y30/WL1BEG0 INT_L_X8Y30/WW2END1 INT_L_X8Y31/IMUX_L12 INT_L_X8Y31/NW2A2 INT_L_X8Y31/SL1END2 INT_L_X8Y32/FAN_ALT5 INT_L_X8Y32/FAN_BOUNCE5 INT_L_X8Y32/IMUX_L41 INT_L_X8Y32/NE2END2 INT_L_X8Y32/SL1BEG2 INT_L_X8Y34/IMUX_L41 INT_L_X8Y34/NE2END1 INT_R_X11Y29/WW2A0 INT_R_X11Y30/SW2A1 INT_R_X11Y31/NL1BEG1 INT_R_X11Y31/SW2BEG1 INT_R_X11Y31/WR1END2 INT_R_X11Y32/EE2BEG1 INT_R_X11Y32/IMUX42 INT_R_X11Y32/NL1END1 INT_R_X13Y22/LOGIC_OUTS1 INT_R_X13Y22/NN6BEG1 INT_R_X13Y23/NN6A1 INT_R_X13Y24/NN6B1 INT_R_X13Y25/NN6C1 INT_R_X13Y26/NN6D1 INT_R_X13Y27/NN6E1 INT_R_X13Y28/NL1BEG0 INT_R_X13Y28/NL1END_S3_0 INT_R_X13Y28/NN6END1 INT_R_X13Y29/NL1END0 INT_R_X13Y29/NN2BEG0 INT_R_X13Y29/WR1BEG1 INT_R_X13Y30/NN2A0 INT_R_X13Y30/NN2END_S2_0 INT_R_X13Y31/IMUX32 INT_R_X13Y31/IMUX8 INT_R_X13Y31/NN2END0 INT_R_X13Y31/WR1BEG1 INT_R_X13Y32/BYP_ALT4 INT_R_X13Y32/BYP_BOUNCE4 INT_R_X13Y32/EE2END1 INT_R_X13Y32/IMUX12 INT_R_X13Y32/IMUX26 INT_R_X13Y32/IMUX34 INT_R_X7Y27/IMUX18 INT_R_X7Y27/SL1END1 INT_R_X7Y28/IMUX18 INT_R_X7Y28/SL1BEG1 INT_R_X7Y28/SL1END1 INT_R_X7Y29/IMUX36 INT_R_X7Y29/SL1BEG1 INT_R_X7Y29/SR1END1 INT_R_X7Y29/SW2END1 INT_R_X7Y30/IMUX17 INT_R_X7Y30/IMUX25 INT_R_X7Y30/SR1BEG1 INT_R_X7Y30/WL1END0 INT_R_X7Y31/IMUX12 INT_R_X7Y31/NE2BEG2 INT_R_X7Y31/NL1BEG1 INT_R_X7Y31/NW2END2 INT_R_X7Y32/IMUX25 INT_R_X7Y32/NE2A2 INT_R_X7Y32/NL1END1 INT_R_X7Y32/NR1BEG1 INT_R_X7Y32/NW2BEG1 INT_R_X7Y33/GFAN0 INT_R_X7Y33/IMUX0 INT_R_X7Y33/IMUX34 INT_R_X7Y33/NE2BEG1 INT_R_X7Y33/NR1END1 INT_R_X7Y33/NW2A1 INT_R_X7Y34/IMUX2 INT_R_X7Y34/NE2A1 INT_R_X7Y34/NE2END1 INT_R_X9Y30/WW2A1 VBRK_X29Y32/VBRK_WW2A1 VBRK_X34Y31/VBRK_WW2A0 VBRK_X34Y33/VBRK_WR1END2 VBRK_X34Y34/VBRK_EE2BEG1 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y22/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y27/INT_L.SS2END0->>IMUX_L17 INT_L_X10Y27/INT_L.SS2END0->>IMUX_L40 INT_L_X10Y29/INT_L.WW2END0->>IMUX_L26 INT_L_X10Y29/INT_L.WW2END0->>SS2BEG0 INT_L_X10Y30/INT_L.SW2END1->>IMUX_L20 INT_L_X10Y30/INT_L.SW2END1->>WW2BEG1 INT_L_X12Y29/INT_L.WR1END1->>WW2BEG0 INT_L_X12Y31/INT_L.WR1END1->>NL1BEG0 INT_L_X12Y31/INT_L.WR1END1->>NN2BEG1 INT_L_X12Y31/INT_L.WR1END1->>WR1BEG2 INT_L_X12Y32/INT_L.NL1END0->>IMUX_L24 INT_L_X12Y33/INT_L.NN2END1->>IMUX_L19 INT_L_X12Y33/INT_L.NN2END1->>IMUX_L3 INT_L_X12Y33/INT_L.NN2END1->>NR1BEG1 INT_L_X12Y34/INT_L.NR1END1->>IMUX_L19 INT_L_X12Y34/INT_L.NR1END1->>IMUX_L35 INT_L_X6Y33/INT_L.NW2END1->>NE2BEG1 INT_L_X8Y30/INT_L.WW2END1->>IMUX_L35 INT_L_X8Y30/INT_L.WW2END1->>NW2BEG2 INT_L_X8Y30/INT_L.WW2END1->>SW2BEG1 INT_L_X8Y30/INT_L.WW2END1->>WL1BEG0 INT_L_X8Y31/INT_L.SL1END2->>IMUX_L12 INT_L_X8Y32/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y32/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X8Y32/INT_L.NE2END2->>FAN_ALT5 INT_L_X8Y32/INT_L.NE2END2->>SL1BEG2 INT_L_X8Y34/INT_L.NE2END1->>IMUX_L41 INT_R_X11Y31/INT_R.WR1END2->>NL1BEG1 INT_R_X11Y31/INT_R.WR1END2->>SW2BEG1 INT_R_X11Y32/INT_R.NL1END1->>EE2BEG1 INT_R_X11Y32/INT_R.NL1END1->>IMUX42 INT_R_X13Y22/INT_R.LOGIC_OUTS1->>NN6BEG1 INT_R_X13Y28/INT_R.NN6END1->>NL1BEG0 INT_R_X13Y29/INT_R.NL1END0->>NN2BEG0 INT_R_X13Y29/INT_R.NL1END0->>WR1BEG1 INT_R_X13Y31/INT_R.NN2END0->>IMUX32 INT_R_X13Y31/INT_R.NN2END0->>IMUX8 INT_R_X13Y31/INT_R.NN2END0->>WR1BEG1 INT_R_X13Y32/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y32/INT_R.BYP_BOUNCE4->>IMUX12 INT_R_X13Y32/INT_R.EE2END1->>BYP_ALT4 INT_R_X13Y32/INT_R.EE2END1->>IMUX26 INT_R_X13Y32/INT_R.EE2END1->>IMUX34 INT_R_X7Y27/INT_R.SL1END1->>IMUX18 INT_R_X7Y28/INT_R.SL1END1->>IMUX18 INT_R_X7Y28/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y29/INT_R.SR1END1->>IMUX36 INT_R_X7Y29/INT_R.SW2END1->>SL1BEG1 INT_R_X7Y30/INT_R.WL1END0->>IMUX17 INT_R_X7Y30/INT_R.WL1END0->>IMUX25 INT_R_X7Y30/INT_R.WL1END0->>SR1BEG1 INT_R_X7Y31/INT_R.NW2END2->>IMUX12 INT_R_X7Y31/INT_R.NW2END2->>NE2BEG2 INT_R_X7Y31/INT_R.NW2END2->>NL1BEG1 INT_R_X7Y32/INT_R.NL1END1->>IMUX25 INT_R_X7Y32/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y32/INT_R.NL1END1->>NW2BEG1 INT_R_X7Y33/INT_R.GFAN0->>IMUX0 INT_R_X7Y33/INT_R.NR1END1->>GFAN0 INT_R_X7Y33/INT_R.NR1END1->>IMUX34 INT_R_X7Y33/INT_R.NR1END1->>NE2BEG1 INT_R_X7Y34/INT_R.NE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 31, 

multiplier_16x16bit_pipelined/mr[13] - 
wires: CLBLL_L_X12Y25/CLBLL_WW2END0 CLBLL_L_X12Y31/CLBLL_IMUX12 CLBLL_L_X12Y31/CLBLL_LL_B6 CLBLL_L_X12Y31/CLBLL_SE2A2 CLBLL_L_X12Y32/CLBLL_IMUX12 CLBLL_L_X12Y32/CLBLL_IMUX28 CLBLL_L_X12Y32/CLBLL_LL_B6 CLBLL_L_X12Y32/CLBLL_LL_C4 CLBLL_L_X12Y33/CLBLL_EE2A2 CLBLL_L_X12Y33/CLBLL_IMUX26 CLBLL_L_X12Y33/CLBLL_IMUX4 CLBLL_L_X12Y33/CLBLL_IMUX9 CLBLL_L_X12Y33/CLBLL_LL_A6 CLBLL_L_X12Y33/CLBLL_L_A5 CLBLL_L_X12Y33/CLBLL_L_B4 CLBLL_L_X12Y34/CLBLL_IMUX16 CLBLL_L_X12Y34/CLBLL_IMUX23 CLBLL_L_X12Y34/CLBLL_IMUX29 CLBLL_L_X12Y34/CLBLL_IMUX7 CLBLL_L_X12Y34/CLBLL_LL_A1 CLBLL_L_X12Y34/CLBLL_LL_C2 CLBLL_L_X12Y34/CLBLL_L_B3 CLBLL_L_X12Y34/CLBLL_L_C3 CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y25/CLBLL_L_AQ CLBLL_R_X13Y31/CLBLL_IMUX11 CLBLL_R_X13Y31/CLBLL_IMUX22 CLBLL_R_X13Y31/CLBLL_IMUX47 CLBLL_R_X13Y31/CLBLL_LL_A4 CLBLL_R_X13Y31/CLBLL_LL_C3 CLBLL_R_X13Y31/CLBLL_LL_D5 CLBLL_R_X13Y32/CLBLL_IMUX17 CLBLL_R_X13Y32/CLBLL_IMUX19 CLBLL_R_X13Y32/CLBLL_IMUX23 CLBLL_R_X13Y32/CLBLL_LL_B3 CLBLL_R_X13Y32/CLBLL_L_B2 CLBLL_R_X13Y32/CLBLL_L_C3 CLBLL_R_X13Y33/CLBLL_IMUX16 CLBLL_R_X13Y33/CLBLL_IMUX24 CLBLL_R_X13Y33/CLBLL_IMUX3 CLBLL_R_X13Y33/CLBLL_IMUX41 CLBLL_R_X13Y33/CLBLL_LL_B5 CLBLL_R_X13Y33/CLBLL_L_A2 CLBLL_R_X13Y33/CLBLL_L_B3 CLBLL_R_X13Y33/CLBLL_L_D1 CLBLM_L_X10Y27/CLBLM_IMUX2 CLBLM_L_X10Y27/CLBLM_IMUX21 CLBLM_L_X10Y27/CLBLM_IMUX22 CLBLM_L_X10Y27/CLBLM_IMUX24 CLBLM_L_X10Y27/CLBLM_IMUX42 CLBLM_L_X10Y27/CLBLM_IMUX44 CLBLM_L_X10Y27/CLBLM_L_C4 CLBLM_L_X10Y27/CLBLM_L_D6 CLBLM_L_X10Y27/CLBLM_M_A2 CLBLM_L_X10Y27/CLBLM_M_B5 CLBLM_L_X10Y27/CLBLM_M_C3 CLBLM_L_X10Y27/CLBLM_M_D4 CLBLM_L_X10Y28/CLBLM_IMUX10 CLBLM_L_X10Y28/CLBLM_L_A4 CLBLM_L_X10Y29/CLBLM_IMUX16 CLBLM_L_X10Y29/CLBLM_IMUX20 CLBLM_L_X10Y29/CLBLM_IMUX5 CLBLM_L_X10Y29/CLBLM_L_A6 CLBLM_L_X10Y29/CLBLM_L_B3 CLBLM_L_X10Y29/CLBLM_L_C2 CLBLM_L_X10Y30/CLBLM_EL1BEG3 CLBLM_L_X10Y30/CLBLM_IMUX23 CLBLM_L_X10Y30/CLBLM_IMUX39 CLBLM_L_X10Y30/CLBLM_L_C3 CLBLM_L_X10Y30/CLBLM_L_D3 CLBLM_L_X10Y30/CLBLM_WW2A3 CLBLM_L_X10Y33/CLBLM_IMUX36 CLBLM_L_X10Y33/CLBLM_L_D2 CLBLM_L_X10Y33/CLBLM_SE2A2 CLBLM_L_X8Y29/CLBLM_SW2A3 CLBLM_L_X8Y30/CLBLM_IMUX26 CLBLM_L_X8Y30/CLBLM_IMUX31 CLBLM_L_X8Y30/CLBLM_IMUX47 CLBLM_L_X8Y30/CLBLM_L_B4 CLBLM_L_X8Y30/CLBLM_M_C5 CLBLM_L_X8Y30/CLBLM_M_D5 CLBLM_L_X8Y30/CLBLM_WL1END2 CLBLM_L_X8Y31/CLBLM_IMUX24 CLBLM_L_X8Y31/CLBLM_M_B5 CLBLM_L_X8Y32/CLBLM_IMUX15 CLBLM_L_X8Y32/CLBLM_IMUX39 CLBLM_L_X8Y32/CLBLM_IMUX47 CLBLM_L_X8Y32/CLBLM_L_D3 CLBLM_L_X8Y32/CLBLM_M_B1 CLBLM_L_X8Y32/CLBLM_M_D5 CLBLM_L_X8Y32/CLBLM_NW2A3 CLBLM_L_X8Y33/CLBLM_IMUX23 CLBLM_L_X8Y33/CLBLM_L_C3 CLBLM_L_X8Y34/CLBLM_IMUX46 CLBLM_L_X8Y34/CLBLM_L_D5 CLBLM_L_X8Y34/CLBLM_WR1END0 CLBLM_R_X11Y25/CLBLM_WW2END0 CLBLM_R_X11Y30/CLBLM_IMUX16 CLBLM_R_X11Y30/CLBLM_L_B3 CLBLM_R_X11Y31/CLBLM_SE2A2 CLBLM_R_X11Y32/CLBLM_IMUX13 CLBLM_R_X11Y32/CLBLM_IMUX37 CLBLM_R_X11Y32/CLBLM_IMUX5 CLBLM_R_X11Y32/CLBLM_L_A6 CLBLM_R_X11Y32/CLBLM_L_B6 CLBLM_R_X11Y32/CLBLM_L_D4 CLBLM_R_X11Y33/CLBLM_EE2A2 CLBLM_R_X7Y27/CLBLM_IMUX15 CLBLM_R_X7Y27/CLBLM_IMUX2 CLBLM_R_X7Y27/CLBLM_M_A2 CLBLM_R_X7Y27/CLBLM_M_B1 CLBLM_R_X7Y28/CLBLM_IMUX15 CLBLM_R_X7Y28/CLBLM_IMUX22 CLBLM_R_X7Y28/CLBLM_M_B1 CLBLM_R_X7Y28/CLBLM_M_C3 CLBLM_R_X7Y29/CLBLM_IMUX39 CLBLM_R_X7Y29/CLBLM_L_D3 CLBLM_R_X7Y29/CLBLM_SW2A3 CLBLM_R_X7Y30/CLBLM_IMUX13 CLBLM_R_X7Y30/CLBLM_IMUX15 CLBLM_R_X7Y30/CLBLM_IMUX2 CLBLM_R_X7Y30/CLBLM_IMUX31 CLBLM_R_X7Y30/CLBLM_L_B6 CLBLM_R_X7Y30/CLBLM_M_A2 CLBLM_R_X7Y30/CLBLM_M_B1 CLBLM_R_X7Y30/CLBLM_M_C5 CLBLM_R_X7Y30/CLBLM_WL1END2 CLBLM_R_X7Y31/CLBLM_IMUX27 CLBLM_R_X7Y31/CLBLM_M_B4 CLBLM_R_X7Y32/CLBLM_IMUX10 CLBLM_R_X7Y32/CLBLM_IMUX14 CLBLM_R_X7Y32/CLBLM_L_A4 CLBLM_R_X7Y32/CLBLM_L_B1 CLBLM_R_X7Y32/CLBLM_NW2A3 CLBLM_R_X7Y33/CLBLM_IMUX20 CLBLM_R_X7Y33/CLBLM_IMUX3 CLBLM_R_X7Y33/CLBLM_L_A2 CLBLM_R_X7Y33/CLBLM_L_C2 CLBLM_R_X7Y34/CLBLM_IMUX8 CLBLM_R_X7Y34/CLBLM_M_A5 CLBLM_R_X7Y34/CLBLM_WR1END0 DSP_R_X9Y30/DSP_EL1BEG3_0 DSP_R_X9Y30/DSP_SE2A2_3 DSP_R_X9Y30/DSP_WW2A3_0 INT_INTERFACE_R_X9Y30/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_SE2A2 INT_L_X10Y26/NL1BEG0 INT_L_X10Y26/NL1END_S3_0 INT_L_X10Y26/NN2BEG1 INT_L_X10Y26/NW2END1 INT_L_X10Y27/BYP_ALT0 INT_L_X10Y27/BYP_ALT1 INT_L_X10Y27/BYP_BOUNCE0 INT_L_X10Y27/BYP_BOUNCE1 INT_L_X10Y27/GFAN1 INT_L_X10Y27/IMUX_L2 INT_L_X10Y27/IMUX_L21 INT_L_X10Y27/IMUX_L22 INT_L_X10Y27/IMUX_L24 INT_L_X10Y27/IMUX_L42 INT_L_X10Y27/IMUX_L44 INT_L_X10Y27/NL1END0 INT_L_X10Y27/NN2A1 INT_L_X10Y28/IMUX_L10 INT_L_X10Y28/NL1BEG0 INT_L_X10Y28/NL1END_S3_0 INT_L_X10Y28/NN2END1 INT_L_X10Y29/BYP_ALT0 INT_L_X10Y29/BYP_ALT5 INT_L_X10Y29/BYP_BOUNCE0 INT_L_X10Y29/BYP_BOUNCE5 INT_L_X10Y29/IMUX_L16 INT_L_X10Y29/IMUX_L20 INT_L_X10Y29/IMUX_L5 INT_L_X10Y29/NE2BEG0 INT_L_X10Y29/NL1END0 INT_L_X10Y29/NN2BEG0 INT_L_X10Y30/EL1END3 INT_L_X10Y30/IMUX_L23 INT_L_X10Y30/IMUX_L39 INT_L_X10Y30/NE2A0 INT_L_X10Y30/NN2A0 INT_L_X10Y30/NN2END_S2_0 INT_L_X10Y30/WW2BEG3 INT_L_X10Y31/NN2END0 INT_L_X10Y32/SE2A2 INT_L_X10Y33/EE2BEG2 INT_L_X10Y33/IMUX_L36 INT_L_X10Y33/SE2BEG2 INT_L_X10Y33/SE2END2 INT_L_X12Y25/WW2A0 INT_L_X12Y31/EL1BEG1 INT_L_X12Y31/IMUX_L12 INT_L_X12Y31/SE2END2 INT_L_X12Y32/ER1BEG3 INT_L_X12Y32/IMUX_L12 INT_L_X12Y32/IMUX_L28 INT_L_X12Y32/SL1END2 INT_L_X12Y33/EE2END2 INT_L_X12Y33/EL1BEG1 INT_L_X12Y33/IMUX_L26 INT_L_X12Y33/IMUX_L4 INT_L_X12Y33/IMUX_L9 INT_L_X12Y33/NL1BEG0 INT_L_X12Y33/NL1END_S3_0 INT_L_X12Y33/NR1BEG2 INT_L_X12Y33/NW2END1 INT_L_X12Y33/SL1BEG2 INT_L_X12Y34/BYP_ALT3 INT_L_X12Y34/BYP_BOUNCE3 INT_L_X12Y34/IMUX_L16 INT_L_X12Y34/IMUX_L23 INT_L_X12Y34/IMUX_L29 INT_L_X12Y34/IMUX_L7 INT_L_X12Y34/NL1END0 INT_L_X12Y34/NR1END2 INT_L_X12Y35/BYP_BOUNCE_N3_3 INT_L_X8Y29/SW2A3 INT_L_X8Y30/ER1BEG_S0 INT_L_X8Y30/IMUX_L26 INT_L_X8Y30/IMUX_L31 INT_L_X8Y30/IMUX_L47 INT_L_X8Y30/SR1BEG_S0 INT_L_X8Y30/SW2BEG3 INT_L_X8Y30/WL1BEG2 INT_L_X8Y30/WW2END3 INT_L_X8Y31/ER1BEG0 INT_L_X8Y31/IMUX_L24 INT_L_X8Y31/NL1BEG_N3 INT_L_X8Y31/NN2BEG3 INT_L_X8Y31/NR1BEG3 INT_L_X8Y31/NW2BEG3 INT_L_X8Y31/WW2END_N0_3 INT_L_X8Y32/IMUX_L15 INT_L_X8Y32/IMUX_L39 INT_L_X8Y32/IMUX_L47 INT_L_X8Y32/NN2A3 INT_L_X8Y32/NR1END3 INT_L_X8Y32/NW2A3 INT_L_X8Y33/IMUX_L23 INT_L_X8Y33/NN2END3 INT_L_X8Y33/NR1BEG3 INT_L_X8Y33/WR1BEG_S0 INT_L_X8Y34/EL1BEG2 INT_L_X8Y34/IMUX_L46 INT_L_X8Y34/NR1END3 INT_L_X8Y34/WR1BEG0 INT_R_X11Y25/NW2BEG1 INT_R_X11Y25/WW2END0 INT_R_X11Y26/NW2A1 INT_R_X11Y29/NE2END_S3_0 INT_R_X11Y30/IMUX16 INT_R_X11Y30/NE2END0 INT_R_X11Y31/SE2A2 INT_R_X11Y32/IMUX13 INT_R_X11Y32/IMUX37 INT_R_X11Y32/IMUX5 INT_R_X11Y32/SE2BEG2 INT_R_X11Y32/SE2END2 INT_R_X11Y33/EE2A2 INT_R_X13Y25/LOGIC_OUTS0 INT_R_X13Y25/WW2BEG0 INT_R_X13Y31/EL1END1 INT_R_X13Y31/IMUX11 INT_R_X13Y31/IMUX22 INT_R_X13Y31/IMUX47 INT_R_X13Y31/NR1BEG1 INT_R_X13Y31/SL1END3 INT_R_X13Y32/ER1END3 INT_R_X13Y32/GFAN0 INT_R_X13Y32/IMUX17 INT_R_X13Y32/IMUX19 INT_R_X13Y32/IMUX23 INT_R_X13Y32/NL1BEG0 INT_R_X13Y32/NL1END_S3_0 INT_R_X13Y32/NR1END1 INT_R_X13Y32/NW2BEG1 INT_R_X13Y32/SL1BEG3 INT_R_X13Y33/EL1END1 INT_R_X13Y33/ER1END_N3_3 INT_R_X13Y33/IMUX16 INT_R_X13Y33/IMUX24 INT_R_X13Y33/IMUX3 INT_R_X13Y33/IMUX41 INT_R_X13Y33/NL1END0 INT_R_X13Y33/NW2A1 INT_R_X7Y27/IMUX15 INT_R_X7Y27/IMUX2 INT_R_X7Y27/SL1END3 INT_R_X7Y27/SR1BEG_S0 INT_R_X7Y28/IMUX15 INT_R_X7Y28/IMUX22 INT_R_X7Y28/SL1BEG3 INT_R_X7Y28/SL1END3 INT_R_X7Y29/IMUX39 INT_R_X7Y29/SL1BEG3 INT_R_X7Y29/SW2END3 INT_R_X7Y30/BYP_ALT3 INT_R_X7Y30/BYP_BOUNCE3 INT_R_X7Y30/FAN_ALT1 INT_R_X7Y30/FAN_BOUNCE1 INT_R_X7Y30/IMUX13 INT_R_X7Y30/IMUX15 INT_R_X7Y30/IMUX2 INT_R_X7Y30/IMUX31 INT_R_X7Y30/NL1BEG2 INT_R_X7Y30/SW2END_N0_3 INT_R_X7Y30/WL1END2 INT_R_X7Y31/BYP_BOUNCE_N3_3 INT_R_X7Y31/IMUX27 INT_R_X7Y31/NL1END2 INT_R_X7Y32/FAN_ALT1 INT_R_X7Y32/FAN_BOUNCE1 INT_R_X7Y32/IMUX10 INT_R_X7Y32/IMUX14 INT_R_X7Y32/NL1BEG2 INT_R_X7Y32/NW2END3 INT_R_X7Y33/IMUX20 INT_R_X7Y33/IMUX3 INT_R_X7Y33/NL1END2 INT_R_X7Y33/WR1END_S1_0 INT_R_X7Y34/IMUX8 INT_R_X7Y34/WR1END0 INT_R_X9Y30/EL1BEG3 INT_R_X9Y30/WW2A3 INT_R_X9Y31/EL1BEG_N3 INT_R_X9Y31/ER1END0 INT_R_X9Y33/SE2A2 INT_R_X9Y34/EL1END2 INT_R_X9Y34/SE2BEG2 VBRK_X29Y32/VBRK_EL1BEG3 VBRK_X29Y32/VBRK_WW2A3 VBRK_X29Y35/VBRK_SE2A2 VBRK_X34Y27/VBRK_WW2END0 VBRK_X34Y33/VBRK_SE2A2 VBRK_X34Y35/VBRK_EE2A2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y26/INT_L.NW2END1->>NL1BEG0 INT_L_X10Y26/INT_L.NW2END1->>NN2BEG1 INT_L_X10Y27/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y27/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y27/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X10Y27/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X10Y27/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X10Y27/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X10Y27/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X10Y27/INT_L.BYP_BOUNCE1->>IMUX_L21 INT_L_X10Y27/INT_L.GFAN1->>IMUX_L22 INT_L_X10Y27/INT_L.NL1END0->>BYP_ALT0 INT_L_X10Y27/INT_L.NL1END0->>IMUX_L24 INT_L_X10Y28/INT_L.NN2END1->>IMUX_L10 INT_L_X10Y28/INT_L.NN2END1->>NL1BEG0 INT_L_X10Y29/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y29/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y29/INT_L.BYP_BOUNCE0->>BYP_ALT5 INT_L_X10Y29/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X10Y29/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X10Y29/INT_L.NL1END0->>BYP_ALT0 INT_L_X10Y29/INT_L.NL1END0->>IMUX_L16 INT_L_X10Y29/INT_L.NL1END0->>NE2BEG0 INT_L_X10Y29/INT_L.NL1END0->>NN2BEG0 INT_L_X10Y30/INT_L.EL1END3->>IMUX_L23 INT_L_X10Y30/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X10Y30/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X10Y33/INT_L.SE2END2->>EE2BEG2 INT_L_X10Y33/INT_L.SE2END2->>IMUX_L36 INT_L_X10Y33/INT_L.SE2END2->>SE2BEG2 INT_L_X12Y31/INT_L.SE2END2->>EL1BEG1 INT_L_X12Y31/INT_L.SE2END2->>IMUX_L12 INT_L_X12Y32/INT_L.SL1END2->>ER1BEG3 INT_L_X12Y32/INT_L.SL1END2->>IMUX_L12 INT_L_X12Y32/INT_L.SL1END2->>IMUX_L28 INT_L_X12Y33/INT_L.EE2END2->>EL1BEG1 INT_L_X12Y33/INT_L.EE2END2->>IMUX_L4 INT_L_X12Y33/INT_L.EE2END2->>NR1BEG2 INT_L_X12Y33/INT_L.EE2END2->>SL1BEG2 INT_L_X12Y33/INT_L.NW2END1->>IMUX_L26 INT_L_X12Y33/INT_L.NW2END1->>IMUX_L9 INT_L_X12Y33/INT_L.NW2END1->>NL1BEG0 INT_L_X12Y34/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X12Y34/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X12Y34/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X12Y34/INT_L.NL1END0->>IMUX_L16 INT_L_X12Y34/INT_L.NR1END2->>BYP_ALT3 INT_L_X12Y34/INT_L.NR1END2->>IMUX_L29 INT_L_X8Y30/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X8Y30/INT_L.WW2END3->>ER1BEG_S0 INT_L_X8Y30/INT_L.WW2END3->>IMUX_L31 INT_L_X8Y30/INT_L.WW2END3->>IMUX_L47 INT_L_X8Y30/INT_L.WW2END3->>SR1BEG_S0 INT_L_X8Y30/INT_L.WW2END3->>SW2BEG3 INT_L_X8Y30/INT_L.WW2END3->>WL1BEG2 INT_L_X8Y31/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X8Y31/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y31/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X8Y31/INT_L.WW2END_N0_3->>IMUX_L24 INT_L_X8Y31/INT_L.WW2END_N0_3->>NL1BEG_N3 INT_L_X8Y32/INT_L.NR1END3->>IMUX_L15 INT_L_X8Y32/INT_L.NR1END3->>IMUX_L39 INT_L_X8Y32/INT_L.NR1END3->>IMUX_L47 INT_L_X8Y33/INT_L.NN2END3->>IMUX_L23 INT_L_X8Y33/INT_L.NN2END3->>NR1BEG3 INT_L_X8Y33/INT_L.NN2END3->>WR1BEG_S0 INT_L_X8Y34/INT_L.NR1END3->>EL1BEG2 INT_L_X8Y34/INT_L.NR1END3->>IMUX_L46 INT_R_X11Y25/INT_R.WW2END0->>NW2BEG1 INT_R_X11Y30/INT_R.NE2END0->>IMUX16 INT_R_X11Y32/INT_R.SE2END2->>IMUX13 INT_R_X11Y32/INT_R.SE2END2->>IMUX37 INT_R_X11Y32/INT_R.SE2END2->>IMUX5 INT_R_X11Y32/INT_R.SE2END2->>SE2BEG2 INT_R_X13Y25/INT_R.LOGIC_OUTS0->>WW2BEG0 INT_R_X13Y31/INT_R.EL1END1->>IMUX11 INT_R_X13Y31/INT_R.EL1END1->>NR1BEG1 INT_R_X13Y31/INT_R.SL1END3->>IMUX22 INT_R_X13Y31/INT_R.SL1END3->>IMUX47 INT_R_X13Y32/INT_R.ER1END3->>IMUX23 INT_R_X13Y32/INT_R.ER1END3->>SL1BEG3 INT_R_X13Y32/INT_R.GFAN0->>IMUX17 INT_R_X13Y32/INT_R.NR1END1->>GFAN0 INT_R_X13Y32/INT_R.NR1END1->>IMUX19 INT_R_X13Y32/INT_R.NR1END1->>NL1BEG0 INT_R_X13Y32/INT_R.NR1END1->>NW2BEG1 INT_R_X13Y33/INT_R.EL1END1->>IMUX3 INT_R_X13Y33/INT_R.EL1END1->>IMUX41 INT_R_X13Y33/INT_R.ER1END_N3_3->>IMUX16 INT_R_X13Y33/INT_R.NL1END0->>IMUX24 INT_R_X7Y27/INT_R.SL1END3->>IMUX15 INT_R_X7Y27/INT_R.SL1END3->>SR1BEG_S0 INT_R_X7Y27/INT_R.SR1BEG_S0->>IMUX2 INT_R_X7Y28/INT_R.SL1END3->>IMUX15 INT_R_X7Y28/INT_R.SL1END3->>IMUX22 INT_R_X7Y28/INT_R.SL1END3->>SL1BEG3 INT_R_X7Y29/INT_R.SW2END3->>IMUX39 INT_R_X7Y29/INT_R.SW2END3->>SL1BEG3 INT_R_X7Y30/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y30/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X7Y30/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X7Y30/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y30/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y30/INT_R.WL1END2->>BYP_ALT3 INT_R_X7Y30/INT_R.WL1END2->>FAN_ALT1 INT_R_X7Y30/INT_R.WL1END2->>IMUX13 INT_R_X7Y30/INT_R.WL1END2->>NL1BEG2 INT_R_X7Y31/INT_R.NL1END2->>IMUX27 INT_R_X7Y32/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y32/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X7Y32/INT_R.NW2END3->>FAN_ALT1 INT_R_X7Y32/INT_R.NW2END3->>IMUX14 INT_R_X7Y32/INT_R.NW2END3->>NL1BEG2 INT_R_X7Y33/INT_R.NL1END2->>IMUX20 INT_R_X7Y33/INT_R.NL1END2->>IMUX3 INT_R_X7Y34/INT_R.WR1END0->>IMUX8 INT_R_X9Y31/INT_R.ER1END0->>EL1BEG_N3 INT_R_X9Y34/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 64, 

multiplier_16x16bit_pipelined/mr[14] - 
wires: CLBLL_L_X12Y30/CLBLL_SW2A0 CLBLL_L_X12Y31/CLBLL_IMUX17 CLBLL_L_X12Y31/CLBLL_LL_B3 CLBLL_L_X12Y31/CLBLL_WL1END3 CLBLL_L_X12Y32/CLBLL_IMUX32 CLBLL_L_X12Y32/CLBLL_LL_C1 CLBLL_L_X12Y33/CLBLL_EE2A0 CLBLL_L_X12Y33/CLBLL_IMUX1 CLBLL_L_X12Y33/CLBLL_LL_A3 CLBLL_L_X12Y34/CLBLL_IMUX1 CLBLL_L_X12Y34/CLBLL_IMUX33 CLBLL_L_X12Y34/CLBLL_LL_A3 CLBLL_L_X12Y34/CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_IMUX40 CLBLL_R_X13Y31/CLBLL_LL_D1 CLBLL_R_X13Y33/CLBLL_IMUX0 CLBLL_R_X13Y33/CLBLL_IMUX17 CLBLL_R_X13Y33/CLBLL_IMUX25 CLBLL_R_X13Y33/CLBLL_IMUX39 CLBLL_R_X13Y33/CLBLL_LL_B3 CLBLL_R_X13Y33/CLBLL_L_A3 CLBLL_R_X13Y33/CLBLL_L_B5 CLBLL_R_X13Y33/CLBLL_L_D3 CLBLM_L_X10Y27/CLBLM_IMUX11 CLBLM_L_X10Y27/CLBLM_IMUX23 CLBLM_L_X10Y27/CLBLM_IMUX31 CLBLM_L_X10Y27/CLBLM_IMUX41 CLBLM_L_X10Y27/CLBLM_L_C3 CLBLM_L_X10Y27/CLBLM_L_D1 CLBLM_L_X10Y27/CLBLM_M_A4 CLBLM_L_X10Y27/CLBLM_M_C5 CLBLM_L_X10Y27/CLBLM_WR1END2 CLBLM_L_X10Y28/CLBLM_IMUX0 CLBLM_L_X10Y28/CLBLM_L_A3 CLBLM_L_X10Y29/CLBLM_IMUX33 CLBLM_L_X10Y29/CLBLM_IMUX9 CLBLM_L_X10Y29/CLBLM_L_A5 CLBLM_L_X10Y29/CLBLM_L_C1 CLBLM_L_X10Y30/CLBLM_IMUX41 CLBLM_L_X10Y30/CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_EE2A0 CLBLM_L_X10Y33/CLBLM_IMUX37 CLBLM_L_X10Y33/CLBLM_L_D4 CLBLM_L_X8Y27/CLBLM_WW2END1 CLBLM_L_X8Y28/CLBLM_WL1END0 CLBLM_L_X8Y30/CLBLM_EL1BEG0 CLBLM_L_X8Y30/CLBLM_IMUX16 CLBLM_L_X8Y30/CLBLM_IMUX40 CLBLM_L_X8Y30/CLBLM_L_B3 CLBLM_L_X8Y30/CLBLM_M_D1 CLBLM_L_X8Y30/CLBLM_WR1END3 CLBLM_L_X8Y32/CLBLM_EL1BEG0 CLBLM_L_X8Y32/CLBLM_IMUX24 CLBLM_L_X8Y32/CLBLM_IMUX40 CLBLM_L_X8Y32/CLBLM_M_B5 CLBLM_L_X8Y32/CLBLM_M_D1 CLBLM_L_X8Y33/CLBLM_IMUX21 CLBLM_L_X8Y33/CLBLM_L_C4 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y25/CLBLM_L_BQ CLBLM_R_X11Y30/CLBLM_IMUX25 CLBLM_R_X11Y30/CLBLM_L_B5 CLBLM_R_X11Y30/CLBLM_SW2A0 CLBLM_R_X11Y31/CLBLM_WL1END3 CLBLM_R_X11Y32/CLBLM_IMUX0 CLBLM_R_X11Y32/CLBLM_IMUX16 CLBLM_R_X11Y32/CLBLM_L_A3 CLBLM_R_X11Y32/CLBLM_L_B3 CLBLM_R_X11Y33/CLBLM_EE2A0 CLBLM_R_X7Y27/CLBLM_IMUX4 CLBLM_R_X7Y27/CLBLM_M_A6 CLBLM_R_X7Y27/CLBLM_WW2END1 CLBLM_R_X7Y28/CLBLM_IMUX32 CLBLM_R_X7Y28/CLBLM_M_C1 CLBLM_R_X7Y28/CLBLM_WL1END0 CLBLM_R_X7Y30/CLBLM_EL1BEG0 CLBLM_R_X7Y30/CLBLM_IMUX22 CLBLM_R_X7Y30/CLBLM_IMUX7 CLBLM_R_X7Y30/CLBLM_M_A1 CLBLM_R_X7Y30/CLBLM_M_C3 CLBLM_R_X7Y30/CLBLM_WR1END3 CLBLM_R_X7Y32/CLBLM_EL1BEG0 CLBLM_R_X7Y32/CLBLM_IMUX3 CLBLM_R_X7Y32/CLBLM_L_A2 DSP_R_X9Y25/DSP_WR1END2_2 DSP_R_X9Y30/DSP_EE2A0_3 INT_INTERFACE_R_X9Y27/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EE2A0 INT_L_X10Y25/NN2BEG1 INT_L_X10Y25/WL1END0 INT_L_X10Y26/NN2A1 INT_L_X10Y27/IMUX_L11 INT_L_X10Y27/IMUX_L23 INT_L_X10Y27/IMUX_L31 INT_L_X10Y27/IMUX_L41 INT_L_X10Y27/NL1BEG0 INT_L_X10Y27/NL1END_S3_0 INT_L_X10Y27/NN2END1 INT_L_X10Y27/WR1BEG2 INT_L_X10Y28/IMUX_L0 INT_L_X10Y28/NL1END0 INT_L_X10Y28/NR1BEG0 INT_L_X10Y29/IMUX_L33 INT_L_X10Y29/IMUX_L9 INT_L_X10Y29/NR1BEG0 INT_L_X10Y29/NR1END0 INT_L_X10Y30/IMUX_L41 INT_L_X10Y30/NR1END0 INT_L_X10Y32/NW2END_S0_0 INT_L_X10Y33/EE2BEG0 INT_L_X10Y33/EE2END0 INT_L_X10Y33/IMUX_L37 INT_L_X10Y33/NL1BEG_N3 INT_L_X10Y33/NW2END0 INT_L_X12Y30/SW2A0 INT_L_X12Y31/IMUX_L17 INT_L_X12Y31/SE2A0 INT_L_X12Y31/SL1END0 INT_L_X12Y31/SW2BEG0 INT_L_X12Y31/WL1BEG3 INT_L_X12Y32/IMUX_L32 INT_L_X12Y32/SE2BEG0 INT_L_X12Y32/SL1BEG0 INT_L_X12Y32/SL1END0 INT_L_X12Y32/WL1BEG_N3 INT_L_X12Y33/EE2END0 INT_L_X12Y33/IMUX_L1 INT_L_X12Y33/NE2BEG0 INT_L_X12Y33/NR1BEG0 INT_L_X12Y33/SL1BEG0 INT_L_X12Y34/IMUX_L1 INT_L_X12Y34/IMUX_L33 INT_L_X12Y34/NE2A0 INT_L_X12Y34/NR1END0 INT_L_X8Y27/WW2A1 INT_L_X8Y28/NN2BEG2 INT_L_X8Y28/NW2END2 INT_L_X8Y28/WL1BEG0 INT_L_X8Y29/EL1END_S3_0 INT_L_X8Y29/NN2A2 INT_L_X8Y30/EL1END0 INT_L_X8Y30/IMUX_L16 INT_L_X8Y30/IMUX_L40 INT_L_X8Y30/NN2END2 INT_L_X8Y30/WR1BEG3 INT_L_X8Y31/EL1END_S3_0 INT_L_X8Y32/EL1END0 INT_L_X8Y32/IMUX_L24 INT_L_X8Y32/IMUX_L40 INT_L_X8Y32/NR1BEG0 INT_L_X8Y33/EE2BEG0 INT_L_X8Y33/IMUX_L21 INT_L_X8Y33/NL1BEG_N3 INT_L_X8Y33/NR1END0 INT_R_X11Y25/LOGIC_OUTS1 INT_R_X11Y25/WL1BEG0 INT_R_X11Y30/IMUX25 INT_R_X11Y30/SW2END0 INT_R_X11Y31/WL1END3 INT_R_X11Y32/IMUX0 INT_R_X11Y32/IMUX16 INT_R_X11Y32/NW2BEG0 INT_R_X11Y32/WL1END_N1_3 INT_R_X11Y33/EE2A0 INT_R_X11Y33/NW2A0 INT_R_X13Y31/IMUX40 INT_R_X13Y31/SE2END0 INT_R_X13Y33/IMUX0 INT_R_X13Y33/IMUX17 INT_R_X13Y33/IMUX25 INT_R_X13Y33/IMUX39 INT_R_X13Y33/NE2END_S3_0 INT_R_X13Y33/SL1END0 INT_R_X13Y34/NE2END0 INT_R_X13Y34/SL1BEG0 INT_R_X7Y27/IMUX4 INT_R_X7Y27/WW2END1 INT_R_X7Y28/IMUX32 INT_R_X7Y28/NN2BEG1 INT_R_X7Y28/WL1END0 INT_R_X7Y29/NN2A1 INT_R_X7Y30/EL1BEG0 INT_R_X7Y30/IMUX22 INT_R_X7Y30/IMUX7 INT_R_X7Y30/NN2BEG1 INT_R_X7Y30/NN2END1 INT_R_X7Y30/WR1END3 INT_R_X7Y31/NN2A1 INT_R_X7Y32/EL1BEG0 INT_R_X7Y32/IMUX3 INT_R_X7Y32/NN2END1 INT_R_X9Y27/NW2BEG2 INT_R_X9Y27/WR1END2 INT_R_X9Y27/WW2BEG1 INT_R_X9Y28/NW2A2 INT_R_X9Y33/EE2A0 VBRK_X29Y29/VBRK_WR1END2 VBRK_X29Y35/VBRK_EE2A0 VBRK_X34Y32/VBRK_SW2A0 VBRK_X34Y33/VBRK_WL1END3 VBRK_X34Y35/VBRK_EE2A0 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y25/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y25/INT_L.WL1END0->>NN2BEG1 INT_L_X10Y27/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X10Y27/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X10Y27/INT_L.NN2END1->>IMUX_L11 INT_L_X10Y27/INT_L.NN2END1->>IMUX_L41 INT_L_X10Y27/INT_L.NN2END1->>NL1BEG0 INT_L_X10Y27/INT_L.NN2END1->>WR1BEG2 INT_L_X10Y28/INT_L.NL1END0->>IMUX_L0 INT_L_X10Y28/INT_L.NL1END0->>NR1BEG0 INT_L_X10Y29/INT_L.NR1END0->>IMUX_L33 INT_L_X10Y29/INT_L.NR1END0->>IMUX_L9 INT_L_X10Y29/INT_L.NR1END0->>NR1BEG0 INT_L_X10Y30/INT_L.NR1END0->>IMUX_L41 INT_L_X10Y33/INT_L.EE2END0->>EE2BEG0 INT_L_X10Y33/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X10Y33/INT_L.NW2END0->>NL1BEG_N3 INT_L_X12Y31/INT_L.SL1END0->>IMUX_L17 INT_L_X12Y31/INT_L.SL1END0->>SW2BEG0 INT_L_X12Y32/INT_L.SL1END0->>IMUX_L32 INT_L_X12Y32/INT_L.SL1END0->>SE2BEG0 INT_L_X12Y32/INT_L.SL1END0->>SL1BEG0 INT_L_X12Y32/INT_L.SL1END0->>WL1BEG_N3 INT_L_X12Y33/INT_L.EE2END0->>IMUX_L1 INT_L_X12Y33/INT_L.EE2END0->>NE2BEG0 INT_L_X12Y33/INT_L.EE2END0->>NR1BEG0 INT_L_X12Y33/INT_L.EE2END0->>SL1BEG0 INT_L_X12Y34/INT_L.NR1END0->>IMUX_L1 INT_L_X12Y34/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y28/INT_L.NW2END2->>NN2BEG2 INT_L_X8Y28/INT_L.NW2END2->>WL1BEG0 INT_L_X8Y30/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y30/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y30/INT_L.NN2END2->>WR1BEG3 INT_L_X8Y32/INT_L.EL1END0->>IMUX_L24 INT_L_X8Y32/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y32/INT_L.EL1END0->>NR1BEG0 INT_L_X8Y33/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X8Y33/INT_L.NR1END0->>EE2BEG0 INT_L_X8Y33/INT_L.NR1END0->>NL1BEG_N3 INT_R_X11Y25/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X11Y30/INT_R.SW2END0->>IMUX25 INT_R_X11Y32/INT_R.WL1END_N1_3->>IMUX0 INT_R_X11Y32/INT_R.WL1END_N1_3->>IMUX16 INT_R_X11Y32/INT_R.WL1END_N1_3->>NW2BEG0 INT_R_X13Y31/INT_R.SE2END0->>IMUX40 INT_R_X13Y33/INT_R.NE2END_S3_0->>IMUX39 INT_R_X13Y33/INT_R.SL1END0->>IMUX0 INT_R_X13Y33/INT_R.SL1END0->>IMUX17 INT_R_X13Y33/INT_R.SL1END0->>IMUX25 INT_R_X13Y34/INT_R.NE2END0->>SL1BEG0 INT_R_X7Y27/INT_R.WW2END1->>IMUX4 INT_R_X7Y28/INT_R.WL1END0->>IMUX32 INT_R_X7Y28/INT_R.WL1END0->>NN2BEG1 INT_R_X7Y30/INT_R.NN2END1->>EL1BEG0 INT_R_X7Y30/INT_R.NN2END1->>NN2BEG1 INT_R_X7Y30/INT_R.WR1END3->>IMUX22 INT_R_X7Y30/INT_R.WR1END3->>IMUX7 INT_R_X7Y32/INT_R.NN2END1->>EL1BEG0 INT_R_X7Y32/INT_R.NN2END1->>IMUX3 INT_R_X9Y27/INT_R.WR1END2->>NW2BEG2 INT_R_X9Y27/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

multiplier_16x16bit_pipelined/mr[15] - 
wires: CLBLL_L_X12Y25/CLBLL_LL_BQ CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y25/CLBLL_WW2A1 CLBLL_L_X12Y31/CLBLL_IMUX27 CLBLL_L_X12Y31/CLBLL_LL_B4 CLBLL_L_X12Y32/CLBLL_IMUX29 CLBLL_L_X12Y32/CLBLL_LL_C2 CLBLL_L_X12Y32/CLBLL_SE2A2 CLBLL_L_X12Y32/CLBLL_SW2A2 CLBLL_L_X12Y33/CLBLL_EE2A1 CLBLL_L_X12Y33/CLBLL_IMUX11 CLBLL_L_X12Y33/CLBLL_LL_A4 CLBLL_L_X12Y34/CLBLL_IMUX2 CLBLL_L_X12Y34/CLBLL_IMUX21 CLBLL_L_X12Y34/CLBLL_LL_A2 CLBLL_L_X12Y34/CLBLL_L_C4 CLBLL_L_X12Y34/CLBLL_NE2A2 CLBLL_R_X13Y31/CLBLL_IMUX45 CLBLL_R_X13Y31/CLBLL_LL_D2 CLBLL_R_X13Y33/CLBLL_IMUX13 CLBLL_R_X13Y33/CLBLL_IMUX15 CLBLL_R_X13Y33/CLBLL_IMUX37 CLBLL_R_X13Y33/CLBLL_IMUX5 CLBLL_R_X13Y33/CLBLL_LL_B1 CLBLL_R_X13Y33/CLBLL_L_A6 CLBLL_R_X13Y33/CLBLL_L_B6 CLBLL_R_X13Y33/CLBLL_L_D4 CLBLM_L_X10Y27/CLBLM_IMUX20 CLBLM_L_X10Y27/CLBLM_IMUX35 CLBLM_L_X10Y27/CLBLM_IMUX36 CLBLM_L_X10Y27/CLBLM_IMUX4 CLBLM_L_X10Y27/CLBLM_L_C2 CLBLM_L_X10Y27/CLBLM_L_D2 CLBLM_L_X10Y27/CLBLM_M_A6 CLBLM_L_X10Y27/CLBLM_M_C6 CLBLM_L_X10Y27/CLBLM_WW2A1 CLBLM_L_X10Y28/CLBLM_IMUX9 CLBLM_L_X10Y28/CLBLM_L_A5 CLBLM_L_X10Y29/CLBLM_IMUX3 CLBLM_L_X10Y29/CLBLM_IMUX34 CLBLM_L_X10Y29/CLBLM_L_A2 CLBLM_L_X10Y29/CLBLM_L_C6 CLBLM_L_X10Y30/CLBLM_IMUX42 CLBLM_L_X10Y30/CLBLM_L_D6 CLBLM_L_X10Y30/CLBLM_WW2A0 CLBLM_L_X10Y33/CLBLM_EE2A1 CLBLM_L_X10Y33/CLBLM_IMUX42 CLBLM_L_X10Y33/CLBLM_L_D6 CLBLM_L_X8Y27/CLBLM_WL1END0 CLBLM_L_X8Y28/CLBLM_NW2A2 CLBLM_L_X8Y29/CLBLM_WL1END3 CLBLM_L_X8Y30/CLBLM_EL1BEG2 CLBLM_L_X8Y30/CLBLM_IMUX25 CLBLM_L_X8Y30/CLBLM_IMUX43 CLBLM_L_X8Y30/CLBLM_L_B5 CLBLM_L_X8Y30/CLBLM_M_D6 CLBLM_L_X8Y32/CLBLM_IMUX18 CLBLM_L_X8Y32/CLBLM_IMUX44 CLBLM_L_X8Y32/CLBLM_M_B2 CLBLM_L_X8Y32/CLBLM_M_D4 CLBLM_L_X8Y33/CLBLM_IMUX34 CLBLM_L_X8Y33/CLBLM_L_C6 CLBLM_R_X11Y25/CLBLM_WW2A1 CLBLM_R_X11Y30/CLBLM_IMUX19 CLBLM_R_X11Y30/CLBLM_L_B2 CLBLM_R_X11Y32/CLBLM_IMUX14 CLBLM_R_X11Y32/CLBLM_IMUX6 CLBLM_R_X11Y32/CLBLM_L_A1 CLBLM_R_X11Y32/CLBLM_L_B1 CLBLM_R_X11Y32/CLBLM_SE2A2 CLBLM_R_X11Y32/CLBLM_SW2A2 CLBLM_R_X11Y33/CLBLM_EE2A1 CLBLM_R_X11Y34/CLBLM_NE2A2 CLBLM_R_X7Y27/CLBLM_IMUX1 CLBLM_R_X7Y27/CLBLM_M_A3 CLBLM_R_X7Y27/CLBLM_WL1END0 CLBLM_R_X7Y28/CLBLM_IMUX35 CLBLM_R_X7Y28/CLBLM_M_C6 CLBLM_R_X7Y28/CLBLM_NW2A2 CLBLM_R_X7Y29/CLBLM_WL1END3 CLBLM_R_X7Y30/CLBLM_EL1BEG2 CLBLM_R_X7Y30/CLBLM_IMUX29 CLBLM_R_X7Y30/CLBLM_IMUX8 CLBLM_R_X7Y30/CLBLM_M_A5 CLBLM_R_X7Y30/CLBLM_M_C2 CLBLM_R_X7Y32/CLBLM_IMUX9 CLBLM_R_X7Y32/CLBLM_L_A5 DSP_R_X9Y25/DSP_WW2A1_2 DSP_R_X9Y30/DSP_EE2A1_3 DSP_R_X9Y30/DSP_WW2A0_0 INT_INTERFACE_R_X9Y27/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EE2A1 INT_L_X10Y25/NN2BEG2 INT_L_X10Y25/WW2END1 INT_L_X10Y26/NN2A2 INT_L_X10Y27/IMUX_L20 INT_L_X10Y27/IMUX_L35 INT_L_X10Y27/IMUX_L36 INT_L_X10Y27/IMUX_L4 INT_L_X10Y27/NL1BEG1 INT_L_X10Y27/NN2END2 INT_L_X10Y27/WW2BEG1 INT_L_X10Y28/IMUX_L9 INT_L_X10Y28/NL1END1 INT_L_X10Y28/NN2BEG1 INT_L_X10Y28/NR1BEG1 INT_L_X10Y29/IMUX_L3 INT_L_X10Y29/IMUX_L34 INT_L_X10Y29/NE2BEG1 INT_L_X10Y29/NN2A1 INT_L_X10Y29/NR1END1 INT_L_X10Y30/IMUX_L42 INT_L_X10Y30/NE2A1 INT_L_X10Y30/NN2END1 INT_L_X10Y30/WW2BEG0 INT_L_X10Y33/EE2BEG1 INT_L_X10Y33/EE2END1 INT_L_X10Y33/ER1BEG2 INT_L_X10Y33/IMUX_L42 INT_L_X12Y25/LOGIC_OUTS_L5 INT_L_X12Y25/WW2BEG1 INT_L_X12Y31/ER1BEG2 INT_L_X12Y31/IMUX_L27 INT_L_X12Y31/SS2END1 INT_L_X12Y32/IMUX_L29 INT_L_X12Y32/SE2END2 INT_L_X12Y32/SS2A1 INT_L_X12Y32/SW2A2 INT_L_X12Y33/EE2END1 INT_L_X12Y33/ER1BEG2 INT_L_X12Y33/IMUX_L11 INT_L_X12Y33/SL1END2 INT_L_X12Y33/SS2BEG1 INT_L_X12Y33/SW2BEG2 INT_L_X12Y34/FAN_ALT7 INT_L_X12Y34/FAN_BOUNCE7 INT_L_X12Y34/IMUX_L2 INT_L_X12Y34/IMUX_L21 INT_L_X12Y34/NE2END2 INT_L_X12Y34/SL1BEG2 INT_L_X8Y27/NW2BEG2 INT_L_X8Y27/WL1BEG0 INT_L_X8Y27/WW2END1 INT_L_X8Y28/NW2A2 INT_L_X8Y29/WL1BEG3 INT_L_X8Y30/EL1END2 INT_L_X8Y30/IMUX_L25 INT_L_X8Y30/IMUX_L43 INT_L_X8Y30/NN2BEG1 INT_L_X8Y30/WL1BEG_N3 INT_L_X8Y30/WW2END0 INT_L_X8Y31/NN2A1 INT_L_X8Y32/BYP_ALT4 INT_L_X8Y32/BYP_BOUNCE4 INT_L_X8Y32/IMUX_L18 INT_L_X8Y32/IMUX_L44 INT_L_X8Y32/NN2END1 INT_L_X8Y32/NR1BEG1 INT_L_X8Y33/EE2BEG1 INT_L_X8Y33/IMUX_L34 INT_L_X8Y33/NR1END1 INT_R_X11Y25/WW2A1 INT_R_X11Y30/IMUX19 INT_R_X11Y30/NE2END1 INT_R_X11Y32/IMUX14 INT_R_X11Y32/IMUX6 INT_R_X11Y32/SE2A2 INT_R_X11Y32/SW2END2 INT_R_X11Y33/EE2A1 INT_R_X11Y33/ER1END2 INT_R_X11Y33/NE2BEG2 INT_R_X11Y33/SE2BEG2 INT_R_X11Y34/NE2A2 INT_R_X13Y31/ER1END2 INT_R_X13Y31/IMUX45 INT_R_X13Y33/BYP_ALT3 INT_R_X13Y33/BYP_BOUNCE3 INT_R_X13Y33/ER1END2 INT_R_X13Y33/IMUX13 INT_R_X13Y33/IMUX15 INT_R_X13Y33/IMUX37 INT_R_X13Y33/IMUX5 INT_R_X13Y34/BYP_BOUNCE_N3_3 INT_R_X7Y27/IMUX1 INT_R_X7Y27/WL1END0 INT_R_X7Y28/IMUX35 INT_R_X7Y28/NW2END2 INT_R_X7Y29/WL1END3 INT_R_X7Y30/EL1BEG2 INT_R_X7Y30/IMUX29 INT_R_X7Y30/IMUX8 INT_R_X7Y30/NL1BEG_N3 INT_R_X7Y30/NN2BEG0 INT_R_X7Y30/WL1END_N1_3 INT_R_X7Y31/NN2A0 INT_R_X7Y31/NN2END_S2_0 INT_R_X7Y32/IMUX9 INT_R_X7Y32/NN2END0 INT_R_X9Y27/WW2A1 INT_R_X9Y30/WW2A0 INT_R_X9Y33/EE2A1 VBRK_X29Y29/VBRK_WW2A1 VBRK_X29Y32/VBRK_WW2A0 VBRK_X29Y35/VBRK_EE2A1 VBRK_X34Y27/VBRK_WW2A1 VBRK_X34Y34/VBRK_SE2A2 VBRK_X34Y34/VBRK_SW2A2 VBRK_X34Y35/VBRK_EE2A1 VBRK_X34Y36/VBRK_NE2A2 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y25/INT_L.WW2END1->>NN2BEG2 INT_L_X10Y27/INT_L.NN2END2->>IMUX_L20 INT_L_X10Y27/INT_L.NN2END2->>IMUX_L35 INT_L_X10Y27/INT_L.NN2END2->>IMUX_L36 INT_L_X10Y27/INT_L.NN2END2->>IMUX_L4 INT_L_X10Y27/INT_L.NN2END2->>NL1BEG1 INT_L_X10Y27/INT_L.NN2END2->>WW2BEG1 INT_L_X10Y28/INT_L.NL1END1->>IMUX_L9 INT_L_X10Y28/INT_L.NL1END1->>NN2BEG1 INT_L_X10Y28/INT_L.NL1END1->>NR1BEG1 INT_L_X10Y29/INT_L.NR1END1->>IMUX_L3 INT_L_X10Y29/INT_L.NR1END1->>IMUX_L34 INT_L_X10Y29/INT_L.NR1END1->>NE2BEG1 INT_L_X10Y30/INT_L.NN2END1->>IMUX_L42 INT_L_X10Y30/INT_L.NN2END1->>WW2BEG0 INT_L_X10Y33/INT_L.EE2END1->>EE2BEG1 INT_L_X10Y33/INT_L.EE2END1->>ER1BEG2 INT_L_X10Y33/INT_L.EE2END1->>IMUX_L42 INT_L_X12Y25/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X12Y31/INT_L.SS2END1->>ER1BEG2 INT_L_X12Y31/INT_L.SS2END1->>IMUX_L27 INT_L_X12Y32/INT_L.SE2END2->>IMUX_L29 INT_L_X12Y33/INT_L.EE2END1->>ER1BEG2 INT_L_X12Y33/INT_L.EE2END1->>IMUX_L11 INT_L_X12Y33/INT_L.EE2END1->>SS2BEG1 INT_L_X12Y33/INT_L.SL1END2->>SW2BEG2 INT_L_X12Y34/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X12Y34/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X12Y34/INT_L.NE2END2->>FAN_ALT7 INT_L_X12Y34/INT_L.NE2END2->>IMUX_L21 INT_L_X12Y34/INT_L.NE2END2->>SL1BEG2 INT_L_X8Y27/INT_L.WW2END1->>NW2BEG2 INT_L_X8Y27/INT_L.WW2END1->>WL1BEG0 INT_L_X8Y30/INT_L.EL1END2->>IMUX_L43 INT_L_X8Y30/INT_L.WW2END0->>IMUX_L25 INT_L_X8Y30/INT_L.WW2END0->>NN2BEG1 INT_L_X8Y30/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y32/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y32/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X8Y32/INT_L.NN2END1->>BYP_ALT4 INT_L_X8Y32/INT_L.NN2END1->>IMUX_L18 INT_L_X8Y32/INT_L.NN2END1->>NR1BEG1 INT_L_X8Y33/INT_L.NR1END1->>EE2BEG1 INT_L_X8Y33/INT_L.NR1END1->>IMUX_L34 INT_R_X11Y30/INT_R.NE2END1->>IMUX19 INT_R_X11Y32/INT_R.SW2END2->>IMUX14 INT_R_X11Y32/INT_R.SW2END2->>IMUX6 INT_R_X11Y33/INT_R.ER1END2->>NE2BEG2 INT_R_X11Y33/INT_R.ER1END2->>SE2BEG2 INT_R_X13Y31/INT_R.ER1END2->>IMUX45 INT_R_X13Y33/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X13Y33/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X13Y33/INT_R.ER1END2->>BYP_ALT3 INT_R_X13Y33/INT_R.ER1END2->>IMUX13 INT_R_X13Y33/INT_R.ER1END2->>IMUX37 INT_R_X13Y33/INT_R.ER1END2->>IMUX5 INT_R_X7Y27/INT_R.WL1END0->>IMUX1 INT_R_X7Y28/INT_R.NW2END2->>IMUX35 INT_R_X7Y30/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y30/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y30/INT_R.WL1END_N1_3->>IMUX8 INT_R_X7Y30/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y30/INT_R.WL1END_N1_3->>NN2BEG0 INT_R_X7Y32/INT_R.NN2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

multiplier_16x16bit_pipelined/mr[1] - 
wires: CLBLL_L_X12Y25/CLBLL_LL_CQ CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y25/CLBLL_WW2A2 CLBLL_L_X12Y26/CLBLL_BYP4 CLBLL_L_X12Y26/CLBLL_IMUX1 CLBLL_L_X12Y26/CLBLL_LL_A3 CLBLL_L_X12Y26/CLBLL_LL_BX CLBLL_L_X12Y33/CLBLL_IMUX12 CLBLL_L_X12Y33/CLBLL_IMUX43 CLBLL_L_X12Y33/CLBLL_LL_B6 CLBLL_L_X12Y33/CLBLL_LL_D6 CLBLL_L_X12Y34/CLBLL_IMUX12 CLBLL_L_X12Y34/CLBLL_IMUX6 CLBLL_L_X12Y34/CLBLL_LL_B6 CLBLL_L_X12Y34/CLBLL_L_A1 CLBLL_L_X12Y34/CLBLL_WL1END1 CLBLL_L_X14Y27/CLBLL_EE2A1 CLBLL_L_X14Y27/CLBLL_IMUX27 CLBLL_L_X14Y27/CLBLL_IMUX45 CLBLL_L_X14Y27/CLBLL_LL_B4 CLBLL_L_X14Y27/CLBLL_LL_D2 CLBLL_L_X14Y27/CLBLL_WW2END2 CLBLL_L_X14Y28/CLBLL_IMUX26 CLBLL_L_X14Y28/CLBLL_IMUX42 CLBLL_L_X14Y28/CLBLL_L_B4 CLBLL_L_X14Y28/CLBLL_L_D6 CLBLL_L_X14Y30/CLBLL_IMUX14 CLBLL_L_X14Y30/CLBLL_IMUX27 CLBLL_L_X14Y30/CLBLL_IMUX45 CLBLL_L_X14Y30/CLBLL_LL_B4 CLBLL_L_X14Y30/CLBLL_LL_D2 CLBLL_L_X14Y30/CLBLL_L_B1 CLBLL_L_X14Y31/CLBLL_IMUX28 CLBLL_L_X14Y31/CLBLL_LL_C4 CLBLL_L_X14Y32/CLBLL_IMUX1 CLBLL_L_X14Y32/CLBLL_LL_A3 CLBLL_L_X14Y33/CLBLL_IMUX45 CLBLL_L_X14Y33/CLBLL_LL_D2 CLBLL_L_X14Y34/CLBLL_IMUX30 CLBLL_L_X14Y34/CLBLL_IMUX37 CLBLL_L_X14Y34/CLBLL_IMUX5 CLBLL_L_X14Y34/CLBLL_IMUX7 CLBLL_L_X14Y34/CLBLL_LL_A1 CLBLL_L_X14Y34/CLBLL_L_A6 CLBLL_L_X14Y34/CLBLL_L_C5 CLBLL_L_X14Y34/CLBLL_L_D4 CLBLL_L_X14Y34/CLBLL_NW2A0 CLBLL_L_X14Y34/CLBLL_WL1END1 CLBLL_L_X16Y28/CLBLL_EE2A1 CLBLL_L_X16Y28/CLBLL_WR1END2 CLBLL_R_X13Y27/CLBLL_EE2A1 CLBLL_R_X13Y27/CLBLL_IMUX14 CLBLL_R_X13Y27/CLBLL_L_B1 CLBLL_R_X13Y27/CLBLL_WW2END2 CLBLL_R_X13Y33/CLBLL_IMUX23 CLBLL_R_X13Y33/CLBLL_L_C3 CLBLL_R_X13Y34/CLBLL_IMUX27 CLBLL_R_X13Y34/CLBLL_LL_B4 CLBLL_R_X13Y34/CLBLL_NW2A0 CLBLL_R_X13Y34/CLBLL_WL1END1 CLBLL_R_X15Y28/CLBLL_EE2A1 CLBLL_R_X15Y28/CLBLL_IMUX0 CLBLL_R_X15Y28/CLBLL_IMUX13 CLBLL_R_X15Y28/CLBLL_IMUX28 CLBLL_R_X15Y28/CLBLL_LL_C4 CLBLL_R_X15Y28/CLBLL_L_A3 CLBLL_R_X15Y28/CLBLL_L_B6 CLBLL_R_X15Y28/CLBLL_WR1END2 CLBLL_R_X15Y30/CLBLL_IMUX0 CLBLL_R_X15Y30/CLBLL_IMUX32 CLBLL_R_X15Y30/CLBLL_IMUX40 CLBLL_R_X15Y30/CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_LL_D1 CLBLL_R_X15Y30/CLBLL_L_A3 CLBLL_R_X15Y31/CLBLL_IMUX18 CLBLL_R_X15Y31/CLBLL_IMUX25 CLBLL_R_X15Y31/CLBLL_LL_B2 CLBLL_R_X15Y31/CLBLL_L_B5 CLBLL_R_X15Y32/CLBLL_IMUX0 CLBLL_R_X15Y32/CLBLL_IMUX30 CLBLL_R_X15Y32/CLBLL_IMUX38 CLBLL_R_X15Y32/CLBLL_LL_D3 CLBLL_R_X15Y32/CLBLL_L_A3 CLBLL_R_X15Y32/CLBLL_L_C5 CLBLL_R_X15Y33/CLBLL_IMUX14 CLBLL_R_X15Y33/CLBLL_IMUX18 CLBLL_R_X15Y33/CLBLL_IMUX47 CLBLL_R_X15Y33/CLBLL_LL_B2 CLBLL_R_X15Y33/CLBLL_LL_D5 CLBLL_R_X15Y33/CLBLL_L_B1 CLBLM_L_X10Y33/CLBLM_IMUX28 CLBLM_L_X10Y33/CLBLM_IMUX3 CLBLM_L_X10Y33/CLBLM_L_A2 CLBLM_L_X10Y33/CLBLM_M_C4 CLBLM_L_X10Y34/CLBLM_IMUX10 CLBLM_L_X10Y34/CLBLM_IMUX31 CLBLM_L_X10Y34/CLBLM_IMUX7 CLBLM_L_X10Y34/CLBLM_L_A4 CLBLM_L_X10Y34/CLBLM_M_A1 CLBLM_L_X10Y34/CLBLM_M_C5 CLBLM_L_X10Y35/CLBLM_IMUX0 CLBLM_L_X10Y35/CLBLM_L_A3 CLBLM_R_X11Y25/CLBLM_WW2A2 CLBLM_R_X11Y26/CLBLM_IMUX10 CLBLM_R_X11Y26/CLBLM_L_A4 CLBLM_R_X11Y32/CLBLM_IMUX34 CLBLM_R_X11Y32/CLBLM_L_C6 CLBLM_R_X11Y34/CLBLM_WL1END1 CLBLM_R_X11Y35/CLBLM_IMUX31 CLBLM_R_X11Y35/CLBLM_M_C5 INT_L_X10Y25/NL1BEG2 INT_L_X10Y25/WW2END2 INT_L_X10Y26/EL1BEG1 INT_L_X10Y26/NL1END2 INT_L_X10Y32/SE2A1 INT_L_X10Y33/IMUX_L28 INT_L_X10Y33/IMUX_L3 INT_L_X10Y33/SE2BEG1 INT_L_X10Y33/SR1END1 INT_L_X10Y34/IMUX_L10 INT_L_X10Y34/IMUX_L31 INT_L_X10Y34/IMUX_L7 INT_L_X10Y34/NL1BEG0 INT_L_X10Y34/NL1END_S3_0 INT_L_X10Y34/SR1BEG1 INT_L_X10Y34/WL1END0 INT_L_X10Y35/IMUX_L0 INT_L_X10Y35/NE2BEG0 INT_L_X10Y35/NL1END0 INT_L_X10Y36/NE2A0 INT_L_X12Y25/LOGIC_OUTS_L6 INT_L_X12Y25/NL1BEG1 INT_L_X12Y25/WW2BEG2 INT_L_X12Y26/BYP_ALT4 INT_L_X12Y26/BYP_L4 INT_L_X12Y26/IMUX_L1 INT_L_X12Y26/NL1END1 INT_L_X12Y26/NR1BEG1 INT_L_X12Y27/EE2BEG1 INT_L_X12Y27/NR1END1 INT_L_X12Y33/IMUX_L12 INT_L_X12Y33/IMUX_L43 INT_L_X12Y33/SW2END1 INT_L_X12Y34/FAN_ALT1 INT_L_X12Y34/FAN_BOUNCE1 INT_L_X12Y34/IMUX_L12 INT_L_X12Y34/IMUX_L6 INT_L_X12Y34/WL1BEG1 INT_L_X12Y34/WR1END3 INT_L_X14Y27/BYP_ALT5 INT_L_X14Y27/BYP_BOUNCE5 INT_L_X14Y27/EE2END1 INT_L_X14Y27/IMUX_L27 INT_L_X14Y27/IMUX_L45 INT_L_X14Y27/NR1BEG1 INT_L_X14Y27/WW2A2 INT_L_X14Y28/EE2BEG1 INT_L_X14Y28/EL1BEG0 INT_L_X14Y28/IMUX_L26 INT_L_X14Y28/IMUX_L42 INT_L_X14Y28/NL1BEG0 INT_L_X14Y28/NL1END_S3_0 INT_L_X14Y28/NN2BEG1 INT_L_X14Y28/NR1END1 INT_L_X14Y29/NE2BEG0 INT_L_X14Y29/NL1END0 INT_L_X14Y29/NN2A1 INT_L_X14Y30/BYP_ALT1 INT_L_X14Y30/BYP_BOUNCE1 INT_L_X14Y30/GFAN1 INT_L_X14Y30/IMUX_L14 INT_L_X14Y30/IMUX_L27 INT_L_X14Y30/IMUX_L45 INT_L_X14Y30/NE2A0 INT_L_X14Y30/NE2BEG1 INT_L_X14Y30/NN2END1 INT_L_X14Y31/IMUX_L28 INT_L_X14Y31/NE2A1 INT_L_X14Y31/SR1END1 INT_L_X14Y32/IMUX_L1 INT_L_X14Y32/NW2END1 INT_L_X14Y32/SR1BEG1 INT_L_X14Y32/WR1END_S1_0 INT_L_X14Y33/IMUX_L45 INT_L_X14Y33/NL1BEG_N3 INT_L_X14Y33/NW2BEG0 INT_L_X14Y33/WR1END0 INT_L_X14Y34/BYP_ALT3 INT_L_X14Y34/BYP_BOUNCE3 INT_L_X14Y34/IMUX_L30 INT_L_X14Y34/IMUX_L37 INT_L_X14Y34/IMUX_L5 INT_L_X14Y34/IMUX_L7 INT_L_X14Y34/NW2A0 INT_L_X14Y34/NW2END3 INT_L_X14Y34/WL1BEG1 INT_L_X14Y35/BYP_BOUNCE_N3_3 INT_L_X16Y28/EE2END1 INT_L_X16Y28/WR1BEG2 INT_R_X11Y25/WW2A2 INT_R_X11Y26/EL1END1 INT_R_X11Y26/IMUX10 INT_R_X11Y32/IMUX34 INT_R_X11Y32/SE2END1 INT_R_X11Y34/WL1BEG0 INT_R_X11Y34/WL1END1 INT_R_X11Y35/IMUX31 INT_R_X11Y35/NE2END_S3_0 INT_R_X11Y36/NE2END0 INT_R_X13Y27/EE2A1 INT_R_X13Y27/IMUX14 INT_R_X13Y27/WW2END2 INT_R_X13Y33/IMUX23 INT_R_X13Y33/NW2END_S0_0 INT_R_X13Y33/SW2A1 INT_R_X13Y34/IMUX27 INT_R_X13Y34/NW2END0 INT_R_X13Y34/SW2BEG1 INT_R_X13Y34/WL1END1 INT_R_X13Y34/WR1BEG3 INT_R_X15Y27/EL1END_S3_0 INT_R_X15Y27/SR1END2 INT_R_X15Y27/WW2BEG2 INT_R_X15Y28/EE2A1 INT_R_X15Y28/EL1END0 INT_R_X15Y28/IMUX0 INT_R_X15Y28/IMUX13 INT_R_X15Y28/IMUX28 INT_R_X15Y28/SR1BEG2 INT_R_X15Y28/WR1END2 INT_R_X15Y29/NE2END_S3_0 INT_R_X15Y30/IMUX0 INT_R_X15Y30/IMUX32 INT_R_X15Y30/IMUX40 INT_R_X15Y30/NE2END0 INT_R_X15Y31/IMUX18 INT_R_X15Y31/IMUX25 INT_R_X15Y31/NE2END1 INT_R_X15Y31/NL1BEG0 INT_R_X15Y31/NL1END_S3_0 INT_R_X15Y31/NW2BEG1 INT_R_X15Y32/IMUX0 INT_R_X15Y32/IMUX30 INT_R_X15Y32/IMUX38 INT_R_X15Y32/NL1BEG_N3 INT_R_X15Y32/NL1END0 INT_R_X15Y32/NR1BEG3 INT_R_X15Y32/NW2A1 INT_R_X15Y32/WR1BEG_S0 INT_R_X15Y33/FAN_ALT1 INT_R_X15Y33/FAN_BOUNCE1 INT_R_X15Y33/IMUX14 INT_R_X15Y33/IMUX18 INT_R_X15Y33/IMUX47 INT_R_X15Y33/NR1END3 INT_R_X15Y33/NW2BEG3 INT_R_X15Y33/WR1BEG0 INT_R_X15Y34/NW2A3 VBRK_X34Y27/VBRK_WW2A2 VBRK_X34Y36/VBRK_WL1END1 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y26/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y35/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X10Y25/INT_L.WW2END2->>NL1BEG2 INT_L_X10Y26/INT_L.NL1END2->>EL1BEG1 INT_L_X10Y33/INT_L.SR1END1->>IMUX_L28 INT_L_X10Y33/INT_L.SR1END1->>IMUX_L3 INT_L_X10Y33/INT_L.SR1END1->>SE2BEG1 INT_L_X10Y34/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X10Y34/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X10Y34/INT_L.WL1END0->>IMUX_L10 INT_L_X10Y34/INT_L.WL1END0->>NL1BEG0 INT_L_X10Y34/INT_L.WL1END0->>SR1BEG1 INT_L_X10Y35/INT_L.NL1END0->>IMUX_L0 INT_L_X10Y35/INT_L.NL1END0->>NE2BEG0 INT_L_X12Y25/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X12Y25/INT_L.LOGIC_OUTS_L6->>WW2BEG2 INT_L_X12Y26/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y26/INT_L.NL1END1->>BYP_ALT4 INT_L_X12Y26/INT_L.NL1END1->>IMUX_L1 INT_L_X12Y26/INT_L.NL1END1->>NR1BEG1 INT_L_X12Y27/INT_L.NR1END1->>EE2BEG1 INT_L_X12Y33/INT_L.SW2END1->>IMUX_L12 INT_L_X12Y33/INT_L.SW2END1->>IMUX_L43 INT_L_X12Y34/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y34/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X12Y34/INT_L.WR1END3->>FAN_ALT1 INT_L_X12Y34/INT_L.WR1END3->>IMUX_L6 INT_L_X12Y34/INT_L.WR1END3->>WL1BEG1 INT_L_X14Y27/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X14Y27/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X14Y27/INT_L.EE2END1->>BYP_ALT5 INT_L_X14Y27/INT_L.EE2END1->>IMUX_L27 INT_L_X14Y27/INT_L.EE2END1->>NR1BEG1 INT_L_X14Y28/INT_L.NR1END1->>EE2BEG1 INT_L_X14Y28/INT_L.NR1END1->>EL1BEG0 INT_L_X14Y28/INT_L.NR1END1->>IMUX_L26 INT_L_X14Y28/INT_L.NR1END1->>IMUX_L42 INT_L_X14Y28/INT_L.NR1END1->>NL1BEG0 INT_L_X14Y28/INT_L.NR1END1->>NN2BEG1 INT_L_X14Y29/INT_L.NL1END0->>NE2BEG0 INT_L_X14Y30/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X14Y30/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X14Y30/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X14Y30/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X14Y30/INT_L.GFAN1->>IMUX_L14 INT_L_X14Y30/INT_L.NN2END1->>BYP_ALT1 INT_L_X14Y30/INT_L.NN2END1->>NE2BEG1 INT_L_X14Y31/INT_L.SR1END1->>IMUX_L28 INT_L_X14Y32/INT_L.NW2END1->>IMUX_L1 INT_L_X14Y32/INT_L.NW2END1->>SR1BEG1 INT_L_X14Y33/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X14Y33/INT_L.WR1END0->>NL1BEG_N3 INT_L_X14Y33/INT_L.WR1END0->>NW2BEG0 INT_L_X14Y34/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X14Y34/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X14Y34/INT_L.NW2END3->>BYP_ALT3 INT_L_X14Y34/INT_L.NW2END3->>IMUX_L30 INT_L_X14Y34/INT_L.NW2END3->>IMUX_L37 INT_L_X14Y34/INT_L.NW2END3->>IMUX_L5 INT_L_X14Y34/INT_L.NW2END3->>WL1BEG1 INT_L_X16Y28/INT_L.EE2END1->>WR1BEG2 INT_R_X11Y26/INT_R.EL1END1->>IMUX10 INT_R_X11Y32/INT_R.SE2END1->>IMUX34 INT_R_X11Y34/INT_R.WL1END1->>WL1BEG0 INT_R_X11Y35/INT_R.NE2END_S3_0->>IMUX31 INT_R_X13Y27/INT_R.WW2END2->>IMUX14 INT_R_X13Y33/INT_R.NW2END_S0_0->>IMUX23 INT_R_X13Y34/INT_R.WL1END1->>IMUX27 INT_R_X13Y34/INT_R.WL1END1->>SW2BEG1 INT_R_X13Y34/INT_R.WL1END1->>WR1BEG3 INT_R_X15Y27/INT_R.SR1END2->>WW2BEG2 INT_R_X15Y28/INT_R.EL1END0->>IMUX0 INT_R_X15Y28/INT_R.WR1END2->>IMUX13 INT_R_X15Y28/INT_R.WR1END2->>IMUX28 INT_R_X15Y28/INT_R.WR1END2->>SR1BEG2 INT_R_X15Y30/INT_R.NE2END0->>IMUX0 INT_R_X15Y30/INT_R.NE2END0->>IMUX32 INT_R_X15Y30/INT_R.NE2END0->>IMUX40 INT_R_X15Y31/INT_R.NE2END1->>IMUX18 INT_R_X15Y31/INT_R.NE2END1->>IMUX25 INT_R_X15Y31/INT_R.NE2END1->>NL1BEG0 INT_R_X15Y31/INT_R.NE2END1->>NW2BEG1 INT_R_X15Y32/INT_R.NL1BEG_N3->>IMUX30 INT_R_X15Y32/INT_R.NL1BEG_N3->>IMUX38 INT_R_X15Y32/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X15Y32/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X15Y32/INT_R.NL1END0->>IMUX0 INT_R_X15Y32/INT_R.NL1END0->>NL1BEG_N3 INT_R_X15Y33/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X15Y33/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X15Y33/INT_R.NR1END3->>FAN_ALT1 INT_R_X15Y33/INT_R.NR1END3->>IMUX14 INT_R_X15Y33/INT_R.NR1END3->>IMUX47 INT_R_X15Y33/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 58, 

multiplier_16x16bit_pipelined/mr[2] - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX44 CLBLL_L_X12Y33/CLBLL_LL_D4 CLBLL_L_X12Y34/CLBLL_IMUX9 CLBLL_L_X12Y34/CLBLL_L_A5 CLBLL_L_X12Y34/CLBLL_WW2A0 CLBLL_L_X14Y25/CLBLL_ER1BEG2 CLBLL_L_X14Y27/CLBLL_IMUX17 CLBLL_L_X14Y27/CLBLL_LL_B3 CLBLL_L_X14Y28/CLBLL_IMUX36 CLBLL_L_X14Y28/CLBLL_L_D2 CLBLL_L_X14Y29/CLBLL_NW2A2 CLBLL_L_X14Y30/CLBLL_IMUX43 CLBLL_L_X14Y30/CLBLL_LL_D6 CLBLL_L_X14Y30/CLBLL_NE2A2 CLBLL_L_X14Y34/CLBLL_IMUX34 CLBLL_L_X14Y34/CLBLL_IMUX42 CLBLL_L_X14Y34/CLBLL_L_C6 CLBLL_L_X14Y34/CLBLL_L_D6 CLBLL_L_X14Y34/CLBLL_WW2A0 CLBLL_L_X16Y30/CLBLL_EE2A2 CLBLL_L_X16Y30/CLBLL_WR1END3 CLBLL_R_X13Y25/CLBLL_ER1BEG2 CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y25/CLBLL_L_BQ CLBLL_R_X13Y27/CLBLL_IMUX26 CLBLL_R_X13Y27/CLBLL_L_B4 CLBLL_R_X13Y29/CLBLL_NW2A2 CLBLL_R_X13Y30/CLBLL_NE2A2 CLBLL_R_X13Y34/CLBLL_WW2A0 CLBLL_R_X15Y28/CLBLL_IMUX19 CLBLL_R_X15Y28/CLBLL_L_B2 CLBLL_R_X15Y30/CLBLL_EE2A2 CLBLL_R_X15Y30/CLBLL_IMUX6 CLBLL_R_X15Y30/CLBLL_L_A1 CLBLL_R_X15Y30/CLBLL_WR1END3 CLBLL_R_X15Y31/CLBLL_IMUX12 CLBLL_R_X15Y31/CLBLL_LL_B6 CLBLL_R_X15Y32/CLBLL_IMUX33 CLBLL_R_X15Y32/CLBLL_L_C1 CLBLL_R_X15Y33/CLBLL_IMUX43 CLBLL_R_X15Y33/CLBLL_LL_D6 CLBLM_L_X10Y33/CLBLM_IMUX29 CLBLM_L_X10Y33/CLBLM_M_C2 CLBLM_L_X10Y34/CLBLM_IMUX1 CLBLM_L_X10Y34/CLBLM_IMUX32 CLBLM_L_X10Y34/CLBLM_IMUX9 CLBLM_L_X10Y34/CLBLM_L_A5 CLBLM_L_X10Y34/CLBLM_M_A3 CLBLM_L_X10Y34/CLBLM_M_C1 CLBLM_R_X11Y34/CLBLM_WW2A0 INT_L_X10Y33/FAN_BOUNCE_S3_2 INT_L_X10Y33/FAN_BOUNCE_S3_4 INT_L_X10Y33/IMUX_L29 INT_L_X10Y34/FAN_ALT2 INT_L_X10Y34/FAN_ALT4 INT_L_X10Y34/FAN_BOUNCE2 INT_L_X10Y34/FAN_BOUNCE4 INT_L_X10Y34/IMUX_L1 INT_L_X10Y34/IMUX_L32 INT_L_X10Y34/IMUX_L9 INT_L_X10Y34/WW2END0 INT_L_X12Y33/IMUX_L44 INT_L_X12Y33/SR1END1 INT_L_X12Y34/IMUX_L9 INT_L_X12Y34/SR1BEG1 INT_L_X12Y34/WW2BEG0 INT_L_X12Y34/WW2END0 INT_L_X14Y25/ER1END2 INT_L_X14Y25/NR1BEG2 INT_L_X14Y26/NL1BEG1 INT_L_X14Y26/NN2BEG2 INT_L_X14Y26/NR1END2 INT_L_X14Y27/IMUX_L17 INT_L_X14Y27/NL1END1 INT_L_X14Y27/NN2A2 INT_L_X14Y28/EL1BEG1 INT_L_X14Y28/IMUX_L36 INT_L_X14Y28/NN2END2 INT_L_X14Y28/NW2BEG2 INT_L_X14Y29/NW2A2 INT_L_X14Y30/EE2BEG2 INT_L_X14Y30/IMUX_L43 INT_L_X14Y30/NE2BEG2 INT_L_X14Y30/NE2END2 INT_L_X14Y31/NE2A2 INT_L_X14Y34/IMUX_L34 INT_L_X14Y34/IMUX_L42 INT_L_X14Y34/WR1END1 INT_L_X14Y34/WW2BEG0 INT_L_X16Y30/EE2END2 INT_L_X16Y30/WR1BEG3 INT_R_X11Y34/WW2A0 INT_R_X13Y25/ER1BEG2 INT_R_X13Y25/LOGIC_OUTS1 INT_R_X13Y25/NN2BEG1 INT_R_X13Y26/NN2A1 INT_R_X13Y27/IMUX26 INT_R_X13Y27/NN2END1 INT_R_X13Y29/NE2BEG2 INT_R_X13Y29/NW2END2 INT_R_X13Y30/NE2A2 INT_R_X13Y34/WW2A0 INT_R_X15Y28/EL1END1 INT_R_X15Y28/IMUX19 INT_R_X15Y30/EE2A2 INT_R_X15Y30/IMUX6 INT_R_X15Y30/WR1END3 INT_R_X15Y31/IMUX12 INT_R_X15Y31/NE2END2 INT_R_X15Y31/NL1BEG1 INT_R_X15Y32/IMUX33 INT_R_X15Y32/NL1END1 INT_R_X15Y32/NR1BEG1 INT_R_X15Y33/IMUX43 INT_R_X15Y33/NL1BEG0 INT_R_X15Y33/NL1END_S3_0 INT_R_X15Y33/NR1END1 INT_R_X15Y34/NL1END0 INT_R_X15Y34/WR1BEG1 VBRK_X34Y36/VBRK_WW2A0 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X13Y25/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y33/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X10Y34/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y34/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X10Y34/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X10Y34/INT_L.WW2END0->>FAN_ALT2 INT_L_X10Y34/INT_L.WW2END0->>FAN_ALT4 INT_L_X10Y34/INT_L.WW2END0->>IMUX_L1 INT_L_X10Y34/INT_L.WW2END0->>IMUX_L9 INT_L_X12Y33/INT_L.SR1END1->>IMUX_L44 INT_L_X12Y34/INT_L.WW2END0->>IMUX_L9 INT_L_X12Y34/INT_L.WW2END0->>SR1BEG1 INT_L_X12Y34/INT_L.WW2END0->>WW2BEG0 INT_L_X14Y25/INT_L.ER1END2->>NR1BEG2 INT_L_X14Y26/INT_L.NR1END2->>NL1BEG1 INT_L_X14Y26/INT_L.NR1END2->>NN2BEG2 INT_L_X14Y27/INT_L.NL1END1->>IMUX_L17 INT_L_X14Y28/INT_L.NN2END2->>EL1BEG1 INT_L_X14Y28/INT_L.NN2END2->>IMUX_L36 INT_L_X14Y28/INT_L.NN2END2->>NW2BEG2 INT_L_X14Y30/INT_L.NE2END2->>EE2BEG2 INT_L_X14Y30/INT_L.NE2END2->>IMUX_L43 INT_L_X14Y30/INT_L.NE2END2->>NE2BEG2 INT_L_X14Y34/INT_L.WR1END1->>IMUX_L34 INT_L_X14Y34/INT_L.WR1END1->>IMUX_L42 INT_L_X14Y34/INT_L.WR1END1->>WW2BEG0 INT_L_X16Y30/INT_L.EE2END2->>WR1BEG3 INT_R_X13Y25/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X13Y25/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X13Y27/INT_R.NN2END1->>IMUX26 INT_R_X13Y29/INT_R.NW2END2->>NE2BEG2 INT_R_X15Y28/INT_R.EL1END1->>IMUX19 INT_R_X15Y30/INT_R.WR1END3->>IMUX6 INT_R_X15Y31/INT_R.NE2END2->>IMUX12 INT_R_X15Y31/INT_R.NE2END2->>NL1BEG1 INT_R_X15Y32/INT_R.NL1END1->>IMUX33 INT_R_X15Y32/INT_R.NL1END1->>NR1BEG1 INT_R_X15Y33/INT_R.NR1END1->>IMUX43 INT_R_X15Y33/INT_R.NR1END1->>NL1BEG0 INT_R_X15Y34/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

multiplier_16x16bit_pipelined/mr[3] - 
wires: CLBLL_L_X12Y32/CLBLL_EL1BEG1 CLBLL_L_X12Y32/CLBLL_IMUX11 CLBLL_L_X12Y32/CLBLL_LL_A4 CLBLL_L_X12Y33/CLBLL_IMUX45 CLBLL_L_X12Y33/CLBLL_LL_D2 CLBLL_L_X12Y34/CLBLL_IMUX47 CLBLL_L_X12Y34/CLBLL_IMUX5 CLBLL_L_X12Y34/CLBLL_LL_D5 CLBLL_L_X12Y34/CLBLL_L_A6 CLBLL_L_X12Y34/CLBLL_WW2A3 CLBLL_L_X12Y35/CLBLL_IMUX0 CLBLL_L_X12Y35/CLBLL_IMUX8 CLBLL_L_X12Y35/CLBLL_LL_A5 CLBLL_L_X12Y35/CLBLL_L_A3 CLBLL_L_X12Y35/CLBLL_WL1END1 CLBLL_L_X14Y27/CLBLL_EL1BEG3 CLBLL_L_X14Y27/CLBLL_IMUX11 CLBLL_L_X14Y27/CLBLL_IMUX15 CLBLL_L_X14Y27/CLBLL_LL_A4 CLBLL_L_X14Y27/CLBLL_LL_B1 CLBLL_L_X14Y27/CLBLL_NW4END1 CLBLL_L_X14Y28/CLBLL_IMUX41 CLBLL_L_X14Y28/CLBLL_L_D1 CLBLL_L_X14Y28/CLBLL_NE2A1 CLBLL_L_X14Y29/CLBLL_IMUX30 CLBLL_L_X14Y29/CLBLL_L_C5 CLBLL_L_X14Y30/CLBLL_IMUX47 CLBLL_L_X14Y30/CLBLL_IMUX7 CLBLL_L_X14Y30/CLBLL_LL_A1 CLBLL_L_X14Y30/CLBLL_LL_D5 CLBLL_L_X14Y30/CLBLL_WL1END2 CLBLL_L_X14Y33/CLBLL_IMUX23 CLBLL_L_X14Y33/CLBLL_IMUX37 CLBLL_L_X14Y33/CLBLL_L_C3 CLBLL_L_X14Y33/CLBLL_L_D4 CLBLL_L_X14Y34/CLBLL_IMUX23 CLBLL_L_X14Y34/CLBLL_IMUX28 CLBLL_L_X14Y34/CLBLL_IMUX39 CLBLL_L_X14Y34/CLBLL_LL_C4 CLBLL_L_X14Y34/CLBLL_L_C3 CLBLL_L_X14Y34/CLBLL_L_D3 CLBLL_L_X14Y34/CLBLL_WW2A3 CLBLL_L_X14Y35/CLBLL_WW2A2 CLBLL_R_X13Y27/CLBLL_EL1BEG3 CLBLL_R_X13Y27/CLBLL_IMUX19 CLBLL_R_X13Y27/CLBLL_L_B2 CLBLL_R_X13Y27/CLBLL_NW4END1 CLBLL_R_X13Y28/CLBLL_IMUX16 CLBLL_R_X13Y28/CLBLL_L_B3 CLBLL_R_X13Y28/CLBLL_NE2A1 CLBLL_R_X13Y30/CLBLL_IMUX21 CLBLL_R_X13Y30/CLBLL_L_C4 CLBLL_R_X13Y30/CLBLL_WL1END2 CLBLL_R_X13Y34/CLBLL_WW2A3 CLBLL_R_X13Y35/CLBLL_WW2A2 CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y23/CLBLL_L_BQ CLBLL_R_X15Y28/CLBLL_IMUX25 CLBLL_R_X15Y28/CLBLL_IMUX27 CLBLL_R_X15Y28/CLBLL_IMUX33 CLBLL_R_X15Y28/CLBLL_IMUX43 CLBLL_R_X15Y28/CLBLL_LL_B4 CLBLL_R_X15Y28/CLBLL_LL_D6 CLBLL_R_X15Y28/CLBLL_L_B5 CLBLL_R_X15Y28/CLBLL_L_C1 CLBLL_R_X15Y30/CLBLL_IMUX16 CLBLL_R_X15Y30/CLBLL_IMUX9 CLBLL_R_X15Y30/CLBLL_L_A5 CLBLL_R_X15Y30/CLBLL_L_B3 CLBLL_R_X15Y31/CLBLL_IMUX15 CLBLL_R_X15Y31/CLBLL_IMUX38 CLBLL_R_X15Y31/CLBLL_LL_B1 CLBLL_R_X15Y31/CLBLL_LL_D3 CLBLL_R_X15Y32/CLBLL_IMUX20 CLBLL_R_X15Y32/CLBLL_IMUX36 CLBLL_R_X15Y32/CLBLL_L_C2 CLBLL_R_X15Y32/CLBLL_L_D2 CLBLL_R_X15Y33/CLBLL_IMUX44 CLBLL_R_X15Y33/CLBLL_LL_D4 CLBLM_L_X10Y32/CLBLM_IMUX34 CLBLM_L_X10Y32/CLBLM_L_C6 CLBLM_L_X10Y33/CLBLM_IMUX35 CLBLM_L_X10Y33/CLBLM_M_C6 CLBLM_L_X10Y34/CLBLM_IMUX11 CLBLM_L_X10Y34/CLBLM_IMUX3 CLBLM_L_X10Y34/CLBLM_IMUX35 CLBLM_L_X10Y34/CLBLM_IMUX47 CLBLM_L_X10Y34/CLBLM_L_A2 CLBLM_L_X10Y34/CLBLM_M_A4 CLBLM_L_X10Y34/CLBLM_M_C6 CLBLM_L_X10Y34/CLBLM_M_D5 CLBLM_L_X10Y35/CLBLM_WW2A0 CLBLM_L_X8Y34/CLBLM_IMUX35 CLBLM_L_X8Y34/CLBLM_M_C6 CLBLM_L_X8Y34/CLBLM_SW2A0 CLBLM_L_X8Y35/CLBLM_IMUX2 CLBLM_L_X8Y35/CLBLM_IMUX9 CLBLM_L_X8Y35/CLBLM_L_A5 CLBLM_L_X8Y35/CLBLM_M_A2 CLBLM_R_X11Y32/CLBLM_EL1BEG1 CLBLM_R_X11Y34/CLBLM_WW2A3 CLBLM_R_X11Y35/CLBLM_IMUX26 CLBLM_R_X11Y35/CLBLM_L_B4 CLBLM_R_X11Y35/CLBLM_WL1END1 CLBLM_R_X7Y33/CLBLM_IMUX1 CLBLM_R_X7Y33/CLBLM_M_A3 CLBLM_R_X7Y34/CLBLM_IMUX17 CLBLM_R_X7Y34/CLBLM_M_B3 CLBLM_R_X7Y34/CLBLM_SW2A0 DSP_R_X9Y35/DSP_WW2A0_0 HCLK_L_X40Y26/HCLK_NW6B1 INT_INTERFACE_R_X9Y35/INT_INTERFACE_WW2A0 INT_L_X10Y32/ER1BEG2 INT_L_X10Y32/IMUX_L34 INT_L_X10Y32/SL1END1 INT_L_X10Y33/IMUX_L35 INT_L_X10Y33/SL1BEG1 INT_L_X10Y33/SL1END1 INT_L_X10Y34/IMUX_L11 INT_L_X10Y34/IMUX_L3 INT_L_X10Y34/IMUX_L35 INT_L_X10Y34/IMUX_L47 INT_L_X10Y34/SL1BEG1 INT_L_X10Y34/SW2END1 INT_L_X10Y34/WW2END3 INT_L_X10Y35/WL1END0 INT_L_X10Y35/WW2BEG0 INT_L_X10Y35/WW2END_N0_3 INT_L_X12Y32/EL1END1 INT_L_X12Y32/IMUX_L11 INT_L_X12Y33/IMUX_L45 INT_L_X12Y33/SS2END2 INT_L_X12Y34/FAN_ALT3 INT_L_X12Y34/FAN_BOUNCE3 INT_L_X12Y34/IMUX_L47 INT_L_X12Y34/IMUX_L5 INT_L_X12Y34/SS2A2 INT_L_X12Y34/WW2BEG3 INT_L_X12Y34/WW2END3 INT_L_X12Y35/IMUX_L0 INT_L_X12Y35/IMUX_L8 INT_L_X12Y35/SS2BEG2 INT_L_X12Y35/WL1BEG1 INT_L_X12Y35/WW2END2 INT_L_X12Y35/WW2END_N0_3 INT_L_X14Y23/NW6A1 INT_L_X14Y24/NW6B1 INT_L_X14Y25/NW6C1 INT_L_X14Y26/NW6D1 INT_L_X14Y27/EL1END3 INT_L_X14Y27/ER1BEG_S0 INT_L_X14Y27/FAN_ALT3 INT_L_X14Y27/FAN_BOUNCE3 INT_L_X14Y27/IMUX_L11 INT_L_X14Y27/IMUX_L15 INT_L_X14Y27/NW6E1 INT_L_X14Y28/ER1BEG0 INT_L_X14Y28/IMUX_L41 INT_L_X14Y28/NE2END1 INT_L_X14Y29/IMUX_L30 INT_L_X14Y29/SL1END3 INT_L_X14Y30/IMUX_L47 INT_L_X14Y30/IMUX_L7 INT_L_X14Y30/SL1BEG3 INT_L_X14Y30/SS2END3 INT_L_X14Y30/WL1BEG2 INT_L_X14Y30/WR1END_S1_0 INT_L_X14Y31/SS2A3 INT_L_X14Y31/SS2END_N0_3 INT_L_X14Y31/WR1END0 INT_L_X14Y32/SR1END3 INT_L_X14Y32/SS2BEG3 INT_L_X14Y33/IMUX_L23 INT_L_X14Y33/IMUX_L37 INT_L_X14Y33/NN2BEG3 INT_L_X14Y33/SR1BEG3 INT_L_X14Y33/SR1END_N3_3 INT_L_X14Y33/WR1END3 INT_L_X14Y34/IMUX_L23 INT_L_X14Y34/IMUX_L28 INT_L_X14Y34/IMUX_L39 INT_L_X14Y34/NN2A3 INT_L_X14Y34/NW2END2 INT_L_X14Y34/SR1END3 INT_L_X14Y34/WW2BEG3 INT_L_X14Y35/NN2END3 INT_L_X14Y35/SR1BEG3 INT_L_X14Y35/SR1END_N3_3 INT_L_X14Y35/WW2BEG2 INT_L_X8Y34/IMUX_L35 INT_L_X8Y34/SR1END1 INT_L_X8Y34/SW2A0 INT_L_X8Y35/IMUX_L2 INT_L_X8Y35/IMUX_L9 INT_L_X8Y35/SR1BEG1 INT_L_X8Y35/SW2BEG0 INT_L_X8Y35/WW2END0 INT_R_X11Y32/EL1BEG1 INT_R_X11Y32/ER1END2 INT_R_X11Y34/SW2A1 INT_R_X11Y34/WW2A3 INT_R_X11Y35/IMUX26 INT_R_X11Y35/SW2BEG1 INT_R_X11Y35/WL1BEG0 INT_R_X11Y35/WL1END1 INT_R_X13Y27/EL1BEG3 INT_R_X13Y27/FAN_ALT3 INT_R_X13Y27/FAN_BOUNCE3 INT_R_X13Y27/IMUX19 INT_R_X13Y27/NE2BEG1 INT_R_X13Y27/NL1BEG0 INT_R_X13Y27/NL1END_S3_0 INT_R_X13Y27/NW6END1 INT_R_X13Y28/EL1BEG_N3 INT_R_X13Y28/IMUX16 INT_R_X13Y28/NE2A1 INT_R_X13Y28/NL1END0 INT_R_X13Y30/IMUX21 INT_R_X13Y30/WL1END2 INT_R_X13Y34/WW2A3 INT_R_X13Y35/WW2A2 INT_R_X15Y23/LOGIC_OUTS1 INT_R_X15Y23/NW6BEG1 INT_R_X15Y28/BYP_ALT1 INT_R_X15Y28/BYP_BOUNCE1 INT_R_X15Y28/ER1END0 INT_R_X15Y28/IMUX25 INT_R_X15Y28/IMUX27 INT_R_X15Y28/IMUX33 INT_R_X15Y28/IMUX43 INT_R_X15Y28/NR1BEG0 INT_R_X15Y29/NR1BEG0 INT_R_X15Y29/NR1END0 INT_R_X15Y30/IMUX16 INT_R_X15Y30/IMUX9 INT_R_X15Y30/NL1BEG_N3 INT_R_X15Y30/NR1BEG3 INT_R_X15Y30/NR1END0 INT_R_X15Y30/WR1BEG_S0 INT_R_X15Y31/IMUX15 INT_R_X15Y31/IMUX38 INT_R_X15Y31/NL1BEG2 INT_R_X15Y31/NR1END3 INT_R_X15Y31/WR1BEG0 INT_R_X15Y32/IMUX20 INT_R_X15Y32/IMUX36 INT_R_X15Y32/NL1END2 INT_R_X15Y32/NR1BEG2 INT_R_X15Y33/IMUX44 INT_R_X15Y33/NR1END2 INT_R_X15Y33/NW2BEG2 INT_R_X15Y33/WR1BEG3 INT_R_X15Y34/NW2A2 INT_R_X7Y33/IMUX1 INT_R_X7Y33/SL1END0 INT_R_X7Y34/IMUX17 INT_R_X7Y34/SL1BEG0 INT_R_X7Y34/SW2END0 INT_R_X9Y35/WW2A0 VBRK_X29Y37/VBRK_WW2A0 VBRK_X34Y34/VBRK_EL1BEG1 VBRK_X34Y36/VBRK_WW2A3 VBRK_X34Y37/VBRK_WL1END1 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y32/INT_L.SL1END1->>ER1BEG2 INT_L_X10Y32/INT_L.SL1END1->>IMUX_L34 INT_L_X10Y33/INT_L.SL1END1->>IMUX_L35 INT_L_X10Y33/INT_L.SL1END1->>SL1BEG1 INT_L_X10Y34/INT_L.SW2END1->>IMUX_L11 INT_L_X10Y34/INT_L.SW2END1->>IMUX_L3 INT_L_X10Y34/INT_L.SW2END1->>IMUX_L35 INT_L_X10Y34/INT_L.SW2END1->>SL1BEG1 INT_L_X10Y34/INT_L.WW2END3->>IMUX_L47 INT_L_X10Y35/INT_L.WL1END0->>WW2BEG0 INT_L_X12Y32/INT_L.EL1END1->>IMUX_L11 INT_L_X12Y33/INT_L.SS2END2->>IMUX_L45 INT_L_X12Y34/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X12Y34/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X12Y34/INT_L.WW2END3->>FAN_ALT3 INT_L_X12Y34/INT_L.WW2END3->>IMUX_L47 INT_L_X12Y34/INT_L.WW2END3->>WW2BEG3 INT_L_X12Y35/INT_L.WW2END2->>SS2BEG2 INT_L_X12Y35/INT_L.WW2END2->>WL1BEG1 INT_L_X12Y35/INT_L.WW2END_N0_3->>IMUX_L0 INT_L_X12Y35/INT_L.WW2END_N0_3->>IMUX_L8 INT_L_X14Y27/INT_L.EL1END3->>ER1BEG_S0 INT_L_X14Y27/INT_L.EL1END3->>FAN_ALT3 INT_L_X14Y27/INT_L.EL1END3->>IMUX_L15 INT_L_X14Y27/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y27/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X14Y28/INT_L.NE2END1->>IMUX_L41 INT_L_X14Y29/INT_L.SL1END3->>IMUX_L30 INT_L_X14Y30/INT_L.SS2END3->>IMUX_L7 INT_L_X14Y30/INT_L.SS2END3->>SL1BEG3 INT_L_X14Y30/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X14Y30/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X14Y32/INT_L.SR1END3->>SS2BEG3 INT_L_X14Y33/INT_L.WR1END3->>IMUX_L23 INT_L_X14Y33/INT_L.WR1END3->>IMUX_L37 INT_L_X14Y33/INT_L.WR1END3->>NN2BEG3 INT_L_X14Y33/INT_L.WR1END3->>SR1BEG3 INT_L_X14Y34/INT_L.NW2END2->>IMUX_L28 INT_L_X14Y34/INT_L.SR1END3->>IMUX_L23 INT_L_X14Y34/INT_L.SR1END3->>IMUX_L39 INT_L_X14Y34/INT_L.SR1END3->>WW2BEG3 INT_L_X14Y35/INT_L.NN2END3->>SR1BEG3 INT_L_X14Y35/INT_L.NN2END3->>WW2BEG2 INT_L_X8Y34/INT_L.SR1END1->>IMUX_L35 INT_L_X8Y35/INT_L.WW2END0->>IMUX_L2 INT_L_X8Y35/INT_L.WW2END0->>IMUX_L9 INT_L_X8Y35/INT_L.WW2END0->>SR1BEG1 INT_L_X8Y35/INT_L.WW2END0->>SW2BEG0 INT_R_X11Y32/INT_R.ER1END2->>EL1BEG1 INT_R_X11Y35/INT_R.WL1END1->>IMUX26 INT_R_X11Y35/INT_R.WL1END1->>SW2BEG1 INT_R_X11Y35/INT_R.WL1END1->>WL1BEG0 INT_R_X13Y27/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y27/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X13Y27/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X13Y27/INT_R.NW6END1->>NE2BEG1 INT_R_X13Y27/INT_R.NW6END1->>NL1BEG0 INT_R_X13Y28/INT_R.NL1END0->>EL1BEG_N3 INT_R_X13Y28/INT_R.NL1END0->>IMUX16 INT_R_X13Y30/INT_R.WL1END2->>IMUX21 INT_R_X15Y23/INT_R.LOGIC_OUTS1->>NW6BEG1 INT_R_X15Y28/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X15Y28/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X15Y28/INT_R.BYP_BOUNCE1->>IMUX43 INT_R_X15Y28/INT_R.ER1END0->>BYP_ALT1 INT_R_X15Y28/INT_R.ER1END0->>IMUX25 INT_R_X15Y28/INT_R.ER1END0->>IMUX33 INT_R_X15Y28/INT_R.ER1END0->>NR1BEG0 INT_R_X15Y29/INT_R.NR1END0->>NR1BEG0 INT_R_X15Y30/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X15Y30/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X15Y30/INT_R.NR1END0->>IMUX16 INT_R_X15Y30/INT_R.NR1END0->>IMUX9 INT_R_X15Y30/INT_R.NR1END0->>NL1BEG_N3 INT_R_X15Y31/INT_R.NR1END3->>IMUX15 INT_R_X15Y31/INT_R.NR1END3->>IMUX38 INT_R_X15Y31/INT_R.NR1END3->>NL1BEG2 INT_R_X15Y32/INT_R.NL1END2->>IMUX20 INT_R_X15Y32/INT_R.NL1END2->>IMUX36 INT_R_X15Y32/INT_R.NL1END2->>NR1BEG2 INT_R_X15Y33/INT_R.NR1END2->>IMUX44 INT_R_X15Y33/INT_R.NR1END2->>NW2BEG2 INT_R_X15Y33/INT_R.NR1END2->>WR1BEG3 INT_R_X7Y33/INT_R.SL1END0->>IMUX1 INT_R_X7Y34/INT_R.SW2END0->>IMUX17 INT_R_X7Y34/INT_R.SW2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 49, 

multiplier_16x16bit_pipelined/mr[4] - 
wires: CLBLL_L_X12Y32/CLBLL_IMUX4 CLBLL_L_X12Y32/CLBLL_LL_A6 CLBLL_L_X12Y32/CLBLL_WW2A1 CLBLL_L_X12Y34/CLBLL_IMUX44 CLBLL_L_X12Y34/CLBLL_LL_D4 CLBLL_L_X12Y34/CLBLL_SE2A2 CLBLL_L_X12Y35/CLBLL_IMUX4 CLBLL_L_X12Y35/CLBLL_IMUX5 CLBLL_L_X12Y35/CLBLL_LL_A6 CLBLL_L_X12Y35/CLBLL_L_A6 CLBLL_L_X14Y27/CLBLL_IMUX2 CLBLL_L_X14Y27/CLBLL_LL_A2 CLBLL_L_X14Y28/CLBLL_WW2END0 CLBLL_L_X14Y29/CLBLL_IMUX34 CLBLL_L_X14Y29/CLBLL_L_C6 CLBLL_L_X14Y30/CLBLL_IMUX8 CLBLL_L_X14Y30/CLBLL_LL_A5 CLBLL_L_X14Y30/CLBLL_NW2A1 CLBLL_L_X14Y32/CLBLL_WW2END0 CLBLL_L_X14Y33/CLBLL_IMUX33 CLBLL_L_X14Y33/CLBLL_IMUX41 CLBLL_L_X14Y33/CLBLL_L_C1 CLBLL_L_X14Y33/CLBLL_L_D1 CLBLL_L_X14Y34/CLBLL_EE2A2 CLBLL_L_X14Y34/CLBLL_IMUX29 CLBLL_L_X14Y34/CLBLL_LL_C2 CLBLL_L_X16Y28/CLBLL_NW4END1 CLBLL_L_X16Y31/CLBLL_NE2A1 CLBLL_L_X16Y31/CLBLL_WR1END2 CLBLL_R_X13Y28/CLBLL_IMUX26 CLBLL_R_X13Y28/CLBLL_L_B4 CLBLL_R_X13Y28/CLBLL_WW2END0 CLBLL_R_X13Y30/CLBLL_IMUX34 CLBLL_R_X13Y30/CLBLL_L_C6 CLBLL_R_X13Y30/CLBLL_NW2A1 CLBLL_R_X13Y32/CLBLL_WW2END0 CLBLL_R_X13Y34/CLBLL_EE2A2 CLBLL_R_X15Y28/CLBLL_IMUX15 CLBLL_R_X15Y28/CLBLL_IMUX23 CLBLL_R_X15Y28/CLBLL_IMUX47 CLBLL_R_X15Y28/CLBLL_LL_B1 CLBLL_R_X15Y28/CLBLL_LL_D5 CLBLL_R_X15Y28/CLBLL_L_C3 CLBLL_R_X15Y28/CLBLL_NW4END1 CLBLL_R_X15Y30/CLBLL_IMUX26 CLBLL_R_X15Y30/CLBLL_L_B4 CLBLL_R_X15Y31/CLBLL_IMUX44 CLBLL_R_X15Y31/CLBLL_LL_D4 CLBLL_R_X15Y31/CLBLL_NE2A1 CLBLL_R_X15Y31/CLBLL_WR1END2 CLBLL_R_X15Y32/CLBLL_IMUX41 CLBLL_R_X15Y32/CLBLL_L_D1 CLBLL_R_X17Y24/CLBLL_LL_BQ CLBLL_R_X17Y24/CLBLL_LOGIC_OUTS5 CLBLM_L_X10Y32/CLBLM_IMUX20 CLBLM_L_X10Y32/CLBLM_L_C2 CLBLM_L_X10Y34/CLBLM_IMUX44 CLBLM_L_X10Y34/CLBLM_M_D4 CLBLM_L_X10Y34/CLBLM_WW2A1 CLBLM_L_X10Y35/CLBLM_WW2A2 CLBLM_L_X8Y33/CLBLM_SW2A1 CLBLM_L_X8Y34/CLBLM_IMUX28 CLBLM_L_X8Y34/CLBLM_M_C4 CLBLM_L_X8Y34/CLBLM_WL1END0 CLBLM_L_X8Y35/CLBLM_IMUX5 CLBLM_L_X8Y35/CLBLM_IMUX7 CLBLM_L_X8Y35/CLBLM_L_A6 CLBLM_L_X8Y35/CLBLM_M_A1 CLBLM_R_X11Y32/CLBLM_WW2A1 CLBLM_R_X11Y34/CLBLM_SE2A2 CLBLM_R_X11Y35/CLBLM_IMUX13 CLBLM_R_X11Y35/CLBLM_L_B6 CLBLM_R_X7Y33/CLBLM_IMUX11 CLBLM_R_X7Y33/CLBLM_M_A4 CLBLM_R_X7Y33/CLBLM_SW2A1 CLBLM_R_X7Y34/CLBLM_IMUX18 CLBLM_R_X7Y34/CLBLM_M_B2 CLBLM_R_X7Y34/CLBLM_WL1END0 DSP_R_X9Y30/DSP_WW2A1_4 DSP_R_X9Y35/DSP_WW2A2_0 HCLK_L_X44Y26/HCLK_NW6A1 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y35/INT_INTERFACE_WW2A2 INT_L_X10Y32/IMUX_L20 INT_L_X10Y32/NN2BEG2 INT_L_X10Y32/WW2END1 INT_L_X10Y33/NN2A2 INT_L_X10Y34/IMUX_L44 INT_L_X10Y34/NE2BEG2 INT_L_X10Y34/NN2END2 INT_L_X10Y34/WW2BEG1 INT_L_X10Y35/NE2A2 INT_L_X10Y35/WR1END3 INT_L_X10Y35/WW2BEG2 INT_L_X12Y32/IMUX_L4 INT_L_X12Y32/WR1END2 INT_L_X12Y32/WW2BEG1 INT_L_X12Y34/EE2BEG2 INT_L_X12Y34/IMUX_L44 INT_L_X12Y34/NR1BEG2 INT_L_X12Y34/SE2END2 INT_L_X12Y35/IMUX_L4 INT_L_X12Y35/IMUX_L5 INT_L_X12Y35/NR1END2 INT_L_X14Y27/IMUX_L2 INT_L_X14Y27/SW2END0 INT_L_X14Y28/WW2A0 INT_L_X14Y29/IMUX_L34 INT_L_X14Y29/NL1BEG0 INT_L_X14Y29/NL1END_S3_0 INT_L_X14Y29/NW2BEG1 INT_L_X14Y29/WR1END1 INT_L_X14Y30/IMUX_L8 INT_L_X14Y30/NL1END0 INT_L_X14Y30/NW2A1 INT_L_X14Y32/WW2A0 INT_L_X14Y33/IMUX_L33 INT_L_X14Y33/IMUX_L41 INT_L_X14Y33/NW2END1 INT_L_X14Y34/EE2END2 INT_L_X14Y34/IMUX_L29 INT_L_X16Y24/NW6A1 INT_L_X16Y25/NW6B1 INT_L_X16Y26/NW6C1 INT_L_X16Y27/NW6D1 INT_L_X16Y28/NW6E1 INT_L_X16Y31/NE2END1 INT_L_X16Y31/WR1BEG2 INT_L_X8Y33/SW2A1 INT_L_X8Y34/IMUX_L28 INT_L_X8Y34/SW2BEG1 INT_L_X8Y34/WL1BEG0 INT_L_X8Y34/WW2END1 INT_L_X8Y35/BYP_ALT3 INT_L_X8Y35/BYP_BOUNCE3 INT_L_X8Y35/IMUX_L5 INT_L_X8Y35/IMUX_L7 INT_L_X8Y35/WW2END2 INT_L_X8Y36/BYP_BOUNCE_N3_3 INT_R_X11Y32/WW2A1 INT_R_X11Y34/SE2A2 INT_R_X11Y35/IMUX13 INT_R_X11Y35/NE2END2 INT_R_X11Y35/SE2BEG2 INT_R_X11Y35/WR1BEG3 INT_R_X13Y28/IMUX26 INT_R_X13Y28/WW2END0 INT_R_X13Y30/IMUX34 INT_R_X13Y30/NW2END1 INT_R_X13Y32/WR1BEG2 INT_R_X13Y32/WW2END0 INT_R_X13Y34/EE2A2 INT_R_X15Y27/SW2A0 INT_R_X15Y28/IMUX15 INT_R_X15Y28/IMUX23 INT_R_X15Y28/IMUX47 INT_R_X15Y28/NL1BEG0 INT_R_X15Y28/NL1END_S3_0 INT_R_X15Y28/NN2BEG1 INT_R_X15Y28/NW6END1 INT_R_X15Y28/SW2BEG0 INT_R_X15Y28/WW2BEG0 INT_R_X15Y29/NL1END0 INT_R_X15Y29/NN2A1 INT_R_X15Y29/WR1BEG1 INT_R_X15Y30/IMUX26 INT_R_X15Y30/NE2BEG1 INT_R_X15Y30/NN2BEG1 INT_R_X15Y30/NN2END1 INT_R_X15Y31/IMUX44 INT_R_X15Y31/NE2A1 INT_R_X15Y31/NN2A1 INT_R_X15Y31/WR1END2 INT_R_X15Y32/IMUX41 INT_R_X15Y32/NN2END1 INT_R_X15Y32/NW2BEG1 INT_R_X15Y32/WW2BEG0 INT_R_X15Y33/NW2A1 INT_R_X17Y24/LOGIC_OUTS5 INT_R_X17Y24/NW6BEG1 INT_R_X7Y33/IMUX11 INT_R_X7Y33/SW2END1 INT_R_X7Y34/IMUX18 INT_R_X7Y34/WL1END0 INT_R_X9Y34/WW2A1 INT_R_X9Y35/WW2A2 VBRK_X29Y36/VBRK_WW2A1 VBRK_X29Y37/VBRK_WW2A2 VBRK_X34Y34/VBRK_WW2A1 VBRK_X34Y36/VBRK_SE2A2 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X17Y24/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X10Y32/INT_L.WW2END1->>IMUX_L20 INT_L_X10Y32/INT_L.WW2END1->>NN2BEG2 INT_L_X10Y34/INT_L.NN2END2->>IMUX_L44 INT_L_X10Y34/INT_L.NN2END2->>NE2BEG2 INT_L_X10Y34/INT_L.NN2END2->>WW2BEG1 INT_L_X10Y35/INT_L.WR1END3->>WW2BEG2 INT_L_X12Y32/INT_L.WR1END2->>IMUX_L4 INT_L_X12Y32/INT_L.WR1END2->>WW2BEG1 INT_L_X12Y34/INT_L.SE2END2->>EE2BEG2 INT_L_X12Y34/INT_L.SE2END2->>IMUX_L44 INT_L_X12Y34/INT_L.SE2END2->>NR1BEG2 INT_L_X12Y35/INT_L.NR1END2->>IMUX_L4 INT_L_X12Y35/INT_L.NR1END2->>IMUX_L5 INT_L_X14Y27/INT_L.SW2END0->>IMUX_L2 INT_L_X14Y29/INT_L.WR1END1->>IMUX_L34 INT_L_X14Y29/INT_L.WR1END1->>NL1BEG0 INT_L_X14Y29/INT_L.WR1END1->>NW2BEG1 INT_L_X14Y30/INT_L.NL1END0->>IMUX_L8 INT_L_X14Y33/INT_L.NW2END1->>IMUX_L33 INT_L_X14Y33/INT_L.NW2END1->>IMUX_L41 INT_L_X14Y34/INT_L.EE2END2->>IMUX_L29 INT_L_X16Y31/INT_L.NE2END1->>WR1BEG2 INT_L_X8Y34/INT_L.WW2END1->>IMUX_L28 INT_L_X8Y34/INT_L.WW2END1->>SW2BEG1 INT_L_X8Y34/INT_L.WW2END1->>WL1BEG0 INT_L_X8Y35/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X8Y35/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X8Y35/INT_L.WW2END2->>BYP_ALT3 INT_L_X8Y35/INT_L.WW2END2->>IMUX_L5 INT_R_X11Y35/INT_R.NE2END2->>IMUX13 INT_R_X11Y35/INT_R.NE2END2->>SE2BEG2 INT_R_X11Y35/INT_R.NE2END2->>WR1BEG3 INT_R_X13Y28/INT_R.WW2END0->>IMUX26 INT_R_X13Y30/INT_R.NW2END1->>IMUX34 INT_R_X13Y32/INT_R.WW2END0->>WR1BEG2 INT_R_X15Y28/INT_R.NL1END_S3_0->>IMUX15 INT_R_X15Y28/INT_R.NL1END_S3_0->>IMUX23 INT_R_X15Y28/INT_R.NL1END_S3_0->>IMUX47 INT_R_X15Y28/INT_R.NW6END1->>NL1BEG0 INT_R_X15Y28/INT_R.NW6END1->>NN2BEG1 INT_R_X15Y28/INT_R.NW6END1->>SW2BEG0 INT_R_X15Y28/INT_R.NW6END1->>WW2BEG0 INT_R_X15Y29/INT_R.NL1END0->>WR1BEG1 INT_R_X15Y30/INT_R.NN2END1->>IMUX26 INT_R_X15Y30/INT_R.NN2END1->>NE2BEG1 INT_R_X15Y30/INT_R.NN2END1->>NN2BEG1 INT_R_X15Y31/INT_R.WR1END2->>IMUX44 INT_R_X15Y32/INT_R.NN2END1->>IMUX41 INT_R_X15Y32/INT_R.NN2END1->>NW2BEG1 INT_R_X15Y32/INT_R.NN2END1->>WW2BEG0 INT_R_X17Y24/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X7Y33/INT_R.SW2END1->>IMUX11 INT_R_X7Y34/INT_R.WL1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 29, 

multiplier_16x16bit_pipelined/mr[5] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX11 CLBLL_L_X12Y31/CLBLL_LL_A4 CLBLL_L_X12Y32/CLBLL_IMUX2 CLBLL_L_X12Y32/CLBLL_LL_A2 CLBLL_L_X12Y32/CLBLL_WW2A2 CLBLL_L_X12Y34/CLBLL_IMUX45 CLBLL_L_X12Y34/CLBLL_LL_D2 CLBLL_L_X12Y34/CLBLL_WW2A2 CLBLL_L_X12Y35/CLBLL_IMUX15 CLBLL_L_X12Y35/CLBLL_IMUX6 CLBLL_L_X12Y35/CLBLL_IMUX7 CLBLL_L_X12Y35/CLBLL_LL_A1 CLBLL_L_X12Y35/CLBLL_LL_B1 CLBLL_L_X12Y35/CLBLL_L_A1 CLBLL_L_X12Y35/CLBLL_NW2A3 CLBLL_L_X14Y27/CLBLL_IMUX4 CLBLL_L_X14Y27/CLBLL_LL_A6 CLBLL_L_X14Y27/CLBLL_WR1END3 CLBLL_L_X14Y28/CLBLL_EE2BEG2 CLBLL_L_X14Y28/CLBLL_IMUX30 CLBLL_L_X14Y28/CLBLL_IMUX9 CLBLL_L_X14Y28/CLBLL_L_A5 CLBLL_L_X14Y28/CLBLL_L_C5 CLBLL_L_X14Y28/CLBLL_WR1END2 CLBLL_L_X14Y29/CLBLL_IMUX20 CLBLL_L_X14Y29/CLBLL_L_C2 CLBLL_L_X14Y29/CLBLL_NE2A2 CLBLL_L_X14Y30/CLBLL_EL1BEG1 CLBLL_L_X14Y30/CLBLL_IMUX11 CLBLL_L_X14Y30/CLBLL_IMUX32 CLBLL_L_X14Y30/CLBLL_IMUX41 CLBLL_L_X14Y30/CLBLL_LL_A4 CLBLL_L_X14Y30/CLBLL_LL_C1 CLBLL_L_X14Y30/CLBLL_L_D1 CLBLL_L_X14Y31/CLBLL_IMUX44 CLBLL_L_X14Y31/CLBLL_LL_D4 CLBLL_L_X14Y31/CLBLL_NE2A2 CLBLL_L_X14Y32/CLBLL_EL1BEG1 CLBLL_L_X14Y32/CLBLL_IMUX33 CLBLL_L_X14Y32/CLBLL_L_C1 CLBLL_L_X14Y33/CLBLL_IMUX10 CLBLL_L_X14Y33/CLBLL_IMUX34 CLBLL_L_X14Y33/CLBLL_IMUX42 CLBLL_L_X14Y33/CLBLL_L_A4 CLBLL_L_X14Y33/CLBLL_L_C6 CLBLL_L_X14Y33/CLBLL_L_D6 CLBLL_L_X14Y34/CLBLL_ER1BEG3 CLBLL_L_X14Y34/CLBLL_IMUX18 CLBLL_L_X14Y34/CLBLL_IMUX26 CLBLL_L_X14Y34/CLBLL_IMUX35 CLBLL_L_X14Y34/CLBLL_IMUX47 CLBLL_L_X14Y34/CLBLL_LL_B2 CLBLL_L_X14Y34/CLBLL_LL_C6 CLBLL_L_X14Y34/CLBLL_LL_D5 CLBLL_L_X14Y34/CLBLL_L_B4 CLBLL_R_X13Y27/CLBLL_WR1END3 CLBLL_R_X13Y28/CLBLL_EE2BEG2 CLBLL_R_X13Y28/CLBLL_IMUX13 CLBLL_R_X13Y28/CLBLL_L_B6 CLBLL_R_X13Y28/CLBLL_WR1END2 CLBLL_R_X13Y29/CLBLL_NE2A2 CLBLL_R_X13Y30/CLBLL_EL1BEG1 CLBLL_R_X13Y30/CLBLL_IMUX20 CLBLL_R_X13Y30/CLBLL_L_C2 CLBLL_R_X13Y31/CLBLL_NE2A2 CLBLL_R_X13Y32/CLBLL_EL1BEG1 CLBLL_R_X13Y32/CLBLL_IMUX36 CLBLL_R_X13Y32/CLBLL_L_D2 CLBLL_R_X13Y34/CLBLL_ER1BEG3 CLBLL_R_X13Y34/CLBLL_IMUX31 CLBLL_R_X13Y34/CLBLL_LL_C5 CLBLL_R_X15Y26/CLBLL_LL_CQ CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y28/CLBLL_IMUX20 CLBLL_R_X15Y28/CLBLL_IMUX24 CLBLL_R_X15Y28/CLBLL_IMUX45 CLBLL_R_X15Y28/CLBLL_LL_B5 CLBLL_R_X15Y28/CLBLL_LL_D2 CLBLL_R_X15Y28/CLBLL_L_C2 CLBLL_R_X15Y30/CLBLL_IMUX13 CLBLL_R_X15Y30/CLBLL_L_B6 CLBLL_R_X15Y31/CLBLL_IMUX31 CLBLL_R_X15Y31/CLBLL_IMUX33 CLBLL_R_X15Y31/CLBLL_IMUX47 CLBLL_R_X15Y31/CLBLL_LL_C5 CLBLL_R_X15Y31/CLBLL_LL_D5 CLBLL_R_X15Y31/CLBLL_L_C1 CLBLL_R_X15Y32/CLBLL_IMUX16 CLBLL_R_X15Y32/CLBLL_IMUX31 CLBLL_R_X15Y32/CLBLL_IMUX39 CLBLL_R_X15Y32/CLBLL_LL_C5 CLBLL_R_X15Y32/CLBLL_L_B3 CLBLL_R_X15Y32/CLBLL_L_D3 CLBLL_R_X15Y33/CLBLL_IMUX23 CLBLL_R_X15Y33/CLBLL_L_C3 CLBLM_L_X10Y32/CLBLM_IMUX30 CLBLM_L_X10Y32/CLBLM_L_C5 CLBLM_L_X10Y33/CLBLM_IMUX26 CLBLM_L_X10Y33/CLBLM_L_B4 CLBLM_L_X10Y33/CLBLM_WR1END0 CLBLM_L_X10Y34/CLBLM_IMUX38 CLBLM_L_X10Y34/CLBLM_M_D3 CLBLM_L_X10Y35/CLBLM_EE2A1 CLBLM_L_X8Y31/CLBLM_IMUX3 CLBLM_L_X8Y31/CLBLM_IMUX7 CLBLM_L_X8Y31/CLBLM_L_A2 CLBLM_L_X8Y31/CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_IMUX18 CLBLM_L_X8Y33/CLBLM_IMUX42 CLBLM_L_X8Y33/CLBLM_L_D6 CLBLM_L_X8Y33/CLBLM_M_B2 CLBLM_L_X8Y33/CLBLM_NW2A0 CLBLM_L_X8Y33/CLBLM_WR1END2 CLBLM_L_X8Y34/CLBLM_IMUX30 CLBLM_L_X8Y34/CLBLM_IMUX32 CLBLM_L_X8Y34/CLBLM_L_C5 CLBLM_L_X8Y34/CLBLM_M_C1 CLBLM_L_X8Y34/CLBLM_NE2A0 CLBLM_L_X8Y34/CLBLM_NW2A1 CLBLM_L_X8Y35/CLBLM_IMUX1 CLBLM_L_X8Y35/CLBLM_IMUX10 CLBLM_L_X8Y35/CLBLM_L_A4 CLBLM_L_X8Y35/CLBLM_M_A3 CLBLM_R_X11Y32/CLBLM_WW2A2 CLBLM_R_X11Y34/CLBLM_IMUX22 CLBLM_R_X11Y34/CLBLM_M_C3 CLBLM_R_X11Y34/CLBLM_WW2A2 CLBLM_R_X11Y35/CLBLM_IMUX1 CLBLM_R_X11Y35/CLBLM_IMUX14 CLBLM_R_X11Y35/CLBLM_L_B1 CLBLM_R_X11Y35/CLBLM_M_A3 CLBLM_R_X11Y35/CLBLM_NW2A3 CLBLM_R_X7Y33/CLBLM_IMUX35 CLBLM_R_X7Y33/CLBLM_IMUX8 CLBLM_R_X7Y33/CLBLM_M_A5 CLBLM_R_X7Y33/CLBLM_M_C6 CLBLM_R_X7Y33/CLBLM_NW2A0 CLBLM_R_X7Y33/CLBLM_WR1END2 CLBLM_R_X7Y34/CLBLM_IMUX27 CLBLM_R_X7Y34/CLBLM_IMUX33 CLBLM_R_X7Y34/CLBLM_IMUX45 CLBLM_R_X7Y34/CLBLM_L_C1 CLBLM_R_X7Y34/CLBLM_M_B4 CLBLM_R_X7Y34/CLBLM_M_D2 CLBLM_R_X7Y34/CLBLM_NE2A0 CLBLM_R_X7Y34/CLBLM_NW2A1 DSP_R_X9Y30/DSP_WR1END0_3 DSP_R_X9Y35/DSP_EE2A1_0 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WR1END0 INT_INTERFACE_R_X9Y35/INT_INTERFACE_EE2A1 INT_L_X10Y32/IMUX_L30 INT_L_X10Y32/WR1BEG_S0 INT_L_X10Y32/WW2END2 INT_L_X10Y33/IMUX_L26 INT_L_X10Y33/SS2END1 INT_L_X10Y33/WR1BEG0 INT_L_X10Y34/ER1BEG2 INT_L_X10Y34/IMUX_L38 INT_L_X10Y34/SL1END1 INT_L_X10Y34/SS2A1 INT_L_X10Y34/WW2END2 INT_L_X10Y35/EE2END1 INT_L_X10Y35/SL1BEG1 INT_L_X10Y35/SS2BEG1 INT_L_X12Y31/IMUX_L11 INT_L_X12Y31/NL1BEG1 INT_L_X12Y31/NW2END2 INT_L_X12Y32/IMUX_L2 INT_L_X12Y32/NL1END1 INT_L_X12Y32/NN2BEG3 INT_L_X12Y32/WR1END3 INT_L_X12Y32/WW2BEG2 INT_L_X12Y33/NN2A3 INT_L_X12Y34/EL1BEG2 INT_L_X12Y34/IMUX_L45 INT_L_X12Y34/NN2END3 INT_L_X12Y34/NR1BEG3 INT_L_X12Y34/NW2BEG3 INT_L_X12Y34/WW2BEG2 INT_L_X12Y35/IMUX_L15 INT_L_X12Y35/IMUX_L6 INT_L_X12Y35/IMUX_L7 INT_L_X12Y35/NR1END3 INT_L_X12Y35/NW2A3 INT_L_X14Y27/IMUX_L4 INT_L_X14Y27/WR1BEG3 INT_L_X14Y27/WR1END2 INT_L_X14Y28/BYP_ALT4 INT_L_X14Y28/BYP_BOUNCE4 INT_L_X14Y28/EE2A2 INT_L_X14Y28/IMUX_L30 INT_L_X14Y28/IMUX_L9 INT_L_X14Y28/NW2END1 INT_L_X14Y28/WR1BEG2 INT_L_X14Y29/FAN_BOUNCE_S3_2 INT_L_X14Y29/IMUX_L20 INT_L_X14Y29/NE2END2 INT_L_X14Y30/EL1END1 INT_L_X14Y30/ER1BEG2 INT_L_X14Y30/FAN_ALT2 INT_L_X14Y30/FAN_BOUNCE2 INT_L_X14Y30/IMUX_L11 INT_L_X14Y30/IMUX_L32 INT_L_X14Y30/IMUX_L41 INT_L_X14Y31/EL1BEG1 INT_L_X14Y31/IMUX_L44 INT_L_X14Y31/NE2END2 INT_L_X14Y32/EL1BEG0 INT_L_X14Y32/EL1END1 INT_L_X14Y32/IMUX_L33 INT_L_X14Y32/NR1BEG1 INT_L_X14Y33/EL1BEG0 INT_L_X14Y33/IMUX_L10 INT_L_X14Y33/IMUX_L34 INT_L_X14Y33/IMUX_L42 INT_L_X14Y33/NR1BEG1 INT_L_X14Y33/NR1END1 INT_L_X14Y33/SE2A3 INT_L_X14Y34/ER1END3 INT_L_X14Y34/IMUX_L18 INT_L_X14Y34/IMUX_L26 INT_L_X14Y34/IMUX_L35 INT_L_X14Y34/IMUX_L47 INT_L_X14Y34/NR1END1 INT_L_X14Y34/SE2BEG3 INT_L_X14Y35/ER1END_N3_3 INT_L_X8Y31/FAN_ALT3 INT_L_X8Y31/FAN_BOUNCE3 INT_L_X8Y31/IMUX_L3 INT_L_X8Y31/IMUX_L7 INT_L_X8Y31/SW2END3 INT_L_X8Y32/NW2BEG0 INT_L_X8Y32/SW2END_N0_3 INT_L_X8Y33/IMUX_L18 INT_L_X8Y33/IMUX_L42 INT_L_X8Y33/NE2END_S3_0 INT_L_X8Y33/NN2BEG1 INT_L_X8Y33/NW2A0 INT_L_X8Y33/NW2BEG1 INT_L_X8Y33/WR1BEG2 INT_L_X8Y33/WR1END1 INT_L_X8Y34/IMUX_L30 INT_L_X8Y34/IMUX_L32 INT_L_X8Y34/NE2END0 INT_L_X8Y34/NL1BEG_N3 INT_L_X8Y34/NN2A1 INT_L_X8Y34/NR1BEG0 INT_L_X8Y34/NW2A1 INT_L_X8Y35/EE2BEG1 INT_L_X8Y35/IMUX_L1 INT_L_X8Y35/IMUX_L10 INT_L_X8Y35/NN2END1 INT_L_X8Y35/NR1END0 INT_R_X11Y32/WW2A2 INT_R_X11Y34/ER1END2 INT_R_X11Y34/IMUX22 INT_R_X11Y34/WW2A2 INT_R_X11Y35/FAN_ALT5 INT_R_X11Y35/FAN_BOUNCE5 INT_R_X11Y35/IMUX1 INT_R_X11Y35/IMUX14 INT_R_X11Y35/NW2END3 INT_R_X13Y27/NL1BEG2 INT_R_X13Y27/WR1END3 INT_R_X13Y28/EE2BEG2 INT_R_X13Y28/IMUX13 INT_R_X13Y28/NE2BEG2 INT_R_X13Y28/NL1END2 INT_R_X13Y28/NN2BEG2 INT_R_X13Y28/WR1END2 INT_R_X13Y29/NE2A2 INT_R_X13Y29/NN2A2 INT_R_X13Y30/EL1BEG1 INT_R_X13Y30/IMUX20 INT_R_X13Y30/NE2BEG2 INT_R_X13Y30/NN2BEG2 INT_R_X13Y30/NN2END2 INT_R_X13Y30/NW2BEG2 INT_R_X13Y31/NE2A2 INT_R_X13Y31/NN2A2 INT_R_X13Y31/NW2A2 INT_R_X13Y32/EL1BEG1 INT_R_X13Y32/IMUX36 INT_R_X13Y32/NN2END2 INT_R_X13Y32/WR1BEG3 INT_R_X13Y34/BYP_ALT5 INT_R_X13Y34/BYP_BOUNCE5 INT_R_X13Y34/EL1END2 INT_R_X13Y34/ER1BEG3 INT_R_X13Y34/IMUX31 INT_R_X15Y26/LOGIC_OUTS6 INT_R_X15Y26/NL1BEG1 INT_R_X15Y27/NL1BEG0 INT_R_X15Y27/NL1END1 INT_R_X15Y27/NL1END_S3_0 INT_R_X15Y27/NW2BEG1 INT_R_X15Y27/WR1BEG2 INT_R_X15Y28/BYP_ALT0 INT_R_X15Y28/BYP_BOUNCE0 INT_R_X15Y28/EE2END2 INT_R_X15Y28/IMUX20 INT_R_X15Y28/IMUX24 INT_R_X15Y28/IMUX45 INT_R_X15Y28/NL1END0 INT_R_X15Y28/NW2A1 INT_R_X15Y30/ER1END2 INT_R_X15Y30/IMUX13 INT_R_X15Y31/EL1END1 INT_R_X15Y31/EL1END_S3_0 INT_R_X15Y31/IMUX31 INT_R_X15Y31/IMUX33 INT_R_X15Y31/IMUX47 INT_R_X15Y32/EL1END0 INT_R_X15Y32/EL1END_S3_0 INT_R_X15Y32/IMUX16 INT_R_X15Y32/IMUX31 INT_R_X15Y32/IMUX39 INT_R_X15Y33/EL1END0 INT_R_X15Y33/IMUX23 INT_R_X15Y33/SE2END3 INT_R_X7Y32/NW2END_S0_0 INT_R_X7Y33/IMUX35 INT_R_X7Y33/IMUX8 INT_R_X7Y33/NE2BEG0 INT_R_X7Y33/NW2END0 INT_R_X7Y33/WR1END2 INT_R_X7Y34/BYP_ALT1 INT_R_X7Y34/BYP_BOUNCE1 INT_R_X7Y34/IMUX27 INT_R_X7Y34/IMUX33 INT_R_X7Y34/IMUX45 INT_R_X7Y34/NE2A0 INT_R_X7Y34/NW2END1 INT_R_X9Y31/SW2A3 INT_R_X9Y32/SW2BEG3 INT_R_X9Y32/WR1END_S1_0 INT_R_X9Y33/WR1BEG1 INT_R_X9Y33/WR1END0 INT_R_X9Y35/EE2A1 VBRK_X29Y35/VBRK_WR1END0 VBRK_X29Y37/VBRK_EE2A1 VBRK_X34Y34/VBRK_WW2A2 VBRK_X34Y36/VBRK_WW2A2 VBRK_X34Y37/VBRK_NW2A3 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y26/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X10Y32/INT_L.WW2END2->>IMUX_L30 INT_L_X10Y32/INT_L.WW2END2->>WR1BEG_S0 INT_L_X10Y33/INT_L.SS2END1->>IMUX_L26 INT_L_X10Y34/INT_L.SL1END1->>ER1BEG2 INT_L_X10Y34/INT_L.WW2END2->>IMUX_L38 INT_L_X10Y35/INT_L.EE2END1->>SL1BEG1 INT_L_X10Y35/INT_L.EE2END1->>SS2BEG1 INT_L_X12Y31/INT_L.NW2END2->>IMUX_L11 INT_L_X12Y31/INT_L.NW2END2->>NL1BEG1 INT_L_X12Y32/INT_L.NL1END1->>IMUX_L2 INT_L_X12Y32/INT_L.WR1END3->>NN2BEG3 INT_L_X12Y32/INT_L.WR1END3->>WW2BEG2 INT_L_X12Y34/INT_L.NN2END3->>EL1BEG2 INT_L_X12Y34/INT_L.NN2END3->>IMUX_L45 INT_L_X12Y34/INT_L.NN2END3->>NR1BEG3 INT_L_X12Y34/INT_L.NN2END3->>NW2BEG3 INT_L_X12Y34/INT_L.NN2END3->>WW2BEG2 INT_L_X12Y35/INT_L.NR1END3->>IMUX_L15 INT_L_X12Y35/INT_L.NR1END3->>IMUX_L6 INT_L_X12Y35/INT_L.NR1END3->>IMUX_L7 INT_L_X14Y27/INT_L.WR1END2->>IMUX_L4 INT_L_X14Y27/INT_L.WR1END2->>WR1BEG3 INT_L_X14Y28/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X14Y28/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X14Y28/INT_L.NW2END1->>BYP_ALT4 INT_L_X14Y28/INT_L.NW2END1->>IMUX_L9 INT_L_X14Y28/INT_L.NW2END1->>WR1BEG2 INT_L_X14Y29/INT_L.NE2END2->>IMUX_L20 INT_L_X14Y30/INT_L.EL1END1->>ER1BEG2 INT_L_X14Y30/INT_L.EL1END1->>FAN_ALT2 INT_L_X14Y30/INT_L.EL1END1->>IMUX_L11 INT_L_X14Y30/INT_L.EL1END1->>IMUX_L41 INT_L_X14Y30/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X14Y30/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X14Y31/INT_L.NE2END2->>EL1BEG1 INT_L_X14Y31/INT_L.NE2END2->>IMUX_L44 INT_L_X14Y32/INT_L.EL1END1->>EL1BEG0 INT_L_X14Y32/INT_L.EL1END1->>IMUX_L33 INT_L_X14Y32/INT_L.EL1END1->>NR1BEG1 INT_L_X14Y33/INT_L.NR1END1->>EL1BEG0 INT_L_X14Y33/INT_L.NR1END1->>IMUX_L10 INT_L_X14Y33/INT_L.NR1END1->>IMUX_L34 INT_L_X14Y33/INT_L.NR1END1->>IMUX_L42 INT_L_X14Y33/INT_L.NR1END1->>NR1BEG1 INT_L_X14Y34/INT_L.ER1END3->>IMUX_L47 INT_L_X14Y34/INT_L.ER1END3->>SE2BEG3 INT_L_X14Y34/INT_L.NR1END1->>IMUX_L18 INT_L_X14Y34/INT_L.NR1END1->>IMUX_L26 INT_L_X14Y34/INT_L.NR1END1->>IMUX_L35 INT_L_X8Y31/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y31/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X8Y31/INT_L.SW2END3->>FAN_ALT3 INT_L_X8Y31/INT_L.SW2END3->>IMUX_L7 INT_L_X8Y32/INT_L.SW2END_N0_3->>NW2BEG0 INT_L_X8Y33/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y33/INT_L.WR1END1->>IMUX_L42 INT_L_X8Y33/INT_L.WR1END1->>NN2BEG1 INT_L_X8Y33/INT_L.WR1END1->>NW2BEG1 INT_L_X8Y33/INT_L.WR1END1->>WR1BEG2 INT_L_X8Y34/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y34/INT_L.NE2END0->>NL1BEG_N3 INT_L_X8Y34/INT_L.NE2END0->>NR1BEG0 INT_L_X8Y34/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y35/INT_L.NN2END1->>EE2BEG1 INT_L_X8Y35/INT_L.NN2END1->>IMUX_L10 INT_L_X8Y35/INT_L.NR1END0->>IMUX_L1 INT_R_X11Y34/INT_R.ER1END2->>IMUX22 INT_R_X11Y35/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y35/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X11Y35/INT_R.NW2END3->>FAN_ALT5 INT_R_X11Y35/INT_R.NW2END3->>IMUX14 INT_R_X13Y27/INT_R.WR1END3->>NL1BEG2 INT_R_X13Y28/INT_R.NL1END2->>EE2BEG2 INT_R_X13Y28/INT_R.NL1END2->>NE2BEG2 INT_R_X13Y28/INT_R.NL1END2->>NN2BEG2 INT_R_X13Y28/INT_R.WR1END2->>IMUX13 INT_R_X13Y30/INT_R.NN2END2->>EL1BEG1 INT_R_X13Y30/INT_R.NN2END2->>IMUX20 INT_R_X13Y30/INT_R.NN2END2->>NE2BEG2 INT_R_X13Y30/INT_R.NN2END2->>NN2BEG2 INT_R_X13Y30/INT_R.NN2END2->>NW2BEG2 INT_R_X13Y32/INT_R.NN2END2->>EL1BEG1 INT_R_X13Y32/INT_R.NN2END2->>IMUX36 INT_R_X13Y32/INT_R.NN2END2->>WR1BEG3 INT_R_X13Y34/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X13Y34/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X13Y34/INT_R.EL1END2->>BYP_ALT5 INT_R_X13Y34/INT_R.EL1END2->>ER1BEG3 INT_R_X15Y26/INT_R.LOGIC_OUTS6->>NL1BEG1 INT_R_X15Y27/INT_R.NL1END1->>NL1BEG0 INT_R_X15Y27/INT_R.NL1END1->>NW2BEG1 INT_R_X15Y27/INT_R.NL1END1->>WR1BEG2 INT_R_X15Y28/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X15Y28/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X15Y28/INT_R.EE2END2->>IMUX45 INT_R_X15Y28/INT_R.NL1END0->>BYP_ALT0 INT_R_X15Y28/INT_R.NL1END0->>IMUX24 INT_R_X15Y30/INT_R.ER1END2->>IMUX13 INT_R_X15Y31/INT_R.EL1END1->>IMUX33 INT_R_X15Y31/INT_R.EL1END_S3_0->>IMUX31 INT_R_X15Y31/INT_R.EL1END_S3_0->>IMUX47 INT_R_X15Y32/INT_R.EL1END0->>IMUX16 INT_R_X15Y32/INT_R.EL1END_S3_0->>IMUX31 INT_R_X15Y32/INT_R.EL1END_S3_0->>IMUX39 INT_R_X15Y33/INT_R.SE2END3->>IMUX23 INT_R_X7Y33/INT_R.NW2END0->>IMUX8 INT_R_X7Y33/INT_R.NW2END0->>NE2BEG0 INT_R_X7Y33/INT_R.WR1END2->>IMUX35 INT_R_X7Y34/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y34/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X7Y34/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X7Y34/INT_R.NW2END1->>BYP_ALT1 INT_R_X7Y34/INT_R.NW2END1->>IMUX33 INT_R_X9Y32/INT_R.WR1END_S1_0->>SW2BEG3 INT_R_X9Y33/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 62, 

multiplier_16x16bit_pipelined/mr[6] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX8 CLBLL_L_X12Y31/CLBLL_LL_A5 CLBLL_L_X12Y34/CLBLL_NW2A3 CLBLL_L_X12Y35/CLBLL_IMUX24 CLBLL_L_X12Y35/CLBLL_LL_B5 CLBLL_L_X12Y35/CLBLL_WR1END1 CLBLL_L_X14Y27/CLBLL_NW4END2 CLBLL_L_X14Y28/CLBLL_IMUX21 CLBLL_L_X14Y28/CLBLL_IMUX5 CLBLL_L_X14Y28/CLBLL_L_A6 CLBLL_L_X14Y28/CLBLL_L_C4 CLBLL_L_X14Y28/CLBLL_NE2A2 CLBLL_L_X14Y30/CLBLL_IMUX31 CLBLL_L_X14Y30/CLBLL_IMUX39 CLBLL_L_X14Y30/CLBLL_LL_C5 CLBLL_L_X14Y30/CLBLL_L_D3 CLBLL_L_X14Y30/CLBLL_WW2A3 CLBLL_L_X14Y31/CLBLL_IMUX40 CLBLL_L_X14Y31/CLBLL_LL_D1 CLBLL_L_X14Y32/CLBLL_IMUX20 CLBLL_L_X14Y32/CLBLL_L_C2 CLBLL_L_X14Y32/CLBLL_WW2END3 CLBLL_L_X14Y33/CLBLL_IMUX6 CLBLL_L_X14Y33/CLBLL_L_A1 CLBLL_L_X14Y33/CLBLL_WW2A2 CLBLL_L_X14Y34/CLBLL_IMUX12 CLBLL_L_X14Y34/CLBLL_IMUX13 CLBLL_L_X14Y34/CLBLL_IMUX44 CLBLL_L_X14Y34/CLBLL_LL_B6 CLBLL_L_X14Y34/CLBLL_LL_D4 CLBLL_L_X14Y34/CLBLL_L_B6 CLBLL_R_X13Y27/CLBLL_NW4END2 CLBLL_R_X13Y28/CLBLL_NE2A2 CLBLL_R_X13Y30/CLBLL_WW2A3 CLBLL_R_X13Y32/CLBLL_IMUX39 CLBLL_R_X13Y32/CLBLL_L_D3 CLBLL_R_X13Y32/CLBLL_WW2END3 CLBLL_R_X13Y33/CLBLL_WW2A2 CLBLL_R_X13Y34/CLBLL_IMUX22 CLBLL_R_X13Y34/CLBLL_LL_C3 CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y23/CLBLL_L_CQ CLBLL_R_X15Y31/CLBLL_IMUX21 CLBLL_R_X15Y31/CLBLL_IMUX28 CLBLL_R_X15Y31/CLBLL_LL_C4 CLBLL_R_X15Y31/CLBLL_L_C4 CLBLL_R_X15Y32/CLBLL_IMUX14 CLBLL_R_X15Y32/CLBLL_IMUX22 CLBLL_R_X15Y32/CLBLL_LL_C3 CLBLL_R_X15Y32/CLBLL_L_B1 CLBLL_R_X15Y33/CLBLL_IMUX34 CLBLL_R_X15Y33/CLBLL_L_C6 CLBLM_L_X10Y33/CLBLM_IMUX14 CLBLM_L_X10Y33/CLBLM_L_B1 CLBLM_L_X10Y34/CLBLM_NW2A3 CLBLM_L_X8Y31/CLBLM_IMUX1 CLBLM_L_X8Y31/CLBLM_IMUX9 CLBLM_L_X8Y31/CLBLM_L_A5 CLBLM_L_X8Y31/CLBLM_M_A3 CLBLM_L_X8Y33/CLBLM_IMUX17 CLBLM_L_X8Y33/CLBLM_IMUX37 CLBLM_L_X8Y33/CLBLM_L_D4 CLBLM_L_X8Y33/CLBLM_M_B3 CLBLM_L_X8Y33/CLBLM_WL1END2 CLBLM_L_X8Y34/CLBLM_ER1BEG3 CLBLM_L_X8Y34/CLBLM_IMUX23 CLBLM_L_X8Y34/CLBLM_L_C3 CLBLM_L_X8Y34/CLBLM_WW2END2 CLBLM_R_X11Y34/CLBLM_IMUX29 CLBLM_R_X11Y34/CLBLM_M_C2 CLBLM_R_X11Y34/CLBLM_NW2A3 CLBLM_R_X11Y35/CLBLM_IMUX11 CLBLM_R_X11Y35/CLBLM_M_A4 CLBLM_R_X11Y35/CLBLM_WR1END1 CLBLM_R_X7Y33/CLBLM_IMUX29 CLBLM_R_X7Y33/CLBLM_M_C2 CLBLM_R_X7Y33/CLBLM_WL1END2 CLBLM_R_X7Y34/CLBLM_ER1BEG3 CLBLM_R_X7Y34/CLBLM_IMUX21 CLBLM_R_X7Y34/CLBLM_IMUX38 CLBLM_R_X7Y34/CLBLM_L_C4 CLBLM_R_X7Y34/CLBLM_M_D3 CLBLM_R_X7Y34/CLBLM_WW2END2 DSP_R_X9Y30/DSP_NW2A3_4 HCLK_L_X40Y26/HCLK_NW6B2 INT_INTERFACE_R_X9Y34/INT_INTERFACE_NW2A3 INT_L_X10Y33/IMUX_L14 INT_L_X10Y33/NW2BEG3 INT_L_X10Y33/SW2END2 INT_L_X10Y34/NW2A3 INT_L_X12Y30/WW2END3 INT_L_X12Y31/IMUX_L8 INT_L_X12Y31/WW2END_N0_3 INT_L_X12Y33/ER1BEG3 INT_L_X12Y33/NW2BEG3 INT_L_X12Y33/WW2END2 INT_L_X12Y34/NW2A3 INT_L_X12Y34/WR1END_S1_0 INT_L_X12Y35/IMUX_L24 INT_L_X12Y35/WR1BEG1 INT_L_X12Y35/WR1END0 INT_L_X14Y23/NW6A2 INT_L_X14Y24/NW6B2 INT_L_X14Y25/NW6C2 INT_L_X14Y26/NW6D2 INT_L_X14Y27/NW6E2 INT_L_X14Y28/IMUX_L21 INT_L_X14Y28/IMUX_L5 INT_L_X14Y28/NE2BEG2 INT_L_X14Y28/NE2END2 INT_L_X14Y29/NE2A2 INT_L_X14Y30/IMUX_L31 INT_L_X14Y30/IMUX_L39 INT_L_X14Y30/SR1END3 INT_L_X14Y30/WW2BEG3 INT_L_X14Y31/IMUX_L40 INT_L_X14Y31/NL1BEG2 INT_L_X14Y31/SR1BEG3 INT_L_X14Y31/SR1END_N3_3 INT_L_X14Y31/WR1END3 INT_L_X14Y32/IMUX_L20 INT_L_X14Y32/NL1END2 INT_L_X14Y32/NN2BEG2 INT_L_X14Y32/WW2A3 INT_L_X14Y33/ER1BEG3 INT_L_X14Y33/IMUX_L6 INT_L_X14Y33/NN2A2 INT_L_X14Y33/SR1END2 INT_L_X14Y33/WW2BEG2 INT_L_X14Y34/IMUX_L12 INT_L_X14Y34/IMUX_L13 INT_L_X14Y34/IMUX_L44 INT_L_X14Y34/NN2END2 INT_L_X14Y34/SR1BEG2 INT_L_X8Y31/IMUX_L1 INT_L_X8Y31/IMUX_L9 INT_L_X8Y31/SS2END0 INT_L_X8Y32/SS2A0 INT_L_X8Y33/IMUX_L17 INT_L_X8Y33/IMUX_L37 INT_L_X8Y33/SL1END3 INT_L_X8Y33/SR1BEG_S0 INT_L_X8Y33/SS2BEG0 INT_L_X8Y33/SW2END2 INT_L_X8Y33/WL1BEG2 INT_L_X8Y34/ER1END3 INT_L_X8Y34/IMUX_L23 INT_L_X8Y34/SL1BEG3 INT_L_X8Y34/WW2A2 INT_L_X8Y35/ER1END_N3_3 INT_R_X11Y33/SW2A2 INT_R_X11Y34/IMUX29 INT_R_X11Y34/NW2END3 INT_R_X11Y34/SW2BEG2 INT_R_X11Y35/IMUX11 INT_R_X11Y35/WR1END1 INT_R_X13Y27/NE2BEG2 INT_R_X13Y27/NW6END2 INT_R_X13Y28/NE2A2 INT_R_X13Y30/WW2A3 INT_R_X13Y32/IMUX39 INT_R_X13Y32/WW2END3 INT_R_X13Y33/ER1END3 INT_R_X13Y33/NR1BEG3 INT_R_X13Y33/WW2A2 INT_R_X13Y33/WW2END_N0_3 INT_R_X13Y34/ER1END_N3_3 INT_R_X13Y34/IMUX22 INT_R_X13Y34/NR1END3 INT_R_X13Y34/WR1BEG_S0 INT_R_X13Y35/WR1BEG0 INT_R_X15Y23/LOGIC_OUTS2 INT_R_X15Y23/NW6BEG2 INT_R_X15Y29/NE2END2 INT_R_X15Y29/NN2BEG2 INT_R_X15Y30/NN2A2 INT_R_X15Y31/IMUX21 INT_R_X15Y31/IMUX28 INT_R_X15Y31/NN2END2 INT_R_X15Y31/WR1BEG3 INT_R_X15Y32/BYP_ALT6 INT_R_X15Y32/BYP_BOUNCE6 INT_R_X15Y32/IMUX14 INT_R_X15Y32/IMUX22 INT_R_X15Y32/SL1END3 INT_R_X15Y32/WW2BEG3 INT_R_X15Y33/BYP_BOUNCE_N3_6 INT_R_X15Y33/ER1END3 INT_R_X15Y33/IMUX34 INT_R_X15Y33/SL1BEG3 INT_R_X15Y34/ER1END_N3_3 INT_R_X7Y33/IMUX29 INT_R_X7Y33/WL1END2 INT_R_X7Y34/ER1BEG3 INT_R_X7Y34/IMUX21 INT_R_X7Y34/IMUX38 INT_R_X7Y34/WW2END2 INT_R_X9Y33/SW2A2 INT_R_X9Y34/NW2END3 INT_R_X9Y34/SW2BEG2 INT_R_X9Y34/WW2BEG2 VBRK_X29Y36/VBRK_NW2A3 VBRK_X34Y36/VBRK_NW2A3 VBRK_X34Y37/VBRK_WR1END1 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y23/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y33/INT_L.SW2END2->>IMUX_L14 INT_L_X10Y33/INT_L.SW2END2->>NW2BEG3 INT_L_X12Y31/INT_L.WW2END_N0_3->>IMUX_L8 INT_L_X12Y33/INT_L.WW2END2->>ER1BEG3 INT_L_X12Y33/INT_L.WW2END2->>NW2BEG3 INT_L_X12Y35/INT_L.WR1END0->>IMUX_L24 INT_L_X12Y35/INT_L.WR1END0->>WR1BEG1 INT_L_X14Y28/INT_L.NE2END2->>IMUX_L21 INT_L_X14Y28/INT_L.NE2END2->>IMUX_L5 INT_L_X14Y28/INT_L.NE2END2->>NE2BEG2 INT_L_X14Y30/INT_L.SR1END3->>IMUX_L31 INT_L_X14Y30/INT_L.SR1END3->>IMUX_L39 INT_L_X14Y30/INT_L.SR1END3->>WW2BEG3 INT_L_X14Y31/INT_L.SR1END_N3_3->>IMUX_L40 INT_L_X14Y31/INT_L.WR1END3->>NL1BEG2 INT_L_X14Y31/INT_L.WR1END3->>SR1BEG3 INT_L_X14Y32/INT_L.NL1END2->>IMUX_L20 INT_L_X14Y32/INT_L.NL1END2->>NN2BEG2 INT_L_X14Y33/INT_L.SR1END2->>ER1BEG3 INT_L_X14Y33/INT_L.SR1END2->>IMUX_L6 INT_L_X14Y33/INT_L.SR1END2->>WW2BEG2 INT_L_X14Y34/INT_L.NN2END2->>IMUX_L12 INT_L_X14Y34/INT_L.NN2END2->>IMUX_L13 INT_L_X14Y34/INT_L.NN2END2->>IMUX_L44 INT_L_X14Y34/INT_L.NN2END2->>SR1BEG2 INT_L_X8Y31/INT_L.SS2END0->>IMUX_L1 INT_L_X8Y31/INT_L.SS2END0->>IMUX_L9 INT_L_X8Y33/INT_L.SL1END3->>SR1BEG_S0 INT_L_X8Y33/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y33/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X8Y33/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X8Y33/INT_L.SW2END2->>IMUX_L37 INT_L_X8Y34/INT_L.ER1END3->>IMUX_L23 INT_L_X8Y34/INT_L.ER1END3->>SL1BEG3 INT_R_X11Y34/INT_R.NW2END3->>IMUX29 INT_R_X11Y34/INT_R.NW2END3->>SW2BEG2 INT_R_X11Y35/INT_R.WR1END1->>IMUX11 INT_R_X13Y27/INT_R.NW6END2->>NE2BEG2 INT_R_X13Y32/INT_R.WW2END3->>IMUX39 INT_R_X13Y33/INT_R.ER1END3->>NR1BEG3 INT_R_X13Y34/INT_R.NR1END3->>IMUX22 INT_R_X13Y34/INT_R.NR1END3->>WR1BEG_S0 INT_R_X15Y23/INT_R.LOGIC_OUTS2->>NW6BEG2 INT_R_X15Y29/INT_R.NE2END2->>NN2BEG2 INT_R_X15Y31/INT_R.NN2END2->>IMUX21 INT_R_X15Y31/INT_R.NN2END2->>IMUX28 INT_R_X15Y31/INT_R.NN2END2->>WR1BEG3 INT_R_X15Y32/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X15Y32/INT_R.SL1END3->>BYP_ALT6 INT_R_X15Y32/INT_R.SL1END3->>IMUX14 INT_R_X15Y32/INT_R.SL1END3->>IMUX22 INT_R_X15Y32/INT_R.SL1END3->>WW2BEG3 INT_R_X15Y33/INT_R.BYP_BOUNCE_N3_6->>IMUX34 INT_R_X15Y33/INT_R.ER1END3->>SL1BEG3 INT_R_X7Y33/INT_R.WL1END2->>IMUX29 INT_R_X7Y34/INT_R.WW2END2->>ER1BEG3 INT_R_X7Y34/INT_R.WW2END2->>IMUX21 INT_R_X7Y34/INT_R.WW2END2->>IMUX38 INT_R_X9Y34/INT_R.NW2END3->>SW2BEG2 INT_R_X9Y34/INT_R.NW2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

multiplier_16x16bit_pipelined/mr[7] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX2 CLBLL_L_X12Y31/CLBLL_LL_A2 CLBLL_L_X12Y32/CLBLL_WW2END0 CLBLL_L_X12Y34/CLBLL_WL1END3 CLBLL_L_X12Y35/CLBLL_IMUX18 CLBLL_L_X12Y35/CLBLL_LL_B2 CLBLL_L_X12Y35/CLBLL_WR1END2 CLBLL_L_X14Y28/CLBLL_IMUX20 CLBLL_L_X14Y28/CLBLL_L_C2 CLBLL_L_X14Y30/CLBLL_IMUX28 CLBLL_L_X14Y30/CLBLL_IMUX46 CLBLL_L_X14Y30/CLBLL_LL_C4 CLBLL_L_X14Y30/CLBLL_L_D5 CLBLL_L_X14Y31/CLBLL_IMUX39 CLBLL_L_X14Y31/CLBLL_IMUX47 CLBLL_L_X14Y31/CLBLL_LL_D5 CLBLL_L_X14Y31/CLBLL_L_D3 CLBLL_L_X14Y32/CLBLL_IMUX30 CLBLL_L_X14Y32/CLBLL_IMUX40 CLBLL_L_X14Y32/CLBLL_IMUX46 CLBLL_L_X14Y32/CLBLL_LL_D1 CLBLL_L_X14Y32/CLBLL_L_C5 CLBLL_L_X14Y32/CLBLL_L_D5 CLBLL_L_X14Y32/CLBLL_WR1END1 CLBLL_L_X14Y33/CLBLL_IMUX0 CLBLL_L_X14Y33/CLBLL_IMUX16 CLBLL_L_X14Y33/CLBLL_IMUX28 CLBLL_L_X14Y33/CLBLL_LL_C4 CLBLL_L_X14Y33/CLBLL_L_A3 CLBLL_L_X14Y33/CLBLL_L_B3 CLBLL_L_X14Y34/CLBLL_IMUX15 CLBLL_L_X14Y34/CLBLL_IMUX16 CLBLL_L_X14Y34/CLBLL_IMUX45 CLBLL_L_X14Y34/CLBLL_LL_B1 CLBLL_L_X14Y34/CLBLL_LL_D2 CLBLL_L_X14Y34/CLBLL_L_B3 CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y22/CLBLL_L_AQ CLBLL_L_X16Y30/CLBLL_WR1END1 CLBLL_R_X13Y32/CLBLL_IMUX41 CLBLL_R_X13Y32/CLBLL_L_D1 CLBLL_R_X13Y32/CLBLL_WR1END1 CLBLL_R_X13Y34/CLBLL_IMUX2 CLBLL_R_X13Y34/CLBLL_IMUX28 CLBLL_R_X13Y34/CLBLL_LL_A2 CLBLL_R_X13Y34/CLBLL_LL_C4 CLBLL_R_X15Y30/CLBLL_IMUX11 CLBLL_R_X15Y30/CLBLL_IMUX18 CLBLL_R_X15Y30/CLBLL_LL_A4 CLBLL_R_X15Y30/CLBLL_LL_B2 CLBLL_R_X15Y30/CLBLL_WR1END1 CLBLL_R_X15Y31/CLBLL_IMUX0 CLBLL_R_X15Y31/CLBLL_IMUX30 CLBLL_R_X15Y31/CLBLL_IMUX32 CLBLL_R_X15Y31/CLBLL_IMUX8 CLBLL_R_X15Y31/CLBLL_LL_A5 CLBLL_R_X15Y31/CLBLL_LL_C1 CLBLL_R_X15Y31/CLBLL_L_A3 CLBLL_R_X15Y31/CLBLL_L_C5 CLBLL_R_X15Y32/CLBLL_IMUX19 CLBLL_R_X15Y32/CLBLL_IMUX35 CLBLL_R_X15Y32/CLBLL_LL_C6 CLBLL_R_X15Y32/CLBLL_L_B2 CLBLL_R_X15Y33/CLBLL_IMUX3 CLBLL_R_X15Y33/CLBLL_IMUX32 CLBLL_R_X15Y33/CLBLL_IMUX33 CLBLL_R_X15Y33/CLBLL_IMUX8 CLBLL_R_X15Y33/CLBLL_LL_A5 CLBLL_R_X15Y33/CLBLL_LL_C1 CLBLL_R_X15Y33/CLBLL_L_A2 CLBLL_R_X15Y33/CLBLL_L_C1 CLBLM_L_X10Y32/CLBLM_IMUX36 CLBLM_L_X10Y32/CLBLM_L_D2 CLBLM_L_X10Y32/CLBLM_WR1END3 CLBLM_L_X10Y32/CLBLM_WW2A1 CLBLM_L_X10Y33/CLBLM_IMUX24 CLBLM_L_X10Y33/CLBLM_IMUX25 CLBLM_L_X10Y33/CLBLM_IMUX30 CLBLM_L_X10Y33/CLBLM_IMUX38 CLBLM_L_X10Y33/CLBLM_L_B5 CLBLM_L_X10Y33/CLBLM_L_C5 CLBLM_L_X10Y33/CLBLM_M_B5 CLBLM_L_X10Y33/CLBLM_M_D3 CLBLM_L_X10Y33/CLBLM_WW2A3 CLBLM_L_X8Y30/CLBLM_SW2A2 CLBLM_L_X8Y31/CLBLM_IMUX2 CLBLM_L_X8Y31/CLBLM_IMUX22 CLBLM_L_X8Y31/CLBLM_IMUX6 CLBLM_L_X8Y31/CLBLM_L_A1 CLBLM_L_X8Y31/CLBLM_M_A2 CLBLM_L_X8Y31/CLBLM_M_C3 CLBLM_L_X8Y32/CLBLM_IMUX21 CLBLM_L_X8Y32/CLBLM_IMUX4 CLBLM_L_X8Y32/CLBLM_L_C4 CLBLM_L_X8Y32/CLBLM_M_A6 CLBLM_L_X8Y32/CLBLM_SW2A3 CLBLM_L_X8Y33/CLBLM_IMUX15 CLBLM_L_X8Y33/CLBLM_IMUX31 CLBLM_L_X8Y33/CLBLM_IMUX39 CLBLM_L_X8Y33/CLBLM_IMUX8 CLBLM_L_X8Y33/CLBLM_L_D3 CLBLM_L_X8Y33/CLBLM_M_A5 CLBLM_L_X8Y33/CLBLM_M_B1 CLBLM_L_X8Y33/CLBLM_M_C5 CLBLM_L_X8Y33/CLBLM_NW2A2 CLBLM_L_X8Y34/CLBLM_EL1BEG3 CLBLM_L_X8Y34/CLBLM_IMUX20 CLBLM_L_X8Y34/CLBLM_L_C2 CLBLM_L_X8Y35/CLBLM_IMUX15 CLBLM_L_X8Y35/CLBLM_M_B1 CLBLM_L_X8Y35/CLBLM_NW2A0 CLBLM_R_X11Y32/CLBLM_WW2END0 CLBLM_R_X11Y34/CLBLM_IMUX32 CLBLM_R_X11Y34/CLBLM_IMUX47 CLBLM_R_X11Y34/CLBLM_M_C1 CLBLM_R_X11Y34/CLBLM_M_D5 CLBLM_R_X11Y34/CLBLM_WL1END3 CLBLM_R_X11Y35/CLBLM_IMUX12 CLBLM_R_X11Y35/CLBLM_IMUX20 CLBLM_R_X11Y35/CLBLM_IMUX8 CLBLM_R_X11Y35/CLBLM_L_C2 CLBLM_R_X11Y35/CLBLM_M_A5 CLBLM_R_X11Y35/CLBLM_M_B6 CLBLM_R_X11Y35/CLBLM_WR1END2 CLBLM_R_X7Y29/CLBLM_IMUX14 CLBLM_R_X7Y29/CLBLM_L_B1 CLBLM_R_X7Y30/CLBLM_IMUX37 CLBLM_R_X7Y30/CLBLM_L_D4 CLBLM_R_X7Y30/CLBLM_SW2A2 CLBLM_R_X7Y31/CLBLM_IMUX22 CLBLM_R_X7Y31/CLBLM_M_C3 CLBLM_R_X7Y32/CLBLM_IMUX47 CLBLM_R_X7Y32/CLBLM_M_D5 CLBLM_R_X7Y32/CLBLM_SW2A3 CLBLM_R_X7Y33/CLBLM_IMUX16 CLBLM_R_X7Y33/CLBLM_IMUX28 CLBLM_R_X7Y33/CLBLM_L_B3 CLBLM_R_X7Y33/CLBLM_M_C4 CLBLM_R_X7Y33/CLBLM_NW2A2 CLBLM_R_X7Y34/CLBLM_EL1BEG3 CLBLM_R_X7Y34/CLBLM_IMUX23 CLBLM_R_X7Y34/CLBLM_IMUX47 CLBLM_R_X7Y34/CLBLM_L_C3 CLBLM_R_X7Y34/CLBLM_M_D5 CLBLM_R_X7Y35/CLBLM_NW2A0 DSP_R_X9Y30/DSP_WR1END3_2 DSP_R_X9Y30/DSP_WW2A1_2 DSP_R_X9Y30/DSP_WW2A3_3 HCLK_L_X44Y26/HCLK_NN6B0 INT_INTERFACE_R_X9Y32/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X9Y32/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WW2A3 INT_L_X10Y32/IMUX_L36 INT_L_X10Y32/WR1BEG3 INT_L_X10Y32/WR1END2 INT_L_X10Y32/WW2BEG1 INT_L_X10Y33/IMUX_L24 INT_L_X10Y33/IMUX_L25 INT_L_X10Y33/IMUX_L30 INT_L_X10Y33/IMUX_L38 INT_L_X10Y33/SW2END0 INT_L_X10Y33/WL1END3 INT_L_X10Y33/WW2BEG3 INT_L_X10Y34/WL1END_N1_3 INT_L_X12Y31/IMUX_L2 INT_L_X12Y31/SW2END0 INT_L_X12Y32/WW2A0 INT_L_X12Y34/WL1BEG3 INT_L_X12Y35/IMUX_L18 INT_L_X12Y35/NW2END1 INT_L_X12Y35/WL1BEG_N3 INT_L_X12Y35/WR1BEG2 INT_L_X14Y28/IMUX_L20 INT_L_X14Y28/SL1END2 INT_L_X14Y29/SL1BEG2 INT_L_X14Y29/SR1END2 INT_L_X14Y30/BYP_ALT2 INT_L_X14Y30/BYP_BOUNCE2 INT_L_X14Y30/IMUX_L28 INT_L_X14Y30/IMUX_L46 INT_L_X14Y30/NL1BEG1 INT_L_X14Y30/SR1BEG2 INT_L_X14Y30/WR1END2 INT_L_X14Y31/BYP_BOUNCE_N3_2 INT_L_X14Y31/EL1BEG0 INT_L_X14Y31/EL1BEG3 INT_L_X14Y31/IMUX_L39 INT_L_X14Y31/IMUX_L47 INT_L_X14Y31/NL1BEG0 INT_L_X14Y31/NL1END1 INT_L_X14Y31/NL1END_S3_0 INT_L_X14Y32/EL1BEG_N3 INT_L_X14Y32/IMUX_L30 INT_L_X14Y32/IMUX_L40 INT_L_X14Y32/IMUX_L46 INT_L_X14Y32/NL1BEG2 INT_L_X14Y32/NL1BEG_N3 INT_L_X14Y32/NL1END0 INT_L_X14Y32/NN2BEG3 INT_L_X14Y32/NR1BEG0 INT_L_X14Y32/WR1BEG1 INT_L_X14Y33/EL1BEG1 INT_L_X14Y33/IMUX_L0 INT_L_X14Y33/IMUX_L16 INT_L_X14Y33/IMUX_L28 INT_L_X14Y33/NL1END2 INT_L_X14Y33/NN2A3 INT_L_X14Y33/NR1BEG0 INT_L_X14Y33/NR1END0 INT_L_X14Y34/IMUX_L15 INT_L_X14Y34/IMUX_L16 INT_L_X14Y34/IMUX_L45 INT_L_X14Y34/NN2END3 INT_L_X14Y34/NR1END0 INT_L_X16Y22/LOGIC_OUTS_L0 INT_L_X16Y22/NN6BEG0 INT_L_X16Y23/NN6A0 INT_L_X16Y24/NN6B0 INT_L_X16Y25/NN6C0 INT_L_X16Y26/NN6D0 INT_L_X16Y27/NN6E0 INT_L_X16Y27/NN6END_S1_0 INT_L_X16Y28/NN2BEG0 INT_L_X16Y28/NN6END0 INT_L_X16Y29/NN2A0 INT_L_X16Y29/NN2END_S2_0 INT_L_X16Y30/NN2END0 INT_L_X16Y30/WR1BEG1 INT_L_X8Y30/SW2A2 INT_L_X8Y31/FAN_ALT1 INT_L_X8Y31/FAN_BOUNCE1 INT_L_X8Y31/IMUX_L2 INT_L_X8Y31/IMUX_L22 INT_L_X8Y31/IMUX_L6 INT_L_X8Y31/SR1END2 INT_L_X8Y31/SW2BEG2 INT_L_X8Y32/BYP_ALT5 INT_L_X8Y32/BYP_BOUNCE5 INT_L_X8Y32/IMUX_L21 INT_L_X8Y32/IMUX_L4 INT_L_X8Y32/NW2BEG2 INT_L_X8Y32/SR1BEG2 INT_L_X8Y32/SW2A3 INT_L_X8Y32/WR1END_S1_0 INT_L_X8Y32/WW2END1 INT_L_X8Y33/IMUX_L15 INT_L_X8Y33/IMUX_L31 INT_L_X8Y33/IMUX_L39 INT_L_X8Y33/IMUX_L8 INT_L_X8Y33/NW2A2 INT_L_X8Y33/SW2BEG3 INT_L_X8Y33/WR1END0 INT_L_X8Y33/WW2END3 INT_L_X8Y34/BYP_ALT0 INT_L_X8Y34/BYP_BOUNCE0 INT_L_X8Y34/EL1END3 INT_L_X8Y34/IMUX_L20 INT_L_X8Y34/NR1BEG3 INT_L_X8Y34/NW2BEG0 INT_L_X8Y34/WW2END_N0_3 INT_L_X8Y35/IMUX_L15 INT_L_X8Y35/NR1END3 INT_L_X8Y35/NW2A0 INT_R_X11Y32/WR1BEG2 INT_R_X11Y32/WW2END0 INT_R_X11Y33/FAN_BOUNCE_S3_2 INT_R_X11Y33/SW2A0 INT_R_X11Y33/WL1BEG3 INT_R_X11Y34/FAN_ALT2 INT_R_X11Y34/FAN_BOUNCE2 INT_R_X11Y34/IMUX32 INT_R_X11Y34/IMUX47 INT_R_X11Y34/SR1BEG_S0 INT_R_X11Y34/SW2BEG0 INT_R_X11Y34/WL1BEG_N3 INT_R_X11Y34/WL1END3 INT_R_X11Y35/IMUX12 INT_R_X11Y35/IMUX20 INT_R_X11Y35/IMUX8 INT_R_X11Y35/WL1END_N1_3 INT_R_X11Y35/WR1END2 INT_R_X13Y31/SW2A0 INT_R_X13Y32/IMUX41 INT_R_X13Y32/NN2BEG1 INT_R_X13Y32/SW2BEG0 INT_R_X13Y32/WR1END1 INT_R_X13Y32/WW2BEG0 INT_R_X13Y33/NN2A1 INT_R_X13Y34/BYP_ALT4 INT_R_X13Y34/BYP_BOUNCE4 INT_R_X13Y34/IMUX2 INT_R_X13Y34/IMUX28 INT_R_X13Y34/NN2END1 INT_R_X13Y34/NW2BEG1 INT_R_X13Y35/NW2A1 INT_R_X15Y30/EL1END_S3_0 INT_R_X15Y30/IMUX11 INT_R_X15Y30/IMUX18 INT_R_X15Y30/WR1BEG2 INT_R_X15Y30/WR1END1 INT_R_X15Y31/EL1END0 INT_R_X15Y31/EL1END3 INT_R_X15Y31/IMUX0 INT_R_X15Y31/IMUX30 INT_R_X15Y31/IMUX32 INT_R_X15Y31/IMUX8 INT_R_X15Y32/FAN_BOUNCE_S3_2 INT_R_X15Y32/IMUX19 INT_R_X15Y32/IMUX35 INT_R_X15Y32/SL1END1 INT_R_X15Y33/EL1END1 INT_R_X15Y33/FAN_ALT2 INT_R_X15Y33/FAN_BOUNCE2 INT_R_X15Y33/IMUX3 INT_R_X15Y33/IMUX32 INT_R_X15Y33/IMUX33 INT_R_X15Y33/IMUX8 INT_R_X15Y33/SL1BEG1 INT_R_X7Y28/NR1BEG3 INT_R_X7Y28/SS6END3 INT_R_X7Y29/IMUX14 INT_R_X7Y29/NR1END3 INT_R_X7Y29/SS6E3 INT_R_X7Y29/SS6END_N0_3 INT_R_X7Y30/IMUX37 INT_R_X7Y30/SS6D3 INT_R_X7Y30/SW2END2 INT_R_X7Y31/IMUX22 INT_R_X7Y31/SL1END3 INT_R_X7Y31/SS6C3 INT_R_X7Y32/IMUX47 INT_R_X7Y32/SL1BEG3 INT_R_X7Y32/SS6B3 INT_R_X7Y32/SW2END3 INT_R_X7Y33/IMUX16 INT_R_X7Y33/IMUX28 INT_R_X7Y33/NW2END2 INT_R_X7Y33/SS6A3 INT_R_X7Y33/SW2END_N0_3 INT_R_X7Y34/EL1BEG3 INT_R_X7Y34/IMUX23 INT_R_X7Y34/IMUX47 INT_R_X7Y34/NW2END_S0_0 INT_R_X7Y34/SS6BEG3 INT_R_X7Y35/EL1BEG_N3 INT_R_X7Y35/NW2END0 INT_R_X9Y32/WR1BEG_S0 INT_R_X9Y32/WR1END3 INT_R_X9Y32/WW2A1 INT_R_X9Y33/WR1BEG0 INT_R_X9Y33/WW2A3 VBRK_X29Y34/VBRK_WR1END3 VBRK_X29Y34/VBRK_WW2A1 VBRK_X29Y35/VBRK_WW2A3 VBRK_X34Y34/VBRK_WW2END0 VBRK_X34Y36/VBRK_WL1END3 VBRK_X34Y37/VBRK_WR1END2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X16Y22/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y32/INT_L.WR1END2->>IMUX_L36 INT_L_X10Y32/INT_L.WR1END2->>WR1BEG3 INT_L_X10Y32/INT_L.WR1END2->>WW2BEG1 INT_L_X10Y33/INT_L.SW2END0->>IMUX_L24 INT_L_X10Y33/INT_L.SW2END0->>IMUX_L25 INT_L_X10Y33/INT_L.WL1END3->>IMUX_L30 INT_L_X10Y33/INT_L.WL1END3->>IMUX_L38 INT_L_X10Y33/INT_L.WL1END3->>WW2BEG3 INT_L_X12Y31/INT_L.SW2END0->>IMUX_L2 INT_L_X12Y35/INT_L.NW2END1->>IMUX_L18 INT_L_X12Y35/INT_L.NW2END1->>WL1BEG_N3 INT_L_X12Y35/INT_L.NW2END1->>WR1BEG2 INT_L_X14Y28/INT_L.SL1END2->>IMUX_L20 INT_L_X14Y29/INT_L.SR1END2->>SL1BEG2 INT_L_X14Y30/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X14Y30/INT_L.BYP_BOUNCE2->>IMUX_L46 INT_L_X14Y30/INT_L.WR1END2->>BYP_ALT2 INT_L_X14Y30/INT_L.WR1END2->>IMUX_L28 INT_L_X14Y30/INT_L.WR1END2->>NL1BEG1 INT_L_X14Y30/INT_L.WR1END2->>SR1BEG2 INT_L_X14Y31/INT_L.NL1END1->>EL1BEG0 INT_L_X14Y31/INT_L.NL1END1->>NL1BEG0 INT_L_X14Y31/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X14Y31/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X14Y32/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X14Y32/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X14Y32/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X14Y32/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X14Y32/INT_L.NL1END0->>EL1BEG_N3 INT_L_X14Y32/INT_L.NL1END0->>IMUX_L40 INT_L_X14Y32/INT_L.NL1END0->>NL1BEG_N3 INT_L_X14Y32/INT_L.NL1END0->>NR1BEG0 INT_L_X14Y32/INT_L.NL1END0->>WR1BEG1 INT_L_X14Y33/INT_L.NL1END2->>EL1BEG1 INT_L_X14Y33/INT_L.NL1END2->>IMUX_L28 INT_L_X14Y33/INT_L.NR1END0->>IMUX_L0 INT_L_X14Y33/INT_L.NR1END0->>IMUX_L16 INT_L_X14Y33/INT_L.NR1END0->>NR1BEG0 INT_L_X14Y34/INT_L.NN2END3->>IMUX_L15 INT_L_X14Y34/INT_L.NN2END3->>IMUX_L45 INT_L_X14Y34/INT_L.NR1END0->>IMUX_L16 INT_L_X16Y22/INT_L.LOGIC_OUTS_L0->>NN6BEG0 INT_L_X16Y28/INT_L.NN6END0->>NN2BEG0 INT_L_X16Y30/INT_L.NN2END0->>WR1BEG1 INT_L_X8Y31/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y31/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X8Y31/INT_L.SR1END2->>FAN_ALT1 INT_L_X8Y31/INT_L.SR1END2->>IMUX_L22 INT_L_X8Y31/INT_L.SR1END2->>IMUX_L6 INT_L_X8Y31/INT_L.SR1END2->>SW2BEG2 INT_L_X8Y32/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y32/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X8Y32/INT_L.WW2END1->>BYP_ALT5 INT_L_X8Y32/INT_L.WW2END1->>IMUX_L4 INT_L_X8Y32/INT_L.WW2END1->>NW2BEG2 INT_L_X8Y32/INT_L.WW2END1->>SR1BEG2 INT_L_X8Y33/INT_L.WR1END0->>IMUX_L8 INT_L_X8Y33/INT_L.WW2END3->>IMUX_L15 INT_L_X8Y33/INT_L.WW2END3->>IMUX_L31 INT_L_X8Y33/INT_L.WW2END3->>IMUX_L39 INT_L_X8Y33/INT_L.WW2END3->>SW2BEG3 INT_L_X8Y34/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y34/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X8Y34/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y34/INT_L.WW2END_N0_3->>BYP_ALT0 INT_L_X8Y34/INT_L.WW2END_N0_3->>NW2BEG0 INT_L_X8Y35/INT_L.NR1END3->>IMUX_L15 INT_R_X11Y32/INT_R.WW2END0->>WR1BEG2 INT_R_X11Y34/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y34/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X11Y34/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X11Y34/INT_R.SR1BEG_S0->>SW2BEG0 INT_R_X11Y34/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X11Y34/INT_R.WL1END3->>IMUX47 INT_R_X11Y34/INT_R.WL1END3->>SR1BEG_S0 INT_R_X11Y35/INT_R.WL1END_N1_3->>IMUX8 INT_R_X11Y35/INT_R.WR1END2->>IMUX12 INT_R_X11Y35/INT_R.WR1END2->>IMUX20 INT_R_X13Y32/INT_R.WR1END1->>IMUX41 INT_R_X13Y32/INT_R.WR1END1->>NN2BEG1 INT_R_X13Y32/INT_R.WR1END1->>SW2BEG0 INT_R_X13Y32/INT_R.WR1END1->>WW2BEG0 INT_R_X13Y34/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X13Y34/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X13Y34/INT_R.NN2END1->>BYP_ALT4 INT_R_X13Y34/INT_R.NN2END1->>IMUX2 INT_R_X13Y34/INT_R.NN2END1->>NW2BEG1 INT_R_X15Y30/INT_R.WR1END1->>IMUX11 INT_R_X15Y30/INT_R.WR1END1->>IMUX18 INT_R_X15Y30/INT_R.WR1END1->>WR1BEG2 INT_R_X15Y31/INT_R.EL1END0->>IMUX0 INT_R_X15Y31/INT_R.EL1END0->>IMUX32 INT_R_X15Y31/INT_R.EL1END0->>IMUX8 INT_R_X15Y31/INT_R.EL1END3->>IMUX30 INT_R_X15Y32/INT_R.SL1END1->>IMUX19 INT_R_X15Y32/INT_R.SL1END1->>IMUX35 INT_R_X15Y33/INT_R.EL1END1->>FAN_ALT2 INT_R_X15Y33/INT_R.EL1END1->>IMUX3 INT_R_X15Y33/INT_R.EL1END1->>IMUX33 INT_R_X15Y33/INT_R.EL1END1->>SL1BEG1 INT_R_X15Y33/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X15Y33/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X15Y33/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X7Y28/INT_R.SS6END3->>NR1BEG3 INT_R_X7Y29/INT_R.NR1END3->>IMUX14 INT_R_X7Y30/INT_R.SW2END2->>IMUX37 INT_R_X7Y31/INT_R.SL1END3->>IMUX22 INT_R_X7Y32/INT_R.SW2END3->>IMUX47 INT_R_X7Y32/INT_R.SW2END3->>SL1BEG3 INT_R_X7Y33/INT_R.NW2END2->>IMUX28 INT_R_X7Y33/INT_R.SW2END_N0_3->>IMUX16 INT_R_X7Y34/INT_R.NW2END_S0_0->>IMUX23 INT_R_X7Y34/INT_R.NW2END_S0_0->>IMUX47 INT_R_X7Y34/INT_R.NW2END_S0_0->>SS6BEG3 INT_R_X7Y35/INT_R.NW2END0->>EL1BEG_N3 INT_R_X9Y32/INT_R.WR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 65, 

multiplier_16x16bit_pipelined/mr[8] - 
wires: CLBLL_L_X12Y33/CLBLL_WW2END3 CLBLL_L_X14Y31/CLBLL_IMUX36 CLBLL_L_X14Y31/CLBLL_L_D2 CLBLL_L_X14Y32/CLBLL_IMUX38 CLBLL_L_X14Y32/CLBLL_IMUX42 CLBLL_L_X14Y32/CLBLL_LL_D3 CLBLL_L_X14Y32/CLBLL_L_D6 CLBLL_L_X14Y33/CLBLL_IMUX13 CLBLL_L_X14Y33/CLBLL_IMUX31 CLBLL_L_X14Y33/CLBLL_LL_C5 CLBLL_L_X14Y33/CLBLL_L_B6 CLBLL_L_X14Y34/CLBLL_WR1END0 CLBLL_R_X13Y34/CLBLL_IMUX8 CLBLL_R_X13Y34/CLBLL_LL_A5 CLBLL_R_X13Y34/CLBLL_WR1END0 CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y26/CLBLL_L_CQ CLBLL_R_X15Y30/CLBLL_IMUX27 CLBLL_R_X15Y30/CLBLL_IMUX7 CLBLL_R_X15Y30/CLBLL_LL_A1 CLBLL_R_X15Y30/CLBLL_LL_B4 CLBLL_R_X15Y31/CLBLL_IMUX1 CLBLL_R_X15Y31/CLBLL_IMUX9 CLBLL_R_X15Y31/CLBLL_LL_A3 CLBLL_R_X15Y31/CLBLL_L_A5 CLBLL_R_X15Y33/CLBLL_IMUX1 CLBLL_R_X15Y33/CLBLL_IMUX31 CLBLL_R_X15Y33/CLBLL_IMUX9 CLBLL_R_X15Y33/CLBLL_LL_A3 CLBLL_R_X15Y33/CLBLL_LL_C5 CLBLL_R_X15Y33/CLBLL_L_A5 CLBLM_L_X10Y32/CLBLM_EL1BEG1 CLBLM_L_X10Y32/CLBLM_IMUX42 CLBLM_L_X10Y32/CLBLM_L_D6 CLBLM_L_X10Y33/CLBLM_IMUX27 CLBLM_L_X10Y33/CLBLM_IMUX33 CLBLM_L_X10Y33/CLBLM_IMUX43 CLBLM_L_X10Y33/CLBLM_L_C1 CLBLM_L_X10Y33/CLBLM_M_B4 CLBLM_L_X10Y33/CLBLM_M_D6 CLBLM_L_X10Y33/CLBLM_WL1END1 CLBLM_L_X8Y31/CLBLM_IMUX35 CLBLM_L_X8Y31/CLBLM_M_C6 CLBLM_L_X8Y31/CLBLM_WL1END0 CLBLM_L_X8Y32/CLBLM_IMUX11 CLBLM_L_X8Y32/CLBLM_IMUX20 CLBLM_L_X8Y32/CLBLM_L_C2 CLBLM_L_X8Y32/CLBLM_M_A4 CLBLM_L_X8Y32/CLBLM_SW2A2 CLBLM_L_X8Y32/CLBLM_WL1END3 CLBLM_L_X8Y33/CLBLM_IMUX1 CLBLM_L_X8Y33/CLBLM_IMUX29 CLBLM_L_X8Y33/CLBLM_M_A3 CLBLM_L_X8Y33/CLBLM_M_C2 CLBLM_L_X8Y33/CLBLM_WW2END1 CLBLM_L_X8Y35/CLBLM_IMUX17 CLBLM_L_X8Y35/CLBLM_M_B3 CLBLM_R_X11Y33/CLBLM_WW2END3 CLBLM_R_X11Y34/CLBLM_IMUX40 CLBLM_R_X11Y34/CLBLM_M_D1 CLBLM_R_X11Y35/CLBLM_IMUX17 CLBLM_R_X11Y35/CLBLM_IMUX34 CLBLM_R_X11Y35/CLBLM_L_C6 CLBLM_R_X11Y35/CLBLM_M_B3 CLBLM_R_X7Y29/CLBLM_IMUX16 CLBLM_R_X7Y29/CLBLM_L_B3 CLBLM_R_X7Y30/CLBLM_IMUX36 CLBLM_R_X7Y30/CLBLM_L_D2 CLBLM_R_X7Y31/CLBLM_IMUX32 CLBLM_R_X7Y31/CLBLM_M_C1 CLBLM_R_X7Y31/CLBLM_WL1END0 CLBLM_R_X7Y32/CLBLM_IMUX38 CLBLM_R_X7Y32/CLBLM_M_D3 CLBLM_R_X7Y32/CLBLM_SW2A2 CLBLM_R_X7Y32/CLBLM_WL1END3 CLBLM_R_X7Y33/CLBLM_IMUX19 CLBLM_R_X7Y33/CLBLM_L_B2 CLBLM_R_X7Y33/CLBLM_WW2END1 DSP_R_X9Y30/DSP_EL1BEG1_2 DSP_R_X9Y30/DSP_WL1END1_3 INT_INTERFACE_R_X9Y32/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WL1END1 INT_L_X10Y32/EL1END1 INT_L_X10Y32/IMUX_L42 INT_L_X10Y33/FAN_ALT5 INT_L_X10Y33/FAN_BOUNCE5 INT_L_X10Y33/IMUX_L27 INT_L_X10Y33/IMUX_L33 INT_L_X10Y33/IMUX_L43 INT_L_X10Y33/WL1BEG1 INT_L_X10Y33/WL1END2 INT_L_X12Y33/WW2A3 INT_L_X14Y30/NL1BEG2 INT_L_X14Y30/NN2BEG3 INT_L_X14Y30/WR1END3 INT_L_X14Y31/IMUX_L36 INT_L_X14Y31/NL1BEG1 INT_L_X14Y31/NL1END2 INT_L_X14Y31/NN2A3 INT_L_X14Y32/IMUX_L38 INT_L_X14Y32/IMUX_L42 INT_L_X14Y32/NL1END1 INT_L_X14Y32/NN2END3 INT_L_X14Y32/NR1BEG3 INT_L_X14Y33/FAN_ALT3 INT_L_X14Y33/FAN_BOUNCE3 INT_L_X14Y33/IMUX_L13 INT_L_X14Y33/IMUX_L31 INT_L_X14Y33/NE2BEG3 INT_L_X14Y33/NR1END3 INT_L_X14Y33/WR1BEG_S0 INT_L_X14Y34/NE2A3 INT_L_X14Y34/WR1BEG0 INT_L_X8Y31/IMUX_L35 INT_L_X8Y31/SL1END1 INT_L_X8Y31/WL1BEG0 INT_L_X8Y32/ER1BEG2 INT_L_X8Y32/IMUX_L11 INT_L_X8Y32/IMUX_L20 INT_L_X8Y32/SL1BEG1 INT_L_X8Y32/SW2A2 INT_L_X8Y32/SW2END1 INT_L_X8Y32/WL1BEG3 INT_L_X8Y33/IMUX_L1 INT_L_X8Y33/IMUX_L29 INT_L_X8Y33/SW2BEG2 INT_L_X8Y33/WL1BEG_N3 INT_L_X8Y33/WL1END0 INT_L_X8Y33/WR1END3 INT_L_X8Y33/WW2A1 INT_L_X8Y35/IMUX_L17 INT_L_X8Y35/NW2END1 INT_R_X11Y33/WL1BEG2 INT_R_X11Y33/WW2END3 INT_R_X11Y34/IMUX40 INT_R_X11Y34/NN2BEG0 INT_R_X11Y34/WW2END_N0_3 INT_R_X11Y35/IMUX17 INT_R_X11Y35/IMUX34 INT_R_X11Y35/NN2A0 INT_R_X11Y35/NN2END_S2_0 INT_R_X11Y35/SR1BEG_S0 INT_R_X11Y36/NN2END0 INT_R_X13Y33/WR1END_S1_0 INT_R_X13Y33/WW2BEG3 INT_R_X13Y34/IMUX8 INT_R_X13Y34/WR1END0 INT_R_X15Y26/LOGIC_OUTS2 INT_R_X15Y26/NN2BEG2 INT_R_X15Y27/NN2A2 INT_R_X15Y28/NN2BEG2 INT_R_X15Y28/NN2END2 INT_R_X15Y29/NN2A2 INT_R_X15Y30/BYP_ALT5 INT_R_X15Y30/BYP_BOUNCE5 INT_R_X15Y30/IMUX27 INT_R_X15Y30/IMUX7 INT_R_X15Y30/NL1BEG1 INT_R_X15Y30/NN2END2 INT_R_X15Y30/WR1BEG3 INT_R_X15Y31/IMUX1 INT_R_X15Y31/IMUX9 INT_R_X15Y31/NL1END1 INT_R_X15Y33/IMUX1 INT_R_X15Y33/IMUX31 INT_R_X15Y33/IMUX9 INT_R_X15Y33/SL1END3 INT_R_X15Y33/SR1BEG_S0 INT_R_X15Y34/NE2END3 INT_R_X15Y34/SL1BEG3 INT_R_X7Y29/FAN_ALT7 INT_R_X7Y29/FAN_BOUNCE7 INT_R_X7Y29/IMUX16 INT_R_X7Y29/SL1END2 INT_R_X7Y30/IMUX36 INT_R_X7Y30/SL1BEG2 INT_R_X7Y30/SS2END2 INT_R_X7Y31/IMUX32 INT_R_X7Y31/SS2A2 INT_R_X7Y31/WL1END0 INT_R_X7Y32/IMUX38 INT_R_X7Y32/SS2BEG2 INT_R_X7Y32/SW2END2 INT_R_X7Y32/WL1END3 INT_R_X7Y33/IMUX19 INT_R_X7Y33/WL1END_N1_3 INT_R_X7Y33/WW2END1 INT_R_X9Y32/EL1BEG1 INT_R_X9Y32/ER1END2 INT_R_X9Y32/SW2A1 INT_R_X9Y33/NL1BEG1 INT_R_X9Y33/SW2BEG1 INT_R_X9Y33/WL1BEG0 INT_R_X9Y33/WL1END1 INT_R_X9Y33/WR1BEG3 INT_R_X9Y33/WW2BEG1 INT_R_X9Y34/NL1END1 INT_R_X9Y34/NW2BEG1 INT_R_X9Y35/NW2A1 VBRK_X29Y34/VBRK_EL1BEG1 VBRK_X29Y35/VBRK_WL1END1 VBRK_X34Y35/VBRK_WW2END3 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y26/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y32/INT_L.EL1END1->>IMUX_L42 INT_L_X10Y33/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y33/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X10Y33/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X10Y33/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X10Y33/INT_L.WL1END2->>FAN_ALT5 INT_L_X10Y33/INT_L.WL1END2->>WL1BEG1 INT_L_X14Y30/INT_L.WR1END3->>NL1BEG2 INT_L_X14Y30/INT_L.WR1END3->>NN2BEG3 INT_L_X14Y31/INT_L.NL1END2->>IMUX_L36 INT_L_X14Y31/INT_L.NL1END2->>NL1BEG1 INT_L_X14Y32/INT_L.NL1END1->>IMUX_L42 INT_L_X14Y32/INT_L.NN2END3->>IMUX_L38 INT_L_X14Y32/INT_L.NN2END3->>NR1BEG3 INT_L_X14Y33/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y33/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X14Y33/INT_L.NR1END3->>FAN_ALT3 INT_L_X14Y33/INT_L.NR1END3->>IMUX_L31 INT_L_X14Y33/INT_L.NR1END3->>NE2BEG3 INT_L_X14Y33/INT_L.NR1END3->>WR1BEG_S0 INT_L_X8Y31/INT_L.SL1END1->>IMUX_L35 INT_L_X8Y31/INT_L.SL1END1->>WL1BEG0 INT_L_X8Y32/INT_L.SW2END1->>ER1BEG2 INT_L_X8Y32/INT_L.SW2END1->>IMUX_L11 INT_L_X8Y32/INT_L.SW2END1->>IMUX_L20 INT_L_X8Y32/INT_L.SW2END1->>SL1BEG1 INT_L_X8Y33/INT_L.WL1END0->>IMUX_L1 INT_L_X8Y33/INT_L.WL1END0->>WL1BEG_N3 INT_L_X8Y33/INT_L.WR1END3->>IMUX_L29 INT_L_X8Y33/INT_L.WR1END3->>SW2BEG2 INT_L_X8Y35/INT_L.NW2END1->>IMUX_L17 INT_R_X11Y33/INT_R.WW2END3->>WL1BEG2 INT_R_X11Y34/INT_R.WW2END_N0_3->>IMUX40 INT_R_X11Y34/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X11Y35/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X11Y35/INT_R.SR1BEG_S0->>IMUX17 INT_R_X11Y35/INT_R.SR1BEG_S0->>IMUX34 INT_R_X13Y33/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X13Y34/INT_R.WR1END0->>IMUX8 INT_R_X15Y26/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X15Y28/INT_R.NN2END2->>NN2BEG2 INT_R_X15Y30/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X15Y30/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X15Y30/INT_R.NN2END2->>BYP_ALT5 INT_R_X15Y30/INT_R.NN2END2->>IMUX27 INT_R_X15Y30/INT_R.NN2END2->>NL1BEG1 INT_R_X15Y30/INT_R.NN2END2->>WR1BEG3 INT_R_X15Y31/INT_R.NL1END1->>IMUX1 INT_R_X15Y31/INT_R.NL1END1->>IMUX9 INT_R_X15Y33/INT_R.SL1END3->>IMUX31 INT_R_X15Y33/INT_R.SL1END3->>SR1BEG_S0 INT_R_X15Y33/INT_R.SR1BEG_S0->>IMUX1 INT_R_X15Y33/INT_R.SR1BEG_S0->>IMUX9 INT_R_X15Y34/INT_R.NE2END3->>SL1BEG3 INT_R_X7Y29/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y29/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X7Y29/INT_R.SL1END2->>FAN_ALT7 INT_R_X7Y30/INT_R.SS2END2->>IMUX36 INT_R_X7Y30/INT_R.SS2END2->>SL1BEG2 INT_R_X7Y31/INT_R.WL1END0->>IMUX32 INT_R_X7Y32/INT_R.SW2END2->>SS2BEG2 INT_R_X7Y32/INT_R.WL1END3->>IMUX38 INT_R_X7Y33/INT_R.WW2END1->>IMUX19 INT_R_X9Y32/INT_R.ER1END2->>EL1BEG1 INT_R_X9Y33/INT_R.WL1END1->>NL1BEG1 INT_R_X9Y33/INT_R.WL1END1->>SW2BEG1 INT_R_X9Y33/INT_R.WL1END1->>WL1BEG0 INT_R_X9Y33/INT_R.WL1END1->>WR1BEG3 INT_R_X9Y33/INT_R.WL1END1->>WW2BEG1 INT_R_X9Y34/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

multiplier_16x16bit_pipelined/mr[9] - 
wires: CLBLL_L_X12Y31/CLBLL_IMUX22 CLBLL_L_X12Y31/CLBLL_LL_C3 CLBLL_L_X12Y32/CLBLL_WW2END3 CLBLL_L_X12Y33/CLBLL_IMUX28 CLBLL_L_X12Y33/CLBLL_IMUX34 CLBLL_L_X12Y33/CLBLL_LL_C4 CLBLL_L_X12Y33/CLBLL_L_C6 CLBLL_L_X12Y33/CLBLL_WR1END2 CLBLL_L_X12Y34/CLBLL_WW2END1 CLBLL_L_X14Y30/CLBLL_WR1END3 CLBLL_L_X14Y31/CLBLL_IMUX15 CLBLL_L_X14Y31/CLBLL_IMUX37 CLBLL_L_X14Y31/CLBLL_IMUX6 CLBLL_L_X14Y31/CLBLL_LL_B1 CLBLL_L_X14Y31/CLBLL_L_A1 CLBLL_L_X14Y31/CLBLL_L_D4 CLBLL_L_X14Y32/CLBLL_IMUX37 CLBLL_L_X14Y32/CLBLL_IMUX45 CLBLL_L_X14Y32/CLBLL_LL_D2 CLBLL_L_X14Y32/CLBLL_L_D4 CLBLL_L_X14Y32/CLBLL_WL1END1 CLBLL_L_X14Y33/CLBLL_IMUX14 CLBLL_L_X14Y33/CLBLL_IMUX22 CLBLL_L_X14Y33/CLBLL_LL_C3 CLBLL_L_X14Y33/CLBLL_L_B1 CLBLL_L_X14Y33/CLBLL_WR1END0 CLBLL_R_X13Y30/CLBLL_IMUX7 CLBLL_R_X13Y30/CLBLL_LL_A1 CLBLL_R_X13Y30/CLBLL_WR1END3 CLBLL_R_X13Y32/CLBLL_IMUX35 CLBLL_R_X13Y32/CLBLL_IMUX43 CLBLL_R_X13Y32/CLBLL_LL_C6 CLBLL_R_X13Y32/CLBLL_LL_D6 CLBLL_R_X13Y32/CLBLL_WL1END1 CLBLL_R_X13Y33/CLBLL_WR1END0 CLBLL_R_X13Y34/CLBLL_IMUX4 CLBLL_R_X13Y34/CLBLL_LL_A6 CLBLL_R_X15Y26/CLBLL_LL_DQ CLBLL_R_X15Y26/CLBLL_LOGIC_OUTS7 CLBLL_R_X15Y30/CLBLL_IMUX15 CLBLL_R_X15Y30/CLBLL_LL_B1 CLBLL_R_X15Y31/CLBLL_IMUX6 CLBLL_R_X15Y31/CLBLL_IMUX7 CLBLL_R_X15Y31/CLBLL_LL_A1 CLBLL_R_X15Y31/CLBLL_L_A1 CLBLL_R_X15Y33/CLBLL_IMUX22 CLBLL_R_X15Y33/CLBLL_IMUX6 CLBLL_R_X15Y33/CLBLL_IMUX7 CLBLL_R_X15Y33/CLBLL_LL_A1 CLBLL_R_X15Y33/CLBLL_LL_C3 CLBLL_R_X15Y33/CLBLL_L_A1 CLBLM_L_X10Y30/CLBLM_IMUX0 CLBLM_L_X10Y30/CLBLM_L_A3 CLBLM_L_X10Y31/CLBLM_IMUX6 CLBLM_L_X10Y31/CLBLM_L_A1 CLBLM_L_X10Y32/CLBLM_ER1BEG3 CLBLM_L_X10Y32/CLBLM_IMUX46 CLBLM_L_X10Y32/CLBLM_L_D5 CLBLM_L_X10Y32/CLBLM_SW2A2 CLBLM_L_X10Y33/CLBLM_IMUX15 CLBLM_L_X10Y33/CLBLM_IMUX23 CLBLM_L_X10Y33/CLBLM_IMUX47 CLBLM_L_X10Y33/CLBLM_L_C3 CLBLM_L_X10Y33/CLBLM_M_B1 CLBLM_L_X10Y33/CLBLM_M_D5 CLBLM_L_X10Y34/CLBLM_IMUX27 CLBLM_L_X10Y34/CLBLM_M_B4 CLBLM_L_X8Y31/CLBLM_ER1BEG0 CLBLM_L_X8Y31/CLBLM_IMUX32 CLBLM_L_X8Y31/CLBLM_IMUX45 CLBLM_L_X8Y31/CLBLM_M_C1 CLBLM_L_X8Y31/CLBLM_M_D2 CLBLM_L_X8Y32/CLBLM_ER1BEG0 CLBLM_L_X8Y32/CLBLM_IMUX32 CLBLM_L_X8Y32/CLBLM_IMUX33 CLBLM_L_X8Y32/CLBLM_IMUX7 CLBLM_L_X8Y32/CLBLM_L_C1 CLBLM_L_X8Y32/CLBLM_M_A1 CLBLM_L_X8Y32/CLBLM_M_C1 CLBLM_L_X8Y32/CLBLM_WW2END2 CLBLM_L_X8Y33/CLBLM_IMUX2 CLBLM_L_X8Y33/CLBLM_IMUX22 CLBLM_L_X8Y33/CLBLM_M_A2 CLBLM_L_X8Y33/CLBLM_M_C3 CLBLM_L_X8Y33/CLBLM_SE2A1 CLBLM_L_X8Y33/CLBLM_WL1END1 CLBLM_L_X8Y34/CLBLM_IMUX43 CLBLM_L_X8Y34/CLBLM_M_D6 CLBLM_L_X8Y35/CLBLM_IMUX12 CLBLM_L_X8Y35/CLBLM_M_B6 CLBLM_R_X11Y32/CLBLM_IMUX47 CLBLM_R_X11Y32/CLBLM_M_D5 CLBLM_R_X11Y32/CLBLM_WW2END3 CLBLM_R_X11Y33/CLBLM_WR1END2 CLBLM_R_X11Y34/CLBLM_IMUX43 CLBLM_R_X11Y34/CLBLM_M_D6 CLBLM_R_X11Y34/CLBLM_WW2END1 CLBLM_R_X11Y35/CLBLM_IMUX21 CLBLM_R_X11Y35/CLBLM_IMUX27 CLBLM_R_X11Y35/CLBLM_L_C4 CLBLM_R_X11Y35/CLBLM_M_B4 CLBLM_R_X7Y27/CLBLM_IMUX32 CLBLM_R_X7Y27/CLBLM_M_C1 CLBLM_R_X7Y29/CLBLM_IMUX25 CLBLM_R_X7Y29/CLBLM_IMUX33 CLBLM_R_X7Y29/CLBLM_L_B5 CLBLM_R_X7Y29/CLBLM_L_C1 CLBLM_R_X7Y30/CLBLM_IMUX23 CLBLM_R_X7Y30/CLBLM_IMUX39 CLBLM_R_X7Y30/CLBLM_L_C3 CLBLM_R_X7Y30/CLBLM_L_D3 CLBLM_R_X7Y31/CLBLM_ER1BEG0 CLBLM_R_X7Y31/CLBLM_IMUX1 CLBLM_R_X7Y31/CLBLM_IMUX31 CLBLM_R_X7Y31/CLBLM_M_A3 CLBLM_R_X7Y31/CLBLM_M_C5 CLBLM_R_X7Y32/CLBLM_ER1BEG0 CLBLM_R_X7Y32/CLBLM_IMUX29 CLBLM_R_X7Y32/CLBLM_IMUX30 CLBLM_R_X7Y32/CLBLM_IMUX45 CLBLM_R_X7Y32/CLBLM_L_C5 CLBLM_R_X7Y32/CLBLM_M_C2 CLBLM_R_X7Y32/CLBLM_M_D2 CLBLM_R_X7Y32/CLBLM_WW2END2 CLBLM_R_X7Y33/CLBLM_IMUX15 CLBLM_R_X7Y33/CLBLM_IMUX26 CLBLM_R_X7Y33/CLBLM_L_B4 CLBLM_R_X7Y33/CLBLM_M_B1 CLBLM_R_X7Y33/CLBLM_SE2A1 CLBLM_R_X7Y33/CLBLM_WL1END1 CLBLM_R_X7Y34/CLBLM_IMUX28 CLBLM_R_X7Y34/CLBLM_IMUX42 CLBLM_R_X7Y34/CLBLM_L_D6 CLBLM_R_X7Y34/CLBLM_M_C4 DSP_R_X9Y30/DSP_ER1BEG3_2 DSP_R_X9Y30/DSP_SW2A2_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X9Y32/INT_INTERFACE_SW2A2 INT_L_X10Y29/SS2END3 INT_L_X10Y30/IMUX_L0 INT_L_X10Y30/SS2A3 INT_L_X10Y30/SS2END_N0_3 INT_L_X10Y31/IMUX_L6 INT_L_X10Y31/SL1END3 INT_L_X10Y31/SS2BEG3 INT_L_X10Y32/ER1END3 INT_L_X10Y32/IMUX_L46 INT_L_X10Y32/NR1BEG3 INT_L_X10Y32/SL1BEG3 INT_L_X10Y32/SW2A2 INT_L_X10Y33/ER1END_N3_3 INT_L_X10Y33/IMUX_L15 INT_L_X10Y33/IMUX_L23 INT_L_X10Y33/IMUX_L47 INT_L_X10Y33/NL1BEG2 INT_L_X10Y33/NR1END3 INT_L_X10Y33/SW2BEG2 INT_L_X10Y33/WR1END3 INT_L_X10Y34/IMUX_L27 INT_L_X10Y34/NL1END2 INT_L_X12Y31/IMUX_L22 INT_L_X12Y31/NW2END3 INT_L_X12Y32/WW2A3 INT_L_X12Y33/BYP_ALT4 INT_L_X12Y33/BYP_BOUNCE4 INT_L_X12Y33/IMUX_L28 INT_L_X12Y33/IMUX_L34 INT_L_X12Y33/WR1BEG2 INT_L_X12Y33/WR1END1 INT_L_X12Y34/WW2A1 INT_L_X14Y29/NL1BEG2 INT_L_X14Y29/NN2BEG3 INT_L_X14Y29/NW2END3 INT_L_X14Y30/NL1END2 INT_L_X14Y30/NN2A3 INT_L_X14Y30/WR1BEG3 INT_L_X14Y31/IMUX_L15 INT_L_X14Y31/IMUX_L37 INT_L_X14Y31/IMUX_L6 INT_L_X14Y31/NN2BEG3 INT_L_X14Y31/NN2END3 INT_L_X14Y32/IMUX_L37 INT_L_X14Y32/IMUX_L45 INT_L_X14Y32/NE2BEG3 INT_L_X14Y32/NN2A3 INT_L_X14Y32/NW2END3 INT_L_X14Y32/WL1BEG1 INT_L_X14Y32/WR1BEG_S0 INT_L_X14Y33/IMUX_L14 INT_L_X14Y33/IMUX_L22 INT_L_X14Y33/NE2A3 INT_L_X14Y33/NN2END3 INT_L_X14Y33/WR1BEG0 INT_L_X6Y34/EL1BEG1 INT_L_X6Y34/NW2END2 INT_L_X8Y31/ER1END0 INT_L_X8Y31/IMUX_L32 INT_L_X8Y31/IMUX_L45 INT_L_X8Y31/SW2END2 INT_L_X8Y32/ER1END0 INT_L_X8Y32/IMUX_L32 INT_L_X8Y32/IMUX_L33 INT_L_X8Y32/IMUX_L7 INT_L_X8Y32/SR1END3 INT_L_X8Y32/WW2A2 INT_L_X8Y33/IMUX_L2 INT_L_X8Y33/IMUX_L22 INT_L_X8Y33/NL1BEG2 INT_L_X8Y33/NW2END3 INT_L_X8Y33/SE2END1 INT_L_X8Y33/SR1BEG3 INT_L_X8Y33/SR1END_N3_3 INT_L_X8Y33/WL1BEG1 INT_L_X8Y34/IMUX_L43 INT_L_X8Y34/NL1END2 INT_L_X8Y34/NR1BEG2 INT_L_X8Y35/IMUX_L12 INT_L_X8Y35/NR1END2 INT_R_X11Y32/IMUX47 INT_R_X11Y32/WW2END3 INT_R_X11Y33/NN2BEG2 INT_R_X11Y33/WR1BEG3 INT_R_X11Y33/WR1END2 INT_R_X11Y33/WW2END_N0_3 INT_R_X11Y34/IMUX43 INT_R_X11Y34/NN2A2 INT_R_X11Y34/WW2END1 INT_R_X11Y35/IMUX21 INT_R_X11Y35/IMUX27 INT_R_X11Y35/NN2END2 INT_R_X13Y30/IMUX7 INT_R_X13Y30/NW2BEG3 INT_R_X13Y30/WR1END3 INT_R_X13Y31/NW2A3 INT_R_X13Y32/IMUX35 INT_R_X13Y32/IMUX43 INT_R_X13Y32/NN2BEG2 INT_R_X13Y32/WL1END1 INT_R_X13Y32/WR1END_S1_0 INT_R_X13Y32/WW2BEG3 INT_R_X13Y33/NN2A2 INT_R_X13Y33/WR1BEG1 INT_R_X13Y33/WR1END0 INT_R_X13Y34/IMUX4 INT_R_X13Y34/NN2END2 INT_R_X13Y34/WW2BEG1 INT_R_X15Y26/LOGIC_OUTS7 INT_R_X15Y26/NN2BEG3 INT_R_X15Y27/NN2A3 INT_R_X15Y28/NN2END3 INT_R_X15Y28/NR1BEG3 INT_R_X15Y28/NW2BEG3 INT_R_X15Y29/NN2BEG3 INT_R_X15Y29/NR1END3 INT_R_X15Y29/NW2A3 INT_R_X15Y30/IMUX15 INT_R_X15Y30/NN2A3 INT_R_X15Y30/SR1END3 INT_R_X15Y31/IMUX6 INT_R_X15Y31/IMUX7 INT_R_X15Y31/NN2END3 INT_R_X15Y31/NW2BEG3 INT_R_X15Y31/SR1BEG3 INT_R_X15Y31/SR1END_N3_3 INT_R_X15Y32/NW2A3 INT_R_X15Y33/IMUX22 INT_R_X15Y33/IMUX6 INT_R_X15Y33/IMUX7 INT_R_X15Y33/NE2END3 INT_R_X7Y27/IMUX32 INT_R_X7Y27/SS2END0 INT_R_X7Y28/SS2A0 INT_R_X7Y29/IMUX25 INT_R_X7Y29/IMUX33 INT_R_X7Y29/SS2BEG0 INT_R_X7Y29/SS2END0 INT_R_X7Y30/ER1BEG_S0 INT_R_X7Y30/IMUX23 INT_R_X7Y30/IMUX39 INT_R_X7Y30/SL1END3 INT_R_X7Y30/SS2A0 INT_R_X7Y31/ER1BEG0 INT_R_X7Y31/ER1BEG_S0 INT_R_X7Y31/IMUX1 INT_R_X7Y31/IMUX31 INT_R_X7Y31/SL1BEG3 INT_R_X7Y31/SR1BEG_S0 INT_R_X7Y31/SR1END3 INT_R_X7Y31/SS2BEG0 INT_R_X7Y32/ER1BEG0 INT_R_X7Y32/IMUX29 INT_R_X7Y32/IMUX30 INT_R_X7Y32/IMUX45 INT_R_X7Y32/SR1BEG3 INT_R_X7Y32/SR1END_N3_3 INT_R_X7Y32/WW2END2 INT_R_X7Y33/BYP_ALT5 INT_R_X7Y33/BYP_BOUNCE5 INT_R_X7Y33/IMUX15 INT_R_X7Y33/IMUX26 INT_R_X7Y33/NW2BEG2 INT_R_X7Y33/SE2A1 INT_R_X7Y33/WL1END1 INT_R_X7Y34/BYP_ALT4 INT_R_X7Y34/BYP_BOUNCE4 INT_R_X7Y34/EL1END1 INT_R_X7Y34/IMUX28 INT_R_X7Y34/IMUX42 INT_R_X7Y34/NW2A2 INT_R_X7Y34/SE2BEG1 INT_R_X9Y31/SW2A2 INT_R_X9Y32/ER1BEG3 INT_R_X9Y32/NW2BEG3 INT_R_X9Y32/SW2BEG2 INT_R_X9Y32/SW2END2 INT_R_X9Y32/WW2BEG2 INT_R_X9Y33/NW2A3 VBRK_X29Y34/VBRK_ER1BEG3 VBRK_X29Y34/VBRK_SW2A2 VBRK_X34Y34/VBRK_WW2END3 VBRK_X34Y35/VBRK_WR1END2 VBRK_X34Y36/VBRK_WW2END1 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y26/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y30/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X10Y31/INT_L.SL1END3->>IMUX_L6 INT_L_X10Y31/INT_L.SL1END3->>SS2BEG3 INT_L_X10Y32/INT_L.ER1END3->>IMUX_L46 INT_L_X10Y32/INT_L.ER1END3->>NR1BEG3 INT_L_X10Y32/INT_L.ER1END3->>SL1BEG3 INT_L_X10Y33/INT_L.NR1END3->>IMUX_L47 INT_L_X10Y33/INT_L.WR1END3->>IMUX_L15 INT_L_X10Y33/INT_L.WR1END3->>IMUX_L23 INT_L_X10Y33/INT_L.WR1END3->>NL1BEG2 INT_L_X10Y33/INT_L.WR1END3->>SW2BEG2 INT_L_X10Y34/INT_L.NL1END2->>IMUX_L27 INT_L_X12Y31/INT_L.NW2END3->>IMUX_L22 INT_L_X12Y33/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y33/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X12Y33/INT_L.WR1END1->>BYP_ALT4 INT_L_X12Y33/INT_L.WR1END1->>IMUX_L34 INT_L_X12Y33/INT_L.WR1END1->>WR1BEG2 INT_L_X14Y29/INT_L.NW2END3->>NL1BEG2 INT_L_X14Y29/INT_L.NW2END3->>NN2BEG3 INT_L_X14Y30/INT_L.NL1END2->>WR1BEG3 INT_L_X14Y31/INT_L.NN2END3->>IMUX_L15 INT_L_X14Y31/INT_L.NN2END3->>IMUX_L37 INT_L_X14Y31/INT_L.NN2END3->>IMUX_L6 INT_L_X14Y31/INT_L.NN2END3->>NN2BEG3 INT_L_X14Y32/INT_L.NW2END3->>IMUX_L37 INT_L_X14Y32/INT_L.NW2END3->>IMUX_L45 INT_L_X14Y32/INT_L.NW2END3->>NE2BEG3 INT_L_X14Y32/INT_L.NW2END3->>WL1BEG1 INT_L_X14Y32/INT_L.NW2END3->>WR1BEG_S0 INT_L_X14Y33/INT_L.NN2END3->>IMUX_L14 INT_L_X14Y33/INT_L.NN2END3->>IMUX_L22 INT_L_X6Y34/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y31/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y31/INT_L.SW2END2->>IMUX_L45 INT_L_X8Y32/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y32/INT_L.ER1END0->>IMUX_L33 INT_L_X8Y32/INT_L.SR1END3->>IMUX_L7 INT_L_X8Y33/INT_L.NW2END3->>IMUX_L22 INT_L_X8Y33/INT_L.NW2END3->>NL1BEG2 INT_L_X8Y33/INT_L.NW2END3->>SR1BEG3 INT_L_X8Y33/INT_L.NW2END3->>WL1BEG1 INT_L_X8Y33/INT_L.SE2END1->>IMUX_L2 INT_L_X8Y34/INT_L.NL1END2->>IMUX_L43 INT_L_X8Y34/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y35/INT_L.NR1END2->>IMUX_L12 INT_R_X11Y32/INT_R.WW2END3->>IMUX47 INT_R_X11Y33/INT_R.WR1END2->>NN2BEG2 INT_R_X11Y33/INT_R.WR1END2->>WR1BEG3 INT_R_X11Y34/INT_R.WW2END1->>IMUX43 INT_R_X11Y35/INT_R.NN2END2->>IMUX21 INT_R_X11Y35/INT_R.NN2END2->>IMUX27 INT_R_X13Y30/INT_R.WR1END3->>IMUX7 INT_R_X13Y30/INT_R.WR1END3->>NW2BEG3 INT_R_X13Y32/INT_R.WL1END1->>IMUX35 INT_R_X13Y32/INT_R.WL1END1->>IMUX43 INT_R_X13Y32/INT_R.WL1END1->>NN2BEG2 INT_R_X13Y32/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X13Y33/INT_R.WR1END0->>WR1BEG1 INT_R_X13Y34/INT_R.NN2END2->>IMUX4 INT_R_X13Y34/INT_R.NN2END2->>WW2BEG1 INT_R_X15Y26/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X15Y28/INT_R.NN2END3->>NR1BEG3 INT_R_X15Y28/INT_R.NN2END3->>NW2BEG3 INT_R_X15Y29/INT_R.NR1END3->>NN2BEG3 INT_R_X15Y30/INT_R.SR1END3->>IMUX15 INT_R_X15Y31/INT_R.NN2END3->>IMUX6 INT_R_X15Y31/INT_R.NN2END3->>IMUX7 INT_R_X15Y31/INT_R.NN2END3->>NW2BEG3 INT_R_X15Y31/INT_R.NN2END3->>SR1BEG3 INT_R_X15Y33/INT_R.NE2END3->>IMUX22 INT_R_X15Y33/INT_R.NE2END3->>IMUX6 INT_R_X15Y33/INT_R.NE2END3->>IMUX7 INT_R_X7Y27/INT_R.SS2END0->>IMUX32 INT_R_X7Y29/INT_R.SS2END0->>IMUX25 INT_R_X7Y29/INT_R.SS2END0->>IMUX33 INT_R_X7Y29/INT_R.SS2END0->>SS2BEG0 INT_R_X7Y30/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y30/INT_R.SL1END3->>IMUX23 INT_R_X7Y30/INT_R.SL1END3->>IMUX39 INT_R_X7Y31/INT_R.SR1BEG_S0->>IMUX1 INT_R_X7Y31/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X7Y31/INT_R.SR1END3->>ER1BEG_S0 INT_R_X7Y31/INT_R.SR1END3->>IMUX31 INT_R_X7Y31/INT_R.SR1END3->>SL1BEG3 INT_R_X7Y31/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y32/INT_R.WW2END2->>IMUX29 INT_R_X7Y32/INT_R.WW2END2->>IMUX30 INT_R_X7Y32/INT_R.WW2END2->>IMUX45 INT_R_X7Y32/INT_R.WW2END2->>SR1BEG3 INT_R_X7Y33/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y33/INT_R.BYP_BOUNCE5->>IMUX15 INT_R_X7Y33/INT_R.WL1END1->>BYP_ALT5 INT_R_X7Y33/INT_R.WL1END1->>IMUX26 INT_R_X7Y33/INT_R.WL1END1->>NW2BEG2 INT_R_X7Y34/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y34/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X7Y34/INT_R.EL1END1->>BYP_ALT4 INT_R_X7Y34/INT_R.EL1END1->>IMUX42 INT_R_X7Y34/INT_R.EL1END1->>SE2BEG1 INT_R_X9Y32/INT_R.SW2END2->>ER1BEG3 INT_R_X9Y32/INT_R.SW2END2->>NW2BEG3 INT_R_X9Y32/INT_R.SW2END2->>SW2BEG2 INT_R_X9Y32/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 58, 

multiplier_16x16bit_pipelined/A[0] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX38 CLBLL_L_X12Y24/CLBLL_LL_D3 CLBLL_L_X12Y25/CLBLL_EL1BEG3 CLBLL_L_X12Y25/CLBLL_IMUX45 CLBLL_L_X12Y25/CLBLL_LL_D2 CLBLL_L_X12Y26/CLBLL_ER1BEG1 CLBLL_L_X12Y26/CLBLL_IMUX22 CLBLL_L_X12Y26/CLBLL_IMUX43 CLBLL_L_X12Y26/CLBLL_LL_C3 CLBLL_L_X12Y26/CLBLL_LL_D6 CLBLM_R_X11Y25/CLBLM_EL1BEG3 CLBLM_R_X11Y26/CLBLM_ER1BEG1 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y26/CLBLM_L_AQ HCLK_L_X36Y26/HCLK_SL1END3 INT_L_X12Y24/IMUX_L38 INT_L_X12Y24/SL1END3 INT_L_X12Y25/EL1END3 INT_L_X12Y25/IMUX_L45 INT_L_X12Y25/NR1BEG3 INT_L_X12Y25/SL1BEG3 INT_L_X12Y26/ER1END1 INT_L_X12Y26/IMUX_L22 INT_L_X12Y26/IMUX_L43 INT_L_X12Y26/NR1END3 INT_R_X11Y25/EL1BEG3 INT_R_X11Y26/EL1BEG_N3 INT_R_X11Y26/ER1BEG1 INT_R_X11Y26/LOGIC_OUTS0 VBRK_X34Y27/VBRK_EL1BEG3 VBRK_X34Y28/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y24/INT_L.SL1END3->>IMUX_L38 INT_L_X12Y25/INT_L.EL1END3->>IMUX_L45 INT_L_X12Y25/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y25/INT_L.EL1END3->>SL1BEG3 INT_L_X12Y26/INT_L.ER1END1->>IMUX_L43 INT_L_X12Y26/INT_L.NR1END3->>IMUX_L22 INT_R_X11Y26/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X11Y26/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/stage_0_ready - 
wires: CLBLL_L_X12Y26/CLBLL_FAN7 CLBLL_L_X12Y26/CLBLL_LL_CE CLBLL_L_X12Y27/CLBLL_WR1END2 CLBLL_L_X12Y27/CLBLL_WW2A0 CLBLL_L_X12Y30/CLBLL_EL1BEG0 CLBLL_L_X12Y31/CLBLL_FAN7 CLBLL_L_X12Y31/CLBLL_LL_CE CLBLL_L_X12Y32/CLBLL_WW2END1 CLBLL_L_X12Y33/CLBLL_WL1END1 CLBLL_L_X14Y27/CLBLL_EL1BEG2 CLBLL_L_X14Y27/CLBLL_FAN7 CLBLL_L_X14Y27/CLBLL_LL_CE CLBLL_L_X14Y28/CLBLL_FAN6 CLBLL_L_X14Y28/CLBLL_FAN7 CLBLL_L_X14Y28/CLBLL_LL_CE CLBLL_L_X14Y28/CLBLL_L_CE CLBLL_L_X14Y29/CLBLL_FAN6 CLBLL_L_X14Y29/CLBLL_L_CE CLBLL_L_X14Y30/CLBLL_FAN6 CLBLL_L_X14Y30/CLBLL_L_CE CLBLL_L_X14Y31/CLBLL_FAN6 CLBLL_L_X14Y31/CLBLL_FAN7 CLBLL_L_X14Y31/CLBLL_LL_CE CLBLL_L_X14Y31/CLBLL_L_CE CLBLL_L_X14Y31/CLBLL_NE2A1 CLBLL_L_X14Y31/CLBLL_WR1END2 CLBLL_L_X14Y32/CLBLL_FAN6 CLBLL_L_X14Y32/CLBLL_FAN7 CLBLL_L_X14Y32/CLBLL_LL_CE CLBLL_L_X14Y32/CLBLL_L_CE CLBLL_L_X14Y32/CLBLL_WW2END1 CLBLL_L_X14Y33/CLBLL_FAN7 CLBLL_L_X14Y33/CLBLL_LL_CE CLBLL_L_X16Y30/CLBLL_SW2A1 CLBLL_L_X16Y32/CLBLL_EE2A1 CLBLL_L_X16Y32/CLBLL_WR1END2 CLBLL_R_X13Y27/CLBLL_EL1BEG2 CLBLL_R_X13Y27/CLBLL_FAN6 CLBLL_R_X13Y27/CLBLL_LL_AQ CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y27/CLBLL_L_CE CLBLL_R_X13Y30/CLBLL_FAN7 CLBLL_R_X13Y30/CLBLL_LL_CE CLBLL_R_X13Y31/CLBLL_FAN7 CLBLL_R_X13Y31/CLBLL_LL_CE CLBLL_R_X13Y31/CLBLL_NE2A1 CLBLL_R_X13Y31/CLBLL_WR1END2 CLBLL_R_X13Y32/CLBLL_FAN6 CLBLL_R_X13Y32/CLBLL_FAN7 CLBLL_R_X13Y32/CLBLL_LL_CE CLBLL_R_X13Y32/CLBLL_L_CE CLBLL_R_X13Y32/CLBLL_WW2END1 CLBLL_R_X13Y33/CLBLL_FAN6 CLBLL_R_X13Y33/CLBLL_FAN7 CLBLL_R_X13Y33/CLBLL_LL_CE CLBLL_R_X13Y33/CLBLL_L_CE CLBLL_R_X15Y28/CLBLL_FAN6 CLBLL_R_X15Y28/CLBLL_FAN7 CLBLL_R_X15Y28/CLBLL_LL_CE CLBLL_R_X15Y28/CLBLL_L_CE CLBLL_R_X15Y30/CLBLL_FAN7 CLBLL_R_X15Y30/CLBLL_LL_CE CLBLL_R_X15Y30/CLBLL_SW2A1 CLBLL_R_X15Y32/CLBLL_EE2A1 CLBLL_R_X15Y32/CLBLL_FAN7 CLBLL_R_X15Y32/CLBLL_LL_CE CLBLL_R_X15Y32/CLBLL_WR1END2 CLBLM_L_X10Y27/CLBLM_FAN6 CLBLM_L_X10Y27/CLBLM_FAN7 CLBLM_L_X10Y27/CLBLM_L_CE CLBLM_L_X10Y27/CLBLM_M_CE CLBLM_L_X10Y27/CLBLM_SE2A1 CLBLM_L_X10Y27/CLBLM_SE2A2 CLBLM_L_X10Y28/CLBLM_BYP0 CLBLM_L_X10Y28/CLBLM_EL1BEG0 CLBLM_L_X10Y28/CLBLM_FAN6 CLBLM_L_X10Y28/CLBLM_L_AX CLBLM_L_X10Y28/CLBLM_L_CE CLBLM_L_X10Y29/CLBLM_FAN6 CLBLM_L_X10Y29/CLBLM_L_CE CLBLM_L_X10Y29/CLBLM_WR1END2 CLBLM_L_X10Y30/CLBLM_ER1BEG1 CLBLM_L_X10Y30/CLBLM_FAN6 CLBLM_L_X10Y30/CLBLM_L_CE CLBLM_L_X10Y30/CLBLM_WW2END0 CLBLM_L_X10Y33/CLBLM_FAN6 CLBLM_L_X10Y33/CLBLM_FAN7 CLBLM_L_X10Y33/CLBLM_L_CE CLBLM_L_X10Y33/CLBLM_M_CE CLBLM_L_X10Y33/CLBLM_WW2A1 CLBLM_L_X10Y34/CLBLM_WL1END0 CLBLM_L_X8Y28/CLBLM_EE2BEG1 CLBLM_L_X8Y29/CLBLM_WW2END1 CLBLM_L_X8Y30/CLBLM_FAN6 CLBLM_L_X8Y30/CLBLM_FAN7 CLBLM_L_X8Y30/CLBLM_L_CE CLBLM_L_X8Y30/CLBLM_M_CE CLBLM_L_X8Y32/CLBLM_FAN6 CLBLM_L_X8Y32/CLBLM_L_CE CLBLM_L_X8Y32/CLBLM_WR1END2 CLBLM_L_X8Y33/CLBLM_FAN6 CLBLM_L_X8Y33/CLBLM_L_CE CLBLM_L_X8Y34/CLBLM_FAN6 CLBLM_L_X8Y34/CLBLM_FAN7 CLBLM_L_X8Y34/CLBLM_L_CE CLBLM_L_X8Y34/CLBLM_M_CE CLBLM_L_X8Y34/CLBLM_WR1END1 CLBLM_R_X11Y26/CLBLM_FAN6 CLBLM_R_X11Y26/CLBLM_L_CE CLBLM_R_X11Y27/CLBLM_WR1END2 CLBLM_R_X11Y27/CLBLM_WW2A0 CLBLM_R_X11Y30/CLBLM_EL1BEG0 CLBLM_R_X11Y30/CLBLM_FAN6 CLBLM_R_X11Y30/CLBLM_L_CE CLBLM_R_X11Y32/CLBLM_FAN7 CLBLM_R_X11Y32/CLBLM_M_CE CLBLM_R_X11Y32/CLBLM_WW2END1 CLBLM_R_X11Y33/CLBLM_FAN6 CLBLM_R_X11Y33/CLBLM_L_CE CLBLM_R_X11Y33/CLBLM_WL1END1 CLBLM_R_X11Y34/CLBLM_FAN6 CLBLM_R_X11Y34/CLBLM_L_CE CLBLM_R_X7Y28/CLBLM_EE2BEG1 CLBLM_R_X7Y28/CLBLM_FAN7 CLBLM_R_X7Y28/CLBLM_M_CE CLBLM_R_X7Y29/CLBLM_FAN6 CLBLM_R_X7Y29/CLBLM_L_CE CLBLM_R_X7Y29/CLBLM_WW2END1 CLBLM_R_X7Y30/CLBLM_FAN6 CLBLM_R_X7Y30/CLBLM_L_CE CLBLM_R_X7Y32/CLBLM_FAN7 CLBLM_R_X7Y32/CLBLM_M_CE CLBLM_R_X7Y32/CLBLM_WR1END2 CLBLM_R_X7Y34/CLBLM_FAN6 CLBLM_R_X7Y34/CLBLM_L_CE CLBLM_R_X7Y34/CLBLM_WR1END1 DSP_R_X9Y25/DSP_EL1BEG0_3 DSP_R_X9Y25/DSP_SE2A1_2 DSP_R_X9Y25/DSP_SE2A2_2 DSP_R_X9Y25/DSP_WR1END2_4 DSP_R_X9Y30/DSP_ER1BEG1_0 DSP_R_X9Y30/DSP_WL1END0_4 DSP_R_X9Y30/DSP_WW2A1_3 DSP_R_X9Y30/DSP_WW2END0_0 INT_INTERFACE_R_X9Y27/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y27/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y28/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y29/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y30/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y30/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WL1END0 INT_L_X10Y27/EL1END_S3_0 INT_L_X10Y27/ER1BEG1 INT_L_X10Y27/FAN_ALT6 INT_L_X10Y27/FAN_ALT7 INT_L_X10Y27/FAN_L6 INT_L_X10Y27/FAN_L7 INT_L_X10Y27/SE2END1 INT_L_X10Y27/SE2END2 INT_L_X10Y27/WW2END0 INT_L_X10Y28/BYP_ALT0 INT_L_X10Y28/BYP_L0 INT_L_X10Y28/EL1END0 INT_L_X10Y28/FAN_ALT6 INT_L_X10Y28/FAN_L6 INT_L_X10Y28/NW2END2 INT_L_X10Y29/FAN_ALT6 INT_L_X10Y29/FAN_L6 INT_L_X10Y29/WR1BEG2 INT_L_X10Y29/WR1END1 INT_L_X10Y30/ER1END1 INT_L_X10Y30/FAN_ALT6 INT_L_X10Y30/FAN_L6 INT_L_X10Y30/WW2A0 INT_L_X10Y33/FAN_ALT6 INT_L_X10Y33/FAN_ALT7 INT_L_X10Y33/FAN_L6 INT_L_X10Y33/FAN_L7 INT_L_X10Y33/NW2END2 INT_L_X10Y33/WW2BEG1 INT_L_X10Y34/EL1BEG1 INT_L_X10Y34/NW2END2 INT_L_X10Y34/WL1BEG0 INT_L_X12Y26/FAN_ALT7 INT_L_X12Y26/FAN_L7 INT_L_X12Y26/SR1END1 INT_L_X12Y27/SR1BEG1 INT_L_X12Y27/WR1BEG2 INT_L_X12Y27/WR1END1 INT_L_X12Y27/WW2BEG0 INT_L_X12Y29/EL1END_S3_0 INT_L_X12Y30/EL1END0 INT_L_X12Y30/ER1BEG1 INT_L_X12Y31/FAN_ALT7 INT_L_X12Y31/FAN_L7 INT_L_X12Y31/SW2END1 INT_L_X12Y32/WW2A1 INT_L_X12Y33/WL1BEG1 INT_L_X12Y33/WR1END3 INT_L_X14Y27/EL1END2 INT_L_X14Y27/FAN_ALT7 INT_L_X14Y27/FAN_L7 INT_L_X14Y27/NE2BEG2 INT_L_X14Y27/NR1BEG2 INT_L_X14Y28/FAN_ALT6 INT_L_X14Y28/FAN_ALT7 INT_L_X14Y28/FAN_BOUNCE7 INT_L_X14Y28/FAN_L6 INT_L_X14Y28/FAN_L7 INT_L_X14Y28/NE2A2 INT_L_X14Y28/NR1END2 INT_L_X14Y29/FAN_ALT6 INT_L_X14Y29/FAN_L6 INT_L_X14Y29/SL1END1 INT_L_X14Y30/FAN_ALT6 INT_L_X14Y30/FAN_L6 INT_L_X14Y30/SL1BEG1 INT_L_X14Y30/SL1END1 INT_L_X14Y31/BYP_ALT4 INT_L_X14Y31/BYP_BOUNCE4 INT_L_X14Y31/FAN_ALT6 INT_L_X14Y31/FAN_ALT7 INT_L_X14Y31/FAN_L6 INT_L_X14Y31/FAN_L7 INT_L_X14Y31/NE2END1 INT_L_X14Y31/NR1BEG1 INT_L_X14Y31/SL1BEG1 INT_L_X14Y31/WR1BEG2 INT_L_X14Y32/EE2BEG1 INT_L_X14Y32/FAN_ALT6 INT_L_X14Y32/FAN_ALT7 INT_L_X14Y32/FAN_L6 INT_L_X14Y32/FAN_L7 INT_L_X14Y32/GFAN1 INT_L_X14Y32/NE2BEG1 INT_L_X14Y32/NR1END1 INT_L_X14Y32/WW2A1 INT_L_X14Y33/FAN_ALT7 INT_L_X14Y33/FAN_L7 INT_L_X14Y33/NE2A1 INT_L_X14Y33/WR1END2 INT_L_X16Y30/SW2A1 INT_L_X16Y31/SL1END1 INT_L_X16Y31/SW2BEG1 INT_L_X16Y32/EE2END1 INT_L_X16Y32/SL1BEG1 INT_L_X16Y32/WR1BEG2 INT_L_X6Y30/EL1BEG1 INT_L_X6Y30/NW2END2 INT_L_X8Y28/EE2A1 INT_L_X8Y29/WW2A1 INT_L_X8Y30/FAN_ALT6 INT_L_X8Y30/FAN_ALT7 INT_L_X8Y30/FAN_BOUNCE7 INT_L_X8Y30/FAN_L6 INT_L_X8Y30/FAN_L7 INT_L_X8Y30/WR1END2 INT_L_X8Y31/NR1BEG1 INT_L_X8Y31/SS2END1 INT_L_X8Y32/FAN_ALT6 INT_L_X8Y32/FAN_L6 INT_L_X8Y32/NR1END1 INT_L_X8Y32/SS2A1 INT_L_X8Y32/WR1BEG2 INT_L_X8Y33/FAN_ALT6 INT_L_X8Y33/FAN_L6 INT_L_X8Y33/SS2BEG1 INT_L_X8Y33/WL1END3 INT_L_X8Y33/WW2END1 INT_L_X8Y34/FAN_ALT6 INT_L_X8Y34/FAN_ALT7 INT_L_X8Y34/FAN_BOUNCE7 INT_L_X8Y34/FAN_L6 INT_L_X8Y34/FAN_L7 INT_L_X8Y34/WL1END_N1_3 INT_L_X8Y34/WR1BEG1 INT_L_X8Y34/WR1END2 INT_R_X11Y26/FAN6 INT_R_X11Y26/FAN_ALT6 INT_R_X11Y26/SL1END1 INT_R_X11Y27/ER1END1 INT_R_X11Y27/NL1BEG1 INT_R_X11Y27/NW2BEG2 INT_R_X11Y27/SL1BEG1 INT_R_X11Y27/WR1END2 INT_R_X11Y27/WW2A0 INT_R_X11Y28/NL1BEG0 INT_R_X11Y28/NL1END1 INT_R_X11Y28/NL1END_S3_0 INT_R_X11Y28/NN2BEG1 INT_R_X11Y28/NW2A2 INT_R_X11Y29/NL1END0 INT_R_X11Y29/NN2A1 INT_R_X11Y29/WR1BEG1 INT_R_X11Y30/EL1BEG0 INT_R_X11Y30/FAN6 INT_R_X11Y30/FAN_ALT6 INT_R_X11Y30/NN2END1 INT_R_X11Y30/WW2BEG0 INT_R_X11Y32/FAN7 INT_R_X11Y32/FAN_ALT7 INT_R_X11Y32/NW2BEG2 INT_R_X11Y32/WW2END1 INT_R_X11Y33/FAN6 INT_R_X11Y33/FAN_ALT6 INT_R_X11Y33/NW2A2 INT_R_X11Y33/NW2BEG2 INT_R_X11Y33/WL1END1 INT_R_X11Y34/EL1END1 INT_R_X11Y34/FAN6 INT_R_X11Y34/FAN_ALT6 INT_R_X11Y34/NW2A2 INT_R_X13Y27/EL1BEG2 INT_R_X13Y27/FAN6 INT_R_X13Y27/FAN_ALT1 INT_R_X13Y27/FAN_ALT6 INT_R_X13Y27/FAN_BOUNCE1 INT_R_X13Y27/LOGIC_OUTS4 INT_R_X13Y27/NL1BEG_N3 INT_R_X13Y27/WR1BEG1 INT_R_X13Y30/ER1END1 INT_R_X13Y30/FAN7 INT_R_X13Y30/FAN_ALT7 INT_R_X13Y30/NE2BEG1 INT_R_X13Y31/FAN7 INT_R_X13Y31/FAN_ALT7 INT_R_X13Y31/NE2A1 INT_R_X13Y31/NN2BEG2 INT_R_X13Y31/SW2A1 INT_R_X13Y31/WR1END2 INT_R_X13Y32/FAN6 INT_R_X13Y32/FAN7 INT_R_X13Y32/FAN_ALT6 INT_R_X13Y32/FAN_ALT7 INT_R_X13Y32/NN2A2 INT_R_X13Y32/SW2BEG1 INT_R_X13Y32/WW2BEG1 INT_R_X13Y32/WW2END1 INT_R_X13Y33/FAN6 INT_R_X13Y33/FAN7 INT_R_X13Y33/FAN_ALT6 INT_R_X13Y33/FAN_ALT7 INT_R_X13Y33/FAN_BOUNCE7 INT_R_X13Y33/NN2END2 INT_R_X13Y33/WR1BEG3 INT_R_X15Y28/FAN6 INT_R_X15Y28/FAN7 INT_R_X15Y28/FAN_ALT6 INT_R_X15Y28/FAN_ALT7 INT_R_X15Y28/FAN_BOUNCE7 INT_R_X15Y28/NE2END2 INT_R_X15Y30/FAN7 INT_R_X15Y30/FAN_ALT7 INT_R_X15Y30/SW2END1 INT_R_X15Y32/EE2A1 INT_R_X15Y32/FAN7 INT_R_X15Y32/FAN_ALT7 INT_R_X15Y32/WR1END2 INT_R_X15Y32/WW2BEG1 INT_R_X15Y33/NE2END1 INT_R_X15Y33/WR1BEG2 INT_R_X7Y28/EE2BEG1 INT_R_X7Y28/FAN7 INT_R_X7Y28/FAN_ALT7 INT_R_X7Y28/SS2END1 INT_R_X7Y29/FAN6 INT_R_X7Y29/FAN_ALT6 INT_R_X7Y29/NW2BEG2 INT_R_X7Y29/SS2A1 INT_R_X7Y29/WW2END1 INT_R_X7Y30/EL1END1 INT_R_X7Y30/FAN6 INT_R_X7Y30/FAN_ALT6 INT_R_X7Y30/NW2A2 INT_R_X7Y30/SS2BEG1 INT_R_X7Y32/FAN7 INT_R_X7Y32/FAN_ALT7 INT_R_X7Y32/WR1END2 INT_R_X7Y34/FAN6 INT_R_X7Y34/FAN_ALT6 INT_R_X7Y34/WR1END1 INT_R_X9Y27/SE2A1 INT_R_X9Y27/SE2A2 INT_R_X9Y28/EE2END1 INT_R_X9Y28/EL1BEG0 INT_R_X9Y28/SE2BEG1 INT_R_X9Y28/SE2BEG2 INT_R_X9Y28/SR1END2 INT_R_X9Y29/SR1BEG2 INT_R_X9Y29/WR1END2 INT_R_X9Y29/WW2BEG1 INT_R_X9Y30/ER1BEG1 INT_R_X9Y30/WR1BEG2 INT_R_X9Y30/WW2END0 INT_R_X9Y33/WL1BEG3 INT_R_X9Y33/WW2A1 INT_R_X9Y34/WL1BEG_N3 INT_R_X9Y34/WL1END0 INT_R_X9Y34/WR1BEG2 VBRK_X29Y29/VBRK_SE2A1 VBRK_X29Y29/VBRK_SE2A2 VBRK_X29Y30/VBRK_EL1BEG0 VBRK_X29Y31/VBRK_WR1END2 VBRK_X29Y32/VBRK_ER1BEG1 VBRK_X29Y32/VBRK_WW2END0 VBRK_X29Y35/VBRK_WW2A1 VBRK_X29Y36/VBRK_WL1END0 VBRK_X34Y29/VBRK_WR1END2 VBRK_X34Y29/VBRK_WW2A0 VBRK_X34Y32/VBRK_EL1BEG0 VBRK_X34Y34/VBRK_WW2END1 VBRK_X34Y35/VBRK_WL1END1 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y31/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y27/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y28/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y28/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y29/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y30/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y31/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y31/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y32/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y32/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y33/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y27/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y31/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y32/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y32/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y33/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y33/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y28/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y28/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y30/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y32/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y27/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y27/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y28/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y28/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y29/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y30/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y33/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y33/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y30/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y30/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y32/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y33/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y34/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y34/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y26/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y30/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y32/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y33/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y34/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y28/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y29/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y30/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y32/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y34/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y27/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y27/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y27/INT_L.SE2END1->>FAN_ALT6 INT_L_X10Y27/INT_L.SE2END2->>FAN_ALT7 INT_L_X10Y27/INT_L.WW2END0->>ER1BEG1 INT_L_X10Y28/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y28/INT_L.EL1END0->>BYP_ALT0 INT_L_X10Y28/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y28/INT_L.NW2END2->>FAN_ALT6 INT_L_X10Y29/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y29/INT_L.WR1END1->>FAN_ALT6 INT_L_X10Y29/INT_L.WR1END1->>WR1BEG2 INT_L_X10Y30/INT_L.ER1END1->>FAN_ALT6 INT_L_X10Y30/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y33/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y33/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y33/INT_L.NW2END2->>FAN_ALT6 INT_L_X10Y33/INT_L.NW2END2->>FAN_ALT7 INT_L_X10Y33/INT_L.NW2END2->>WW2BEG1 INT_L_X10Y34/INT_L.NW2END2->>EL1BEG1 INT_L_X10Y34/INT_L.NW2END2->>WL1BEG0 INT_L_X12Y26/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y26/INT_L.SR1END1->>FAN_ALT7 INT_L_X12Y27/INT_L.WR1END1->>SR1BEG1 INT_L_X12Y27/INT_L.WR1END1->>WR1BEG2 INT_L_X12Y27/INT_L.WR1END1->>WW2BEG0 INT_L_X12Y30/INT_L.EL1END0->>ER1BEG1 INT_L_X12Y31/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y31/INT_L.SW2END1->>FAN_ALT7 INT_L_X12Y33/INT_L.WR1END3->>WL1BEG1 INT_L_X14Y27/INT_L.EL1END2->>FAN_ALT7 INT_L_X14Y27/INT_L.EL1END2->>NE2BEG2 INT_L_X14Y27/INT_L.EL1END2->>NR1BEG2 INT_L_X14Y27/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y28/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y28/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X14Y28/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y28/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X14Y28/INT_L.NR1END2->>FAN_ALT7 INT_L_X14Y29/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y29/INT_L.SL1END1->>FAN_ALT6 INT_L_X14Y30/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y30/INT_L.SL1END1->>FAN_ALT6 INT_L_X14Y30/INT_L.SL1END1->>SL1BEG1 INT_L_X14Y31/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X14Y31/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X14Y31/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y31/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y31/INT_L.NE2END1->>BYP_ALT4 INT_L_X14Y31/INT_L.NE2END1->>FAN_ALT6 INT_L_X14Y31/INT_L.NE2END1->>NR1BEG1 INT_L_X14Y31/INT_L.NE2END1->>SL1BEG1 INT_L_X14Y31/INT_L.NE2END1->>WR1BEG2 INT_L_X14Y32/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y32/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y32/INT_L.GFAN1->>FAN_ALT7 INT_L_X14Y32/INT_L.NR1END1->>EE2BEG1 INT_L_X14Y32/INT_L.NR1END1->>FAN_ALT6 INT_L_X14Y32/INT_L.NR1END1->>GFAN1 INT_L_X14Y32/INT_L.NR1END1->>NE2BEG1 INT_L_X14Y33/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y33/INT_L.WR1END2->>FAN_ALT7 INT_L_X16Y31/INT_L.SL1END1->>SW2BEG1 INT_L_X16Y32/INT_L.EE2END1->>SL1BEG1 INT_L_X16Y32/INT_L.EE2END1->>WR1BEG2 INT_L_X6Y30/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y30/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y30/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y30/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y30/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y30/INT_L.WR1END2->>FAN_ALT7 INT_L_X8Y31/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y32/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y32/INT_L.NR1END1->>FAN_ALT6 INT_L_X8Y32/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y33/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y33/INT_L.WW2END1->>FAN_ALT6 INT_L_X8Y33/INT_L.WW2END1->>SS2BEG1 INT_L_X8Y34/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y34/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y34/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y34/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X8Y34/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X8Y34/INT_L.WR1END2->>FAN_ALT7 INT_R_X11Y26/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y26/INT_R.SL1END1->>FAN_ALT6 INT_R_X11Y27/INT_R.ER1END1->>SL1BEG1 INT_R_X11Y27/INT_R.WR1END2->>NL1BEG1 INT_R_X11Y27/INT_R.WR1END2->>NW2BEG2 INT_R_X11Y28/INT_R.NL1END1->>NL1BEG0 INT_R_X11Y28/INT_R.NL1END1->>NN2BEG1 INT_R_X11Y29/INT_R.NL1END0->>WR1BEG1 INT_R_X11Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y30/INT_R.NN2END1->>EL1BEG0 INT_R_X11Y30/INT_R.NN2END1->>FAN_ALT6 INT_R_X11Y30/INT_R.NN2END1->>WW2BEG0 INT_R_X11Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y32/INT_R.WW2END1->>FAN_ALT7 INT_R_X11Y32/INT_R.WW2END1->>NW2BEG2 INT_R_X11Y33/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y33/INT_R.WL1END1->>FAN_ALT6 INT_R_X11Y33/INT_R.WL1END1->>NW2BEG2 INT_R_X11Y34/INT_R.EL1END1->>FAN_ALT6 INT_R_X11Y34/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y27/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y27/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y27/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X13Y27/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X13Y27/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X13Y27/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X13Y27/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X13Y30/INT_R.ER1END1->>FAN_ALT7 INT_R_X13Y30/INT_R.ER1END1->>NE2BEG1 INT_R_X13Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y31/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y31/INT_R.WR1END2->>FAN_ALT7 INT_R_X13Y31/INT_R.WR1END2->>NN2BEG2 INT_R_X13Y32/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y32/INT_R.WW2END1->>FAN_ALT6 INT_R_X13Y32/INT_R.WW2END1->>FAN_ALT7 INT_R_X13Y32/INT_R.WW2END1->>SW2BEG1 INT_R_X13Y32/INT_R.WW2END1->>WW2BEG1 INT_R_X13Y33/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y33/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y33/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X13Y33/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X13Y33/INT_R.NN2END2->>FAN_ALT7 INT_R_X13Y33/INT_R.NN2END2->>WR1BEG3 INT_R_X15Y28/INT_R.FAN_ALT6->>FAN6 INT_R_X15Y28/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y28/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X15Y28/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X15Y28/INT_R.NE2END2->>FAN_ALT7 INT_R_X15Y30/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y30/INT_R.SW2END1->>FAN_ALT7 INT_R_X15Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y32/INT_R.WR1END2->>FAN_ALT7 INT_R_X15Y32/INT_R.WR1END2->>WW2BEG1 INT_R_X15Y33/INT_R.NE2END1->>WR1BEG2 INT_R_X7Y28/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y28/INT_R.SS2END1->>EE2BEG1 INT_R_X7Y28/INT_R.SS2END1->>FAN_ALT7 INT_R_X7Y29/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y29/INT_R.WW2END1->>FAN_ALT6 INT_R_X7Y29/INT_R.WW2END1->>NW2BEG2 INT_R_X7Y30/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y30/INT_R.EL1END1->>SS2BEG1 INT_R_X7Y30/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y32/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y32/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y34/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y34/INT_R.WR1END1->>FAN_ALT6 INT_R_X9Y28/INT_R.EE2END1->>EL1BEG0 INT_R_X9Y28/INT_R.EE2END1->>SE2BEG1 INT_R_X9Y28/INT_R.SR1END2->>SE2BEG2 INT_R_X9Y29/INT_R.WR1END2->>SR1BEG2 INT_R_X9Y29/INT_R.WR1END2->>WW2BEG1 INT_R_X9Y30/INT_R.WW2END0->>ER1BEG1 INT_R_X9Y30/INT_R.WW2END0->>WR1BEG2 INT_R_X9Y34/INT_R.WL1END0->>WL1BEG_N3 INT_R_X9Y34/INT_R.WL1END0->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 79, 

multiplier_16x16bit_pipelined/layer_2_w0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/B[0] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX43 CLBLL_L_X12Y24/CLBLL_LL_D6 CLBLL_L_X12Y25/CLBLL_IMUX38 CLBLL_L_X12Y25/CLBLL_LL_D3 CLBLL_L_X12Y26/CLBLL_IMUX32 CLBLL_L_X12Y26/CLBLL_IMUX40 CLBLL_L_X12Y26/CLBLL_LL_BQ CLBLL_L_X12Y26/CLBLL_LL_C1 CLBLL_L_X12Y26/CLBLL_LL_D1 CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS5 HCLK_L_X36Y26/HCLK_SS2END1 INT_L_X12Y24/IMUX_L43 INT_L_X12Y24/SS2END1 INT_L_X12Y25/FAN_BOUNCE_S3_2 INT_L_X12Y25/IMUX_L38 INT_L_X12Y25/SS2A1 INT_L_X12Y26/FAN_ALT2 INT_L_X12Y26/FAN_BOUNCE2 INT_L_X12Y26/IMUX_L32 INT_L_X12Y26/IMUX_L40 INT_L_X12Y26/LOGIC_OUTS_L5 INT_L_X12Y26/SS2BEG1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X12Y24/INT_L.SS2END1->>IMUX_L43 INT_L_X12Y25/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X12Y26/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y26/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X12Y26/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X12Y26/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X12Y26/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/reg_layer_2_w10_reg_n_0_[0] - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX1 CLBLL_L_X14Y29/CLBLL_IMUX24 CLBLL_L_X14Y29/CLBLL_IMUX28 CLBLL_L_X14Y29/CLBLL_IMUX41 CLBLL_L_X14Y29/CLBLL_LL_A3 CLBLL_L_X14Y29/CLBLL_LL_B5 CLBLL_L_X14Y29/CLBLL_LL_C4 CLBLL_L_X14Y29/CLBLL_L_D1 CLBLL_L_X14Y29/CLBLL_SW2A0 CLBLL_L_X14Y29/CLBLL_WL1END3 CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y30/CLBLL_L_AQ CLBLL_L_X14Y30/CLBLL_WR1END1 CLBLL_R_X13Y29/CLBLL_IMUX14 CLBLL_R_X13Y29/CLBLL_IMUX18 CLBLL_R_X13Y29/CLBLL_IMUX22 CLBLL_R_X13Y29/CLBLL_LL_B2 CLBLL_R_X13Y29/CLBLL_LL_C3 CLBLL_R_X13Y29/CLBLL_L_B1 CLBLL_R_X13Y29/CLBLL_SW2A0 CLBLL_R_X13Y29/CLBLL_WL1END3 CLBLL_R_X13Y30/CLBLL_IMUX18 CLBLL_R_X13Y30/CLBLL_LL_B2 CLBLL_R_X13Y30/CLBLL_WR1END1 INT_L_X14Y29/BYP_ALT0 INT_L_X14Y29/BYP_BOUNCE0 INT_L_X14Y29/IMUX_L1 INT_L_X14Y29/IMUX_L24 INT_L_X14Y29/IMUX_L28 INT_L_X14Y29/IMUX_L41 INT_L_X14Y29/SL1END0 INT_L_X14Y29/SW2A0 INT_L_X14Y29/WL1BEG3 INT_L_X14Y30/LOGIC_OUTS_L0 INT_L_X14Y30/SL1BEG0 INT_L_X14Y30/SW2BEG0 INT_L_X14Y30/WL1BEG_N3 INT_L_X14Y30/WR1BEG1 INT_R_X13Y29/FAN_BOUNCE_S3_0 INT_R_X13Y29/IMUX14 INT_R_X13Y29/IMUX18 INT_R_X13Y29/IMUX22 INT_R_X13Y29/SW2END0 INT_R_X13Y29/WL1END3 INT_R_X13Y30/FAN_ALT0 INT_R_X13Y30/FAN_BOUNCE0 INT_R_X13Y30/IMUX18 INT_R_X13Y30/WL1END_N1_3 INT_R_X13Y30/WR1END1 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X14Y29/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X14Y29/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X14Y29/INT_L.SL1END0->>BYP_ALT0 INT_L_X14Y29/INT_L.SL1END0->>IMUX_L1 INT_L_X14Y29/INT_L.SL1END0->>IMUX_L24 INT_L_X14Y29/INT_L.SL1END0->>IMUX_L41 INT_L_X14Y30/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X14Y30/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X14Y30/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X14Y30/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X13Y29/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X13Y29/INT_R.FAN_BOUNCE_S3_0->>IMUX22 INT_R_X13Y29/INT_R.SW2END0->>IMUX18 INT_R_X13Y30/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X13Y30/INT_R.WL1END_N1_3->>FAN_ALT0 INT_R_X13Y30/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

multiplier_16x16bit_pipelined/layer_2_w10[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w10[1] - 
wires: CLBLL_L_X14Y29/CLBLL_ER1BEG2 CLBLL_L_X14Y29/CLBLL_IMUX17 CLBLL_L_X14Y29/CLBLL_IMUX22 CLBLL_L_X14Y29/CLBLL_IMUX36 CLBLL_L_X14Y29/CLBLL_IMUX8 CLBLL_L_X14Y29/CLBLL_LL_A5 CLBLL_L_X14Y29/CLBLL_LL_B3 CLBLL_L_X14Y29/CLBLL_LL_C3 CLBLL_L_X14Y29/CLBLL_L_D2 CLBLL_L_X14Y29/CLBLL_SE2A0 CLBLL_L_X14Y30/CLBLL_SW2A0 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y31/CLBLL_L_AQ CLBLL_R_X13Y29/CLBLL_ER1BEG2 CLBLL_R_X13Y29/CLBLL_IMUX12 CLBLL_R_X13Y29/CLBLL_IMUX26 CLBLL_R_X13Y29/CLBLL_IMUX28 CLBLL_R_X13Y29/CLBLL_LL_B6 CLBLL_R_X13Y29/CLBLL_LL_C4 CLBLL_R_X13Y29/CLBLL_L_B4 CLBLL_R_X13Y29/CLBLL_SE2A0 CLBLL_R_X13Y30/CLBLL_IMUX24 CLBLL_R_X13Y30/CLBLL_LL_B5 CLBLL_R_X13Y30/CLBLL_SW2A0 INT_L_X14Y29/ER1END2 INT_L_X14Y29/IMUX_L17 INT_L_X14Y29/IMUX_L22 INT_L_X14Y29/IMUX_L36 INT_L_X14Y29/IMUX_L8 INT_L_X14Y29/SE2END0 INT_L_X14Y30/SW2A0 INT_L_X14Y31/LOGIC_OUTS_L0 INT_L_X14Y31/SW2BEG0 INT_R_X13Y29/ER1BEG2 INT_R_X13Y29/FAN_ALT7 INT_R_X13Y29/FAN_BOUNCE7 INT_R_X13Y29/IMUX12 INT_R_X13Y29/IMUX26 INT_R_X13Y29/IMUX28 INT_R_X13Y29/SE2A0 INT_R_X13Y29/SR1END1 INT_R_X13Y30/IMUX24 INT_R_X13Y30/SE2BEG0 INT_R_X13Y30/SR1BEG1 INT_R_X13Y30/SW2END0 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X14Y29/INT_L.ER1END2->>IMUX_L22 INT_L_X14Y29/INT_L.ER1END2->>IMUX_L36 INT_L_X14Y29/INT_L.SE2END0->>IMUX_L17 INT_L_X14Y29/INT_L.SE2END0->>IMUX_L8 INT_L_X14Y31/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X13Y29/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X13Y29/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X13Y29/INT_R.SR1END1->>ER1BEG2 INT_R_X13Y29/INT_R.SR1END1->>FAN_ALT7 INT_R_X13Y29/INT_R.SR1END1->>IMUX12 INT_R_X13Y29/INT_R.SR1END1->>IMUX28 INT_R_X13Y30/INT_R.SW2END0->>IMUX24 INT_R_X13Y30/INT_R.SW2END0->>SE2BEG0 INT_R_X13Y30/INT_R.SW2END0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

reg_layer_2_w10[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[0] - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX2 CLBLL_L_X14Y29/CLBLL_LL_A2 CLBLL_L_X14Y29/CLBLL_WL1END0 CLBLL_L_X14Y30/CLBLL_WL1END3 CLBLL_L_X14Y31/CLBLL_LL_AQ CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y29/CLBLL_IMUX10 CLBLL_R_X13Y29/CLBLL_IMUX40 CLBLL_R_X13Y29/CLBLL_LL_D1 CLBLL_R_X13Y29/CLBLL_L_A4 CLBLL_R_X13Y29/CLBLL_WL1END0 CLBLL_R_X13Y30/CLBLL_IMUX15 CLBLL_R_X13Y30/CLBLL_IMUX31 CLBLL_R_X13Y30/CLBLL_IMUX38 CLBLL_R_X13Y30/CLBLL_LL_B1 CLBLL_R_X13Y30/CLBLL_LL_C5 CLBLL_R_X13Y30/CLBLL_LL_D3 CLBLL_R_X13Y30/CLBLL_WL1END3 INT_L_X14Y29/IMUX_L2 INT_L_X14Y29/SR1END1 INT_L_X14Y29/SS2END0 INT_L_X14Y29/WL1BEG0 INT_L_X14Y30/SL1END0 INT_L_X14Y30/SR1BEG1 INT_L_X14Y30/SS2A0 INT_L_X14Y30/WL1BEG3 INT_L_X14Y31/LOGIC_OUTS_L4 INT_L_X14Y31/SL1BEG0 INT_L_X14Y31/SS2BEG0 INT_L_X14Y31/WL1BEG_N3 INT_R_X13Y29/IMUX10 INT_R_X13Y29/IMUX40 INT_R_X13Y29/WL1END0 INT_R_X13Y30/IMUX15 INT_R_X13Y30/IMUX31 INT_R_X13Y30/IMUX38 INT_R_X13Y30/WL1END3 INT_R_X13Y31/WL1END_N1_3 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X14Y29/INT_L.SR1END1->>WL1BEG0 INT_L_X14Y29/INT_L.SS2END0->>IMUX_L2 INT_L_X14Y30/INT_L.SL1END0->>SR1BEG1 INT_L_X14Y31/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X14Y31/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X14Y31/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X13Y29/INT_R.WL1END0->>IMUX10 INT_R_X13Y29/INT_R.WL1END0->>IMUX40 INT_R_X13Y30/INT_R.WL1END3->>IMUX15 INT_R_X13Y30/INT_R.WL1END3->>IMUX31 INT_R_X13Y30/INT_R.WL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w11[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[1] - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX4 CLBLL_L_X14Y29/CLBLL_LL_A6 CLBLL_L_X14Y29/CLBLL_SE2A2 CLBLL_L_X14Y30/CLBLL_SW2A2 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS2 CLBLL_L_X14Y31/CLBLL_L_CQ CLBLL_R_X13Y29/CLBLL_IMUX0 CLBLL_R_X13Y29/CLBLL_IMUX45 CLBLL_R_X13Y29/CLBLL_LL_D2 CLBLL_R_X13Y29/CLBLL_L_A3 CLBLL_R_X13Y29/CLBLL_SE2A2 CLBLL_R_X13Y30/CLBLL_IMUX22 CLBLL_R_X13Y30/CLBLL_IMUX27 CLBLL_R_X13Y30/CLBLL_IMUX44 CLBLL_R_X13Y30/CLBLL_LL_B4 CLBLL_R_X13Y30/CLBLL_LL_C3 CLBLL_R_X13Y30/CLBLL_LL_D4 CLBLL_R_X13Y30/CLBLL_SW2A2 INT_L_X14Y29/IMUX_L4 INT_L_X14Y29/SE2END2 INT_L_X14Y30/SW2A2 INT_L_X14Y31/LOGIC_OUTS_L2 INT_L_X14Y31/SW2BEG2 INT_R_X13Y28/SR1END3 INT_R_X13Y29/IMUX0 INT_R_X13Y29/IMUX45 INT_R_X13Y29/SE2A2 INT_R_X13Y29/SL1END2 INT_R_X13Y29/SR1BEG3 INT_R_X13Y29/SR1END_N3_3 INT_R_X13Y30/FAN_ALT5 INT_R_X13Y30/FAN_BOUNCE5 INT_R_X13Y30/IMUX22 INT_R_X13Y30/IMUX27 INT_R_X13Y30/IMUX44 INT_R_X13Y30/SE2BEG2 INT_R_X13Y30/SL1BEG2 INT_R_X13Y30/SW2END2 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y29/INT_L.SE2END2->>IMUX_L4 INT_L_X14Y31/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X13Y29/INT_R.SL1END2->>IMUX45 INT_R_X13Y29/INT_R.SL1END2->>SR1BEG3 INT_R_X13Y29/INT_R.SR1END_N3_3->>IMUX0 INT_R_X13Y30/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X13Y30/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X13Y30/INT_R.SW2END2->>FAN_ALT5 INT_R_X13Y30/INT_R.SW2END2->>IMUX22 INT_R_X13Y30/INT_R.SW2END2->>IMUX44 INT_R_X13Y30/INT_R.SW2END2->>SE2BEG2 INT_R_X13Y30/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w11[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w11_reg_n_0_[2] - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX7 CLBLL_L_X14Y29/CLBLL_LL_A1 CLBLL_L_X14Y29/CLBLL_WL1END2 CLBLL_R_X13Y29/CLBLL_IMUX44 CLBLL_R_X13Y29/CLBLL_IMUX6 CLBLL_R_X13Y29/CLBLL_LL_D4 CLBLL_R_X13Y29/CLBLL_L_A1 CLBLL_R_X13Y29/CLBLL_WL1END2 CLBLL_R_X13Y30/CLBLL_IMUX12 CLBLL_R_X13Y30/CLBLL_IMUX28 CLBLL_R_X13Y30/CLBLL_IMUX43 CLBLL_R_X13Y30/CLBLL_LL_B6 CLBLL_R_X13Y30/CLBLL_LL_C4 CLBLL_R_X13Y30/CLBLL_LL_D6 CLBLL_R_X15Y32/CLBLL_LL_AQ CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS4 INT_L_X14Y29/IMUX_L7 INT_L_X14Y29/WL1BEG2 INT_L_X14Y29/WL1END3 INT_L_X14Y30/WL1END_N1_3 INT_R_X13Y29/IMUX44 INT_R_X13Y29/IMUX6 INT_R_X13Y29/NL1BEG2 INT_R_X13Y29/WL1END2 INT_R_X13Y30/IMUX12 INT_R_X13Y30/IMUX28 INT_R_X13Y30/IMUX43 INT_R_X13Y30/NL1END2 INT_R_X15Y29/WL1BEG3 INT_R_X15Y30/SS2END0 INT_R_X15Y30/WL1BEG_N3 INT_R_X15Y31/SS2A0 INT_R_X15Y32/LOGIC_OUTS4 INT_R_X15Y32/SS2BEG0 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y29/INT_L.WL1END3->>IMUX_L7 INT_L_X14Y29/INT_L.WL1END3->>WL1BEG2 INT_R_X13Y29/INT_R.WL1END2->>IMUX44 INT_R_X13Y29/INT_R.WL1END2->>IMUX6 INT_R_X13Y29/INT_R.WL1END2->>NL1BEG2 INT_R_X13Y30/INT_R.NL1END2->>IMUX12 INT_R_X13Y30/INT_R.NL1END2->>IMUX28 INT_R_X13Y30/INT_R.NL1END2->>IMUX43 INT_R_X15Y30/INT_R.SS2END0->>WL1BEG_N3 INT_R_X15Y32/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w11[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w11[1] - 
wires: CLBLL_L_X14Y29/CLBLL_ER1BEG1 CLBLL_L_X14Y29/CLBLL_IMUX11 CLBLL_L_X14Y29/CLBLL_LL_A4 CLBLL_R_X13Y29/CLBLL_ER1BEG1 CLBLL_R_X13Y29/CLBLL_IMUX16 CLBLL_R_X13Y29/CLBLL_IMUX24 CLBLL_R_X13Y29/CLBLL_IMUX32 CLBLL_R_X13Y29/CLBLL_IMUX38 CLBLL_R_X13Y29/CLBLL_IMUX9 CLBLL_R_X13Y29/CLBLL_LL_B5 CLBLL_R_X13Y29/CLBLL_LL_C1 CLBLL_R_X13Y29/CLBLL_LL_D3 CLBLL_R_X13Y29/CLBLL_L_A5 CLBLL_R_X13Y29/CLBLL_L_B3 CLBLL_R_X13Y30/CLBLL_IMUX17 CLBLL_R_X13Y30/CLBLL_LL_AQ CLBLL_R_X13Y30/CLBLL_LL_B3 CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS4 INT_L_X14Y29/ER1END1 INT_L_X14Y29/IMUX_L11 INT_R_X13Y29/BYP_ALT1 INT_R_X13Y29/BYP_BOUNCE1 INT_R_X13Y29/ER1BEG1 INT_R_X13Y29/GFAN1 INT_R_X13Y29/IMUX16 INT_R_X13Y29/IMUX24 INT_R_X13Y29/IMUX32 INT_R_X13Y29/IMUX38 INT_R_X13Y29/IMUX9 INT_R_X13Y29/SL1END0 INT_R_X13Y30/IMUX17 INT_R_X13Y30/LOGIC_OUTS4 INT_R_X13Y30/SL1BEG0 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y29/INT_L.ER1END1->>IMUX_L11 INT_R_X13Y29/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y29/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X13Y29/INT_R.GFAN1->>IMUX38 INT_R_X13Y29/INT_R.SL1END0->>BYP_ALT1 INT_R_X13Y29/INT_R.SL1END0->>ER1BEG1 INT_R_X13Y29/INT_R.SL1END0->>IMUX16 INT_R_X13Y29/INT_R.SL1END0->>IMUX24 INT_R_X13Y29/INT_R.SL1END0->>IMUX32 INT_R_X13Y29/INT_R.SL1END0->>IMUX9 INT_R_X13Y30/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X13Y30/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

reg_layer_2_w11[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w12[0] - 
wires: CLBLL_L_X14Y31/CLBLL_WW2END2 CLBLL_R_X13Y30/CLBLL_IMUX25 CLBLL_R_X13Y30/CLBLL_IMUX35 CLBLL_R_X13Y30/CLBLL_IMUX47 CLBLL_R_X13Y30/CLBLL_IMUX9 CLBLL_R_X13Y30/CLBLL_LL_C6 CLBLL_R_X13Y30/CLBLL_LL_D5 CLBLL_R_X13Y30/CLBLL_L_A5 CLBLL_R_X13Y30/CLBLL_L_B5 CLBLL_R_X13Y31/CLBLL_IMUX21 CLBLL_R_X13Y31/CLBLL_IMUX6 CLBLL_R_X13Y31/CLBLL_L_A1 CLBLL_R_X13Y31/CLBLL_L_C4 CLBLL_R_X13Y31/CLBLL_WW2END2 CLBLL_R_X15Y32/CLBLL_LL_BQ CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS5 INT_L_X14Y31/WW2A2 INT_R_X13Y30/BYP_ALT1 INT_R_X13Y30/BYP_BOUNCE1 INT_R_X13Y30/IMUX25 INT_R_X13Y30/IMUX35 INT_R_X13Y30/IMUX47 INT_R_X13Y30/IMUX9 INT_R_X13Y30/SR1BEG_S0 INT_R_X13Y30/SR1END3 INT_R_X13Y31/IMUX21 INT_R_X13Y31/IMUX6 INT_R_X13Y31/SR1BEG3 INT_R_X13Y31/SR1END_N3_3 INT_R_X13Y31/WW2END2 INT_R_X15Y31/SR1END2 INT_R_X15Y31/WW2BEG2 INT_R_X15Y32/LOGIC_OUTS5 INT_R_X15Y32/SR1BEG2 
pips: CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X15Y32/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X13Y30/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y30/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X13Y30/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X13Y30/INT_R.SR1BEG_S0->>IMUX25 INT_R_X13Y30/INT_R.SR1BEG_S0->>IMUX9 INT_R_X13Y30/INT_R.SR1END3->>IMUX47 INT_R_X13Y30/INT_R.SR1END3->>SR1BEG_S0 INT_R_X13Y31/INT_R.WW2END2->>IMUX21 INT_R_X13Y31/INT_R.WW2END2->>IMUX6 INT_R_X13Y31/INT_R.WW2END2->>SR1BEG3 INT_R_X15Y31/INT_R.SR1END2->>WW2BEG2 INT_R_X15Y32/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w12[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w12[1] - 
wires: CLBLL_L_X14Y31/CLBLL_WL1END3 CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y32/CLBLL_L_AQ CLBLL_R_X13Y30/CLBLL_IMUX0 CLBLL_R_X13Y30/CLBLL_IMUX16 CLBLL_R_X13Y30/CLBLL_IMUX32 CLBLL_R_X13Y30/CLBLL_IMUX40 CLBLL_R_X13Y30/CLBLL_LL_C1 CLBLL_R_X13Y30/CLBLL_LL_D1 CLBLL_R_X13Y30/CLBLL_L_A3 CLBLL_R_X13Y30/CLBLL_L_B3 CLBLL_R_X13Y31/CLBLL_IMUX10 CLBLL_R_X13Y31/CLBLL_IMUX30 CLBLL_R_X13Y31/CLBLL_L_A4 CLBLL_R_X13Y31/CLBLL_L_C5 CLBLL_R_X13Y31/CLBLL_WL1END3 INT_L_X14Y31/WL1BEG3 INT_L_X14Y32/LOGIC_OUTS_L0 INT_L_X14Y32/WL1BEG_N3 INT_R_X13Y30/IMUX0 INT_R_X13Y30/IMUX16 INT_R_X13Y30/IMUX32 INT_R_X13Y30/IMUX40 INT_R_X13Y30/SL1END0 INT_R_X13Y31/IMUX10 INT_R_X13Y31/IMUX30 INT_R_X13Y31/SL1BEG0 INT_R_X13Y31/SR1BEG_S0 INT_R_X13Y31/WL1END3 INT_R_X13Y32/WL1END_N1_3 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y32/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X13Y30/INT_R.SL1END0->>IMUX0 INT_R_X13Y30/INT_R.SL1END0->>IMUX16 INT_R_X13Y30/INT_R.SL1END0->>IMUX32 INT_R_X13Y30/INT_R.SL1END0->>IMUX40 INT_R_X13Y31/INT_R.SR1BEG_S0->>IMUX10 INT_R_X13Y31/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X13Y31/INT_R.WL1END3->>IMUX30 INT_R_X13Y31/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w12[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w12[2] - 
wires: CLBLL_R_X13Y30/CLBLL_IMUX13 CLBLL_R_X13Y30/CLBLL_IMUX29 CLBLL_R_X13Y30/CLBLL_IMUX45 CLBLL_R_X13Y30/CLBLL_IMUX5 CLBLL_R_X13Y30/CLBLL_LL_C2 CLBLL_R_X13Y30/CLBLL_LL_D2 CLBLL_R_X13Y30/CLBLL_L_A6 CLBLL_R_X13Y30/CLBLL_L_B6 CLBLL_R_X13Y31/CLBLL_IMUX23 CLBLL_R_X13Y31/CLBLL_IMUX5 CLBLL_R_X13Y31/CLBLL_L_A6 CLBLL_R_X13Y31/CLBLL_L_C3 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y32/CLBLL_L_AMUX INT_R_X13Y30/IMUX13 INT_R_X13Y30/IMUX29 INT_R_X13Y30/IMUX45 INT_R_X13Y30/IMUX5 INT_R_X13Y30/SL1END2 INT_R_X13Y31/IMUX23 INT_R_X13Y31/IMUX5 INT_R_X13Y31/SL1BEG2 INT_R_X13Y31/SL1END2 INT_R_X13Y31/SR1END3 INT_R_X13Y32/LOGIC_OUTS16 INT_R_X13Y32/SL1BEG2 INT_R_X13Y32/SR1BEG3 INT_R_X13Y32/SR1END_N3_3 
pips: CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X13Y30/INT_R.SL1END2->>IMUX13 INT_R_X13Y30/INT_R.SL1END2->>IMUX29 INT_R_X13Y30/INT_R.SL1END2->>IMUX45 INT_R_X13Y30/INT_R.SL1END2->>IMUX5 INT_R_X13Y31/INT_R.SL1END2->>IMUX5 INT_R_X13Y31/INT_R.SL1END2->>SL1BEG2 INT_R_X13Y31/INT_R.SR1END3->>IMUX23 INT_R_X13Y32/INT_R.LOGIC_OUTS16->>SL1BEG2 INT_R_X13Y32/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_layer_2_w12[2]_i_1_n_0 - 
wires: CLBLL_R_X13Y32/CLBLL_BYP0 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y32/CLBLL_L_AX CLBLL_R_X13Y32/CLBLL_L_BMUX INT_L_X12Y31/ER1BEG_S0 INT_L_X12Y31/SW2END3 INT_L_X12Y32/ER1BEG0 INT_L_X12Y32/SW2END_N0_3 INT_R_X13Y31/SW2A3 INT_R_X13Y32/BYP0 INT_R_X13Y32/BYP_ALT0 INT_R_X13Y32/ER1END0 INT_R_X13Y32/LOGIC_OUTS17 INT_R_X13Y32/SW2BEG3 
pips: CLBLL_R_X13Y32/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y31/INT_L.SW2END3->>ER1BEG_S0 INT_R_X13Y32/INT_R.BYP_ALT0->>BYP0 INT_R_X13Y32/INT_R.ER1END0->>BYP_ALT0 INT_R_X13Y32/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w13[0] - 
wires: CLBLL_L_X14Y31/CLBLL_SW2A1 CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y32/CLBLL_L_BQ CLBLL_R_X13Y31/CLBLL_IMUX20 CLBLL_R_X13Y31/CLBLL_IMUX26 CLBLL_R_X13Y31/CLBLL_IMUX27 CLBLL_R_X13Y31/CLBLL_IMUX3 CLBLL_R_X13Y31/CLBLL_IMUX42 CLBLL_R_X13Y31/CLBLL_LL_B4 CLBLL_R_X13Y31/CLBLL_L_A2 CLBLL_R_X13Y31/CLBLL_L_B4 CLBLL_R_X13Y31/CLBLL_L_C2 CLBLL_R_X13Y31/CLBLL_L_D6 CLBLL_R_X13Y31/CLBLL_SW2A1 INT_L_X14Y31/SW2A1 INT_L_X14Y32/LOGIC_OUTS_L1 INT_L_X14Y32/SW2BEG1 INT_R_X13Y31/IMUX20 INT_R_X13Y31/IMUX26 INT_R_X13Y31/IMUX27 INT_R_X13Y31/IMUX3 INT_R_X13Y31/IMUX42 INT_R_X13Y31/SW2END1 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X14Y32/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X13Y31/INT_R.SW2END1->>IMUX20 INT_R_X13Y31/INT_R.SW2END1->>IMUX26 INT_R_X13Y31/INT_R.SW2END1->>IMUX27 INT_R_X13Y31/INT_R.SW2END1->>IMUX3 INT_R_X13Y31/INT_R.SW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w13[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w13[1] - 
wires: CLBLL_R_X13Y31/CLBLL_IMUX0 CLBLL_R_X13Y31/CLBLL_IMUX16 CLBLL_R_X13Y31/CLBLL_IMUX24 CLBLL_R_X13Y31/CLBLL_IMUX34 CLBLL_R_X13Y31/CLBLL_IMUX36 CLBLL_R_X13Y31/CLBLL_LL_B5 CLBLL_R_X13Y31/CLBLL_L_A3 CLBLL_R_X13Y31/CLBLL_L_B3 CLBLL_R_X13Y31/CLBLL_L_C6 CLBLL_R_X13Y31/CLBLL_L_D2 CLBLL_R_X13Y32/CLBLL_LL_AQ CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS4 INT_R_X13Y31/BYP_ALT0 INT_R_X13Y31/BYP_BOUNCE0 INT_R_X13Y31/IMUX0 INT_R_X13Y31/IMUX16 INT_R_X13Y31/IMUX24 INT_R_X13Y31/IMUX34 INT_R_X13Y31/IMUX36 INT_R_X13Y31/SL1END0 INT_R_X13Y32/LOGIC_OUTS4 INT_R_X13Y32/SL1BEG0 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X13Y31/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X13Y31/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X13Y31/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X13Y31/INT_R.SL1END0->>BYP_ALT0 INT_R_X13Y31/INT_R.SL1END0->>IMUX0 INT_R_X13Y31/INT_R.SL1END0->>IMUX16 INT_R_X13Y31/INT_R.SL1END0->>IMUX24 INT_R_X13Y32/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w13[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w13[2] - 
wires: CLBLL_R_X13Y31/CLBLL_IMUX17 CLBLL_R_X13Y31/CLBLL_IMUX25 CLBLL_R_X13Y31/CLBLL_IMUX33 CLBLL_R_X13Y31/CLBLL_IMUX41 CLBLL_R_X13Y31/CLBLL_IMUX9 CLBLL_R_X13Y31/CLBLL_LL_AQ CLBLL_R_X13Y31/CLBLL_LL_B3 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y31/CLBLL_L_A5 CLBLL_R_X13Y31/CLBLL_L_B5 CLBLL_R_X13Y31/CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_L_D1 INT_R_X13Y31/IMUX17 INT_R_X13Y31/IMUX25 INT_R_X13Y31/IMUX33 INT_R_X13Y31/IMUX41 INT_R_X13Y31/IMUX9 INT_R_X13Y31/LOGIC_OUTS4 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X13Y31/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X13Y31/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X13Y31/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X13Y31/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X13Y31/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w13__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w14[0] - 
wires: CLBLL_R_X13Y31/CLBLL_IMUX12 CLBLL_R_X13Y31/CLBLL_IMUX19 CLBLL_R_X13Y31/CLBLL_LL_B6 CLBLL_R_X13Y31/CLBLL_L_B2 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y32/CLBLL_L_AQ CLBLL_R_X13Y33/CLBLL_IMUX31 CLBLL_R_X13Y33/CLBLL_IMUX47 CLBLL_R_X13Y33/CLBLL_LL_C5 CLBLL_R_X13Y33/CLBLL_LL_D5 INT_R_X13Y31/IMUX12 INT_R_X13Y31/IMUX19 INT_R_X13Y31/SR1END1 INT_R_X13Y32/LOGIC_OUTS0 INT_R_X13Y32/NN2BEG0 INT_R_X13Y32/SR1BEG1 INT_R_X13Y33/IMUX31 INT_R_X13Y33/IMUX47 INT_R_X13Y33/NN2A0 INT_R_X13Y33/NN2END_S2_0 INT_R_X13Y34/NN2END0 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_R_X13Y31/INT_R.SR1END1->>IMUX12 INT_R_X13Y31/INT_R.SR1END1->>IMUX19 INT_R_X13Y32/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X13Y32/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X13Y33/INT_R.NN2END_S2_0->>IMUX31 INT_R_X13Y33/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w14[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w14[1] - 
wires: CLBLL_L_X14Y31/CLBLL_SW2A2 CLBLL_L_X14Y32/CLBLL_LL_CQ CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS6 CLBLL_L_X14Y33/CLBLL_NW2A2 CLBLL_R_X13Y31/CLBLL_IMUX14 CLBLL_R_X13Y31/CLBLL_IMUX15 CLBLL_R_X13Y31/CLBLL_LL_B1 CLBLL_R_X13Y31/CLBLL_L_B1 CLBLL_R_X13Y31/CLBLL_SW2A2 CLBLL_R_X13Y33/CLBLL_IMUX28 CLBLL_R_X13Y33/CLBLL_IMUX44 CLBLL_R_X13Y33/CLBLL_LL_C4 CLBLL_R_X13Y33/CLBLL_LL_D4 CLBLL_R_X13Y33/CLBLL_NW2A2 INT_L_X14Y31/SW2A2 INT_L_X14Y32/LOGIC_OUTS_L6 INT_L_X14Y32/NW2BEG2 INT_L_X14Y32/SW2BEG2 INT_L_X14Y33/NW2A2 INT_R_X13Y31/BYP_ALT3 INT_R_X13Y31/BYP_BOUNCE3 INT_R_X13Y31/IMUX14 INT_R_X13Y31/IMUX15 INT_R_X13Y31/SW2END2 INT_R_X13Y32/BYP_BOUNCE_N3_3 INT_R_X13Y33/IMUX28 INT_R_X13Y33/IMUX44 INT_R_X13Y33/NW2END2 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y32/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_L_X14Y32/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X13Y31/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X13Y31/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X13Y31/INT_R.SW2END2->>BYP_ALT3 INT_R_X13Y31/INT_R.SW2END2->>IMUX14 INT_R_X13Y33/INT_R.NW2END2->>IMUX28 INT_R_X13Y33/INT_R.NW2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w14[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w14[2] - 
wires: CLBLL_R_X13Y31/CLBLL_IMUX13 CLBLL_R_X13Y31/CLBLL_IMUX18 CLBLL_R_X13Y31/CLBLL_LL_B2 CLBLL_R_X13Y31/CLBLL_L_B6 CLBLL_R_X13Y33/CLBLL_IMUX32 CLBLL_R_X13Y33/CLBLL_IMUX40 CLBLL_R_X13Y33/CLBLL_LL_C1 CLBLL_R_X13Y33/CLBLL_LL_D1 CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y33/CLBLL_L_AQ INT_R_X13Y31/BYP_ALT1 INT_R_X13Y31/BYP_BOUNCE1 INT_R_X13Y31/IMUX13 INT_R_X13Y31/IMUX18 INT_R_X13Y31/SS2END0 INT_R_X13Y32/SS2A0 INT_R_X13Y33/IMUX32 INT_R_X13Y33/IMUX40 INT_R_X13Y33/LOGIC_OUTS0 INT_R_X13Y33/SS2BEG0 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X13Y31/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y31/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X13Y31/INT_R.SS2END0->>BYP_ALT1 INT_R_X13Y31/INT_R.SS2END0->>IMUX18 INT_R_X13Y33/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X13Y33/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X13Y33/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w14[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w15[0] - 
wires: CLBLL_L_X12Y33/CLBLL_WW2END0 CLBLL_R_X13Y33/CLBLL_IMUX29 CLBLL_R_X13Y33/CLBLL_IMUX45 CLBLL_R_X13Y33/CLBLL_LL_AQ CLBLL_R_X13Y33/CLBLL_LL_C2 CLBLL_R_X13Y33/CLBLL_LL_D2 CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y33/CLBLM_IMUX1 CLBLM_R_X11Y33/CLBLM_IMUX13 CLBLM_R_X11Y33/CLBLM_IMUX34 CLBLM_R_X11Y33/CLBLM_IMUX45 CLBLM_R_X11Y33/CLBLM_L_B6 CLBLM_R_X11Y33/CLBLM_L_C6 CLBLM_R_X11Y33/CLBLM_M_A3 CLBLM_R_X11Y33/CLBLM_M_D2 CLBLM_R_X11Y33/CLBLM_WW2END0 INT_L_X12Y33/WW2A0 INT_R_X11Y33/BYP_ALT1 INT_R_X11Y33/BYP_BOUNCE1 INT_R_X11Y33/IMUX1 INT_R_X11Y33/IMUX13 INT_R_X11Y33/IMUX34 INT_R_X11Y33/IMUX45 INT_R_X11Y33/WW2END0 INT_R_X13Y33/IMUX29 INT_R_X13Y33/IMUX45 INT_R_X13Y33/LOGIC_OUTS4 INT_R_X13Y33/NL1BEG_N3 INT_R_X13Y33/WW2BEG0 VBRK_X34Y35/VBRK_WW2END0 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X11Y33/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y33/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X11Y33/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X11Y33/INT_R.WW2END0->>BYP_ALT1 INT_R_X11Y33/INT_R.WW2END0->>IMUX1 INT_R_X11Y33/INT_R.WW2END0->>IMUX34 INT_R_X13Y33/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X13Y33/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X13Y33/INT_R.NL1BEG_N3->>IMUX29 INT_R_X13Y33/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w15[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w15[1] - 
wires: CLBLL_L_X12Y33/CLBLL_WW2END1 CLBLL_L_X14Y33/CLBLL_LL_BQ CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS5 CLBLL_L_X14Y33/CLBLL_WR1END2 CLBLL_R_X13Y33/CLBLL_IMUX22 CLBLL_R_X13Y33/CLBLL_IMUX38 CLBLL_R_X13Y33/CLBLL_LL_C3 CLBLL_R_X13Y33/CLBLL_LL_D3 CLBLL_R_X13Y33/CLBLL_WR1END2 CLBLM_R_X11Y33/CLBLM_IMUX19 CLBLM_R_X11Y33/CLBLM_IMUX20 CLBLM_R_X11Y33/CLBLM_IMUX4 CLBLM_R_X11Y33/CLBLM_IMUX43 CLBLM_R_X11Y33/CLBLM_L_B2 CLBLM_R_X11Y33/CLBLM_L_C2 CLBLM_R_X11Y33/CLBLM_M_A6 CLBLM_R_X11Y33/CLBLM_M_D6 CLBLM_R_X11Y33/CLBLM_WW2END1 INT_L_X12Y33/WW2A1 INT_L_X14Y33/LOGIC_OUTS_L5 INT_L_X14Y33/WR1BEG2 INT_R_X11Y33/IMUX19 INT_R_X11Y33/IMUX20 INT_R_X11Y33/IMUX4 INT_R_X11Y33/IMUX43 INT_R_X11Y33/WW2END1 INT_R_X13Y33/BYP_ALT2 INT_R_X13Y33/BYP_BOUNCE2 INT_R_X13Y33/IMUX22 INT_R_X13Y33/IMUX38 INT_R_X13Y33/WR1END2 INT_R_X13Y33/WW2BEG1 INT_R_X13Y34/BYP_BOUNCE_N3_2 VBRK_X34Y35/VBRK_WW2END1 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X14Y33/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X11Y33/INT_R.WW2END1->>IMUX19 INT_R_X11Y33/INT_R.WW2END1->>IMUX20 INT_R_X11Y33/INT_R.WW2END1->>IMUX4 INT_R_X11Y33/INT_R.WW2END1->>IMUX43 INT_R_X13Y33/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X13Y33/INT_R.BYP_BOUNCE2->>IMUX22 INT_R_X13Y33/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X13Y33/INT_R.WR1END2->>BYP_ALT2 INT_R_X13Y33/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w15[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w15[2] - 
wires: CLBLL_L_X12Y34/CLBLL_ER1BEG1 CLBLL_R_X13Y33/CLBLL_IMUX35 CLBLL_R_X13Y33/CLBLL_IMUX43 CLBLL_R_X13Y33/CLBLL_LL_C6 CLBLL_R_X13Y33/CLBLL_LL_D6 CLBLM_R_X11Y33/CLBLM_IMUX16 CLBLM_R_X11Y33/CLBLM_IMUX33 CLBLM_R_X11Y33/CLBLM_IMUX40 CLBLM_R_X11Y33/CLBLM_IMUX8 CLBLM_R_X11Y33/CLBLM_L_B3 CLBLM_R_X11Y33/CLBLM_L_C1 CLBLM_R_X11Y33/CLBLM_M_A5 CLBLM_R_X11Y33/CLBLM_M_D1 CLBLM_R_X11Y34/CLBLM_ER1BEG1 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y34/CLBLM_L_AQ INT_L_X12Y33/SE2A1 INT_L_X12Y34/ER1END1 INT_L_X12Y34/SE2BEG1 INT_R_X11Y33/IMUX16 INT_R_X11Y33/IMUX33 INT_R_X11Y33/IMUX40 INT_R_X11Y33/IMUX8 INT_R_X11Y33/SL1END0 INT_R_X11Y34/ER1BEG1 INT_R_X11Y34/LOGIC_OUTS0 INT_R_X11Y34/SL1BEG0 INT_R_X13Y33/IMUX35 INT_R_X13Y33/IMUX43 INT_R_X13Y33/SE2END1 VBRK_X34Y36/VBRK_ER1BEG1 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y34/INT_L.ER1END1->>SE2BEG1 INT_R_X11Y33/INT_R.SL1END0->>IMUX16 INT_R_X11Y33/INT_R.SL1END0->>IMUX33 INT_R_X11Y33/INT_R.SL1END0->>IMUX40 INT_R_X11Y33/INT_R.SL1END0->>IMUX8 INT_R_X11Y34/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X11Y34/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X13Y33/INT_R.SE2END1->>IMUX35 INT_R_X13Y33/INT_R.SE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w15[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[0] - 
wires: CLBLM_R_X11Y33/CLBLM_IMUX18 CLBLM_R_X11Y33/CLBLM_IMUX22 CLBLM_R_X11Y33/CLBLM_IMUX26 CLBLM_R_X11Y33/CLBLM_IMUX42 CLBLM_R_X11Y33/CLBLM_L_B4 CLBLM_R_X11Y33/CLBLM_L_D6 CLBLM_R_X11Y33/CLBLM_M_B2 CLBLM_R_X11Y33/CLBLM_M_C3 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y34/CLBLM_L_BQ INT_R_X11Y33/BYP_ALT4 INT_R_X11Y33/BYP_BOUNCE4 INT_R_X11Y33/IMUX18 INT_R_X11Y33/IMUX22 INT_R_X11Y33/IMUX26 INT_R_X11Y33/IMUX42 INT_R_X11Y33/SL1END1 INT_R_X11Y34/LOGIC_OUTS1 INT_R_X11Y34/SL1BEG1 
pips: CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X11Y33/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y33/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X11Y33/INT_R.SL1END1->>BYP_ALT4 INT_R_X11Y33/INT_R.SL1END1->>IMUX18 INT_R_X11Y33/INT_R.SL1END1->>IMUX26 INT_R_X11Y33/INT_R.SL1END1->>IMUX42 INT_R_X11Y34/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w16[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[1] - 
wires: CLBLM_R_X11Y33/CLBLM_IMUX12 CLBLM_R_X11Y33/CLBLM_IMUX14 CLBLM_R_X11Y33/CLBLM_IMUX29 CLBLM_R_X11Y33/CLBLM_IMUX36 CLBLM_R_X11Y33/CLBLM_L_B1 CLBLM_R_X11Y33/CLBLM_L_D2 CLBLM_R_X11Y33/CLBLM_M_B6 CLBLM_R_X11Y33/CLBLM_M_C2 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y34/CLBLM_L_AMUX INT_R_X11Y33/BYP_ALT2 INT_R_X11Y33/BYP_BOUNCE2 INT_R_X11Y33/IMUX12 INT_R_X11Y33/IMUX14 INT_R_X11Y33/IMUX29 INT_R_X11Y33/IMUX36 INT_R_X11Y33/SL1END2 INT_R_X11Y34/BYP_BOUNCE_N3_2 INT_R_X11Y34/LOGIC_OUTS16 INT_R_X11Y34/SL1BEG2 
pips: CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y34/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y33/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y33/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X11Y33/INT_R.SL1END2->>BYP_ALT2 INT_R_X11Y33/INT_R.SL1END2->>IMUX12 INT_R_X11Y33/INT_R.SL1END2->>IMUX29 INT_R_X11Y33/INT_R.SL1END2->>IMUX36 INT_R_X11Y34/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w16[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w16_reg_n_0_[2] - 
wires: CLBLM_R_X11Y33/CLBLM_IMUX15 CLBLM_R_X11Y33/CLBLM_IMUX25 CLBLM_R_X11Y33/CLBLM_IMUX31 CLBLM_R_X11Y33/CLBLM_IMUX39 CLBLM_R_X11Y33/CLBLM_L_B5 CLBLM_R_X11Y33/CLBLM_L_D3 CLBLM_R_X11Y33/CLBLM_M_B1 CLBLM_R_X11Y33/CLBLM_M_C5 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y34/CLBLM_L_CQ INT_L_X10Y32/ER1BEG_S0 INT_L_X10Y32/SW2END3 INT_L_X10Y33/ER1BEG0 INT_L_X10Y33/SW2END_N0_3 INT_R_X11Y32/SW2A3 INT_R_X11Y33/ER1END0 INT_R_X11Y33/IMUX15 INT_R_X11Y33/IMUX25 INT_R_X11Y33/IMUX31 INT_R_X11Y33/IMUX39 INT_R_X11Y33/SR1END3 INT_R_X11Y33/SW2BEG3 INT_R_X11Y34/LOGIC_OUTS2 INT_R_X11Y34/SR1BEG3 INT_R_X11Y34/SR1END_N3_3 
pips: CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y32/INT_L.SW2END3->>ER1BEG_S0 INT_R_X11Y33/INT_R.ER1END0->>IMUX25 INT_R_X11Y33/INT_R.SR1END3->>IMUX15 INT_R_X11Y33/INT_R.SR1END3->>IMUX31 INT_R_X11Y33/INT_R.SR1END3->>IMUX39 INT_R_X11Y33/INT_R.SR1END3->>SW2BEG3 INT_R_X11Y34/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w16[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w16[2] - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX13 CLBLL_L_X12Y30/CLBLL_IMUX5 CLBLL_L_X12Y30/CLBLL_L_A6 CLBLL_L_X12Y30/CLBLL_L_B6 CLBLL_L_X12Y30/CLBLL_SW4A2 CLBLL_L_X12Y31/CLBLL_IMUX0 CLBLL_L_X12Y31/CLBLL_L_A3 CLBLL_L_X12Y31/CLBLL_SE2A0 CLBLL_L_X12Y32/CLBLL_EL1BEG2 CLBLM_L_X10Y27/CLBLM_IMUX19 CLBLM_L_X10Y27/CLBLM_IMUX3 CLBLM_L_X10Y27/CLBLM_L_A2 CLBLM_L_X10Y27/CLBLM_L_B2 CLBLM_L_X10Y31/CLBLM_IMUX31 CLBLM_L_X10Y31/CLBLM_IMUX7 CLBLM_L_X10Y31/CLBLM_M_A1 CLBLM_L_X10Y31/CLBLM_M_C5 CLBLM_L_X10Y32/CLBLM_IMUX17 CLBLM_L_X10Y32/CLBLM_IMUX8 CLBLM_L_X10Y32/CLBLM_M_A5 CLBLM_L_X10Y32/CLBLM_M_B3 CLBLM_R_X11Y30/CLBLM_SW4A2 CLBLM_R_X11Y31/CLBLM_SE2A0 CLBLM_R_X11Y32/CLBLM_EL1BEG2 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y32/CLBLM_M_BMUX CLBLM_R_X11Y33/CLBLM_IMUX23 CLBLM_R_X11Y33/CLBLM_IMUX47 CLBLM_R_X11Y33/CLBLM_IMUX7 CLBLM_R_X11Y33/CLBLM_L_C3 CLBLM_R_X11Y33/CLBLM_M_A1 CLBLM_R_X11Y33/CLBLM_M_D5 INT_L_X10Y26/NL1BEG2 INT_L_X10Y26/SW6END2 INT_L_X10Y27/IMUX_L19 INT_L_X10Y27/IMUX_L3 INT_L_X10Y27/NL1END2 INT_L_X10Y31/ER1BEG_S0 INT_L_X10Y31/IMUX_L31 INT_L_X10Y31/IMUX_L7 INT_L_X10Y31/SW2END3 INT_L_X10Y32/ER1BEG0 INT_L_X10Y32/IMUX_L17 INT_L_X10Y32/IMUX_L8 INT_L_X10Y32/SR1BEG_S0 INT_L_X10Y32/SW2END_N0_3 INT_L_X10Y32/WR1END_S1_0 INT_L_X10Y33/WR1END0 INT_L_X12Y30/IMUX_L13 INT_L_X12Y30/IMUX_L5 INT_L_X12Y30/SS2END2 INT_L_X12Y30/SW6BEG2 INT_L_X12Y31/IMUX_L0 INT_L_X12Y31/SE2END0 INT_L_X12Y31/SS2A2 INT_L_X12Y32/EL1END2 INT_L_X12Y32/SS2BEG2 INT_R_X11Y26/SW6E2 INT_R_X11Y27/SW6D2 INT_R_X11Y28/SW6C2 INT_R_X11Y29/SW6B2 INT_R_X11Y30/SW6A2 INT_R_X11Y31/SE2A0 INT_R_X11Y31/SW2A3 INT_R_X11Y32/EL1BEG2 INT_R_X11Y32/ER1END0 INT_R_X11Y32/LOGIC_OUTS21 INT_R_X11Y32/NR1BEG3 INT_R_X11Y32/SE2BEG0 INT_R_X11Y32/SW2BEG3 INT_R_X11Y32/WR1BEG_S0 INT_R_X11Y33/IMUX23 INT_R_X11Y33/IMUX47 INT_R_X11Y33/IMUX7 INT_R_X11Y33/NR1END3 INT_R_X11Y33/WR1BEG0 VBRK_X34Y32/VBRK_SW4A2 VBRK_X34Y33/VBRK_SE2A0 VBRK_X34Y34/VBRK_EL1BEG2 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y26/INT_L.SW6END2->>NL1BEG2 INT_L_X10Y27/INT_L.NL1END2->>IMUX_L19 INT_L_X10Y27/INT_L.NL1END2->>IMUX_L3 INT_L_X10Y31/INT_L.SW2END3->>ER1BEG_S0 INT_L_X10Y31/INT_L.SW2END3->>IMUX_L31 INT_L_X10Y31/INT_L.SW2END3->>IMUX_L7 INT_L_X10Y32/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X10Y32/INT_L.SW2END_N0_3->>IMUX_L8 INT_L_X10Y32/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X12Y30/INT_L.SS2END2->>IMUX_L13 INT_L_X12Y30/INT_L.SS2END2->>IMUX_L5 INT_L_X12Y30/INT_L.SS2END2->>SW6BEG2 INT_L_X12Y31/INT_L.SE2END0->>IMUX_L0 INT_L_X12Y32/INT_L.EL1END2->>SS2BEG2 INT_R_X11Y32/INT_R.ER1END0->>SE2BEG0 INT_R_X11Y32/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X11Y32/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X11Y32/INT_R.LOGIC_OUTS21->>SW2BEG3 INT_R_X11Y32/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X11Y33/INT_R.NR1END3->>IMUX23 INT_R_X11Y33/INT_R.NR1END3->>IMUX47 INT_R_X11Y33/INT_R.NR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

multiplier_16x16bit_pipelined/reg_layer_2_w17[0] - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX22 CLBLM_R_X11Y31/CLBLM_IMUX30 CLBLM_R_X11Y31/CLBLM_IMUX46 CLBLM_R_X11Y31/CLBLM_L_C5 CLBLM_R_X11Y31/CLBLM_L_D5 CLBLM_R_X11Y31/CLBLM_M_C3 CLBLM_R_X11Y32/CLBLM_IMUX35 CLBLM_R_X11Y32/CLBLM_M_C6 CLBLM_R_X11Y33/CLBLM_IMUX24 CLBLM_R_X11Y33/CLBLM_IMUX28 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y33/CLBLM_L_AQ CLBLM_R_X11Y33/CLBLM_M_B5 CLBLM_R_X11Y33/CLBLM_M_C4 INT_R_X11Y31/IMUX22 INT_R_X11Y31/IMUX30 INT_R_X11Y31/IMUX46 INT_R_X11Y31/SR1END2 INT_R_X11Y32/IMUX35 INT_R_X11Y32/SR1BEG2 INT_R_X11Y32/SR1END1 INT_R_X11Y33/BYP_ALT0 INT_R_X11Y33/BYP_BOUNCE0 INT_R_X11Y33/IMUX24 INT_R_X11Y33/IMUX28 INT_R_X11Y33/LOGIC_OUTS0 INT_R_X11Y33/SR1BEG1 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X11Y31/INT_R.SR1END2->>IMUX22 INT_R_X11Y31/INT_R.SR1END2->>IMUX30 INT_R_X11Y31/INT_R.SR1END2->>IMUX46 INT_R_X11Y32/INT_R.SR1END1->>IMUX35 INT_R_X11Y32/INT_R.SR1END1->>SR1BEG2 INT_R_X11Y33/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y33/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X11Y33/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X11Y33/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X11Y33/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w17[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w17[1] - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX21 CLBLM_R_X11Y31/CLBLM_IMUX29 CLBLM_R_X11Y31/CLBLM_IMUX39 CLBLM_R_X11Y31/CLBLM_L_C4 CLBLM_R_X11Y31/CLBLM_L_D3 CLBLM_R_X11Y31/CLBLM_M_C2 CLBLM_R_X11Y32/CLBLM_IMUX29 CLBLM_R_X11Y32/CLBLM_M_C2 CLBLM_R_X11Y33/CLBLM_IMUX27 CLBLM_R_X11Y33/CLBLM_IMUX35 CLBLM_R_X11Y33/CLBLM_M_B4 CLBLM_R_X11Y33/CLBLM_M_C6 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y34/CLBLM_L_CMUX INT_R_X11Y31/FAN_ALT3 INT_R_X11Y31/FAN_BOUNCE3 INT_R_X11Y31/IMUX21 INT_R_X11Y31/IMUX29 INT_R_X11Y31/IMUX39 INT_R_X11Y31/SR1END3 INT_R_X11Y32/IMUX29 INT_R_X11Y32/SR1BEG3 INT_R_X11Y32/SR1END2 INT_R_X11Y32/SR1END_N3_3 INT_R_X11Y33/IMUX27 INT_R_X11Y33/IMUX35 INT_R_X11Y33/SR1BEG2 INT_R_X11Y33/SR1END1 INT_R_X11Y34/LOGIC_OUTS18 INT_R_X11Y34/SR1BEG1 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y34/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X11Y31/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y31/INT_R.FAN_BOUNCE3->>IMUX21 INT_R_X11Y31/INT_R.FAN_BOUNCE3->>IMUX29 INT_R_X11Y31/INT_R.SR1END3->>FAN_ALT3 INT_R_X11Y31/INT_R.SR1END3->>IMUX39 INT_R_X11Y32/INT_R.SR1END2->>IMUX29 INT_R_X11Y32/INT_R.SR1END2->>SR1BEG3 INT_R_X11Y33/INT_R.SR1END1->>IMUX27 INT_R_X11Y33/INT_R.SR1END1->>IMUX35 INT_R_X11Y33/INT_R.SR1END1->>SR1BEG2 INT_R_X11Y34/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w17[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w17[2] - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX23 CLBLM_R_X11Y31/CLBLM_IMUX31 CLBLM_R_X11Y31/CLBLM_IMUX37 CLBLM_R_X11Y31/CLBLM_L_C3 CLBLM_R_X11Y31/CLBLM_L_D4 CLBLM_R_X11Y31/CLBLM_M_C5 CLBLM_R_X11Y32/CLBLM_IMUX31 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y32/CLBLM_M_AQ CLBLM_R_X11Y32/CLBLM_M_C5 CLBLM_R_X11Y33/CLBLM_IMUX17 CLBLM_R_X11Y33/CLBLM_IMUX32 CLBLM_R_X11Y33/CLBLM_M_B3 CLBLM_R_X11Y33/CLBLM_M_C1 INT_R_X11Y31/FAN_BOUNCE_S3_4 INT_R_X11Y31/IMUX23 INT_R_X11Y31/IMUX31 INT_R_X11Y31/IMUX37 INT_R_X11Y32/FAN_ALT4 INT_R_X11Y32/FAN_BOUNCE4 INT_R_X11Y32/FAN_BOUNCE_S3_4 INT_R_X11Y32/IMUX31 INT_R_X11Y32/LOGIC_OUTS4 INT_R_X11Y32/NR1BEG0 INT_R_X11Y33/FAN_ALT4 INT_R_X11Y33/FAN_BOUNCE4 INT_R_X11Y33/IMUX17 INT_R_X11Y33/IMUX32 INT_R_X11Y33/NR1END0 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X11Y31/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X11Y31/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X11Y31/INT_R.FAN_BOUNCE_S3_4->>IMUX37 INT_R_X11Y32/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y32/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X11Y32/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X11Y32/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X11Y33/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y33/INT_R.NR1END0->>FAN_ALT4 INT_R_X11Y33/INT_R.NR1END0->>IMUX17 INT_R_X11Y33/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w17[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[0] - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX19 CLBLM_L_X10Y31/CLBLM_IMUX20 CLBLM_L_X10Y31/CLBLM_IMUX42 CLBLM_L_X10Y31/CLBLM_L_B2 CLBLM_L_X10Y31/CLBLM_L_C2 CLBLM_L_X10Y31/CLBLM_L_D6 CLBLM_R_X11Y32/CLBLM_IMUX32 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y32/CLBLM_M_BQ CLBLM_R_X11Y32/CLBLM_M_C1 INT_L_X10Y31/IMUX_L19 INT_L_X10Y31/IMUX_L20 INT_L_X10Y31/IMUX_L42 INT_L_X10Y31/SW2END1 INT_R_X11Y31/FAN_BOUNCE_S3_2 INT_R_X11Y31/SW2A1 INT_R_X11Y32/FAN_ALT2 INT_R_X11Y32/FAN_BOUNCE2 INT_R_X11Y32/IMUX32 INT_R_X11Y32/LOGIC_OUTS5 INT_R_X11Y32/SW2BEG1 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y31/INT_L.SW2END1->>IMUX_L19 INT_L_X10Y31/INT_L.SW2END1->>IMUX_L20 INT_L_X10Y31/INT_L.SW2END1->>IMUX_L42 INT_R_X11Y32/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y32/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X11Y32/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X11Y32/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w18[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[1] - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX13 CLBLM_L_X10Y31/CLBLM_IMUX21 CLBLM_L_X10Y31/CLBLM_IMUX36 CLBLM_L_X10Y31/CLBLM_L_B6 CLBLM_L_X10Y31/CLBLM_L_C4 CLBLM_L_X10Y31/CLBLM_L_D2 CLBLM_R_X11Y32/CLBLM_IMUX28 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y32/CLBLM_M_AMUX CLBLM_R_X11Y32/CLBLM_M_C4 INT_L_X10Y31/IMUX_L13 INT_L_X10Y31/IMUX_L21 INT_L_X10Y31/IMUX_L36 INT_L_X10Y31/SW2END2 INT_R_X11Y31/SW2A2 INT_R_X11Y32/IMUX28 INT_R_X11Y32/LOGIC_OUTS20 INT_R_X11Y32/SW2BEG2 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y31/INT_L.SW2END2->>IMUX_L13 INT_L_X10Y31/INT_L.SW2END2->>IMUX_L21 INT_L_X10Y31/INT_L.SW2END2->>IMUX_L36 INT_R_X11Y32/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X11Y32/INT_R.LOGIC_OUTS20->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w18[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w18_reg_n_0_[2] - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX25 CLBLM_L_X10Y31/CLBLM_IMUX33 CLBLM_L_X10Y31/CLBLM_IMUX41 CLBLM_L_X10Y31/CLBLM_L_B5 CLBLM_L_X10Y31/CLBLM_L_C1 CLBLM_L_X10Y31/CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y33/CLBLM_L_AQ CLBLM_R_X11Y32/CLBLM_IMUX22 CLBLM_R_X11Y32/CLBLM_M_C3 INT_L_X10Y31/IMUX_L25 INT_L_X10Y31/IMUX_L33 INT_L_X10Y31/IMUX_L41 INT_L_X10Y31/SS2END0 INT_L_X10Y32/EL1BEG3 INT_L_X10Y32/SS2A0 INT_L_X10Y33/EL1BEG_N3 INT_L_X10Y33/LOGIC_OUTS_L0 INT_L_X10Y33/SS2BEG0 INT_R_X11Y32/EL1END3 INT_R_X11Y32/IMUX22 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y31/INT_L.SS2END0->>IMUX_L25 INT_L_X10Y31/INT_L.SS2END0->>IMUX_L33 INT_L_X10Y31/INT_L.SS2END0->>IMUX_L41 INT_L_X10Y33/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X10Y33/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X11Y32/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w18[2] - 
wires: CLBLM_L_X10Y33/CLBLM_BYP0 CLBLM_L_X10Y33/CLBLM_EL1BEG0 CLBLM_L_X10Y33/CLBLM_L_AX CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y34/CLBLM_L_A DSP_R_X9Y30/DSP_EL1BEG0_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EL1BEG0 INT_L_X10Y32/EL1END_S3_0 INT_L_X10Y33/BYP_ALT0 INT_L_X10Y33/BYP_L0 INT_L_X10Y33/EL1END0 INT_L_X8Y33/ER1BEG1 INT_L_X8Y33/SL1END0 INT_L_X8Y34/LOGIC_OUTS_L8 INT_L_X8Y34/SL1BEG0 INT_R_X9Y33/EL1BEG0 INT_R_X9Y33/ER1END1 VBRK_X29Y35/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X8Y34/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y33/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y33/INT_L.EL1END0->>BYP_ALT0 INT_L_X8Y33/INT_L.SL1END0->>ER1BEG1 INT_L_X8Y34/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_R_X9Y33/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w18[2] - 
wires: CLBLL_L_X12Y31/CLBLL_LL_BQ CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y31/CLBLL_WL1END0 CLBLM_R_X11Y31/CLBLM_IMUX19 CLBLM_R_X11Y31/CLBLM_IMUX32 CLBLM_R_X11Y31/CLBLM_IMUX33 CLBLM_R_X11Y31/CLBLM_IMUX40 CLBLM_R_X11Y31/CLBLM_IMUX41 CLBLM_R_X11Y31/CLBLM_IMUX9 CLBLM_R_X11Y31/CLBLM_L_A5 CLBLM_R_X11Y31/CLBLM_L_B2 CLBLM_R_X11Y31/CLBLM_L_C1 CLBLM_R_X11Y31/CLBLM_L_D1 CLBLM_R_X11Y31/CLBLM_M_C1 CLBLM_R_X11Y31/CLBLM_M_D1 CLBLM_R_X11Y31/CLBLM_WL1END0 INT_L_X12Y31/LOGIC_OUTS_L5 INT_L_X12Y31/WL1BEG0 INT_R_X11Y31/BYP_ALT1 INT_R_X11Y31/BYP_BOUNCE1 INT_R_X11Y31/IMUX19 INT_R_X11Y31/IMUX32 INT_R_X11Y31/IMUX33 INT_R_X11Y31/IMUX40 INT_R_X11Y31/IMUX41 INT_R_X11Y31/IMUX9 INT_R_X11Y31/WL1END0 VBRK_X34Y33/VBRK_WL1END0 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X12Y31/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X11Y31/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y31/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X11Y31/INT_R.WL1END0->>BYP_ALT1 INT_R_X11Y31/INT_R.WL1END0->>IMUX32 INT_R_X11Y31/INT_R.WL1END0->>IMUX33 INT_R_X11Y31/INT_R.WL1END0->>IMUX40 INT_R_X11Y31/INT_R.WL1END0->>IMUX41 INT_R_X11Y31/INT_R.WL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w18__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w19[0] - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX11 CLBLM_L_X10Y30/CLBLM_IMUX12 CLBLM_L_X10Y30/CLBLM_M_A4 CLBLM_L_X10Y30/CLBLM_M_B6 CLBLM_L_X10Y31/CLBLM_EL1BEG0 CLBLM_L_X10Y31/CLBLM_IMUX16 CLBLM_L_X10Y31/CLBLM_IMUX34 CLBLM_L_X10Y31/CLBLM_L_B3 CLBLM_L_X10Y31/CLBLM_L_C6 CLBLM_L_X10Y32/CLBLM_EE2A1 CLBLM_L_X10Y32/CLBLM_IMUX35 CLBLM_L_X10Y32/CLBLM_M_C6 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y34/CLBLM_L_BQ DSP_R_X9Y30/DSP_EE2A1_2 DSP_R_X9Y30/DSP_EL1BEG0_1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y32/INT_INTERFACE_EE2A1 INT_L_X10Y30/EL1END_S3_0 INT_L_X10Y30/IMUX_L11 INT_L_X10Y30/IMUX_L12 INT_L_X10Y30/SS2END1 INT_L_X10Y31/EL1END0 INT_L_X10Y31/IMUX_L16 INT_L_X10Y31/IMUX_L34 INT_L_X10Y31/SL1END1 INT_L_X10Y31/SS2A1 INT_L_X10Y32/EE2END1 INT_L_X10Y32/IMUX_L35 INT_L_X10Y32/SL1BEG1 INT_L_X10Y32/SS2BEG1 INT_L_X8Y31/SE2A1 INT_L_X8Y32/EE2BEG1 INT_L_X8Y32/SE2BEG1 INT_L_X8Y32/SS2END1 INT_L_X8Y33/SS2A1 INT_L_X8Y34/LOGIC_OUTS_L1 INT_L_X8Y34/SS2BEG1 INT_R_X9Y31/EL1BEG0 INT_R_X9Y31/SE2END1 INT_R_X9Y32/EE2A1 VBRK_X29Y33/VBRK_EL1BEG0 VBRK_X29Y34/VBRK_EE2A1 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y34/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y30/INT_L.SS2END1->>IMUX_L11 INT_L_X10Y30/INT_L.SS2END1->>IMUX_L12 INT_L_X10Y31/INT_L.EL1END0->>IMUX_L16 INT_L_X10Y31/INT_L.SL1END1->>IMUX_L34 INT_L_X10Y32/INT_L.EE2END1->>IMUX_L35 INT_L_X10Y32/INT_L.EE2END1->>SL1BEG1 INT_L_X10Y32/INT_L.EE2END1->>SS2BEG1 INT_L_X8Y32/INT_L.SS2END1->>EE2BEG1 INT_L_X8Y32/INT_L.SS2END1->>SE2BEG1 INT_L_X8Y34/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_R_X9Y31/INT_R.SE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w19[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w19[1] - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX2 CLBLM_L_X10Y30/CLBLM_IMUX27 CLBLM_L_X10Y30/CLBLM_M_A2 CLBLM_L_X10Y30/CLBLM_M_B4 CLBLM_L_X10Y30/CLBLM_SE2A1 CLBLM_L_X10Y31/CLBLM_ER1BEG2 CLBLM_L_X10Y31/CLBLM_IMUX26 CLBLM_L_X10Y31/CLBLM_IMUX30 CLBLM_L_X10Y31/CLBLM_L_B4 CLBLM_L_X10Y31/CLBLM_L_C5 CLBLM_L_X10Y32/CLBLM_IMUX32 CLBLM_L_X10Y32/CLBLM_M_C1 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y34/CLBLM_M_BQ DSP_R_X9Y30/DSP_ER1BEG2_1 DSP_R_X9Y30/DSP_SE2A1_0 INT_INTERFACE_R_X9Y30/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_ER1BEG2 INT_L_X10Y30/IMUX_L2 INT_L_X10Y30/IMUX_L27 INT_L_X10Y30/SE2END1 INT_L_X10Y31/BYP_ALT2 INT_L_X10Y31/BYP_BOUNCE2 INT_L_X10Y31/ER1END2 INT_L_X10Y31/FAN_ALT1 INT_L_X10Y31/FAN_BOUNCE1 INT_L_X10Y31/IMUX_L26 INT_L_X10Y31/IMUX_L30 INT_L_X10Y32/BYP_BOUNCE_N3_2 INT_L_X10Y32/IMUX_L32 INT_L_X8Y33/SE2A1 INT_L_X8Y34/LOGIC_OUTS_L5 INT_L_X8Y34/SE2BEG1 INT_R_X9Y30/SE2A1 INT_R_X9Y31/ER1BEG2 INT_R_X9Y31/SE2BEG1 INT_R_X9Y31/SS2END1 INT_R_X9Y32/SS2A1 INT_R_X9Y33/SE2END1 INT_R_X9Y33/SS2BEG1 VBRK_X29Y32/VBRK_SE2A1 VBRK_X29Y33/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y30/INT_L.SE2END1->>IMUX_L2 INT_L_X10Y30/INT_L.SE2END1->>IMUX_L27 INT_L_X10Y31/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y31/INT_L.BYP_BOUNCE2->>FAN_ALT1 INT_L_X10Y31/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X10Y31/INT_L.ER1END2->>BYP_ALT2 INT_L_X10Y31/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y31/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X10Y32/INT_L.BYP_BOUNCE_N3_2->>IMUX_L32 INT_L_X8Y34/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X9Y31/INT_R.SS2END1->>ER1BEG2 INT_R_X9Y31/INT_R.SS2END1->>SE2BEG1 INT_R_X9Y33/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w19[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w19[2] - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX17 CLBLM_L_X10Y30/CLBLM_IMUX8 CLBLM_L_X10Y30/CLBLM_M_A5 CLBLM_L_X10Y30/CLBLM_M_B3 CLBLM_L_X10Y30/CLBLM_SE2A0 CLBLM_L_X10Y31/CLBLM_IMUX14 CLBLM_L_X10Y31/CLBLM_IMUX23 CLBLM_L_X10Y31/CLBLM_L_B1 CLBLM_L_X10Y31/CLBLM_L_C3 CLBLM_L_X10Y31/CLBLM_SE2A3 CLBLM_L_X10Y32/CLBLM_ER1BEG2 CLBLM_L_X10Y32/CLBLM_IMUX22 CLBLM_L_X10Y32/CLBLM_M_C3 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y33/CLBLM_L_AQ DSP_R_X9Y30/DSP_ER1BEG2_2 DSP_R_X9Y30/DSP_SE2A0_0 DSP_R_X9Y30/DSP_SE2A3_1 INT_INTERFACE_R_X9Y30/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y31/INT_INTERFACE_SE2A3 INT_INTERFACE_R_X9Y32/INT_INTERFACE_ER1BEG2 INT_L_X10Y30/IMUX_L17 INT_L_X10Y30/IMUX_L8 INT_L_X10Y30/SE2END0 INT_L_X10Y31/IMUX_L14 INT_L_X10Y31/IMUX_L23 INT_L_X10Y31/SE2END3 INT_L_X10Y32/ER1END2 INT_L_X10Y32/IMUX_L22 INT_L_X8Y31/SE2A0 INT_L_X8Y32/EL1BEG3 INT_L_X8Y32/ER1BEG1 INT_L_X8Y32/SE2BEG0 INT_L_X8Y32/SL1END0 INT_L_X8Y33/EL1BEG_N3 INT_L_X8Y33/LOGIC_OUTS_L0 INT_L_X8Y33/SL1BEG0 INT_R_X9Y30/SE2A0 INT_R_X9Y31/SE2A3 INT_R_X9Y31/SE2BEG0 INT_R_X9Y31/SE2END0 INT_R_X9Y32/EL1END3 INT_R_X9Y32/ER1BEG2 INT_R_X9Y32/ER1END1 INT_R_X9Y32/SE2BEG3 VBRK_X29Y32/VBRK_SE2A0 VBRK_X29Y33/VBRK_SE2A3 VBRK_X29Y34/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y30/INT_L.SE2END0->>IMUX_L17 INT_L_X10Y30/INT_L.SE2END0->>IMUX_L8 INT_L_X10Y31/INT_L.SE2END3->>IMUX_L14 INT_L_X10Y31/INT_L.SE2END3->>IMUX_L23 INT_L_X10Y32/INT_L.ER1END2->>IMUX_L22 INT_L_X8Y32/INT_L.SL1END0->>ER1BEG1 INT_L_X8Y32/INT_L.SL1END0->>SE2BEG0 INT_L_X8Y33/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X8Y33/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_R_X9Y31/INT_R.SE2END0->>SE2BEG0 INT_R_X9Y32/INT_R.EL1END3->>SE2BEG3 INT_R_X9Y32/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w19[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/A[1] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX40 CLBLL_L_X12Y25/CLBLL_LL_D1 CLBLL_L_X12Y26/CLBLL_IMUX29 CLBLL_L_X12Y26/CLBLL_IMUX45 CLBLL_L_X12Y26/CLBLL_LL_AQ CLBLL_L_X12Y26/CLBLL_LL_C2 CLBLL_L_X12Y26/CLBLL_LL_D2 CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS4 INT_L_X12Y25/IMUX_L40 INT_L_X12Y25/SL1END0 INT_L_X12Y26/IMUX_L29 INT_L_X12Y26/IMUX_L45 INT_L_X12Y26/LOGIC_OUTS_L4 INT_L_X12Y26/NL1BEG_N3 INT_L_X12Y26/SL1BEG0 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y25/INT_L.SL1END0->>IMUX_L40 INT_L_X12Y26/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X12Y26/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X12Y26/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X12Y26/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w1 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[0] - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX15 CLBLM_L_X10Y32/CLBLM_IMUX31 CLBLM_L_X10Y32/CLBLM_IMUX47 CLBLM_L_X10Y32/CLBLM_IMUX7 CLBLM_L_X10Y32/CLBLM_M_A1 CLBLM_L_X10Y32/CLBLM_M_B1 CLBLM_L_X10Y32/CLBLM_M_C5 CLBLM_L_X10Y32/CLBLM_M_D5 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y33/CLBLM_M_AQ INT_L_X10Y32/FAN_BOUNCE_S3_4 INT_L_X10Y32/IMUX_L15 INT_L_X10Y32/IMUX_L31 INT_L_X10Y32/IMUX_L47 INT_L_X10Y32/IMUX_L7 INT_L_X10Y33/FAN_ALT4 INT_L_X10Y33/FAN_BOUNCE4 INT_L_X10Y33/LOGIC_OUTS_L4 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y32/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X10Y32/INT_L.FAN_BOUNCE_S3_4->>IMUX_L31 INT_L_X10Y32/INT_L.FAN_BOUNCE_S3_4->>IMUX_L47 INT_L_X10Y32/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X10Y33/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X10Y33/INT_L.LOGIC_OUTS_L4->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w20[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[1] - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX11 CLBLM_L_X10Y32/CLBLM_IMUX27 CLBLM_L_X10Y32/CLBLM_IMUX29 CLBLM_L_X10Y32/CLBLM_IMUX45 CLBLM_L_X10Y32/CLBLM_M_A4 CLBLM_L_X10Y32/CLBLM_M_B4 CLBLM_L_X10Y32/CLBLM_M_C2 CLBLM_L_X10Y32/CLBLM_M_D2 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y33/CLBLM_M_AMUX INT_L_X10Y32/FAN_ALT5 INT_L_X10Y32/FAN_BOUNCE5 INT_L_X10Y32/IMUX_L11 INT_L_X10Y32/IMUX_L27 INT_L_X10Y32/IMUX_L29 INT_L_X10Y32/IMUX_L45 INT_L_X10Y32/SL1END2 INT_L_X10Y33/LOGIC_OUTS_L20 INT_L_X10Y33/SL1BEG2 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y32/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y32/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X10Y32/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X10Y32/INT_L.SL1END2->>FAN_ALT5 INT_L_X10Y32/INT_L.SL1END2->>IMUX_L29 INT_L_X10Y32/INT_L.SL1END2->>IMUX_L45 INT_L_X10Y33/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w20[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w20_reg_n_0_[2] - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX12 CLBLM_L_X10Y32/CLBLM_IMUX28 CLBLM_L_X10Y32/CLBLM_IMUX4 CLBLM_L_X10Y32/CLBLM_IMUX44 CLBLM_L_X10Y32/CLBLM_M_A6 CLBLM_L_X10Y32/CLBLM_M_B6 CLBLM_L_X10Y32/CLBLM_M_C4 CLBLM_L_X10Y32/CLBLM_M_D4 CLBLM_L_X10Y32/CLBLM_SE2A2 CLBLM_L_X8Y33/CLBLM_EL1BEG3 CLBLM_R_X7Y33/CLBLM_EL1BEG3 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y34/CLBLM_L_AQ DSP_R_X9Y30/DSP_SE2A2_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_SE2A2 INT_L_X10Y32/IMUX_L12 INT_L_X10Y32/IMUX_L28 INT_L_X10Y32/IMUX_L4 INT_L_X10Y32/IMUX_L44 INT_L_X10Y32/SE2END2 INT_L_X8Y33/EL1BEG2 INT_L_X8Y33/EL1END3 INT_R_X7Y33/EL1BEG3 INT_R_X7Y34/EL1BEG_N3 INT_R_X7Y34/LOGIC_OUTS0 INT_R_X9Y32/SE2A2 INT_R_X9Y33/EL1END2 INT_R_X9Y33/SE2BEG2 VBRK_X29Y34/VBRK_SE2A2 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y32/INT_L.SE2END2->>IMUX_L12 INT_L_X10Y32/INT_L.SE2END2->>IMUX_L28 INT_L_X10Y32/INT_L.SE2END2->>IMUX_L4 INT_L_X10Y32/INT_L.SE2END2->>IMUX_L44 INT_L_X8Y33/INT_L.EL1END3->>EL1BEG2 INT_R_X7Y34/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X9Y33/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w20[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w20[2] - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX1 CLBLM_L_X10Y30/CLBLM_IMUX18 CLBLM_L_X10Y30/CLBLM_IMUX25 CLBLM_L_X10Y30/CLBLM_IMUX32 CLBLM_L_X10Y30/CLBLM_IMUX40 CLBLM_L_X10Y30/CLBLM_L_B5 CLBLM_L_X10Y30/CLBLM_M_A3 CLBLM_L_X10Y30/CLBLM_M_B2 CLBLM_L_X10Y30/CLBLM_M_C1 CLBLM_L_X10Y30/CLBLM_M_D1 CLBLM_R_X11Y30/CLBLM_IMUX41 CLBLM_R_X11Y30/CLBLM_IMUX9 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y30/CLBLM_L_A5 CLBLM_R_X11Y30/CLBLM_L_BQ CLBLM_R_X11Y30/CLBLM_L_D1 INT_L_X10Y30/IMUX_L1 INT_L_X10Y30/IMUX_L18 INT_L_X10Y30/IMUX_L25 INT_L_X10Y30/IMUX_L32 INT_L_X10Y30/IMUX_L40 INT_L_X10Y30/WL1END0 INT_R_X11Y30/BYP_ALT5 INT_R_X11Y30/BYP_BOUNCE5 INT_R_X11Y30/FAN_ALT5 INT_R_X11Y30/FAN_BOUNCE5 INT_R_X11Y30/IMUX41 INT_R_X11Y30/IMUX9 INT_R_X11Y30/LOGIC_OUTS1 INT_R_X11Y30/WL1BEG0 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y30/INT_L.WL1END0->>IMUX_L1 INT_L_X10Y30/INT_L.WL1END0->>IMUX_L18 INT_L_X10Y30/INT_L.WL1END0->>IMUX_L25 INT_L_X10Y30/INT_L.WL1END0->>IMUX_L32 INT_L_X10Y30/INT_L.WL1END0->>IMUX_L40 INT_R_X11Y30/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y30/INT_R.BYP_BOUNCE5->>FAN_ALT5 INT_R_X11Y30/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y30/INT_R.FAN_BOUNCE5->>IMUX41 INT_R_X11Y30/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X11Y30/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X11Y30/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

multiplier_16x16bit_pipelined/layer_2_w20__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w21[0] - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX11 CLBLM_L_X10Y31/CLBLM_IMUX28 CLBLM_L_X10Y31/CLBLM_M_A4 CLBLM_L_X10Y31/CLBLM_M_C4 CLBLM_L_X10Y32/CLBLM_IMUX18 CLBLM_L_X10Y32/CLBLM_IMUX2 CLBLM_L_X10Y32/CLBLM_M_A2 CLBLM_L_X10Y32/CLBLM_M_B2 CLBLM_L_X10Y34/CLBLM_EL1BEG0 CLBLM_L_X8Y34/CLBLM_EE2BEG1 CLBLM_R_X7Y34/CLBLM_EE2BEG1 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y34/CLBLM_L_BQ DSP_R_X9Y30/DSP_EL1BEG0_4 INT_INTERFACE_R_X9Y34/INT_INTERFACE_EL1BEG0 INT_L_X10Y31/IMUX_L11 INT_L_X10Y31/IMUX_L28 INT_L_X10Y31/SR1END1 INT_L_X10Y32/IMUX_L18 INT_L_X10Y32/IMUX_L2 INT_L_X10Y32/SR1BEG1 INT_L_X10Y32/SS2END0 INT_L_X10Y33/EL1END_S3_0 INT_L_X10Y33/SS2A0 INT_L_X10Y34/EL1END0 INT_L_X10Y34/SS2BEG0 INT_L_X8Y34/EE2A1 INT_R_X7Y34/EE2BEG1 INT_R_X7Y34/LOGIC_OUTS1 INT_R_X9Y34/EE2END1 INT_R_X9Y34/EL1BEG0 VBRK_X29Y36/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y31/INT_L.SR1END1->>IMUX_L11 INT_L_X10Y31/INT_L.SR1END1->>IMUX_L28 INT_L_X10Y32/INT_L.SS2END0->>IMUX_L18 INT_L_X10Y32/INT_L.SS2END0->>IMUX_L2 INT_L_X10Y32/INT_L.SS2END0->>SR1BEG1 INT_L_X10Y34/INT_L.EL1END0->>SS2BEG0 INT_R_X7Y34/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X9Y34/INT_R.EE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w21[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w21[1] - 
wires: CLBLM_L_X10Y31/CLBLM_EL1BEG3 CLBLM_L_X10Y31/CLBLM_IMUX1 CLBLM_L_X10Y31/CLBLM_IMUX22 CLBLM_L_X10Y31/CLBLM_M_A3 CLBLM_L_X10Y31/CLBLM_M_C3 CLBLM_L_X10Y31/CLBLM_SE2A0 CLBLM_L_X10Y32/CLBLM_IMUX1 CLBLM_L_X10Y32/CLBLM_IMUX24 CLBLM_L_X10Y32/CLBLM_M_A3 CLBLM_L_X10Y32/CLBLM_M_B5 CLBLM_L_X8Y32/CLBLM_EE2BEG0 CLBLM_R_X7Y32/CLBLM_EE2BEG0 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y32/CLBLM_M_AQ DSP_R_X9Y30/DSP_EL1BEG3_1 DSP_R_X9Y30/DSP_SE2A0_1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y31/INT_INTERFACE_SE2A0 INT_L_X10Y31/EL1END3 INT_L_X10Y31/IMUX_L1 INT_L_X10Y31/IMUX_L22 INT_L_X10Y31/NR1BEG0 INT_L_X10Y31/SE2END0 INT_L_X10Y32/IMUX_L1 INT_L_X10Y32/IMUX_L24 INT_L_X10Y32/NR1END0 INT_L_X8Y32/EE2A0 INT_R_X7Y32/EE2BEG0 INT_R_X7Y32/LOGIC_OUTS4 INT_R_X9Y31/EL1BEG3 INT_R_X9Y31/SE2A0 INT_R_X9Y32/EE2END0 INT_R_X9Y32/EL1BEG_N3 INT_R_X9Y32/SE2BEG0 VBRK_X29Y33/VBRK_EL1BEG3 VBRK_X29Y33/VBRK_SE2A0 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y31/INT_L.EL1END3->>IMUX_L22 INT_L_X10Y31/INT_L.SE2END0->>IMUX_L1 INT_L_X10Y31/INT_L.SE2END0->>NR1BEG0 INT_L_X10Y32/INT_L.NR1END0->>IMUX_L1 INT_L_X10Y32/INT_L.NR1END0->>IMUX_L24 INT_R_X7Y32/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X9Y32/INT_R.EE2END0->>EL1BEG_N3 INT_R_X9Y32/INT_R.EE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w21[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w22_reg_n_0_[0] - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX2 CLBLM_L_X10Y31/CLBLM_IMUX35 CLBLM_L_X10Y31/CLBLM_M_A2 CLBLM_L_X10Y31/CLBLM_M_C6 CLBLM_L_X10Y31/CLBLM_SE2A1 CLBLM_L_X8Y32/CLBLM_EE2BEG1 CLBLM_R_X7Y32/CLBLM_EE2BEG1 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y32/CLBLM_M_BQ DSP_R_X9Y30/DSP_SE2A1_1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_SE2A1 INT_L_X10Y31/IMUX_L2 INT_L_X10Y31/IMUX_L35 INT_L_X10Y31/SE2END1 INT_L_X8Y32/EE2A1 INT_R_X7Y32/EE2BEG1 INT_R_X7Y32/LOGIC_OUTS5 INT_R_X9Y31/SE2A1 INT_R_X9Y32/EE2END1 INT_R_X9Y32/SE2BEG1 VBRK_X29Y33/VBRK_SE2A1 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y31/INT_L.SE2END1->>IMUX_L2 INT_L_X10Y31/INT_L.SE2END1->>IMUX_L35 INT_R_X7Y32/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X9Y32/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w22[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w22[2] - 
wires: CLBLM_L_X10Y31/CLBLM_EL1BEG2 CLBLM_L_X10Y31/CLBLM_IMUX32 CLBLM_L_X10Y31/CLBLM_IMUX8 CLBLM_L_X10Y31/CLBLM_M_A5 CLBLM_L_X10Y31/CLBLM_M_C1 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y32/CLBLM_L_AQ DSP_R_X9Y30/DSP_EL1BEG2_1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_EL1BEG2 INT_L_X10Y31/EL1END2 INT_L_X10Y31/FAN_ALT7 INT_L_X10Y31/FAN_BOUNCE7 INT_L_X10Y31/IMUX_L32 INT_L_X10Y31/IMUX_L8 INT_L_X8Y31/EL1BEG3 INT_L_X8Y32/EL1BEG_N3 INT_L_X8Y32/LOGIC_OUTS_L0 INT_R_X9Y31/EL1BEG2 INT_R_X9Y31/EL1END3 VBRK_X29Y33/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y32/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y31/INT_L.EL1END2->>FAN_ALT7 INT_L_X10Y31/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y31/INT_L.FAN_BOUNCE7->>IMUX_L32 INT_L_X10Y31/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X8Y32/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_R_X9Y31/INT_R.EL1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w22[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w23_reg_n_0_[0] - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX19 CLBLM_L_X8Y29/CLBLM_IMUX27 CLBLM_L_X8Y29/CLBLM_IMUX30 CLBLM_L_X8Y29/CLBLM_IMUX46 CLBLM_L_X8Y29/CLBLM_L_B2 CLBLM_L_X8Y29/CLBLM_L_C5 CLBLM_L_X8Y29/CLBLM_L_D5 CLBLM_L_X8Y29/CLBLM_M_B4 CLBLM_L_X8Y30/CLBLM_IMUX3 CLBLM_L_X8Y30/CLBLM_L_A2 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y32/CLBLM_L_BQ INT_L_X8Y29/FAN_ALT5 INT_L_X8Y29/FAN_BOUNCE5 INT_L_X8Y29/IMUX_L19 INT_L_X8Y29/IMUX_L27 INT_L_X8Y29/IMUX_L30 INT_L_X8Y29/IMUX_L46 INT_L_X8Y29/SR1END2 INT_L_X8Y30/IMUX_L3 INT_L_X8Y30/SR1BEG2 INT_L_X8Y30/SS2END1 INT_L_X8Y31/SS2A1 INT_L_X8Y32/LOGIC_OUTS_L1 INT_L_X8Y32/SS2BEG1 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y29/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y29/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X8Y29/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X8Y29/INT_L.SR1END2->>FAN_ALT5 INT_L_X8Y29/INT_L.SR1END2->>IMUX_L30 INT_L_X8Y29/INT_L.SR1END2->>IMUX_L46 INT_L_X8Y30/INT_L.SS2END1->>IMUX_L3 INT_L_X8Y30/INT_L.SS2END1->>SR1BEG2 INT_L_X8Y32/INT_L.LOGIC_OUTS_L1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w23[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w23[1] - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX16 CLBLM_L_X8Y29/CLBLM_IMUX17 CLBLM_L_X8Y29/CLBLM_IMUX33 CLBLM_L_X8Y29/CLBLM_IMUX41 CLBLM_L_X8Y29/CLBLM_L_B3 CLBLM_L_X8Y29/CLBLM_L_C1 CLBLM_L_X8Y29/CLBLM_L_D1 CLBLM_L_X8Y29/CLBLM_M_B3 CLBLM_L_X8Y30/CLBLM_IMUX9 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y30/CLBLM_L_A5 CLBLM_L_X8Y30/CLBLM_M_AQ INT_L_X8Y29/IMUX_L16 INT_L_X8Y29/IMUX_L17 INT_L_X8Y29/IMUX_L33 INT_L_X8Y29/IMUX_L41 INT_L_X8Y29/SL1END0 INT_L_X8Y30/IMUX_L9 INT_L_X8Y30/LOGIC_OUTS_L4 INT_L_X8Y30/SL1BEG0 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y29/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y29/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y29/INT_L.SL1END0->>IMUX_L33 INT_L_X8Y29/INT_L.SL1END0->>IMUX_L41 INT_L_X8Y30/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X8Y30/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w23[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w24[0] - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX1 CLBLM_L_X8Y29/CLBLM_IMUX20 CLBLM_L_X8Y29/CLBLM_IMUX24 CLBLM_L_X8Y29/CLBLM_IMUX25 CLBLM_L_X8Y29/CLBLM_L_B5 CLBLM_L_X8Y29/CLBLM_L_C2 CLBLM_L_X8Y29/CLBLM_M_A3 CLBLM_L_X8Y29/CLBLM_M_B5 CLBLM_L_X8Y30/CLBLM_IMUX34 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y30/CLBLM_L_C6 CLBLM_L_X8Y30/CLBLM_M_BQ INT_L_X8Y29/BYP_ALT0 INT_L_X8Y29/BYP_BOUNCE0 INT_L_X8Y29/IMUX_L1 INT_L_X8Y29/IMUX_L20 INT_L_X8Y29/IMUX_L24 INT_L_X8Y29/IMUX_L25 INT_L_X8Y29/SE2A1 INT_L_X8Y29/WL1END0 INT_L_X8Y30/IMUX_L34 INT_L_X8Y30/LOGIC_OUTS_L5 INT_L_X8Y30/SE2BEG1 INT_R_X9Y29/SE2END1 INT_R_X9Y29/WL1BEG0 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y29/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y29/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X8Y29/INT_L.WL1END0->>BYP_ALT0 INT_L_X8Y29/INT_L.WL1END0->>IMUX_L1 INT_L_X8Y29/INT_L.WL1END0->>IMUX_L24 INT_L_X8Y29/INT_L.WL1END0->>IMUX_L25 INT_L_X8Y30/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X8Y30/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X9Y29/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w24[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w24[1] - 
wires: CLBLM_L_X8Y29/CLBLM_EL1BEG3 CLBLM_L_X8Y29/CLBLM_IMUX14 CLBLM_L_X8Y29/CLBLM_IMUX15 CLBLM_L_X8Y29/CLBLM_IMUX23 CLBLM_L_X8Y29/CLBLM_IMUX7 CLBLM_L_X8Y29/CLBLM_L_B1 CLBLM_L_X8Y29/CLBLM_L_C3 CLBLM_L_X8Y29/CLBLM_M_A1 CLBLM_L_X8Y29/CLBLM_M_B1 CLBLM_L_X8Y30/CLBLM_ER1BEG1 CLBLM_L_X8Y30/CLBLM_IMUX20 CLBLM_L_X8Y30/CLBLM_L_C2 CLBLM_R_X7Y29/CLBLM_EL1BEG3 CLBLM_R_X7Y30/CLBLM_ER1BEG1 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y30/CLBLM_L_AQ INT_L_X8Y29/EL1END3 INT_L_X8Y29/IMUX_L14 INT_L_X8Y29/IMUX_L15 INT_L_X8Y29/IMUX_L23 INT_L_X8Y29/IMUX_L7 INT_L_X8Y30/ER1END1 INT_L_X8Y30/IMUX_L20 INT_R_X7Y29/EL1BEG3 INT_R_X7Y30/EL1BEG_N3 INT_R_X7Y30/ER1BEG1 INT_R_X7Y30/LOGIC_OUTS0 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y29/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y29/INT_L.EL1END3->>IMUX_L15 INT_L_X8Y29/INT_L.EL1END3->>IMUX_L23 INT_L_X8Y29/INT_L.EL1END3->>IMUX_L7 INT_L_X8Y30/INT_L.ER1END1->>IMUX_L20 INT_R_X7Y30/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X7Y30/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w24[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w24[2] - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX18 CLBLM_L_X8Y29/CLBLM_IMUX2 CLBLM_L_X8Y29/CLBLM_IMUX26 CLBLM_L_X8Y29/CLBLM_IMUX34 CLBLM_L_X8Y29/CLBLM_L_B4 CLBLM_L_X8Y29/CLBLM_L_C6 CLBLM_L_X8Y29/CLBLM_M_A2 CLBLM_L_X8Y29/CLBLM_M_B2 CLBLM_L_X8Y30/CLBLM_IMUX21 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y30/CLBLM_L_BQ CLBLM_L_X8Y30/CLBLM_L_C4 INT_L_X8Y29/IMUX_L18 INT_L_X8Y29/IMUX_L2 INT_L_X8Y29/IMUX_L26 INT_L_X8Y29/IMUX_L34 INT_L_X8Y29/SL1END1 INT_L_X8Y30/BYP_ALT5 INT_L_X8Y30/BYP_BOUNCE5 INT_L_X8Y30/IMUX_L21 INT_L_X8Y30/LOGIC_OUTS_L1 INT_L_X8Y30/SL1BEG1 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y29/INT_L.SL1END1->>IMUX_L18 INT_L_X8Y29/INT_L.SL1END1->>IMUX_L2 INT_L_X8Y29/INT_L.SL1END1->>IMUX_L26 INT_L_X8Y29/INT_L.SL1END1->>IMUX_L34 INT_L_X8Y30/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y30/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X8Y30/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X8Y30/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_2_w24__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w25_reg_n_0_[0] - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX28 CLBLM_L_X8Y29/CLBLM_IMUX8 CLBLM_L_X8Y29/CLBLM_M_A5 CLBLM_L_X8Y29/CLBLM_M_C4 CLBLM_L_X8Y29/CLBLM_SE2A2 CLBLM_R_X7Y29/CLBLM_SE2A2 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y30/CLBLM_L_AMUX INT_L_X8Y29/FAN_ALT7 INT_L_X8Y29/FAN_BOUNCE7 INT_L_X8Y29/IMUX_L28 INT_L_X8Y29/IMUX_L8 INT_L_X8Y29/SE2END2 INT_R_X7Y29/SE2A2 INT_R_X7Y30/LOGIC_OUTS16 INT_R_X7Y30/SE2BEG2 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y29/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y29/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X8Y29/INT_L.SE2END2->>FAN_ALT7 INT_L_X8Y29/INT_L.SE2END2->>IMUX_L28 INT_R_X7Y30/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w25[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w25[2] - 
wires: CLBLM_L_X8Y29/CLBLM_ER1BEG1 CLBLM_L_X8Y29/CLBLM_IMUX11 CLBLM_L_X8Y29/CLBLM_IMUX29 CLBLM_L_X8Y29/CLBLM_M_A4 CLBLM_L_X8Y29/CLBLM_M_C2 CLBLM_R_X7Y29/CLBLM_ER1BEG1 CLBLM_R_X7Y29/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y29/CLBLM_L_AQ INT_L_X8Y29/BYP_ALT5 INT_L_X8Y29/BYP_BOUNCE5 INT_L_X8Y29/ER1END1 INT_L_X8Y29/IMUX_L11 INT_L_X8Y29/IMUX_L29 INT_R_X7Y29/ER1BEG1 INT_R_X7Y29/LOGIC_OUTS0 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y29/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y29/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X8Y29/INT_L.ER1END1->>BYP_ALT5 INT_L_X8Y29/INT_L.ER1END1->>IMUX_L11 INT_R_X7Y29/INT_R.LOGIC_OUTS0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w25[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w26[0] - 
wires: CLBLM_L_X10Y28/CLBLM_EL1BEG3 CLBLM_L_X10Y28/CLBLM_IMUX14 CLBLM_L_X10Y28/CLBLM_IMUX15 CLBLM_L_X10Y28/CLBLM_IMUX22 CLBLM_L_X10Y28/CLBLM_IMUX23 CLBLM_L_X10Y28/CLBLM_IMUX7 CLBLM_L_X10Y28/CLBLM_L_B1 CLBLM_L_X10Y28/CLBLM_L_C3 CLBLM_L_X10Y28/CLBLM_M_A1 CLBLM_L_X10Y28/CLBLM_M_B1 CLBLM_L_X10Y28/CLBLM_M_C3 CLBLM_L_X8Y29/CLBLM_EL1BEG1 CLBLM_L_X8Y29/CLBLM_ER1BEG3 CLBLM_L_X8Y29/CLBLM_IMUX3 CLBLM_L_X8Y29/CLBLM_IMUX31 CLBLM_L_X8Y29/CLBLM_L_A2 CLBLM_L_X8Y29/CLBLM_M_C5 CLBLM_R_X7Y29/CLBLM_EL1BEG1 CLBLM_R_X7Y29/CLBLM_ER1BEG3 CLBLM_R_X7Y29/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y29/CLBLM_L_AMUX DSP_R_X9Y25/DSP_EL1BEG3_3 INT_INTERFACE_R_X9Y28/INT_INTERFACE_EL1BEG3 INT_L_X10Y28/EL1END3 INT_L_X10Y28/IMUX_L14 INT_L_X10Y28/IMUX_L15 INT_L_X10Y28/IMUX_L22 INT_L_X10Y28/IMUX_L23 INT_L_X10Y28/IMUX_L7 INT_L_X8Y29/EL1BEG0 INT_L_X8Y29/EL1END1 INT_L_X8Y29/ER1END3 INT_L_X8Y29/IMUX_L3 INT_L_X8Y29/IMUX_L31 INT_L_X8Y30/ER1END_N3_3 INT_R_X7Y29/EL1BEG1 INT_R_X7Y29/ER1BEG3 INT_R_X7Y29/LOGIC_OUTS16 INT_R_X9Y28/EL1BEG3 INT_R_X9Y28/EL1END_S3_0 INT_R_X9Y29/EL1BEG_N3 INT_R_X9Y29/EL1END0 VBRK_X29Y30/VBRK_EL1BEG3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y28/INT_L.EL1END3->>IMUX_L14 INT_L_X10Y28/INT_L.EL1END3->>IMUX_L15 INT_L_X10Y28/INT_L.EL1END3->>IMUX_L22 INT_L_X10Y28/INT_L.EL1END3->>IMUX_L23 INT_L_X10Y28/INT_L.EL1END3->>IMUX_L7 INT_L_X8Y29/INT_L.EL1END1->>EL1BEG0 INT_L_X8Y29/INT_L.EL1END1->>IMUX_L3 INT_L_X8Y29/INT_L.ER1END3->>IMUX_L31 INT_R_X7Y29/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X7Y29/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X9Y29/INT_R.EL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

multiplier_16x16bit_pipelined/layer_2_w26[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w26[1] - 
wires: CLBLM_L_X10Y28/CLBLM_EL1BEG2 CLBLM_L_X10Y28/CLBLM_IMUX13 CLBLM_L_X10Y28/CLBLM_IMUX2 CLBLM_L_X10Y28/CLBLM_IMUX21 CLBLM_L_X10Y28/CLBLM_IMUX24 CLBLM_L_X10Y28/CLBLM_IMUX35 CLBLM_L_X10Y28/CLBLM_L_B6 CLBLM_L_X10Y28/CLBLM_L_C4 CLBLM_L_X10Y28/CLBLM_M_A2 CLBLM_L_X10Y28/CLBLM_M_B5 CLBLM_L_X10Y28/CLBLM_M_C6 CLBLM_L_X8Y29/CLBLM_IMUX32 CLBLM_L_X8Y29/CLBLM_IMUX9 CLBLM_L_X8Y29/CLBLM_L_A5 CLBLM_L_X8Y29/CLBLM_M_C1 CLBLM_L_X8Y29/CLBLM_NE2A0 CLBLM_R_X7Y28/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y28/CLBLM_M_AQ CLBLM_R_X7Y29/CLBLM_NE2A0 DSP_R_X9Y25/DSP_EL1BEG2_3 INT_INTERFACE_R_X9Y28/INT_INTERFACE_EL1BEG2 INT_L_X10Y28/EL1END2 INT_L_X10Y28/FAN_ALT7 INT_L_X10Y28/FAN_BOUNCE7 INT_L_X10Y28/IMUX_L13 INT_L_X10Y28/IMUX_L2 INT_L_X10Y28/IMUX_L21 INT_L_X10Y28/IMUX_L24 INT_L_X10Y28/IMUX_L35 INT_L_X8Y28/EL1BEG3 INT_L_X8Y28/NE2END_S3_0 INT_L_X8Y29/EL1BEG_N3 INT_L_X8Y29/IMUX_L32 INT_L_X8Y29/IMUX_L9 INT_L_X8Y29/NE2END0 INT_R_X7Y28/LOGIC_OUTS4 INT_R_X7Y28/NE2BEG0 INT_R_X7Y29/NE2A0 INT_R_X9Y28/EL1BEG2 INT_R_X9Y28/EL1END3 VBRK_X29Y30/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y28/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y28/INT_L.EL1END2->>FAN_ALT7 INT_L_X10Y28/INT_L.EL1END2->>IMUX_L13 INT_L_X10Y28/INT_L.EL1END2->>IMUX_L21 INT_L_X10Y28/INT_L.EL1END2->>IMUX_L35 INT_L_X10Y28/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y28/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X10Y28/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X8Y29/INT_L.NE2END0->>EL1BEG_N3 INT_L_X8Y29/INT_L.NE2END0->>IMUX_L32 INT_L_X8Y29/INT_L.NE2END0->>IMUX_L9 INT_R_X7Y28/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X9Y28/INT_R.EL1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

multiplier_16x16bit_pipelined/layer_2_w26[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w26[2] - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX11 CLBLM_L_X10Y28/CLBLM_IMUX19 CLBLM_L_X10Y28/CLBLM_IMUX20 CLBLM_L_X10Y28/CLBLM_IMUX27 CLBLM_L_X10Y28/CLBLM_IMUX31 CLBLM_L_X10Y28/CLBLM_L_B2 CLBLM_L_X10Y28/CLBLM_L_C2 CLBLM_L_X10Y28/CLBLM_M_A4 CLBLM_L_X10Y28/CLBLM_M_B4 CLBLM_L_X10Y28/CLBLM_M_C5 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y29/CLBLM_L_AQ CLBLM_L_X10Y29/CLBLM_WW2A0 CLBLM_L_X8Y29/CLBLM_IMUX10 CLBLM_L_X8Y29/CLBLM_IMUX22 CLBLM_L_X8Y29/CLBLM_L_A4 CLBLM_L_X8Y29/CLBLM_M_C3 DSP_R_X9Y25/DSP_WW2A0_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_WW2A0 INT_L_X10Y28/BYP_ALT5 INT_L_X10Y28/BYP_BOUNCE5 INT_L_X10Y28/IMUX_L11 INT_L_X10Y28/IMUX_L19 INT_L_X10Y28/IMUX_L20 INT_L_X10Y28/IMUX_L27 INT_L_X10Y28/IMUX_L31 INT_L_X10Y28/SR1END1 INT_L_X10Y29/LOGIC_OUTS_L0 INT_L_X10Y29/SR1BEG1 INT_L_X10Y29/WW2BEG0 INT_L_X8Y29/BYP_ALT4 INT_L_X8Y29/BYP_BOUNCE4 INT_L_X8Y29/IMUX_L10 INT_L_X8Y29/IMUX_L22 INT_L_X8Y29/WW2END0 INT_R_X9Y29/WW2A0 VBRK_X29Y31/VBRK_WW2A0 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y28/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y28/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X10Y28/INT_L.SR1END1->>BYP_ALT5 INT_L_X10Y28/INT_L.SR1END1->>IMUX_L11 INT_L_X10Y28/INT_L.SR1END1->>IMUX_L19 INT_L_X10Y28/INT_L.SR1END1->>IMUX_L20 INT_L_X10Y28/INT_L.SR1END1->>IMUX_L27 INT_L_X10Y29/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X10Y29/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_L_X8Y29/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y29/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X8Y29/INT_L.WW2END0->>BYP_ALT4 INT_L_X8Y29/INT_L.WW2END0->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

multiplier_16x16bit_pipelined/layer_2_w26[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w27_reg_n_0_[0] - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX17 CLBLM_L_X10Y28/CLBLM_IMUX25 CLBLM_L_X10Y28/CLBLM_IMUX32 CLBLM_L_X10Y28/CLBLM_IMUX33 CLBLM_L_X10Y28/CLBLM_IMUX47 CLBLM_L_X10Y28/CLBLM_L_B5 CLBLM_L_X10Y28/CLBLM_L_C1 CLBLM_L_X10Y28/CLBLM_M_B3 CLBLM_L_X10Y28/CLBLM_M_C1 CLBLM_L_X10Y28/CLBLM_M_D5 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y30/CLBLM_L_AQ INT_L_X10Y28/IMUX_L17 INT_L_X10Y28/IMUX_L25 INT_L_X10Y28/IMUX_L32 INT_L_X10Y28/IMUX_L33 INT_L_X10Y28/IMUX_L47 INT_L_X10Y28/SS2END0 INT_L_X10Y28/WL1END3 INT_L_X10Y29/SE2A0 INT_L_X10Y29/SS2A0 INT_L_X10Y29/WL1END_N1_3 INT_L_X10Y30/LOGIC_OUTS_L0 INT_L_X10Y30/SE2BEG0 INT_L_X10Y30/SS2BEG0 INT_R_X11Y28/WL1BEG3 INT_R_X11Y29/SE2END0 INT_R_X11Y29/WL1BEG_N3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y28/INT_L.SS2END0->>IMUX_L17 INT_L_X10Y28/INT_L.SS2END0->>IMUX_L25 INT_L_X10Y28/INT_L.SS2END0->>IMUX_L32 INT_L_X10Y28/INT_L.SS2END0->>IMUX_L33 INT_L_X10Y28/INT_L.WL1END3->>IMUX_L47 INT_L_X10Y30/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X10Y30/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X11Y29/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w27[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w27[2] - 
wires: CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y27/CLBLM_M_AQ CLBLM_L_X10Y28/CLBLM_IMUX18 CLBLM_L_X10Y28/CLBLM_IMUX26 CLBLM_L_X10Y28/CLBLM_IMUX28 CLBLM_L_X10Y28/CLBLM_IMUX34 CLBLM_L_X10Y28/CLBLM_IMUX44 CLBLM_L_X10Y28/CLBLM_L_B4 CLBLM_L_X10Y28/CLBLM_L_C6 CLBLM_L_X10Y28/CLBLM_M_B2 CLBLM_L_X10Y28/CLBLM_M_C4 CLBLM_L_X10Y28/CLBLM_M_D4 INT_L_X10Y27/LOGIC_OUTS_L4 INT_L_X10Y27/NE2BEG0 INT_L_X10Y28/BYP_ALT4 INT_L_X10Y28/BYP_BOUNCE4 INT_L_X10Y28/IMUX_L18 INT_L_X10Y28/IMUX_L26 INT_L_X10Y28/IMUX_L28 INT_L_X10Y28/IMUX_L34 INT_L_X10Y28/IMUX_L44 INT_L_X10Y28/NE2A0 INT_L_X10Y28/WR1END1 INT_R_X11Y27/NE2END_S3_0 INT_R_X11Y28/NE2END0 INT_R_X11Y28/WR1BEG1 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X10Y27/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X10Y28/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y28/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X10Y28/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X10Y28/INT_L.WR1END1->>BYP_ALT4 INT_L_X10Y28/INT_L.WR1END1->>IMUX_L18 INT_L_X10Y28/INT_L.WR1END1->>IMUX_L26 INT_L_X10Y28/INT_L.WR1END1->>IMUX_L34 INT_R_X11Y28/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w27[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/B[28] - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX16 CLBLM_L_X10Y28/CLBLM_IMUX29 CLBLM_L_X10Y28/CLBLM_IMUX30 CLBLM_L_X10Y28/CLBLM_IMUX38 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y28/CLBLM_L_AQ CLBLM_L_X10Y28/CLBLM_L_B3 CLBLM_L_X10Y28/CLBLM_L_C5 CLBLM_L_X10Y28/CLBLM_M_C2 CLBLM_L_X10Y28/CLBLM_M_D3 INT_L_X10Y28/IMUX_L16 INT_L_X10Y28/IMUX_L29 INT_L_X10Y28/IMUX_L30 INT_L_X10Y28/IMUX_L38 INT_L_X10Y28/LOGIC_OUTS_L0 INT_L_X10Y28/NL1BEG_N3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y28/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X10Y28/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X10Y28/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X10Y28/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X10Y28/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w28 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w29[0] - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX10 CLBLM_L_X10Y27/CLBLM_IMUX26 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y27/CLBLM_L_A4 CLBLM_L_X10Y27/CLBLM_L_B4 CLBLM_L_X10Y27/CLBLM_M_BQ INT_L_X10Y27/IMUX_L10 INT_L_X10Y27/IMUX_L26 INT_L_X10Y27/LOGIC_OUTS_L5 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y27/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y27/INT_L.LOGIC_OUTS_L5->>IMUX_L10 INT_L_X10Y27/INT_L.LOGIC_OUTS_L5->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w29[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w29[1] - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX14 CLBLM_L_X10Y27/CLBLM_IMUX6 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y27/CLBLM_L_A1 CLBLM_L_X10Y27/CLBLM_L_B1 CLBLM_L_X10Y27/CLBLM_L_CQ INT_L_X10Y27/BYP_ALT2 INT_L_X10Y27/BYP_BOUNCE2 INT_L_X10Y27/IMUX_L14 INT_L_X10Y27/IMUX_L6 INT_L_X10Y27/LOGIC_OUTS_L2 INT_L_X10Y28/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y27/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y27/INT_L.BYP_BOUNCE2->>IMUX_L14 INT_L_X10Y27/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X10Y27/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

multiplier_16x16bit_pipelined/layer_2_w29__0[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w2_reg_n_0_[0] - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX12 CLBLL_L_X12Y26/CLBLL_IMUX28 CLBLL_L_X12Y26/CLBLL_LL_AMUX CLBLL_L_X12Y26/CLBLL_LL_B6 CLBLL_L_X12Y26/CLBLL_LL_C4 CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y27/CLBLL_IMUX28 CLBLL_R_X13Y27/CLBLL_IMUX44 CLBLL_R_X13Y27/CLBLL_IMUX7 CLBLL_R_X13Y27/CLBLL_LL_A1 CLBLL_R_X13Y27/CLBLL_LL_C4 CLBLL_R_X13Y27/CLBLL_LL_D4 INT_L_X12Y26/IMUX_L12 INT_L_X12Y26/IMUX_L28 INT_L_X12Y26/LOGIC_OUTS_L20 INT_L_X12Y26/NE2BEG2 INT_L_X12Y27/NE2A2 INT_R_X13Y27/BYP_ALT5 INT_R_X13Y27/BYP_BOUNCE5 INT_R_X13Y27/IMUX28 INT_R_X13Y27/IMUX44 INT_R_X13Y27/IMUX7 INT_R_X13Y27/NE2END2 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X12Y26/INT_L.LOGIC_OUTS_L20->>IMUX_L12 INT_L_X12Y26/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X12Y26/INT_L.LOGIC_OUTS_L20->>NE2BEG2 INT_R_X13Y27/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X13Y27/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X13Y27/INT_R.NE2END2->>BYP_ALT5 INT_R_X13Y27/INT_R.NE2END2->>IMUX28 INT_R_X13Y27/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_layer_2_w2[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w2[1] - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX27 CLBLL_L_X12Y26/CLBLL_IMUX35 CLBLL_L_X12Y26/CLBLL_LL_B4 CLBLL_L_X12Y26/CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_IMUX11 CLBLL_R_X13Y27/CLBLL_IMUX35 CLBLL_R_X13Y27/CLBLL_IMUX43 CLBLL_R_X13Y27/CLBLL_LL_A4 CLBLL_R_X13Y27/CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_LL_D6 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y27/CLBLL_L_BQ INT_L_X12Y26/IMUX_L27 INT_L_X12Y26/IMUX_L35 INT_L_X12Y26/SW2END1 INT_R_X13Y26/SW2A1 INT_R_X13Y27/IMUX11 INT_R_X13Y27/IMUX35 INT_R_X13Y27/IMUX43 INT_R_X13Y27/LOGIC_OUTS1 INT_R_X13Y27/SW2BEG1 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X12Y26/INT_L.SW2END1->>IMUX_L27 INT_L_X12Y26/INT_L.SW2END1->>IMUX_L35 INT_R_X13Y27/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X13Y27/INT_R.LOGIC_OUTS1->>IMUX35 INT_R_X13Y27/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X13Y27/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

reg_layer_2_w2[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w2[2] - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX17 CLBLL_L_X12Y26/CLBLL_IMUX31 CLBLL_L_X12Y26/CLBLL_LL_B3 CLBLL_L_X12Y26/CLBLL_LL_C5 CLBLL_R_X13Y27/CLBLL_IMUX32 CLBLL_R_X13Y27/CLBLL_IMUX40 CLBLL_R_X13Y27/CLBLL_IMUX8 CLBLL_R_X13Y27/CLBLL_LL_A5 CLBLL_R_X13Y27/CLBLL_LL_C1 CLBLL_R_X13Y27/CLBLL_LL_D1 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y27/CLBLL_L_AQ INT_L_X12Y26/IMUX_L17 INT_L_X12Y26/IMUX_L31 INT_L_X12Y26/SR1BEG_S0 INT_L_X12Y26/WL1END3 INT_L_X12Y27/WL1END_N1_3 INT_R_X13Y26/WL1BEG3 INT_R_X13Y27/IMUX32 INT_R_X13Y27/IMUX40 INT_R_X13Y27/IMUX8 INT_R_X13Y27/LOGIC_OUTS0 INT_R_X13Y27/WL1BEG_N3 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y26/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X12Y26/INT_L.WL1END3->>IMUX_L31 INT_L_X12Y26/INT_L.WL1END3->>SR1BEG_S0 INT_R_X13Y27/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X13Y27/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X13Y27/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X13Y27/INT_R.LOGIC_OUTS0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_1_w2[2] - 
wires: CLBLL_L_X14Y27/CLBLL_LL_BMUX CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS21 CLBLL_L_X14Y27/CLBLL_WL1END2 CLBLL_R_X13Y27/CLBLL_BYP0 CLBLL_R_X13Y27/CLBLL_L_AX CLBLL_R_X13Y27/CLBLL_WL1END2 INT_L_X14Y27/LOGIC_OUTS_L21 INT_L_X14Y27/WL1BEG2 INT_R_X13Y26/SR1END3 INT_R_X13Y27/BYP0 INT_R_X13Y27/BYP_ALT0 INT_R_X13Y27/SR1BEG3 INT_R_X13Y27/SR1END_N3_3 INT_R_X13Y27/WL1END2 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y27/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX INT_L_X14Y27/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X13Y27/INT_R.BYP_ALT0->>BYP0 INT_R_X13Y27/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X13Y27/INT_R.WL1END2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/B[30] - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX25 CLBLM_L_X10Y27/CLBLM_IMUX9 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y27/CLBLM_L_A5 CLBLM_L_X10Y27/CLBLM_L_B5 CLBLM_L_X10Y27/CLBLM_L_CMUX INT_L_X10Y27/IMUX_L25 INT_L_X10Y27/IMUX_L9 INT_L_X10Y27/LOGIC_OUTS_L18 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y27/INT_L.LOGIC_OUTS_L18->>IMUX_L25 INT_L_X10Y27/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

multiplier_16x16bit_pipelined/layer_2_w30 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/A[31] - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX37 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y28/CLBLM_L_AMUX CLBLM_L_X10Y28/CLBLM_L_D4 INT_L_X10Y28/IMUX_L37 INT_L_X10Y28/LOGIC_OUTS_L16 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y28/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w3_reg_n_0_[0] - 
wires: CLBLL_L_X12Y26/CLBLL_EE2BEG2 CLBLL_R_X13Y27/CLBLL_IMUX0 CLBLL_R_X13Y27/CLBLL_IMUX2 CLBLL_R_X13Y27/CLBLL_IMUX20 CLBLL_R_X13Y27/CLBLL_IMUX29 CLBLL_R_X13Y27/CLBLL_LL_A2 CLBLL_R_X13Y27/CLBLL_LL_C2 CLBLL_R_X13Y27/CLBLL_L_A3 CLBLL_R_X13Y27/CLBLL_L_C2 CLBLM_R_X11Y26/CLBLM_EE2BEG2 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y26/CLBLM_L_AMUX INT_L_X12Y26/EE2A2 INT_R_X11Y26/EE2BEG2 INT_R_X11Y26/LOGIC_OUTS16 INT_R_X13Y26/EE2END2 INT_R_X13Y26/NR1BEG2 INT_R_X13Y27/FAN_ALT7 INT_R_X13Y27/FAN_BOUNCE7 INT_R_X13Y27/IMUX0 INT_R_X13Y27/IMUX2 INT_R_X13Y27/IMUX20 INT_R_X13Y27/IMUX29 INT_R_X13Y27/NR1END2 VBRK_X34Y28/VBRK_EE2BEG2 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y26/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X13Y26/INT_R.EE2END2->>NR1BEG2 INT_R_X13Y27/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X13Y27/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X13Y27/INT_R.FAN_BOUNCE7->>IMUX2 INT_R_X13Y27/INT_R.NR1END2->>FAN_ALT7 INT_R_X13Y27/INT_R.NR1END2->>IMUX20 INT_R_X13Y27/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

multiplier_16x16bit_pipelined/layer_2_w3[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w3[1] - 
wires: CLBLL_R_X13Y27/CLBLL_IMUX1 CLBLL_R_X13Y27/CLBLL_IMUX22 CLBLL_R_X13Y27/CLBLL_IMUX30 CLBLL_R_X13Y27/CLBLL_IMUX6 CLBLL_R_X13Y27/CLBLL_LL_A3 CLBLL_R_X13Y27/CLBLL_LL_C3 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y27/CLBLL_L_A1 CLBLL_R_X13Y27/CLBLL_L_BMUX CLBLL_R_X13Y27/CLBLL_L_C5 INT_L_X12Y26/ER1BEG_S0 INT_L_X12Y26/SW2END3 INT_L_X12Y27/ER1BEG0 INT_L_X12Y27/SW2END_N0_3 INT_R_X13Y26/SW2A3 INT_R_X13Y27/ER1END0 INT_R_X13Y27/IMUX1 INT_R_X13Y27/IMUX22 INT_R_X13Y27/IMUX30 INT_R_X13Y27/IMUX6 INT_R_X13Y27/LOGIC_OUTS17 INT_R_X13Y27/SW2BEG3 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y26/INT_L.SW2END3->>ER1BEG_S0 INT_R_X13Y27/INT_R.ER1END0->>IMUX1 INT_R_X13Y27/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X13Y27/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X13Y27/INT_R.LOGIC_OUTS17->>IMUX6 INT_R_X13Y27/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w3[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w4_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX19 CLBLL_L_X14Y27/CLBLL_L_B2 CLBLL_L_X14Y27/CLBLL_WL1END0 CLBLL_L_X14Y28/CLBLL_IMUX35 CLBLL_L_X14Y28/CLBLL_IMUX43 CLBLL_L_X14Y28/CLBLL_LL_C6 CLBLL_L_X14Y28/CLBLL_LL_D6 CLBLL_R_X13Y27/CLBLL_IMUX33 CLBLL_R_X13Y27/CLBLL_IMUX9 CLBLL_R_X13Y27/CLBLL_L_A5 CLBLL_R_X13Y27/CLBLL_L_C1 CLBLL_R_X13Y27/CLBLL_WL1END0 CLBLL_R_X15Y28/CLBLL_LL_BQ CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS5 INT_L_X14Y27/IMUX_L19 INT_L_X14Y27/SW2END1 INT_L_X14Y27/WL1BEG0 INT_L_X14Y28/IMUX_L35 INT_L_X14Y28/IMUX_L43 INT_L_X14Y28/WR1END2 INT_R_X13Y27/IMUX33 INT_R_X13Y27/IMUX9 INT_R_X13Y27/WL1END0 INT_R_X15Y27/SW2A1 INT_R_X15Y28/LOGIC_OUTS5 INT_R_X15Y28/SW2BEG1 INT_R_X15Y28/WR1BEG2 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X14Y27/INT_L.SW2END1->>IMUX_L19 INT_L_X14Y27/INT_L.SW2END1->>WL1BEG0 INT_L_X14Y28/INT_L.WR1END2->>IMUX_L35 INT_L_X14Y28/INT_L.WR1END2->>IMUX_L43 INT_R_X13Y27/INT_R.WL1END0->>IMUX33 INT_R_X13Y27/INT_R.WL1END0->>IMUX9 INT_R_X15Y28/INT_R.LOGIC_OUTS5->>SW2BEG1 INT_R_X15Y28/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_1_w4[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w4[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX16 CLBLL_L_X14Y27/CLBLL_L_B3 CLBLL_L_X14Y27/CLBLL_WL1END3 CLBLL_L_X14Y28/CLBLL_IMUX29 CLBLL_L_X14Y28/CLBLL_IMUX45 CLBLL_L_X14Y28/CLBLL_LL_AQ CLBLL_L_X14Y28/CLBLL_LL_C2 CLBLL_L_X14Y28/CLBLL_LL_D2 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y27/CLBLL_IMUX10 CLBLL_R_X13Y27/CLBLL_IMUX34 CLBLL_R_X13Y27/CLBLL_L_A4 CLBLL_R_X13Y27/CLBLL_L_C6 CLBLL_R_X13Y27/CLBLL_WL1END3 INT_L_X14Y27/IMUX_L16 INT_L_X14Y27/SL1END0 INT_L_X14Y27/WL1BEG3 INT_L_X14Y28/IMUX_L29 INT_L_X14Y28/IMUX_L45 INT_L_X14Y28/LOGIC_OUTS_L4 INT_L_X14Y28/NL1BEG_N3 INT_L_X14Y28/SL1BEG0 INT_L_X14Y28/WL1BEG_N3 INT_R_X13Y27/IMUX10 INT_R_X13Y27/IMUX34 INT_R_X13Y27/SR1BEG_S0 INT_R_X13Y27/WL1END3 INT_R_X13Y28/WL1END_N1_3 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X14Y27/INT_L.SL1END0->>IMUX_L16 INT_L_X14Y28/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X14Y28/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X14Y28/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X14Y28/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X14Y28/INT_L.NL1BEG_N3->>IMUX_L45 INT_R_X13Y27/INT_R.SR1BEG_S0->>IMUX10 INT_R_X13Y27/INT_R.SR1BEG_S0->>IMUX34 INT_R_X13Y27/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

multiplier_16x16bit_pipelined/layer_1_w4[1] - 
wires: CLBLL_L_X14Y28/CLBLL_BYP1 CLBLL_L_X14Y28/CLBLL_LL_AX CLBLL_L_X14Y30/CLBLL_LL_AMUX CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS20 INT_L_X14Y28/BYP_ALT1 INT_L_X14Y28/BYP_L1 INT_L_X14Y28/SR1BEG_S0 INT_L_X14Y28/SR1END3 INT_L_X14Y29/SL1END2 INT_L_X14Y29/SR1BEG3 INT_L_X14Y29/SR1END_N3_3 INT_L_X14Y30/LOGIC_OUTS_L20 INT_L_X14Y30/SL1BEG2 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X14Y30/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y28/INT_L.BYP_ALT1->>BYP_L1 INT_L_X14Y28/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X14Y28/INT_L.SR1END3->>SR1BEG_S0 INT_L_X14Y29/INT_L.SL1END2->>SR1BEG3 INT_L_X14Y30/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w5_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX26 CLBLL_L_X14Y27/CLBLL_IMUX32 CLBLL_L_X14Y27/CLBLL_IMUX39 CLBLL_L_X14Y27/CLBLL_LL_C1 CLBLL_L_X14Y27/CLBLL_L_B4 CLBLL_L_X14Y27/CLBLL_L_D3 CLBLL_L_X14Y28/CLBLL_IMUX28 CLBLL_L_X14Y28/CLBLL_IMUX44 CLBLL_L_X14Y28/CLBLL_LL_C4 CLBLL_L_X14Y28/CLBLL_LL_D4 CLBLL_R_X15Y28/CLBLL_LL_DQ CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS7 INT_L_X14Y26/FAN_BOUNCE_S3_2 INT_L_X14Y27/FAN_ALT2 INT_L_X14Y27/FAN_BOUNCE2 INT_L_X14Y27/IMUX_L26 INT_L_X14Y27/IMUX_L32 INT_L_X14Y27/IMUX_L39 INT_L_X14Y27/SR1BEG_S0 INT_L_X14Y27/SW2END3 INT_L_X14Y28/IMUX_L28 INT_L_X14Y28/IMUX_L44 INT_L_X14Y28/SW2END_N0_3 INT_L_X14Y28/WL1END2 INT_R_X15Y27/SW2A3 INT_R_X15Y28/LOGIC_OUTS7 INT_R_X15Y28/SW2BEG3 INT_R_X15Y28/WL1BEG2 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X14Y27/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X14Y27/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X14Y27/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X14Y27/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X14Y27/INT_L.SW2END3->>IMUX_L39 INT_L_X14Y27/INT_L.SW2END3->>SR1BEG_S0 INT_L_X14Y28/INT_L.WL1END2->>IMUX_L28 INT_L_X14Y28/INT_L.WL1END2->>IMUX_L44 INT_R_X15Y28/INT_R.LOGIC_OUTS7->>SW2BEG3 INT_R_X15Y28/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w5[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w5[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX25 CLBLL_L_X14Y27/CLBLL_IMUX29 CLBLL_L_X14Y27/CLBLL_IMUX41 CLBLL_L_X14Y27/CLBLL_LL_AQ CLBLL_L_X14Y27/CLBLL_LL_C2 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y27/CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_L_D1 CLBLL_L_X14Y28/CLBLL_IMUX22 CLBLL_L_X14Y28/CLBLL_IMUX38 CLBLL_L_X14Y28/CLBLL_LL_C3 CLBLL_L_X14Y28/CLBLL_LL_D3 INT_L_X14Y27/IMUX_L25 INT_L_X14Y27/IMUX_L29 INT_L_X14Y27/IMUX_L41 INT_L_X14Y27/LOGIC_OUTS_L4 INT_L_X14Y27/NL1BEG_N3 INT_L_X14Y27/NR1BEG3 INT_L_X14Y28/IMUX_L22 INT_L_X14Y28/IMUX_L38 INT_L_X14Y28/NR1END3 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X14Y27/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X14Y27/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X14Y27/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X14Y27/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X14Y27/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X14Y28/INT_L.NR1END3->>IMUX_L22 INT_L_X14Y28/INT_L.NR1END3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w5[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w6_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX22 CLBLL_L_X14Y27/CLBLL_IMUX30 CLBLL_L_X14Y27/CLBLL_IMUX46 CLBLL_L_X14Y27/CLBLL_LL_C3 CLBLL_L_X14Y27/CLBLL_L_C5 CLBLL_L_X14Y27/CLBLL_L_D5 CLBLL_L_X14Y28/CLBLL_IMUX31 CLBLL_L_X14Y28/CLBLL_IMUX47 CLBLL_L_X14Y28/CLBLL_IMUX7 CLBLL_L_X14Y28/CLBLL_LL_A1 CLBLL_L_X14Y28/CLBLL_LL_C5 CLBLL_L_X14Y28/CLBLL_LL_D5 CLBLL_R_X15Y27/CLBLL_IMUX8 CLBLL_R_X15Y27/CLBLL_LL_A5 CLBLL_R_X15Y28/CLBLL_IMUX8 CLBLL_R_X15Y28/CLBLL_LL_A5 CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y28/CLBLL_L_AQ INT_L_X14Y27/FAN_BOUNCE_S3_2 INT_L_X14Y27/IMUX_L22 INT_L_X14Y27/IMUX_L30 INT_L_X14Y27/IMUX_L46 INT_L_X14Y28/FAN_ALT2 INT_L_X14Y28/FAN_BOUNCE2 INT_L_X14Y28/IMUX_L31 INT_L_X14Y28/IMUX_L47 INT_L_X14Y28/IMUX_L7 INT_L_X14Y28/NW2END_S0_0 INT_L_X14Y28/WR1END1 INT_L_X14Y29/NW2END0 INT_R_X15Y27/IMUX8 INT_R_X15Y27/SL1END0 INT_R_X15Y28/IMUX8 INT_R_X15Y28/LOGIC_OUTS0 INT_R_X15Y28/NW2BEG0 INT_R_X15Y28/SL1BEG0 INT_R_X15Y28/WR1BEG1 INT_R_X15Y29/NW2A0 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y28/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X14Y27/INT_L.FAN_BOUNCE_S3_2->>IMUX_L22 INT_L_X14Y27/INT_L.FAN_BOUNCE_S3_2->>IMUX_L30 INT_L_X14Y27/INT_L.FAN_BOUNCE_S3_2->>IMUX_L46 INT_L_X14Y28/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X14Y28/INT_L.NW2END_S0_0->>IMUX_L31 INT_L_X14Y28/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X14Y28/INT_L.NW2END_S0_0->>IMUX_L7 INT_L_X14Y28/INT_L.WR1END1->>FAN_ALT2 INT_R_X15Y27/INT_R.SL1END0->>IMUX8 INT_R_X15Y28/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X15Y28/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X15Y28/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X15Y28/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

multiplier_16x16bit_pipelined/layer_2_w6[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w6[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX20 CLBLL_L_X14Y27/CLBLL_IMUX28 CLBLL_L_X14Y27/CLBLL_IMUX36 CLBLL_L_X14Y27/CLBLL_LL_C4 CLBLL_L_X14Y27/CLBLL_L_C2 CLBLL_L_X14Y27/CLBLL_L_D2 CLBLL_L_X14Y28/CLBLL_IMUX32 CLBLL_L_X14Y28/CLBLL_IMUX40 CLBLL_L_X14Y28/CLBLL_IMUX8 CLBLL_L_X14Y28/CLBLL_LL_A5 CLBLL_L_X14Y28/CLBLL_LL_C1 CLBLL_L_X14Y28/CLBLL_LL_D1 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y28/CLBLL_L_AQ CLBLL_R_X15Y27/CLBLL_IMUX1 CLBLL_R_X15Y27/CLBLL_LL_A3 CLBLL_R_X15Y28/CLBLL_IMUX11 CLBLL_R_X15Y28/CLBLL_LL_A4 INT_L_X14Y27/IMUX_L20 INT_L_X14Y27/IMUX_L28 INT_L_X14Y27/IMUX_L36 INT_L_X14Y27/SE2A0 INT_L_X14Y27/SR1END1 INT_L_X14Y28/ER1BEG1 INT_L_X14Y28/IMUX_L32 INT_L_X14Y28/IMUX_L40 INT_L_X14Y28/IMUX_L8 INT_L_X14Y28/LOGIC_OUTS_L0 INT_L_X14Y28/SE2BEG0 INT_L_X14Y28/SR1BEG1 INT_R_X15Y27/IMUX1 INT_R_X15Y27/SE2END0 INT_R_X15Y28/ER1END1 INT_R_X15Y28/IMUX11 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 INT_L_X14Y27/INT_L.SR1END1->>IMUX_L20 INT_L_X14Y27/INT_L.SR1END1->>IMUX_L28 INT_L_X14Y27/INT_L.SR1END1->>IMUX_L36 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>IMUX_L32 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>IMUX_L40 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X14Y28/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_R_X15Y27/INT_R.SE2END0->>IMUX1 INT_R_X15Y28/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

reg_layer_2_w6[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w7_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX33 CLBLL_L_X14Y27/CLBLL_L_C1 CLBLL_L_X14Y28/CLBLL_IMUX1 CLBLL_L_X14Y28/CLBLL_IMUX24 CLBLL_L_X14Y28/CLBLL_LL_A3 CLBLL_L_X14Y28/CLBLL_LL_B5 CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y29/CLBLL_L_AQ CLBLL_R_X15Y27/CLBLL_IMUX11 CLBLL_R_X15Y27/CLBLL_IMUX27 CLBLL_R_X15Y27/CLBLL_IMUX43 CLBLL_R_X15Y27/CLBLL_LL_A4 CLBLL_R_X15Y27/CLBLL_LL_B4 CLBLL_R_X15Y27/CLBLL_LL_D6 CLBLL_R_X15Y28/CLBLL_IMUX2 CLBLL_R_X15Y28/CLBLL_LL_A2 INT_L_X14Y27/ER1BEG1 INT_L_X14Y27/IMUX_L33 INT_L_X14Y27/NR1BEG0 INT_L_X14Y27/SS2END0 INT_L_X14Y28/IMUX_L1 INT_L_X14Y28/IMUX_L24 INT_L_X14Y28/NR1END0 INT_L_X14Y28/SS2A0 INT_L_X14Y29/LOGIC_OUTS_L0 INT_L_X14Y29/SS2BEG0 INT_R_X15Y27/ER1END1 INT_R_X15Y27/IMUX11 INT_R_X15Y27/IMUX27 INT_R_X15Y27/IMUX43 INT_R_X15Y27/NR1BEG1 INT_R_X15Y28/IMUX2 INT_R_X15Y28/NR1END1 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y29/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X14Y27/INT_L.SS2END0->>ER1BEG1 INT_L_X14Y27/INT_L.SS2END0->>IMUX_L33 INT_L_X14Y27/INT_L.SS2END0->>NR1BEG0 INT_L_X14Y28/INT_L.NR1END0->>IMUX_L1 INT_L_X14Y28/INT_L.NR1END0->>IMUX_L24 INT_L_X14Y29/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_R_X15Y27/INT_R.ER1END1->>IMUX11 INT_R_X15Y27/INT_R.ER1END1->>IMUX27 INT_R_X15Y27/INT_R.ER1END1->>IMUX43 INT_R_X15Y27/INT_R.ER1END1->>NR1BEG1 INT_R_X15Y28/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

multiplier_16x16bit_pipelined/layer_2_w7[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w7[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX23 CLBLL_L_X14Y27/CLBLL_L_C3 CLBLL_L_X14Y28/CLBLL_IMUX11 CLBLL_L_X14Y28/CLBLL_IMUX17 CLBLL_L_X14Y28/CLBLL_LL_A4 CLBLL_L_X14Y28/CLBLL_LL_B3 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y28/CLBLL_L_AMUX CLBLL_R_X15Y27/CLBLL_IMUX18 CLBLL_R_X15Y27/CLBLL_IMUX38 CLBLL_R_X15Y27/CLBLL_IMUX7 CLBLL_R_X15Y27/CLBLL_LL_A1 CLBLL_R_X15Y27/CLBLL_LL_B2 CLBLL_R_X15Y27/CLBLL_LL_D3 CLBLL_R_X15Y28/CLBLL_IMUX7 CLBLL_R_X15Y28/CLBLL_LL_A1 INT_L_X14Y27/IMUX_L23 INT_L_X14Y27/SR1END3 INT_L_X14Y28/ER1BEG3 INT_L_X14Y28/FAN_ALT5 INT_L_X14Y28/FAN_BOUNCE5 INT_L_X14Y28/IMUX_L11 INT_L_X14Y28/IMUX_L17 INT_L_X14Y28/LOGIC_OUTS_L16 INT_L_X14Y28/SR1BEG3 INT_L_X14Y28/SR1END_N3_3 INT_R_X15Y27/IMUX18 INT_R_X15Y27/IMUX38 INT_R_X15Y27/IMUX7 INT_R_X15Y27/SL1END3 INT_R_X15Y27/SR1BEG_S0 INT_R_X15Y28/ER1END3 INT_R_X15Y28/IMUX7 INT_R_X15Y28/SL1BEG3 INT_R_X15Y29/ER1END_N3_3 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X14Y27/INT_L.SR1END3->>IMUX_L23 INT_L_X14Y28/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y28/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X14Y28/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X14Y28/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X14Y28/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X14Y28/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_R_X15Y27/INT_R.SL1END3->>IMUX38 INT_R_X15Y27/INT_R.SL1END3->>IMUX7 INT_R_X15Y27/INT_R.SL1END3->>SR1BEG_S0 INT_R_X15Y27/INT_R.SR1BEG_S0->>IMUX18 INT_R_X15Y28/INT_R.ER1END3->>IMUX7 INT_R_X15Y28/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

reg_layer_2_w7[1]_i_1_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_BYP0 CLBLL_L_X14Y28/CLBLL_EL1BEG0 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS18 CLBLL_L_X14Y28/CLBLL_L_AX CLBLL_L_X14Y28/CLBLL_L_CMUX CLBLL_L_X14Y28/CLBLL_WW2A0 CLBLL_R_X13Y28/CLBLL_EL1BEG0 CLBLL_R_X13Y28/CLBLL_WW2A0 INT_L_X12Y28/ER1BEG1 INT_L_X12Y28/WW2END0 INT_L_X14Y27/EL1END_S3_0 INT_L_X14Y28/BYP_ALT0 INT_L_X14Y28/BYP_L0 INT_L_X14Y28/EL1END0 INT_L_X14Y28/LOGIC_OUTS_L18 INT_L_X14Y28/WW2BEG0 INT_R_X13Y28/EL1BEG0 INT_R_X13Y28/ER1END1 INT_R_X13Y28/WW2A0 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X12Y28/INT_L.WW2END0->>ER1BEG1 INT_L_X14Y28/INT_L.BYP_ALT0->>BYP_L0 INT_L_X14Y28/INT_L.EL1END0->>BYP_ALT0 INT_L_X14Y28/INT_L.LOGIC_OUTS_L18->>WW2BEG0 INT_R_X13Y28/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w8_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX10 CLBLL_L_X14Y27/CLBLL_IMUX34 CLBLL_L_X14Y27/CLBLL_L_A4 CLBLL_L_X14Y27/CLBLL_L_C6 CLBLL_L_X14Y28/CLBLL_IMUX18 CLBLL_L_X14Y28/CLBLL_IMUX2 CLBLL_L_X14Y28/CLBLL_LL_A2 CLBLL_L_X14Y28/CLBLL_LL_B2 CLBLL_L_X14Y29/CLBLL_IMUX27 CLBLL_L_X14Y29/CLBLL_IMUX35 CLBLL_L_X14Y29/CLBLL_IMUX43 CLBLL_L_X14Y29/CLBLL_LL_B4 CLBLL_L_X14Y29/CLBLL_LL_C6 CLBLL_L_X14Y29/CLBLL_LL_D6 CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y29/CLBLL_L_BQ CLBLL_R_X15Y27/CLBLL_IMUX17 CLBLL_R_X15Y27/CLBLL_IMUX44 CLBLL_R_X15Y27/CLBLL_LL_B3 CLBLL_R_X15Y27/CLBLL_LL_D4 INT_L_X14Y27/ER1BEG2 INT_L_X14Y27/IMUX_L10 INT_L_X14Y27/IMUX_L34 INT_L_X14Y27/SL1END1 INT_L_X14Y28/IMUX_L18 INT_L_X14Y28/IMUX_L2 INT_L_X14Y28/SL1BEG1 INT_L_X14Y28/SL1END1 INT_L_X14Y29/IMUX_L27 INT_L_X14Y29/IMUX_L35 INT_L_X14Y29/IMUX_L43 INT_L_X14Y29/LOGIC_OUTS_L1 INT_L_X14Y29/SL1BEG1 INT_R_X15Y27/ER1END2 INT_R_X15Y27/FAN_ALT5 INT_R_X15Y27/FAN_BOUNCE5 INT_R_X15Y27/IMUX17 INT_R_X15Y27/IMUX44 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X14Y27/INT_L.SL1END1->>ER1BEG2 INT_L_X14Y27/INT_L.SL1END1->>IMUX_L10 INT_L_X14Y27/INT_L.SL1END1->>IMUX_L34 INT_L_X14Y28/INT_L.SL1END1->>IMUX_L18 INT_L_X14Y28/INT_L.SL1END1->>IMUX_L2 INT_L_X14Y28/INT_L.SL1END1->>SL1BEG1 INT_L_X14Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X14Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L35 INT_L_X14Y29/INT_L.LOGIC_OUTS_L1->>IMUX_L43 INT_L_X14Y29/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X15Y27/INT_R.ER1END2->>FAN_ALT5 INT_R_X15Y27/INT_R.ER1END2->>IMUX44 INT_R_X15Y27/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X15Y27/INT_R.FAN_BOUNCE5->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

multiplier_16x16bit_pipelined/layer_2_w8[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w8[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX21 CLBLL_L_X14Y27/CLBLL_IMUX9 CLBLL_L_X14Y27/CLBLL_L_A5 CLBLL_L_X14Y27/CLBLL_L_C4 CLBLL_L_X14Y28/CLBLL_IMUX12 CLBLL_L_X14Y28/CLBLL_IMUX4 CLBLL_L_X14Y28/CLBLL_LL_A6 CLBLL_L_X14Y28/CLBLL_LL_B6 CLBLL_L_X14Y29/CLBLL_IMUX18 CLBLL_L_X14Y29/CLBLL_IMUX32 CLBLL_L_X14Y29/CLBLL_IMUX40 CLBLL_L_X14Y29/CLBLL_LL_B2 CLBLL_L_X14Y29/CLBLL_LL_C1 CLBLL_L_X14Y29/CLBLL_LL_D1 CLBLL_R_X15Y27/CLBLL_IMUX15 CLBLL_R_X15Y27/CLBLL_IMUX47 CLBLL_R_X15Y27/CLBLL_LL_B1 CLBLL_R_X15Y27/CLBLL_LL_D5 CLBLL_R_X15Y30/CLBLL_LL_AQ CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS4 INT_L_X14Y27/ER1BEG3 INT_L_X14Y27/FAN_ALT5 INT_L_X14Y27/FAN_BOUNCE5 INT_L_X14Y27/IMUX_L21 INT_L_X14Y27/IMUX_L9 INT_L_X14Y27/SR1END2 INT_L_X14Y28/IMUX_L12 INT_L_X14Y28/IMUX_L4 INT_L_X14Y28/SR1BEG2 INT_L_X14Y28/SR1END1 INT_L_X14Y29/IMUX_L18 INT_L_X14Y29/IMUX_L32 INT_L_X14Y29/IMUX_L40 INT_L_X14Y29/SR1BEG1 INT_L_X14Y29/SW2END0 INT_R_X15Y27/ER1END3 INT_R_X15Y27/IMUX15 INT_R_X15Y27/IMUX47 INT_R_X15Y28/ER1END_N3_3 INT_R_X15Y29/SW2A0 INT_R_X15Y30/LOGIC_OUTS4 INT_R_X15Y30/SW2BEG0 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y27/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y27/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X14Y27/INT_L.SR1END2->>ER1BEG3 INT_L_X14Y27/INT_L.SR1END2->>FAN_ALT5 INT_L_X14Y27/INT_L.SR1END2->>IMUX_L21 INT_L_X14Y28/INT_L.SR1END1->>IMUX_L12 INT_L_X14Y28/INT_L.SR1END1->>IMUX_L4 INT_L_X14Y28/INT_L.SR1END1->>SR1BEG2 INT_L_X14Y29/INT_L.SW2END0->>IMUX_L18 INT_L_X14Y29/INT_L.SW2END0->>IMUX_L32 INT_L_X14Y29/INT_L.SW2END0->>IMUX_L40 INT_L_X14Y29/INT_L.SW2END0->>SR1BEG1 INT_R_X15Y27/INT_R.ER1END3->>IMUX15 INT_R_X15Y27/INT_R.ER1END3->>IMUX47 INT_R_X15Y30/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

multiplier_16x16bit_pipelined/layer_2_w8[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/reg_layer_2_w9_reg_n_0_[0] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX3 CLBLL_L_X14Y27/CLBLL_L_A2 CLBLL_L_X14Y29/CLBLL_IMUX12 CLBLL_L_X14Y29/CLBLL_IMUX29 CLBLL_L_X14Y29/CLBLL_IMUX42 CLBLL_L_X14Y29/CLBLL_IMUX47 CLBLL_L_X14Y29/CLBLL_LL_B6 CLBLL_L_X14Y29/CLBLL_LL_C2 CLBLL_L_X14Y29/CLBLL_LL_D5 CLBLL_L_X14Y29/CLBLL_L_D6 CLBLL_R_X15Y30/CLBLL_LL_BQ CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS5 INT_L_X14Y27/IMUX_L3 INT_L_X14Y27/SS2END1 INT_L_X14Y28/SS2A1 INT_L_X14Y29/BYP_ALT5 INT_L_X14Y29/BYP_BOUNCE5 INT_L_X14Y29/IMUX_L12 INT_L_X14Y29/IMUX_L29 INT_L_X14Y29/IMUX_L42 INT_L_X14Y29/IMUX_L47 INT_L_X14Y29/SS2BEG1 INT_L_X14Y29/SW2END1 INT_R_X15Y29/SW2A1 INT_R_X15Y30/LOGIC_OUTS5 INT_R_X15Y30/SW2BEG1 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X15Y30/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X14Y27/INT_L.SS2END1->>IMUX_L3 INT_L_X14Y29/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X14Y29/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X14Y29/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X14Y29/INT_L.SW2END1->>BYP_ALT5 INT_L_X14Y29/INT_L.SW2END1->>IMUX_L12 INT_L_X14Y29/INT_L.SW2END1->>IMUX_L42 INT_L_X14Y29/INT_L.SW2END1->>SS2BEG1 INT_R_X15Y30/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w9[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multiplier_16x16bit_pipelined/layer_3_w9[1] - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX0 CLBLL_L_X14Y27/CLBLL_L_A3 CLBLL_L_X14Y27/CLBLL_SE2A0 CLBLL_L_X14Y28/CLBLL_SW2A0 CLBLL_L_X14Y29/CLBLL_IMUX15 CLBLL_L_X14Y29/CLBLL_IMUX31 CLBLL_L_X14Y29/CLBLL_IMUX39 CLBLL_L_X14Y29/CLBLL_IMUX45 CLBLL_L_X14Y29/CLBLL_LL_B1 CLBLL_L_X14Y29/CLBLL_LL_C5 CLBLL_L_X14Y29/CLBLL_LL_D2 CLBLL_L_X14Y29/CLBLL_L_D3 CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS2 CLBLL_L_X14Y30/CLBLL_L_CQ CLBLL_R_X13Y27/CLBLL_SE2A0 CLBLL_R_X13Y28/CLBLL_SW2A0 INT_L_X14Y27/IMUX_L0 INT_L_X14Y27/SE2END0 INT_L_X14Y28/SW2A0 INT_L_X14Y29/FAN_ALT3 INT_L_X14Y29/FAN_BOUNCE3 INT_L_X14Y29/IMUX_L15 INT_L_X14Y29/IMUX_L31 INT_L_X14Y29/IMUX_L39 INT_L_X14Y29/IMUX_L45 INT_L_X14Y29/SR1BEG_S0 INT_L_X14Y29/SR1END3 INT_L_X14Y29/SW2BEG0 INT_L_X14Y30/LOGIC_OUTS_L2 INT_L_X14Y30/SR1BEG3 INT_L_X14Y30/SR1END_N3_3 INT_R_X13Y27/SE2A0 INT_R_X13Y28/SE2BEG0 INT_R_X13Y28/SW2END0 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X14Y27/INT_L.SE2END0->>IMUX_L0 INT_L_X14Y29/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y29/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X14Y29/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X14Y29/INT_L.SR1END3->>FAN_ALT3 INT_L_X14Y29/INT_L.SR1END3->>IMUX_L15 INT_L_X14Y29/INT_L.SR1END3->>IMUX_L31 INT_L_X14Y29/INT_L.SR1END3->>IMUX_L39 INT_L_X14Y29/INT_L.SR1END3->>SR1BEG_S0 INT_L_X14Y30/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_R_X13Y28/INT_R.SW2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

multiplier_16x16bit_pipelined/layer_2_w9[1] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_ack_INST_0_i_2_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_ER1BEG2 CLBLL_L_X14Y20/CLBLL_IMUX37 CLBLL_L_X14Y20/CLBLL_L_D4 CLBLL_R_X13Y20/CLBLL_ER1BEG2 CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y20/CLBLL_L_B INT_L_X14Y20/ER1END2 INT_L_X14Y20/IMUX_L37 INT_R_X13Y20/ER1BEG2 INT_R_X13Y20/LOGIC_OUTS9 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y20/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y20/INT_L.ER1END2->>IMUX_L37 INT_R_X13Y20/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wack_reg_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX9 CLBLL_L_X12Y18/CLBLL_L_A5 CLBLL_L_X14Y18/CLBLL_SW2A1 CLBLL_L_X14Y19/CLBLL_IMUX10 CLBLL_L_X14Y19/CLBLL_IMUX34 CLBLL_L_X14Y19/CLBLL_IMUX43 CLBLL_L_X14Y19/CLBLL_LL_D6 CLBLL_L_X14Y19/CLBLL_L_A4 CLBLL_L_X14Y19/CLBLL_L_C6 CLBLL_L_X14Y20/CLBLL_IMUX13 CLBLL_L_X14Y20/CLBLL_IMUX3 CLBLL_L_X14Y20/CLBLL_IMUX39 CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y20/CLBLL_L_A2 CLBLL_L_X14Y20/CLBLL_L_B6 CLBLL_L_X14Y20/CLBLL_L_BQ CLBLL_L_X14Y20/CLBLL_L_D3 CLBLL_R_X13Y18/CLBLL_IMUX4 CLBLL_R_X13Y18/CLBLL_LL_A6 CLBLL_R_X13Y18/CLBLL_SW2A1 INT_L_X12Y18/IMUX_L9 INT_L_X12Y18/WL1END0 INT_L_X14Y18/SW2A1 INT_L_X14Y19/IMUX_L10 INT_L_X14Y19/IMUX_L34 INT_L_X14Y19/IMUX_L43 INT_L_X14Y19/SL1END1 INT_L_X14Y19/SW2BEG1 INT_L_X14Y20/BYP_ALT5 INT_L_X14Y20/BYP_BOUNCE5 INT_L_X14Y20/IMUX_L13 INT_L_X14Y20/IMUX_L3 INT_L_X14Y20/IMUX_L39 INT_L_X14Y20/LOGIC_OUTS_L1 INT_L_X14Y20/SL1BEG1 INT_R_X13Y18/IMUX4 INT_R_X13Y18/SW2END1 INT_R_X13Y18/WL1BEG0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y20/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X12Y18/INT_L.WL1END0->>IMUX_L9 INT_L_X14Y19/INT_L.SL1END1->>IMUX_L10 INT_L_X14Y19/INT_L.SL1END1->>IMUX_L34 INT_L_X14Y19/INT_L.SL1END1->>IMUX_L43 INT_L_X14Y19/INT_L.SL1END1->>SW2BEG1 INT_L_X14Y20/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X14Y20/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X14Y20/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X14Y20/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 INT_L_X14Y20/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X14Y20/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X13Y18/INT_R.SW2END1->>IMUX4 INT_R_X13Y18/INT_R.SW2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

o_wb_ack_INST_0_i_3_n_0 - 
wires: CLBLL_L_X16Y8/CLBLL_LOGIC_OUTS8 CLBLL_L_X16Y8/CLBLL_L_A CLBLL_R_X17Y21/CLBLL_IMUX17 CLBLL_R_X17Y21/CLBLL_LL_B3 INT_L_X16Y10/NN6B0 INT_L_X16Y11/NN6C0 INT_L_X16Y12/NN6D0 INT_L_X16Y13/NN6E0 INT_L_X16Y13/NN6END_S1_0 INT_L_X16Y14/NN6BEG0 INT_L_X16Y14/NN6END0 INT_L_X16Y15/NN6A0 INT_L_X16Y16/NN6B0 INT_L_X16Y17/NN6C0 INT_L_X16Y18/NN6D0 INT_L_X16Y19/NN6E0 INT_L_X16Y19/NN6END_S1_0 INT_L_X16Y20/NE2BEG0 INT_L_X16Y20/NN6END0 INT_L_X16Y21/NE2A0 INT_L_X16Y8/LOGIC_OUTS_L8 INT_L_X16Y8/NN6BEG0 INT_L_X16Y9/NN6A0 INT_R_X17Y20/NE2END_S3_0 INT_R_X17Y21/IMUX17 INT_R_X17Y21/NE2END0 
pips: CLBLL_L_X16Y8/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X17Y21/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X16Y14/INT_L.NN6END0->>NN6BEG0 INT_L_X16Y20/INT_L.NN6END0->>NE2BEG0 INT_L_X16Y8/INT_L.LOGIC_OUTS_L8->>NN6BEG0 INT_R_X17Y21/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rla_reg_n_0 - 
wires: CLBLL_R_X13Y19/CLBLL_IMUX0 CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y19/CLBLL_L_A3 CLBLL_R_X13Y19/CLBLL_L_AQ CLBLL_R_X13Y20/CLBLL_IMUX16 CLBLL_R_X13Y20/CLBLL_L_B3 INT_R_X13Y19/IMUX0 INT_R_X13Y19/LOGIC_OUTS0 INT_R_X13Y19/NR1BEG0 INT_R_X13Y20/IMUX16 INT_R_X13Y20/NR1END0 
pips: CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X13Y19/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X13Y19/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X13Y20/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[0]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X11Y23/CLBLM_IMUX19 CLBLM_R_X11Y23/CLBLM_L_B2 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y24/CLBLM_L_A INT_R_X11Y23/IMUX19 INT_R_X11Y23/SR1END1 INT_R_X11Y24/LOGIC_OUTS8 INT_R_X11Y24/SR1BEG1 
pips: CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y24/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y23/INT_R.SR1END1->>IMUX19 INT_R_X11Y24/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[0]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y23/CLBLL_L_C CLBLL_L_X12Y23/CLBLL_WR1END3 CLBLM_R_X11Y23/CLBLM_IMUX14 CLBLM_R_X11Y23/CLBLM_L_B1 CLBLM_R_X11Y23/CLBLM_WR1END3 INT_L_X12Y23/LOGIC_OUTS_L10 INT_L_X12Y23/WR1BEG3 INT_R_X11Y23/IMUX14 INT_R_X11Y23/WR1END3 VBRK_X34Y24/VBRK_WR1END3 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X12Y23/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X11Y23/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[0]_INST_0_i_3_n_0 - 
wires: CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y22/CLBLM_L_C CLBLM_R_X11Y23/CLBLM_IMUX26 CLBLM_R_X11Y23/CLBLM_L_B4 INT_R_X11Y22/LOGIC_OUTS10 INT_R_X11Y22/NL1BEG1 INT_R_X11Y23/IMUX26 INT_R_X11Y23/NL1END1 
pips: CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X11Y22/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X11Y23/INT_R.NL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[0] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX44 CLBLL_L_X12Y24/CLBLL_LL_D4 CLBLL_L_X12Y24/CLBLL_WL1END1 CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS0 CLBLL_L_X14Y24/CLBLL_L_AQ CLBLL_L_X14Y25/CLBLL_NW2A0 CLBLL_R_X13Y25/CLBLL_NW2A0 CLBLM_R_X11Y24/CLBLM_IMUX3 CLBLM_R_X11Y24/CLBLM_L_A2 CLBLM_R_X11Y24/CLBLM_WL1END1 HCLK_L_X40Y26/HCLK_NW2A0 HCLK_R_X37Y26/HCLK_NW2END_S0_0 INT_L_X12Y24/IMUX_L44 INT_L_X12Y24/WL1BEG1 INT_L_X12Y24/WL1END2 INT_L_X14Y24/LOGIC_OUTS_L0 INT_L_X14Y24/NW2BEG0 INT_L_X14Y25/NW2A0 INT_R_X11Y24/IMUX3 INT_R_X11Y24/WL1END1 INT_R_X13Y24/NW2END_S0_0 INT_R_X13Y24/WL1BEG2 INT_R_X13Y25/NW2END0 VBRK_X34Y25/VBRK_WL1END1 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X12Y24/INT_L.WL1END2->>IMUX_L44 INT_L_X12Y24/INT_L.WL1END2->>WL1BEG1 INT_L_X14Y24/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X11Y24/INT_R.WL1END1->>IMUX3 INT_R_X13Y24/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

of_reg_n_0_[0] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX0 CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y19/CLBLL_L_A3 CLBLL_L_X12Y19/CLBLL_L_AQ CLBLL_L_X12Y19/CLBLL_NW4A0 CLBLM_R_X11Y19/CLBLM_NW4A0 CLBLM_R_X11Y22/CLBLM_IMUX23 CLBLM_R_X11Y22/CLBLM_L_C3 INT_L_X10Y22/EL1BEG3 INT_L_X10Y22/NW6END_S0_0 INT_L_X10Y23/EL1BEG_N3 INT_L_X10Y23/NW6END0 INT_L_X12Y19/IMUX_L0 INT_L_X12Y19/LOGIC_OUTS_L0 INT_L_X12Y19/NW6BEG0 INT_R_X11Y19/NW6A0 INT_R_X11Y20/NW6B0 INT_R_X11Y21/NW6C0 INT_R_X11Y22/EL1END3 INT_R_X11Y22/IMUX23 INT_R_X11Y22/NW6D0 INT_R_X11Y23/NW6E0 VBRK_X34Y20/VBRK_NW4A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X10Y23/INT_L.NW6END0->>EL1BEG_N3 INT_L_X12Y19/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X12Y19/INT_L.LOGIC_OUTS_L0->>NW6BEG0 INT_R_X11Y22/INT_R.EL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[10]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX32 CLBLL_L_X16Y24/CLBLL_LL_C1 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS9 CLBLL_L_X16Y24/CLBLL_L_B INT_L_X16Y23/FAN_BOUNCE_S3_2 INT_L_X16Y24/FAN_ALT2 INT_L_X16Y24/FAN_BOUNCE2 INT_L_X16Y24/IMUX_L32 INT_L_X16Y24/LOGIC_OUTS_L9 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X16Y24/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X16Y24/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X16Y24/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[10]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_LL_C CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y25/CLBLL_EE4A2 CLBLL_L_X16Y24/CLBLL_IMUX28 CLBLL_L_X16Y24/CLBLL_LL_C4 CLBLL_L_X16Y25/CLBLL_EE4C2 CLBLL_R_X13Y25/CLBLL_EE4A2 CLBLL_R_X15Y25/CLBLL_EE4C2 HCLK_L_X36Y26/HCLK_NN2A2 HCLK_L_X44Y26/HCLK_SL1END2 INT_L_X12Y23/LOGIC_OUTS_L14 INT_L_X12Y23/NN2BEG2 INT_L_X12Y24/NN2A2 INT_L_X12Y25/EE4BEG2 INT_L_X12Y25/NN2END2 INT_L_X14Y25/EE4B2 INT_L_X16Y24/IMUX_L28 INT_L_X16Y24/SL1END2 INT_L_X16Y25/EE4END2 INT_L_X16Y25/SL1BEG2 INT_R_X13Y25/EE4A2 INT_R_X15Y25/EE4C2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X12Y23/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X12Y25/INT_L.NN2END2->>EE4BEG2 INT_L_X16Y24/INT_L.SL1END2->>IMUX_L28 INT_L_X16Y25/INT_L.EE4END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[10]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX29 CLBLL_L_X16Y24/CLBLL_LL_C2 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS10 CLBLL_L_X16Y24/CLBLL_L_C INT_L_X16Y24/IMUX_L29 INT_L_X16Y24/LOGIC_OUTS_L10 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X16Y24/INT_L.LOGIC_OUTS_L10->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[10] - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX16 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS0 CLBLL_L_X16Y24/CLBLL_L_AQ CLBLL_L_X16Y24/CLBLL_L_B3 CLBLL_R_X17Y24/CLBLL_IMUX26 CLBLL_R_X17Y24/CLBLL_L_B4 INT_L_X16Y24/ER1BEG1 INT_L_X16Y24/IMUX_L16 INT_L_X16Y24/LOGIC_OUTS_L0 INT_R_X17Y24/ER1END1 INT_R_X17Y24/IMUX26 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X16Y24/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X16Y24/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_R_X17Y24/INT_R.ER1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[11]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y19/CLBLL_L_B CLBLL_R_X15Y19/CLBLL_IMUX5 CLBLL_R_X15Y19/CLBLL_L_A6 INT_L_X14Y19/ER1BEG2 INT_L_X14Y19/LOGIC_OUTS_L9 INT_R_X15Y19/ER1END2 INT_R_X15Y19/IMUX5 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X14Y19/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X15Y19/INT_R.ER1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[11]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X15Y19/CLBLL_IMUX10 CLBLL_R_X15Y19/CLBLL_L_A4 CLBLL_R_X15Y21/CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y21/CLBLL_L_D INT_R_X15Y19/IMUX10 INT_R_X15Y19/SS2END0 INT_R_X15Y20/SS2A0 INT_R_X15Y21/LOGIC_OUTS11 INT_R_X15Y21/SR1BEG_S0 INT_R_X15Y21/SS2BEG0 
pips: CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y21/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X15Y19/INT_R.SS2END0->>IMUX10 INT_R_X15Y21/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X15Y21/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[11]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X16Y19/CLBLL_SW2A2 CLBLL_L_X16Y22/CLBLL_LL_C CLBLL_L_X16Y22/CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y19/CLBLL_IMUX6 CLBLL_R_X15Y19/CLBLL_L_A1 CLBLL_R_X15Y19/CLBLL_SW2A2 INT_L_X16Y19/SW2A2 INT_L_X16Y20/SS2END2 INT_L_X16Y20/SW2BEG2 INT_L_X16Y21/SS2A2 INT_L_X16Y22/LOGIC_OUTS_L14 INT_L_X16Y22/SS2BEG2 INT_R_X15Y19/IMUX6 INT_R_X15Y19/SW2END2 
pips: CLBLL_L_X16Y22/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y19/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X16Y20/INT_L.SS2END2->>SW2BEG2 INT_L_X16Y22/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X15Y19/INT_R.SW2END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[11] - 
wires: CLBLL_L_X14Y23/CLBLL_ER1BEG2 CLBLL_L_X14Y23/CLBLL_IMUX44 CLBLL_L_X14Y23/CLBLL_LL_D4 CLBLL_L_X14Y23/CLBLL_WW2END1 CLBLL_L_X16Y22/CLBLL_IMUX35 CLBLL_L_X16Y22/CLBLL_LL_C6 CLBLL_L_X16Y23/CLBLL_SW2A1 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS1 CLBLL_L_X16Y24/CLBLL_L_BQ CLBLL_R_X13Y23/CLBLL_ER1BEG2 CLBLL_R_X13Y23/CLBLL_WW2END1 CLBLL_R_X15Y23/CLBLL_SW2A1 INT_L_X14Y23/ER1END2 INT_L_X14Y23/IMUX_L44 INT_L_X14Y23/WW2A1 INT_L_X16Y22/IMUX_L35 INT_L_X16Y22/SS2END1 INT_L_X16Y23/SS2A1 INT_L_X16Y23/SW2A1 INT_L_X16Y24/LOGIC_OUTS_L1 INT_L_X16Y24/SS2BEG1 INT_L_X16Y24/SW2BEG1 INT_R_X13Y23/ER1BEG2 INT_R_X13Y23/WW2END1 INT_R_X15Y23/SW2END1 INT_R_X15Y23/WW2BEG1 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X16Y22/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X14Y23/INT_L.ER1END2->>IMUX_L44 INT_L_X16Y22/INT_L.SS2END1->>IMUX_L35 INT_L_X16Y24/INT_L.LOGIC_OUTS_L1->>SS2BEG1 INT_L_X16Y24/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X13Y23/INT_R.WW2END1->>ER1BEG2 INT_R_X15Y23/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[12]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_WW2END3 CLBLL_R_X13Y22/CLBLL_IMUX17 CLBLL_R_X13Y22/CLBLL_LL_B3 CLBLL_R_X13Y22/CLBLL_WW2END3 CLBLL_R_X15Y22/CLBLL_LL_D CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS15 INT_L_X14Y22/WW2A3 INT_R_X13Y22/IMUX17 INT_R_X13Y22/SR1BEG_S0 INT_R_X13Y22/WW2END3 INT_R_X13Y23/WW2END_N0_3 INT_R_X15Y22/LOGIC_OUTS15 INT_R_X15Y22/WW2BEG3 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X13Y22/INT_R.SR1BEG_S0->>IMUX17 INT_R_X13Y22/INT_R.WW2END3->>SR1BEG_S0 INT_R_X15Y22/INT_R.LOGIC_OUTS15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[12]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y22/CLBLL_LL_C CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y22/CLBLL_IMUX27 CLBLL_R_X13Y22/CLBLL_LL_B4 INT_L_X12Y22/ER1BEG3 INT_L_X12Y22/LOGIC_OUTS_L14 INT_R_X13Y22/ER1END3 INT_R_X13Y22/FAN_ALT3 INT_R_X13Y22/FAN_BOUNCE3 INT_R_X13Y22/IMUX27 INT_R_X13Y23/ER1END_N3_3 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X12Y22/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_R_X13Y22/INT_R.ER1END3->>FAN_ALT3 INT_R_X13Y22/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y22/INT_R.FAN_BOUNCE3->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[12]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X13Y22/CLBLL_IMUX12 CLBLL_R_X13Y22/CLBLL_LL_B6 CLBLL_R_X13Y22/CLBLL_LL_C CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS14 INT_R_X13Y22/IMUX12 INT_R_X13Y22/LOGIC_OUTS14 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y22/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y22/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[12] - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX25 CLBLL_L_X14Y22/CLBLL_L_B5 CLBLL_R_X15Y22/CLBLL_IMUX44 CLBLL_R_X15Y22/CLBLL_LL_D4 CLBLL_R_X15Y23/CLBLL_LL_AQ CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS4 INT_L_X14Y22/IMUX_L25 INT_L_X14Y22/WL1END0 INT_R_X15Y22/IMUX44 INT_R_X15Y22/SR1END1 INT_R_X15Y22/WL1BEG0 INT_R_X15Y23/LOGIC_OUTS4 INT_R_X15Y23/SR1BEG1 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X14Y22/INT_L.WL1END0->>IMUX_L25 INT_R_X15Y22/INT_R.SR1END1->>IMUX44 INT_R_X15Y22/INT_R.SR1END1->>WL1BEG0 INT_R_X15Y23/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[13]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X13Y23/CLBLL_LL_D CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y25/CLBLL_IMUX7 CLBLL_R_X13Y25/CLBLL_LL_A1 HCLK_R_X37Y26/HCLK_NN2A3 INT_R_X13Y23/LOGIC_OUTS15 INT_R_X13Y23/NN2BEG3 INT_R_X13Y24/NN2A3 INT_R_X13Y25/IMUX7 INT_R_X13Y25/NN2END3 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X13Y23/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X13Y25/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[13]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X13Y25/CLBLL_IMUX11 CLBLL_R_X13Y25/CLBLL_LL_A4 CLBLL_R_X13Y25/CLBLL_LL_B CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS13 INT_R_X13Y25/IMUX11 INT_R_X13Y25/LOGIC_OUTS13 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y25/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[13]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X13Y25/CLBLL_IMUX1 CLBLL_R_X13Y25/CLBLL_LL_A3 CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y25/CLBLL_L_C CLBLL_R_X13Y25/CLBLL_L_CMUX INT_R_X13Y25/IMUX1 INT_R_X13Y25/LOGIC_OUTS18 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y25/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X13Y25/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X13Y25/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[13] - 
wires: CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS1 CLBLL_L_X14Y24/CLBLL_L_BQ CLBLL_L_X14Y25/CLBLL_NW2A1 CLBLL_R_X13Y25/CLBLL_IMUX23 CLBLL_R_X13Y25/CLBLL_L_C3 CLBLL_R_X13Y25/CLBLL_NW2A1 CLBLL_R_X13Y26/CLBLL_IMUX30 CLBLL_R_X13Y26/CLBLL_L_C5 HCLK_L_X40Y26/HCLK_NW2A1 INT_L_X14Y24/LOGIC_OUTS_L1 INT_L_X14Y24/NW2BEG1 INT_L_X14Y25/NW2A1 INT_R_X13Y25/IMUX23 INT_R_X13Y25/NL1BEG0 INT_R_X13Y25/NL1END_S3_0 INT_R_X13Y25/NW2END1 INT_R_X13Y26/IMUX30 INT_R_X13Y26/NL1BEG_N3 INT_R_X13Y26/NL1END0 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X13Y25/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y24/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X13Y25/INT_R.NL1END_S3_0->>IMUX23 INT_R_X13Y25/INT_R.NW2END1->>NL1BEG0 INT_R_X13Y26/INT_R.NL1BEG_N3->>IMUX30 INT_R_X13Y26/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[14]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y25/CLBLL_L_C CLBLL_L_X12Y25/CLBLL_WR1END3 CLBLM_R_X11Y25/CLBLM_IMUX23 CLBLM_R_X11Y25/CLBLM_L_C3 CLBLM_R_X11Y25/CLBLM_WR1END3 INT_L_X12Y25/LOGIC_OUTS_L10 INT_L_X12Y25/WR1BEG3 INT_R_X11Y25/IMUX23 INT_R_X11Y25/WR1END3 VBRK_X34Y27/VBRK_WR1END3 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X12Y25/INT_L.LOGIC_OUTS_L10->>WR1BEG3 INT_R_X11Y25/INT_R.WR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[14]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y23/CLBLM_L_C CLBLM_R_X11Y25/CLBLM_IMUX20 CLBLM_R_X11Y25/CLBLM_L_C2 HCLK_R_X32Y26/HCLK_NN2A2 INT_R_X11Y23/LOGIC_OUTS10 INT_R_X11Y23/NN2BEG2 INT_R_X11Y24/NN2A2 INT_R_X11Y25/IMUX20 INT_R_X11Y25/NN2END2 
pips: CLBLM_R_X11Y23/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X11Y23/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X11Y25/INT_R.NN2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[14]_INST_0_i_3_n_0 - 
wires: CLBLM_R_X11Y25/CLBLM_IMUX34 CLBLM_R_X11Y25/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y25/CLBLM_L_C6 CLBLM_R_X11Y25/CLBLM_L_D INT_R_X11Y25/IMUX34 INT_R_X11Y25/LOGIC_OUTS11 INT_R_X11Y25/SR1BEG_S0 
pips: CLBLM_R_X11Y25/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y25/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y25/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X11Y25/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[14] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX30 CLBLL_L_X12Y25/CLBLL_L_C5 CLBLL_L_X12Y26/CLBLL_IMUX3 CLBLL_L_X12Y26/CLBLL_L_A2 CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS2 CLBLL_L_X14Y24/CLBLL_L_CQ CLBLL_L_X14Y24/CLBLL_WR1END3 CLBLL_R_X13Y24/CLBLL_WR1END3 HCLK_R_X37Y26/HCLK_NW2A3 INT_L_X12Y25/IMUX_L30 INT_L_X12Y25/NL1BEG2 INT_L_X12Y25/NW2END3 INT_L_X12Y26/IMUX_L3 INT_L_X12Y26/NL1END2 INT_L_X14Y24/LOGIC_OUTS_L2 INT_L_X14Y24/WR1BEG3 INT_R_X13Y24/NW2BEG3 INT_R_X13Y24/WR1END3 INT_R_X13Y25/NW2A3 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X12Y25/INT_L.NW2END3->>IMUX_L30 INT_L_X12Y25/INT_L.NW2END3->>NL1BEG2 INT_L_X12Y26/INT_L.NL1END2->>IMUX_L3 INT_L_X14Y24/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_R_X13Y24/INT_R.WR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[31]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX32 CLBLL_L_X12Y20/CLBLL_LL_C1 CLBLL_L_X12Y20/CLBLL_WL1END3 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y21/CLBLL_L_A CLBLL_L_X12Y22/CLBLL_EE2BEG2 CLBLL_L_X12Y22/CLBLL_IMUX45 CLBLL_L_X12Y22/CLBLL_LL_D2 CLBLL_L_X12Y23/CLBLL_IMUX37 CLBLL_L_X12Y23/CLBLL_IMUX47 CLBLL_L_X12Y23/CLBLL_LL_D5 CLBLL_L_X12Y23/CLBLL_L_D4 CLBLL_L_X12Y23/CLBLL_WR1END0 CLBLL_R_X13Y19/CLBLL_IMUX45 CLBLL_R_X13Y19/CLBLL_LL_D2 CLBLL_R_X13Y20/CLBLL_IMUX31 CLBLL_R_X13Y20/CLBLL_IMUX33 CLBLL_R_X13Y20/CLBLL_LL_C5 CLBLL_R_X13Y20/CLBLL_L_C1 CLBLL_R_X13Y21/CLBLL_IMUX32 CLBLL_R_X13Y21/CLBLL_LL_C1 CLBLL_R_X13Y22/CLBLL_IMUX45 CLBLL_R_X13Y22/CLBLL_LL_D2 CLBLM_L_X10Y19/CLBLM_IMUX47 CLBLM_L_X10Y19/CLBLM_M_D5 CLBLM_L_X10Y20/CLBLM_IMUX24 CLBLM_L_X10Y20/CLBLM_IMUX28 CLBLM_L_X10Y20/CLBLM_M_B5 CLBLM_L_X10Y20/CLBLM_M_C4 CLBLM_L_X10Y21/CLBLM_IMUX12 CLBLM_L_X10Y21/CLBLM_IMUX35 CLBLM_L_X10Y21/CLBLM_M_B6 CLBLM_L_X10Y21/CLBLM_M_C6 CLBLM_L_X10Y24/CLBLM_IMUX14 CLBLM_L_X10Y24/CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_IMUX19 CLBLM_R_X11Y20/CLBLM_IMUX23 CLBLM_R_X11Y20/CLBLM_IMUX31 CLBLM_R_X11Y20/CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_L_C3 CLBLM_R_X11Y20/CLBLM_M_C5 CLBLM_R_X11Y20/CLBLM_WL1END3 CLBLM_R_X11Y21/CLBLM_IMUX10 CLBLM_R_X11Y21/CLBLM_L_A4 CLBLM_R_X11Y22/CLBLM_EE2BEG2 CLBLM_R_X11Y22/CLBLM_IMUX36 CLBLM_R_X11Y22/CLBLM_L_D2 CLBLM_R_X11Y23/CLBLM_IMUX46 CLBLM_R_X11Y23/CLBLM_L_D5 CLBLM_R_X11Y23/CLBLM_WR1END0 INT_L_X10Y19/IMUX_L47 INT_L_X10Y19/SR1END3 INT_L_X10Y20/IMUX_L24 INT_L_X10Y20/IMUX_L28 INT_L_X10Y20/NL1BEG2 INT_L_X10Y20/SR1BEG3 INT_L_X10Y20/SR1END_N3_3 INT_L_X10Y20/WL1END2 INT_L_X10Y21/EL1BEG1 INT_L_X10Y21/IMUX_L12 INT_L_X10Y21/IMUX_L35 INT_L_X10Y21/NE2BEG2 INT_L_X10Y21/NL1END2 INT_L_X10Y22/NE2A2 INT_L_X10Y24/IMUX_L14 INT_L_X10Y24/NW2END3 INT_L_X12Y20/IMUX_L32 INT_L_X12Y20/SE2A0 INT_L_X12Y20/SL1END0 INT_L_X12Y20/WL1BEG3 INT_L_X12Y21/LOGIC_OUTS_L8 INT_L_X12Y21/SE2BEG0 INT_L_X12Y21/SL1BEG0 INT_L_X12Y21/WL1BEG_N3 INT_L_X12Y22/EE2A2 INT_L_X12Y22/IMUX_L45 INT_L_X12Y22/NL1BEG2 INT_L_X12Y22/WR1BEG_S0 INT_L_X12Y22/WR1END3 INT_L_X12Y23/BYP_ALT5 INT_L_X12Y23/BYP_BOUNCE5 INT_L_X12Y23/IMUX_L37 INT_L_X12Y23/IMUX_L47 INT_L_X12Y23/NL1END2 INT_L_X12Y23/WR1BEG0 INT_R_X11Y20/FAN_ALT3 INT_R_X11Y20/FAN_BOUNCE3 INT_R_X11Y20/IMUX19 INT_R_X11Y20/IMUX23 INT_R_X11Y20/IMUX31 INT_R_X11Y20/WL1BEG2 INT_R_X11Y20/WL1END3 INT_R_X11Y21/EL1END1 INT_R_X11Y21/IMUX10 INT_R_X11Y21/WL1END_N1_3 INT_R_X11Y22/EE2BEG2 INT_R_X11Y22/IMUX36 INT_R_X11Y22/NE2END2 INT_R_X11Y22/WR1END_S1_0 INT_R_X11Y23/IMUX46 INT_R_X11Y23/NL1BEG_N3 INT_R_X11Y23/NW2BEG3 INT_R_X11Y23/WR1END0 INT_R_X11Y24/NW2A3 INT_R_X13Y19/FAN_BOUNCE_S3_4 INT_R_X13Y19/IMUX45 INT_R_X13Y20/BYP_ALT1 INT_R_X13Y20/BYP_BOUNCE1 INT_R_X13Y20/FAN_ALT4 INT_R_X13Y20/FAN_BOUNCE4 INT_R_X13Y20/GFAN1 INT_R_X13Y20/IMUX31 INT_R_X13Y20/IMUX33 INT_R_X13Y20/NR1BEG0 INT_R_X13Y20/SE2END0 INT_R_X13Y21/IMUX32 INT_R_X13Y21/NR1END0 INT_R_X13Y22/EE2END2 INT_R_X13Y22/IMUX45 INT_R_X13Y22/WR1BEG3 VBRK_X34Y21/VBRK_WL1END3 VBRK_X34Y23/VBRK_EE2BEG2 VBRK_X34Y24/VBRK_WR1END0 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X10Y19/INT_L.SR1END3->>IMUX_L47 INT_L_X10Y20/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X10Y20/INT_L.WL1END2->>IMUX_L28 INT_L_X10Y20/INT_L.WL1END2->>NL1BEG2 INT_L_X10Y20/INT_L.WL1END2->>SR1BEG3 INT_L_X10Y21/INT_L.NL1END2->>EL1BEG1 INT_L_X10Y21/INT_L.NL1END2->>IMUX_L12 INT_L_X10Y21/INT_L.NL1END2->>IMUX_L35 INT_L_X10Y21/INT_L.NL1END2->>NE2BEG2 INT_L_X10Y24/INT_L.NW2END3->>IMUX_L14 INT_L_X12Y20/INT_L.SL1END0->>IMUX_L32 INT_L_X12Y21/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X12Y21/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_L_X12Y21/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_L_X12Y22/INT_L.WR1END3->>IMUX_L45 INT_L_X12Y22/INT_L.WR1END3->>NL1BEG2 INT_L_X12Y22/INT_L.WR1END3->>WR1BEG_S0 INT_L_X12Y23/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X12Y23/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X12Y23/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X12Y23/INT_L.NL1END2->>BYP_ALT5 INT_R_X11Y20/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y20/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X11Y20/INT_R.WL1END3->>FAN_ALT3 INT_R_X11Y20/INT_R.WL1END3->>IMUX23 INT_R_X11Y20/INT_R.WL1END3->>IMUX31 INT_R_X11Y20/INT_R.WL1END3->>WL1BEG2 INT_R_X11Y21/INT_R.EL1END1->>IMUX10 INT_R_X11Y22/INT_R.NE2END2->>EE2BEG2 INT_R_X11Y22/INT_R.NE2END2->>IMUX36 INT_R_X11Y23/INT_R.NL1BEG_N3->>IMUX46 INT_R_X11Y23/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X11Y23/INT_R.WR1END0->>NL1BEG_N3 INT_R_X13Y19/INT_R.FAN_BOUNCE_S3_4->>IMUX45 INT_R_X13Y20/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y20/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X13Y20/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X13Y20/INT_R.GFAN1->>IMUX31 INT_R_X13Y20/INT_R.SE2END0->>BYP_ALT1 INT_R_X13Y20/INT_R.SE2END0->>FAN_ALT4 INT_R_X13Y20/INT_R.SE2END0->>IMUX33 INT_R_X13Y20/INT_R.SE2END0->>NR1BEG0 INT_R_X13Y21/INT_R.NR1END0->>IMUX32 INT_R_X13Y22/INT_R.EE2END2->>IMUX45 INT_R_X13Y22/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

o_wb_data[31]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_WW2END1 CLBLL_L_X12Y20/CLBLL_IMUX28 CLBLL_L_X12Y20/CLBLL_LL_C4 CLBLL_L_X12Y20/CLBLL_WW2A0 CLBLL_L_X12Y22/CLBLL_IMUX38 CLBLL_L_X12Y22/CLBLL_LL_D3 CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS18 CLBLL_L_X12Y22/CLBLL_L_CMUX CLBLL_L_X12Y22/CLBLL_WR1END1 CLBLL_R_X13Y19/CLBLL_IMUX43 CLBLL_R_X13Y19/CLBLL_LL_D6 CLBLL_R_X13Y20/CLBLL_IMUX34 CLBLL_R_X13Y20/CLBLL_IMUX35 CLBLL_R_X13Y20/CLBLL_LL_C6 CLBLL_R_X13Y20/CLBLL_L_C6 CLBLM_L_X10Y19/CLBLM_IMUX45 CLBLM_L_X10Y19/CLBLM_M_D2 CLBLM_L_X10Y20/CLBLM_IMUX17 CLBLM_L_X10Y20/CLBLM_IMUX22 CLBLM_L_X10Y20/CLBLM_M_B3 CLBLM_L_X10Y20/CLBLM_M_C3 CLBLM_L_X10Y21/CLBLM_IMUX15 CLBLM_L_X10Y21/CLBLM_IMUX31 CLBLM_L_X10Y21/CLBLM_M_B1 CLBLM_L_X10Y21/CLBLM_M_C5 CLBLM_L_X10Y24/CLBLM_IMUX13 CLBLM_L_X10Y24/CLBLM_L_B6 CLBLM_R_X11Y19/CLBLM_WW2END1 CLBLM_R_X11Y20/CLBLM_IMUX14 CLBLM_R_X11Y20/CLBLM_IMUX22 CLBLM_R_X11Y20/CLBLM_IMUX34 CLBLM_R_X11Y20/CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_L_C6 CLBLM_R_X11Y20/CLBLM_M_C3 CLBLM_R_X11Y20/CLBLM_WW2A0 CLBLM_R_X11Y21/CLBLM_IMUX0 CLBLM_R_X11Y21/CLBLM_L_A3 CLBLM_R_X11Y22/CLBLM_IMUX46 CLBLM_R_X11Y22/CLBLM_L_D5 CLBLM_R_X11Y22/CLBLM_WR1END1 CLBLM_R_X11Y23/CLBLM_IMUX37 CLBLM_R_X11Y23/CLBLM_L_D4 INT_L_X10Y19/FAN_BOUNCE_S3_4 INT_L_X10Y19/IMUX_L45 INT_L_X10Y20/BYP_ALT4 INT_L_X10Y20/BYP_BOUNCE4 INT_L_X10Y20/FAN_ALT4 INT_L_X10Y20/FAN_BOUNCE4 INT_L_X10Y20/IMUX_L17 INT_L_X10Y20/IMUX_L22 INT_L_X10Y20/WW2END0 INT_L_X10Y21/IMUX_L15 INT_L_X10Y21/IMUX_L31 INT_L_X10Y21/WL1END3 INT_L_X10Y22/NN2BEG0 INT_L_X10Y22/WL1END_N1_3 INT_L_X10Y23/EL1BEG3 INT_L_X10Y23/NN2A0 INT_L_X10Y23/NN2END_S2_0 INT_L_X10Y24/EL1BEG_N3 INT_L_X10Y24/IMUX_L13 INT_L_X10Y24/NL1BEG_N3 INT_L_X10Y24/NN2END0 INT_L_X12Y19/WW2A1 INT_L_X12Y20/BYP_ALT0 INT_L_X12Y20/BYP_BOUNCE0 INT_L_X12Y20/ER1BEG1 INT_L_X12Y20/IMUX_L28 INT_L_X12Y20/SS2END0 INT_L_X12Y20/WW2BEG0 INT_L_X12Y21/SS2A0 INT_L_X12Y22/IMUX_L38 INT_L_X12Y22/LOGIC_OUTS_L18 INT_L_X12Y22/NL1BEG_N3 INT_L_X12Y22/SS2BEG0 INT_L_X12Y22/WR1BEG1 INT_R_X11Y19/NL1BEG1 INT_R_X11Y19/WW2END1 INT_R_X11Y20/BYP_ALT4 INT_R_X11Y20/BYP_BOUNCE4 INT_R_X11Y20/IMUX14 INT_R_X11Y20/IMUX22 INT_R_X11Y20/IMUX34 INT_R_X11Y20/NL1BEG0 INT_R_X11Y20/NL1END1 INT_R_X11Y20/NL1END_S3_0 INT_R_X11Y20/WW2A0 INT_R_X11Y21/IMUX0 INT_R_X11Y21/NL1END0 INT_R_X11Y21/WL1BEG3 INT_R_X11Y22/IMUX46 INT_R_X11Y22/SL1END3 INT_R_X11Y22/WL1BEG_N3 INT_R_X11Y22/WR1END1 INT_R_X11Y23/EL1END3 INT_R_X11Y23/IMUX37 INT_R_X11Y23/SL1BEG3 INT_R_X13Y19/IMUX43 INT_R_X13Y19/SL1END1 INT_R_X13Y19/WW2BEG1 INT_R_X13Y20/ER1END1 INT_R_X13Y20/IMUX34 INT_R_X13Y20/IMUX35 INT_R_X13Y20/SL1BEG1 VBRK_X34Y20/VBRK_WW2END1 VBRK_X34Y21/VBRK_WW2A0 VBRK_X34Y23/VBRK_WR1END1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y24/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y19/INT_L.FAN_BOUNCE_S3_4->>IMUX_L45 INT_L_X10Y20/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y20/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X10Y20/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X10Y20/INT_L.WW2END0->>BYP_ALT4 INT_L_X10Y20/INT_L.WW2END0->>FAN_ALT4 INT_L_X10Y20/INT_L.WW2END0->>IMUX_L17 INT_L_X10Y21/INT_L.WL1END3->>IMUX_L15 INT_L_X10Y21/INT_L.WL1END3->>IMUX_L31 INT_L_X10Y22/INT_L.WL1END_N1_3->>NN2BEG0 INT_L_X10Y24/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X10Y24/INT_L.NN2END0->>EL1BEG_N3 INT_L_X10Y24/INT_L.NN2END0->>NL1BEG_N3 INT_L_X12Y20/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y20/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X12Y20/INT_L.SS2END0->>BYP_ALT0 INT_L_X12Y20/INT_L.SS2END0->>ER1BEG1 INT_L_X12Y20/INT_L.SS2END0->>WW2BEG0 INT_L_X12Y22/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X12Y22/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_L_X12Y22/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_L_X12Y22/INT_L.NL1BEG_N3->>IMUX_L38 INT_R_X11Y19/INT_R.WW2END1->>NL1BEG1 INT_R_X11Y20/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y20/INT_R.BYP_BOUNCE4->>IMUX14 INT_R_X11Y20/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X11Y20/INT_R.NL1END1->>BYP_ALT4 INT_R_X11Y20/INT_R.NL1END1->>IMUX34 INT_R_X11Y20/INT_R.NL1END1->>NL1BEG0 INT_R_X11Y21/INT_R.NL1END0->>IMUX0 INT_R_X11Y22/INT_R.SL1END3->>IMUX46 INT_R_X11Y22/INT_R.WR1END1->>WL1BEG_N3 INT_R_X11Y23/INT_R.EL1END3->>IMUX37 INT_R_X11Y23/INT_R.EL1END3->>SL1BEG3 INT_R_X13Y19/INT_R.SL1END1->>IMUX43 INT_R_X13Y19/INT_R.SL1END1->>WW2BEG1 INT_R_X13Y20/INT_R.ER1END1->>IMUX34 INT_R_X13Y20/INT_R.ER1END1->>IMUX35 INT_R_X13Y20/INT_R.ER1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

o_wb_data[1]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_LL_D CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y24/CLBLL_IMUX19 CLBLL_L_X12Y24/CLBLL_L_B2 INT_L_X12Y23/LOGIC_OUTS_L15 INT_L_X12Y23/NL1BEG2 INT_L_X12Y24/IMUX_L19 INT_L_X12Y24/NL1END2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X12Y23/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X12Y24/INT_L.NL1END2->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[1]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX13 CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y24/CLBLL_L_B6 CLBLL_L_X12Y24/CLBLL_L_C INT_L_X12Y24/IMUX_L13 INT_L_X12Y24/LOGIC_OUTS_L10 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y24/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X12Y24/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[1]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX26 CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y24/CLBLL_L_B4 CLBLL_L_X12Y24/CLBLL_L_D CLBLL_L_X12Y24/CLBLL_L_DMUX INT_L_X12Y24/IMUX_L26 INT_L_X12Y24/LOGIC_OUTS_L19 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y24/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X12Y24/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X12Y24/INT_L.LOGIC_OUTS_L19->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of_reg_n_0_[1] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX38 CLBLL_L_X12Y23/CLBLL_LL_D3 CLBLL_L_X12Y25/CLBLL_IMUX14 CLBLL_L_X12Y25/CLBLL_L_B1 CLBLL_R_X13Y21/CLBLL_LL_BMUX CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS21 HCLK_L_X36Y26/HCLK_NN2A3 INT_L_X12Y21/NN2BEG3 INT_L_X12Y21/WL1END2 INT_L_X12Y22/NN2A3 INT_L_X12Y23/IMUX_L38 INT_L_X12Y23/NN2BEG3 INT_L_X12Y23/NN2END3 INT_L_X12Y24/NN2A3 INT_L_X12Y25/IMUX_L14 INT_L_X12Y25/NN2END3 INT_R_X13Y21/LOGIC_OUTS21 INT_R_X13Y21/WL1BEG2 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X12Y21/INT_L.WL1END2->>NN2BEG3 INT_L_X12Y23/INT_L.NN2END3->>IMUX_L38 INT_L_X12Y23/INT_L.NN2END3->>NN2BEG3 INT_L_X12Y25/INT_L.NN2END3->>IMUX_L14 INT_R_X13Y21/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[4]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y21/CLBLL_L_AMUX CLBLL_L_X12Y23/CLBLL_IMUX45 CLBLL_L_X12Y23/CLBLL_IMUX46 CLBLL_L_X12Y23/CLBLL_LL_D2 CLBLL_L_X12Y23/CLBLL_L_D5 CLBLL_R_X13Y21/CLBLL_IMUX31 CLBLL_R_X13Y21/CLBLL_LL_C5 CLBLL_R_X13Y22/CLBLL_IMUX47 CLBLL_R_X13Y22/CLBLL_LL_D5 INT_L_X12Y21/ER1BEG3 INT_L_X12Y21/LOGIC_OUTS_L16 INT_L_X12Y23/IMUX_L45 INT_L_X12Y23/IMUX_L46 INT_L_X12Y23/NW2END3 INT_R_X13Y21/ER1END3 INT_R_X13Y21/IMUX31 INT_R_X13Y21/NR1BEG3 INT_R_X13Y22/ER1END_N3_3 INT_R_X13Y22/IMUX47 INT_R_X13Y22/NR1END3 INT_R_X13Y22/NW2BEG3 INT_R_X13Y23/NW2A3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 INT_L_X12Y21/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X12Y23/INT_L.NW2END3->>IMUX_L45 INT_L_X12Y23/INT_L.NW2END3->>IMUX_L46 INT_R_X13Y21/INT_R.ER1END3->>IMUX31 INT_R_X13Y21/INT_R.ER1END3->>NR1BEG3 INT_R_X13Y22/INT_R.NR1END3->>IMUX47 INT_R_X13Y22/INT_R.NR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sp[1] - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX46 CLBLL_L_X12Y24/CLBLL_IMUX6 CLBLL_L_X12Y24/CLBLL_L_A1 CLBLL_L_X12Y24/CLBLL_L_D5 CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y24/CLBLL_L_AMUX CLBLL_L_X14Y24/CLBLL_WW2A2 CLBLL_R_X13Y24/CLBLL_WW2A2 INT_L_X12Y24/IMUX_L46 INT_L_X12Y24/IMUX_L6 INT_L_X12Y24/WW2END2 INT_L_X14Y24/LOGIC_OUTS_L16 INT_L_X14Y24/WW2BEG2 INT_R_X13Y24/WW2A2 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X12Y24/INT_L.WW2END2->>IMUX_L46 INT_L_X12Y24/INT_L.WW2END2->>IMUX_L6 INT_L_X14Y24/INT_L.LOGIC_OUTS_L16->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[2]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y23/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y23/CLBLL_L_D CLBLL_L_X12Y24/CLBLL_WR1END0 CLBLM_R_X11Y24/CLBLM_IMUX16 CLBLM_R_X11Y24/CLBLM_L_B3 CLBLM_R_X11Y24/CLBLM_WR1END0 INT_L_X12Y23/LOGIC_OUTS_L11 INT_L_X12Y23/WR1BEG_S0 INT_L_X12Y24/WR1BEG0 INT_R_X11Y23/WR1END_S1_0 INT_R_X11Y24/IMUX16 INT_R_X11Y24/WR1END0 VBRK_X34Y25/VBRK_WR1END0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X12Y23/INT_L.LOGIC_OUTS_L11->>WR1BEG_S0 INT_R_X11Y24/INT_R.WR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[2]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_SW2A2 CLBLL_R_X13Y25/CLBLL_LL_C CLBLL_R_X13Y25/CLBLL_LOGIC_OUTS14 CLBLM_R_X11Y24/CLBLM_IMUX14 CLBLM_R_X11Y24/CLBLM_L_B1 CLBLM_R_X11Y24/CLBLM_SW2A2 HCLK_L_X36Y26/HCLK_SW2END2 INT_L_X12Y24/SW2A2 INT_L_X12Y25/SW2BEG2 INT_L_X12Y25/WR1END3 INT_R_X11Y24/IMUX14 INT_R_X11Y24/SW2END2 INT_R_X13Y25/LOGIC_OUTS14 INT_R_X13Y25/WR1BEG3 VBRK_X34Y25/VBRK_SW2A2 
pips: CLBLL_R_X13Y25/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X12Y25/INT_L.WR1END3->>SW2BEG2 INT_R_X11Y24/INT_R.SW2END2->>IMUX14 INT_R_X13Y25/INT_R.LOGIC_OUTS14->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[2]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_WW2END3 CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y24/CLBLL_L_D CLBLM_R_X11Y24/CLBLM_IMUX25 CLBLM_R_X11Y24/CLBLM_L_B5 CLBLM_R_X11Y24/CLBLM_WW2END3 HCLK_R_X32Y26/HCLK_WW2END3 INT_L_X12Y24/WW2A3 INT_R_X11Y24/IMUX25 INT_R_X11Y24/SR1BEG_S0 INT_R_X11Y24/WW2END3 INT_R_X11Y25/WW2END_N0_3 INT_R_X13Y24/LOGIC_OUTS11 INT_R_X13Y24/WW2BEG3 VBRK_X34Y25/VBRK_WW2END3 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X11Y24/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X11Y24/INT_R.SR1BEG_S0->>IMUX25 INT_R_X11Y24/INT_R.WW2END3->>SR1BEG_S0 INT_R_X13Y24/INT_R.LOGIC_OUTS11->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of_reg_n_0_[2] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX39 CLBLL_L_X12Y23/CLBLL_L_D3 CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y25/CLBLL_L_BMUX HCLK_L_X36Y26/HCLK_SE2A3 INT_L_X12Y23/IMUX_L39 INT_L_X12Y23/SW2END3 INT_L_X12Y24/SE2A3 INT_L_X12Y24/SW2END_N0_3 INT_L_X12Y25/LOGIC_OUTS_L17 INT_L_X12Y25/SE2BEG3 INT_R_X13Y23/SW2A3 INT_R_X13Y24/SE2END3 INT_R_X13Y24/SW2BEG3 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y23/INT_L.SW2END3->>IMUX_L39 INT_L_X12Y25/INT_L.LOGIC_OUTS_L17->>SE2BEG3 INT_R_X13Y24/INT_R.SE2END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[2] - 
wires: CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y24/CLBLL_L_BMUX CLBLL_L_X14Y24/CLBLL_WL1END2 CLBLL_R_X13Y24/CLBLL_IMUX21 CLBLL_R_X13Y24/CLBLL_IMUX37 CLBLL_R_X13Y24/CLBLL_L_C4 CLBLL_R_X13Y24/CLBLL_L_D4 CLBLL_R_X13Y24/CLBLL_WL1END2 INT_L_X14Y24/LOGIC_OUTS_L17 INT_L_X14Y24/WL1BEG2 INT_R_X13Y24/IMUX21 INT_R_X13Y24/IMUX37 INT_R_X13Y24/WL1END2 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X14Y24/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X13Y24/INT_R.WL1END2->>IMUX21 INT_R_X13Y24/INT_R.WL1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[31]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX33 CLBLL_L_X12Y22/CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y25/CLBLL_L_D HCLK_L_X36Y26/HCLK_SL1END0 INT_L_X12Y22/IMUX_L33 INT_L_X12Y22/SS2END0 INT_L_X12Y23/SS2A0 INT_L_X12Y24/SL1END0 INT_L_X12Y24/SS2BEG0 INT_L_X12Y25/LOGIC_OUTS_L11 INT_L_X12Y25/SL1BEG0 INT_L_X12Y25/SR1BEG_S0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X12Y22/INT_L.SS2END0->>IMUX_L33 INT_L_X12Y24/INT_L.SL1END0->>SS2BEG0 INT_L_X12Y25/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X12Y25/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[31]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX30 CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y22/CLBLL_L_C5 CLBLL_L_X12Y22/CLBLL_L_D INT_L_X12Y22/IMUX_L30 INT_L_X12Y22/LOGIC_OUTS_L11 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X12Y22/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15] - 
wires: CLBLL_L_X12Y25/CLBLL_IMUX3 CLBLL_L_X12Y25/CLBLL_IMUX42 CLBLL_L_X12Y25/CLBLL_L_A2 CLBLL_L_X12Y25/CLBLL_L_D6 CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS3 CLBLL_L_X14Y24/CLBLL_L_DQ CLBLL_L_X14Y25/CLBLL_WR1END0 CLBLL_R_X13Y25/CLBLL_WR1END0 HCLK_L_X40Y26/HCLK_WR1BEG_S0 HCLK_R_X37Y26/HCLK_WR1END_S1_0 INT_L_X12Y25/IMUX_L3 INT_L_X12Y25/IMUX_L42 INT_L_X12Y25/WR1END1 INT_L_X14Y24/LOGIC_OUTS_L3 INT_L_X14Y24/WR1BEG_S0 INT_L_X14Y25/WR1BEG0 INT_R_X13Y24/WR1END_S1_0 INT_R_X13Y25/WR1BEG1 INT_R_X13Y25/WR1END0 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y25/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X12Y25/INT_L.WR1END1->>IMUX_L3 INT_L_X12Y25/INT_L.WR1END1->>IMUX_L42 INT_L_X14Y24/INT_L.LOGIC_OUTS_L3->>WR1BEG_S0 INT_R_X13Y25/INT_R.WR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[3]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_EE2BEG3 CLBLL_R_X13Y22/CLBLL_LL_D CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y23/CLBLL_EE2BEG3 CLBLL_R_X15Y23/CLBLL_IMUX7 CLBLL_R_X15Y23/CLBLL_LL_A1 INT_L_X14Y23/EE2A3 INT_R_X13Y22/LOGIC_OUTS15 INT_R_X13Y22/NR1BEG3 INT_R_X13Y23/EE2BEG3 INT_R_X13Y23/NR1END3 INT_R_X15Y23/EE2END3 INT_R_X15Y23/IMUX7 
pips: CLBLL_R_X13Y22/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X13Y22/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X13Y23/INT_R.NR1END3->>EE2BEG3 INT_R_X15Y23/INT_R.EE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[3]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X15Y23/CLBLL_IMUX11 CLBLL_R_X15Y23/CLBLL_LL_A4 CLBLL_R_X15Y23/CLBLL_LL_B CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS13 INT_R_X15Y23/IMUX11 INT_R_X15Y23/LOGIC_OUTS13 
pips: CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X15Y23/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[3]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X15Y23/CLBLL_IMUX4 CLBLL_R_X15Y23/CLBLL_LL_A6 CLBLL_R_X15Y23/CLBLL_LL_C CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS14 INT_R_X15Y23/IMUX4 INT_R_X15Y23/LOGIC_OUTS14 
pips: CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y23/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in1_in - 
wires: CLBLL_R_X13Y19/CLBLL_IMUX1 CLBLL_R_X13Y19/CLBLL_LL_A3 CLBLL_R_X13Y19/CLBLL_LL_AQ CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y22/CLBLL_IMUX40 CLBLL_R_X13Y22/CLBLL_LL_D1 INT_R_X13Y19/IMUX1 INT_R_X13Y19/LOGIC_OUTS4 INT_R_X13Y19/NN2BEG0 INT_R_X13Y20/NN2A0 INT_R_X13Y20/NN2END_S2_0 INT_R_X13Y21/NN2END0 INT_R_X13Y21/NR1BEG0 INT_R_X13Y22/IMUX40 INT_R_X13Y22/NR1END0 
pips: CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 INT_R_X13Y19/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X13Y19/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X13Y21/INT_R.NN2END0->>NR1BEG0 INT_R_X13Y22/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

sp[3] - 
wires: CLBLL_L_X14Y25/CLBLL_NW4END2 CLBLL_R_X13Y25/CLBLL_NW4END2 CLBLL_R_X13Y26/CLBLL_IMUX41 CLBLL_R_X13Y26/CLBLL_L_D1 CLBLL_R_X15Y23/CLBLL_IMUX32 CLBLL_R_X15Y23/CLBLL_LL_BQ CLBLL_R_X15Y23/CLBLL_LL_C1 CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS5 HCLK_L_X40Y26/HCLK_NW6D2 INT_L_X14Y21/NW6A2 INT_L_X14Y22/NW6B2 INT_L_X14Y23/NW6C2 INT_L_X14Y24/NW6D2 INT_L_X14Y25/NW6E2 INT_R_X13Y25/NL1BEG1 INT_R_X13Y25/NW6END2 INT_R_X13Y26/IMUX41 INT_R_X13Y26/NL1END1 INT_R_X15Y21/NW6BEG2 INT_R_X15Y21/SS2END1 INT_R_X15Y22/FAN_BOUNCE_S3_2 INT_R_X15Y22/SS2A1 INT_R_X15Y23/FAN_ALT2 INT_R_X15Y23/FAN_BOUNCE2 INT_R_X15Y23/IMUX32 INT_R_X15Y23/LOGIC_OUTS5 INT_R_X15Y23/SS2BEG1 
pips: CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X13Y25/INT_R.NW6END2->>NL1BEG1 INT_R_X13Y26/INT_R.NL1END1->>IMUX41 INT_R_X15Y21/INT_R.SS2END1->>NW6BEG2 INT_R_X15Y23/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X15Y23/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X15Y23/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X15Y23/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[4]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X13Y24/CLBLL_IMUX12 CLBLL_R_X13Y24/CLBLL_LL_B6 CLBLL_R_X13Y24/CLBLL_LL_C CLBLL_R_X13Y24/CLBLL_LOGIC_OUTS14 INT_R_X13Y24/IMUX12 INT_R_X13Y24/LOGIC_OUTS14 
pips: CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y24/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y24/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[4]_INST_0_i_2_n_0 - 
wires: CLBLL_R_X13Y21/CLBLL_LL_C CLBLL_R_X13Y21/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y24/CLBLL_IMUX18 CLBLL_R_X13Y24/CLBLL_LL_B2 INT_R_X13Y21/LOGIC_OUTS14 INT_R_X13Y21/NL1BEG1 INT_R_X13Y22/NL1END1 INT_R_X13Y22/NN2BEG1 INT_R_X13Y23/NN2A1 INT_R_X13Y24/IMUX18 INT_R_X13Y24/NN2END1 
pips: CLBLL_R_X13Y21/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_R_X13Y21/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X13Y22/INT_R.NL1END1->>NN2BEG1 INT_R_X13Y24/INT_R.NN2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[4]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X14Y24/CLBLL_WW4C3 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS11 CLBLL_L_X16Y24/CLBLL_L_D CLBLL_L_X16Y24/CLBLL_WW4A3 CLBLL_R_X13Y24/CLBLL_IMUX15 CLBLL_R_X13Y24/CLBLL_LL_B1 CLBLL_R_X13Y24/CLBLL_WW4C3 CLBLL_R_X15Y24/CLBLL_WW4A3 HCLK_R_X37Y26/HCLK_ER1END3 INT_L_X12Y24/ER1BEG3 INT_L_X12Y24/WW4END3 INT_L_X14Y24/WW4B3 INT_L_X16Y24/LOGIC_OUTS_L11 INT_L_X16Y24/WW4BEG3 INT_R_X13Y24/ER1END3 INT_R_X13Y24/IMUX15 INT_R_X13Y24/WW4C3 INT_R_X13Y25/ER1END_N3_3 INT_R_X15Y24/WW4A3 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X12Y24/INT_L.WW4END3->>ER1BEG3 INT_L_X16Y24/INT_L.LOGIC_OUTS_L11->>WW4BEG3 INT_R_X13Y24/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in3_in - 
wires: CLBLL_L_X12Y18/CLBLL_ER1BEG1 CLBLL_R_X13Y19/CLBLL_IMUX11 CLBLL_R_X13Y19/CLBLL_LL_A4 CLBLL_R_X13Y21/CLBLL_IMUX35 CLBLL_R_X13Y21/CLBLL_LL_C6 CLBLM_R_X11Y18/CLBLM_ER1BEG1 CLBLM_R_X11Y18/CLBLM_IMUX0 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y18/CLBLM_L_A3 CLBLM_R_X11Y18/CLBLM_L_AQ INT_L_X12Y18/ER1END1 INT_L_X12Y18/NE2BEG1 INT_L_X12Y19/NE2A1 INT_R_X11Y18/ER1BEG1 INT_R_X11Y18/IMUX0 INT_R_X11Y18/LOGIC_OUTS0 INT_R_X13Y19/IMUX11 INT_R_X13Y19/NE2END1 INT_R_X13Y19/NN2BEG1 INT_R_X13Y20/NN2A1 INT_R_X13Y21/BYP_ALT1 INT_R_X13Y21/BYP_BOUNCE1 INT_R_X13Y21/IMUX35 INT_R_X13Y21/NN2END1 VBRK_X34Y19/VBRK_ER1BEG1 
pips: CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y18/INT_L.ER1END1->>NE2BEG1 INT_R_X11Y18/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X11Y18/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X13Y19/INT_R.NE2END1->>IMUX11 INT_R_X13Y19/INT_R.NE2END1->>NN2BEG1 INT_R_X13Y21/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X13Y21/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X13Y21/INT_R.NN2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sp[4] - 
wires: CLBLL_L_X16Y24/CLBLL_IMUX36 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS2 CLBLL_L_X16Y24/CLBLL_L_CQ CLBLL_L_X16Y24/CLBLL_L_D2 CLBLL_R_X17Y24/CLBLL_IMUX10 CLBLL_R_X17Y24/CLBLL_L_A4 INT_L_X16Y24/EL1BEG1 INT_L_X16Y24/IMUX_L36 INT_L_X16Y24/LOGIC_OUTS_L2 INT_R_X17Y24/EL1END1 INT_R_X17Y24/IMUX10 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X16Y24/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X16Y24/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_R_X17Y24/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[5]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX30 CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y23/CLBLL_L_C5 CLBLL_L_X14Y23/CLBLL_L_D INT_L_X14Y23/IMUX_L30 INT_L_X14Y23/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y23/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y23/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[5]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX20 CLBLL_L_X14Y23/CLBLL_L_C2 CLBLL_R_X15Y23/CLBLL_LL_D CLBLL_R_X15Y23/CLBLL_LL_DMUX CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS23 INT_L_X14Y23/IMUX_L20 INT_L_X14Y23/SR1END1 INT_L_X14Y24/NW2END1 INT_L_X14Y24/SR1BEG1 INT_R_X15Y23/LOGIC_OUTS23 INT_R_X15Y23/NW2BEG1 INT_R_X15Y24/NW2A1 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X14Y23/INT_L.SR1END1->>IMUX_L20 INT_L_X14Y24/INT_L.NW2END1->>SR1BEG1 INT_R_X15Y23/INT_R.LOGIC_OUTS23->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[5]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX33 CLBLL_L_X14Y23/CLBLL_L_C1 CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y26/CLBLL_L_A HCLK_L_X40Y26/HCLK_SS2A0 INT_L_X14Y23/IMUX_L33 INT_L_X14Y23/SS2END0 INT_L_X14Y24/SS2A0 INT_L_X14Y25/SL1END0 INT_L_X14Y25/SS2BEG0 INT_L_X14Y26/LOGIC_OUTS_L8 INT_L_X14Y26/SL1BEG0 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y23/INT_L.SS2END0->>IMUX_L33 INT_L_X14Y25/INT_L.SL1END0->>SS2BEG0 INT_L_X14Y26/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[5] - 
wires: CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS18 CLBLL_L_X14Y24/CLBLL_L_CMUX CLBLL_L_X14Y26/CLBLL_IMUX0 CLBLL_L_X14Y26/CLBLL_IMUX30 CLBLL_L_X14Y26/CLBLL_L_A3 CLBLL_L_X14Y26/CLBLL_L_C5 HCLK_L_X40Y26/HCLK_NN2BEG0 INT_L_X14Y24/LOGIC_OUTS_L18 INT_L_X14Y24/NN2BEG0 INT_L_X14Y25/NN2A0 INT_L_X14Y25/NN2END_S2_0 INT_L_X14Y26/IMUX_L0 INT_L_X14Y26/IMUX_L30 INT_L_X14Y26/NL1BEG_N3 INT_L_X14Y26/NN2END0 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y24/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X14Y26/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X14Y26/INT_L.NN2END0->>IMUX_L0 INT_L_X14Y26/INT_L.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[6]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX22 CLBLL_L_X14Y22/CLBLL_LL_C3 CLBLL_R_X15Y22/CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y22/CLBLL_L_D INT_L_X14Y22/IMUX_L22 INT_L_X14Y22/WL1END2 INT_R_X15Y22/LOGIC_OUTS11 INT_R_X15Y22/WL1BEG2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y22/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y22/INT_L.WL1END2->>IMUX_L22 INT_R_X15Y22/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[6]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_EL1BEG2 CLBLL_L_X14Y22/CLBLL_IMUX35 CLBLL_L_X14Y22/CLBLL_LL_C6 CLBLL_R_X13Y20/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y20/CLBLL_L_D CLBLL_R_X13Y22/CLBLL_EL1BEG2 INT_L_X14Y22/EL1END2 INT_L_X14Y22/IMUX_L35 INT_R_X13Y20/LOGIC_OUTS11 INT_R_X13Y20/NN2BEG3 INT_R_X13Y21/NN2A3 INT_R_X13Y22/EL1BEG2 INT_R_X13Y22/NN2END3 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y20/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y22/INT_L.EL1END2->>IMUX_L35 INT_R_X13Y20/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X13Y22/INT_R.NN2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[6]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX31 CLBLL_L_X14Y22/CLBLL_LL_C5 CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y23/CLBLL_L_D INT_L_X14Y22/IMUX_L31 INT_L_X14Y22/SW2END3 INT_L_X14Y23/SW2END_N0_3 INT_R_X15Y22/SW2A3 INT_R_X15Y23/LOGIC_OUTS11 INT_R_X15Y23/SW2BEG3 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y23/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y22/INT_L.SW2END3->>IMUX_L31 INT_R_X15Y23/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[6] - 
wires: CLBLL_R_X15Y22/CLBLL_IMUX37 CLBLL_R_X15Y22/CLBLL_IMUX5 CLBLL_R_X15Y22/CLBLL_L_A6 CLBLL_R_X15Y22/CLBLL_L_D4 CLBLL_R_X15Y23/CLBLL_LL_CQ CLBLL_R_X15Y23/CLBLL_LOGIC_OUTS6 INT_R_X15Y22/FAN_ALT3 INT_R_X15Y22/FAN_BOUNCE3 INT_R_X15Y22/IMUX37 INT_R_X15Y22/IMUX5 INT_R_X15Y22/SR1END3 INT_R_X15Y23/LOGIC_OUTS6 INT_R_X15Y23/SR1BEG3 INT_R_X15Y23/SR1END_N3_3 
pips: CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y23/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X15Y22/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X15Y22/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X15Y22/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X15Y22/INT_R.SR1END3->>FAN_ALT3 INT_R_X15Y23/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[7]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y25/CLBLL_L_B CLBLL_R_X15Y24/CLBLL_IMUX26 CLBLL_R_X15Y24/CLBLL_L_B4 HCLK_L_X40Y26/HCLK_SE2A1 INT_L_X14Y24/SE2A1 INT_L_X14Y25/LOGIC_OUTS_L9 INT_L_X14Y25/SE2BEG1 INT_R_X15Y24/IMUX26 INT_R_X15Y24/SE2END1 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X14Y25/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X15Y24/INT_R.SE2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[7]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS9 CLBLL_L_X16Y23/CLBLL_L_B CLBLL_L_X16Y24/CLBLL_NW2A1 CLBLL_R_X15Y24/CLBLL_IMUX25 CLBLL_R_X15Y24/CLBLL_L_B5 CLBLL_R_X15Y24/CLBLL_NW2A1 INT_L_X16Y23/LOGIC_OUTS_L9 INT_L_X16Y23/NW2BEG1 INT_L_X16Y24/NW2A1 INT_R_X15Y24/IMUX25 INT_R_X15Y24/NW2END1 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X16Y23/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_R_X15Y24/INT_R.NW2END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[7]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS10 CLBLL_L_X16Y23/CLBLL_L_C CLBLL_L_X16Y24/CLBLL_WR1END2 CLBLL_R_X15Y24/CLBLL_IMUX13 CLBLL_R_X15Y24/CLBLL_L_B6 CLBLL_R_X15Y24/CLBLL_WR1END2 INT_L_X16Y23/LOGIC_OUTS_L10 INT_L_X16Y23/NL1BEG1 INT_L_X16Y24/NL1END1 INT_L_X16Y24/WR1BEG2 INT_R_X15Y24/IMUX13 INT_R_X15Y24/WR1END2 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y24/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X16Y23/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X16Y24/INT_L.NL1END1->>WR1BEG2 INT_R_X15Y24/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[7] - 
wires: CLBLL_L_X16Y23/CLBLL_IMUX23 CLBLL_L_X16Y23/CLBLL_IMUX39 CLBLL_L_X16Y23/CLBLL_L_C3 CLBLL_L_X16Y23/CLBLL_L_D3 CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS3 CLBLL_L_X16Y24/CLBLL_L_DQ INT_L_X16Y23/IMUX_L23 INT_L_X16Y23/IMUX_L39 INT_L_X16Y23/SL1END3 INT_L_X16Y24/LOGIC_OUTS_L3 INT_L_X16Y24/SL1BEG3 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X16Y23/INT_L.SL1END3->>IMUX_L23 INT_L_X16Y23/INT_L.SL1END3->>IMUX_L39 INT_L_X16Y24/INT_L.LOGIC_OUTS_L3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[8]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X15Y25/CLBLL_IMUX18 CLBLL_R_X15Y25/CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y25/CLBLL_L_B INT_R_X15Y25/IMUX18 INT_R_X15Y25/LOGIC_OUTS9 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X15Y25/INT_R.LOGIC_OUTS9->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[8]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_NE4BEG2 CLBLL_L_X14Y28/CLBLL_EL1BEG1 CLBLL_R_X13Y28/CLBLL_EL1BEG1 CLBLL_R_X15Y25/CLBLL_IMUX27 CLBLL_R_X15Y25/CLBLL_LL_B4 CLBLM_R_X11Y24/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y24/CLBLM_L_C CLBLM_R_X11Y24/CLBLM_NE4BEG2 HCLK_L_X36Y26/HCLK_NE6A2 INT_L_X12Y24/NE6A2 INT_L_X12Y25/NE6B2 INT_L_X12Y26/NE6C2 INT_L_X12Y27/NE6D2 INT_L_X12Y28/NE6E2 INT_L_X14Y25/SE2A1 INT_L_X14Y26/SE2BEG1 INT_L_X14Y26/SS2END1 INT_L_X14Y27/SS2A1 INT_L_X14Y28/EL1END1 INT_L_X14Y28/SS2BEG1 INT_R_X11Y24/LOGIC_OUTS10 INT_R_X11Y24/NE6BEG2 INT_R_X13Y28/EL1BEG1 INT_R_X13Y28/NE6END2 INT_R_X15Y25/IMUX27 INT_R_X15Y25/SE2END1 VBRK_X34Y25/VBRK_NE4BEG2 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X11Y24/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X14Y26/INT_L.SS2END1->>SE2BEG1 INT_L_X14Y28/INT_L.EL1END1->>SS2BEG1 INT_R_X11Y24/INT_R.LOGIC_OUTS10->>NE6BEG2 INT_R_X13Y28/INT_R.NE6END2->>EL1BEG1 INT_R_X15Y25/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[8]_INST_0_i_3_n_0 - 
wires: CLBLL_R_X15Y25/CLBLL_IMUX12 CLBLL_R_X15Y25/CLBLL_LL_B6 CLBLL_R_X15Y25/CLBLL_LL_C CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS14 INT_R_X15Y25/IMUX12 INT_R_X15Y25/LOGIC_OUTS14 
pips: CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y25/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[8] - 
wires: CLBLL_L_X16Y24/CLBLL_LOGIC_OUTS16 CLBLL_L_X16Y24/CLBLL_L_AMUX CLBLL_L_X16Y25/CLBLL_NW2A2 CLBLL_L_X16Y26/CLBLL_IMUX8 CLBLL_L_X16Y26/CLBLL_LL_A5 CLBLL_R_X15Y25/CLBLL_IMUX19 CLBLL_R_X15Y25/CLBLL_L_B2 CLBLL_R_X15Y25/CLBLL_NW2A2 HCLK_L_X44Y26/HCLK_NL1BEG1 HCLK_L_X44Y26/HCLK_NW2A2 INT_L_X16Y24/LOGIC_OUTS_L16 INT_L_X16Y24/NL1BEG1 INT_L_X16Y24/NW2BEG2 INT_L_X16Y25/NL1BEG0 INT_L_X16Y25/NL1END1 INT_L_X16Y25/NL1END_S3_0 INT_L_X16Y25/NW2A2 INT_L_X16Y26/IMUX_L8 INT_L_X16Y26/NL1END0 INT_R_X15Y25/IMUX19 INT_R_X15Y25/NW2END2 
pips: CLBLL_L_X16Y24/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X16Y24/INT_L.LOGIC_OUTS_L16->>NL1BEG1 INT_L_X16Y24/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X16Y25/INT_L.NL1END1->>NL1BEG0 INT_L_X16Y26/INT_L.NL1END0->>IMUX_L8 INT_R_X15Y25/INT_R.NW2END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[9]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X14Y25/CLBLL_IMUX34 CLBLL_L_X14Y25/CLBLL_L_C6 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y25/CLBLL_L_C INT_L_X14Y25/IMUX_L34 INT_L_X14Y25/WL1END1 INT_R_X15Y25/LOGIC_OUTS10 INT_R_X15Y25/WL1BEG1 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X15Y25/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y25/INT_L.WL1END1->>IMUX_L34 INT_R_X15Y25/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[9]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X14Y25/CLBLL_IMUX30 CLBLL_L_X14Y25/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y25/CLBLL_L_C5 CLBLL_L_X14Y25/CLBLL_L_D INT_L_X14Y25/IMUX_L30 INT_L_X14Y25/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y25/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y25/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[9]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X14Y25/CLBLL_IMUX21 CLBLL_L_X14Y25/CLBLL_L_C4 CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y25/CLBLL_L_D INT_L_X14Y25/IMUX_L21 INT_L_X14Y25/WL1END2 INT_R_X15Y25/LOGIC_OUTS11 INT_R_X15Y25/WL1BEG2 
pips: CLBLL_L_X14Y25/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X15Y25/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y25/INT_L.WL1END2->>IMUX_L21 INT_R_X15Y25/INT_R.LOGIC_OUTS11->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[9] - 
wires: CLBLL_L_X14Y24/CLBLL_LOGIC_OUTS19 CLBLL_L_X14Y24/CLBLL_L_DMUX CLBLL_L_X14Y26/CLBLL_IMUX18 CLBLL_L_X14Y26/CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_IMUX42 CLBLL_R_X15Y25/CLBLL_L_D6 HCLK_L_X40Y26/HCLK_NE2BEG1 INT_L_X14Y24/LOGIC_OUTS_L19 INT_L_X14Y24/NE2BEG1 INT_L_X14Y25/NE2A1 INT_L_X14Y26/IMUX_L18 INT_L_X14Y26/NW2END1 INT_R_X15Y25/IMUX42 INT_R_X15Y25/NE2END1 INT_R_X15Y25/NW2BEG1 INT_R_X15Y26/NW2A1 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y25/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X14Y24/INT_L.LOGIC_OUTS_L19->>NE2BEG1 INT_L_X14Y26/INT_L.NW2END1->>IMUX_L18 INT_R_X15Y25/INT_R.NE2END1->>IMUX42 INT_R_X15Y25/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

of[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[1]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX9 CLBLL_L_X12Y19/CLBLL_L_A5 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y21/CLBLL_L_BMUX CLBLL_R_X13Y21/CLBLL_IMUX27 CLBLL_R_X13Y21/CLBLL_LL_B4 INT_L_X12Y19/IMUX_L9 INT_L_X12Y19/SR1BEG_S0 INT_L_X12Y19/SS2END3 INT_L_X12Y20/SS2A3 INT_L_X12Y20/SS2END_N0_3 INT_L_X12Y21/EL1BEG2 INT_L_X12Y21/LOGIC_OUTS_L17 INT_L_X12Y21/SS2BEG3 INT_R_X13Y21/EL1END2 INT_R_X13Y21/IMUX27 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y21/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X12Y19/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X12Y19/INT_L.SS2END3->>SR1BEG_S0 INT_L_X12Y21/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X12Y21/INT_L.LOGIC_OUTS_L17->>SS2BEG3 INT_R_X13Y21/INT_R.EL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state_1[9]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX10 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y18/CLBLL_L_A4 CLBLL_L_X12Y18/CLBLL_L_D CLBLL_L_X12Y18/CLBLL_L_DMUX CLBLL_L_X12Y19/CLBLL_IMUX10 CLBLL_L_X12Y19/CLBLL_L_A4 CLBLL_R_X13Y18/CLBLL_IMUX22 CLBLL_R_X13Y18/CLBLL_LL_C3 CLBLL_R_X13Y19/CLBLL_IMUX5 CLBLL_R_X13Y19/CLBLL_L_A6 INT_L_X12Y18/BYP_ALT6 INT_L_X12Y18/BYP_BOUNCE6 INT_L_X12Y18/ER1BEG2 INT_L_X12Y18/IMUX_L10 INT_L_X12Y18/LOGIC_OUTS_L11 INT_L_X12Y18/LOGIC_OUTS_L19 INT_L_X12Y19/BYP_BOUNCE_N3_6 INT_L_X12Y19/IMUX_L10 INT_R_X13Y18/ER1END2 INT_R_X13Y18/IMUX22 INT_R_X13Y18/NR1BEG2 INT_R_X13Y19/IMUX5 INT_R_X13Y19/NR1END2 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X12Y18/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X12Y18/INT_L.LOGIC_OUTS_L11->>BYP_ALT6 INT_L_X12Y18/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_L_X12Y18/INT_L.LOGIC_OUTS_L19->>IMUX_L10 INT_L_X12Y19/INT_L.BYP_BOUNCE_N3_6->>IMUX_L10 INT_R_X13Y18/INT_R.ER1END2->>IMUX22 INT_R_X13Y18/INT_R.ER1END2->>NR1BEG2 INT_R_X13Y19/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

of[0]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX6 CLBLL_L_X12Y19/CLBLL_L_A1 CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y19/CLBLL_L_BMUX INT_L_X12Y19/IMUX_L6 INT_L_X12Y19/WL1END2 INT_R_X13Y19/LOGIC_OUTS17 INT_R_X13Y19/WL1BEG2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y19/INT_L.WL1END2->>IMUX_L6 INT_R_X13Y19/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_3_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_IMUX31 CLBLL_L_X14Y19/CLBLL_LL_C5 CLBLL_L_X14Y19/CLBLL_LL_D CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS15 CLBLL_L_X14Y19/CLBLL_WL1END2 CLBLL_L_X14Y19/CLBLL_WW2A3 CLBLL_R_X13Y18/CLBLL_IMUX32 CLBLL_R_X13Y18/CLBLL_LL_C1 CLBLL_R_X13Y19/CLBLL_IMUX14 CLBLL_R_X13Y19/CLBLL_IMUX21 CLBLL_R_X13Y19/CLBLL_L_B1 CLBLL_R_X13Y19/CLBLL_L_C4 CLBLL_R_X13Y19/CLBLL_WL1END2 CLBLL_R_X13Y19/CLBLL_WW2A3 INT_L_X12Y19/ER1BEG_S0 INT_L_X12Y19/WW2END3 INT_L_X12Y20/ER1BEG0 INT_L_X12Y20/WW2END_N0_3 INT_L_X14Y19/IMUX_L31 INT_L_X14Y19/LOGIC_OUTS_L15 INT_L_X14Y19/WL1BEG2 INT_L_X14Y19/WW2BEG3 INT_R_X13Y18/IMUX32 INT_R_X13Y18/SS2END0 INT_R_X13Y19/IMUX14 INT_R_X13Y19/IMUX21 INT_R_X13Y19/SS2A0 INT_R_X13Y19/WL1END2 INT_R_X13Y19/WW2A3 INT_R_X13Y20/ER1END0 INT_R_X13Y20/SS2BEG0 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y19/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X12Y19/INT_L.WW2END3->>ER1BEG_S0 INT_L_X14Y19/INT_L.LOGIC_OUTS_L15->>IMUX_L31 INT_L_X14Y19/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X14Y19/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_R_X13Y18/INT_R.SS2END0->>IMUX32 INT_R_X13Y19/INT_R.WL1END2->>IMUX14 INT_R_X13Y19/INT_R.WL1END2->>IMUX21 INT_R_X13Y20/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

of[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_9_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_WL1END1 CLBLL_L_X12Y21/CLBLL_IMUX19 CLBLL_L_X12Y21/CLBLL_IMUX36 CLBLL_L_X12Y21/CLBLL_L_B2 CLBLL_L_X12Y21/CLBLL_L_D2 CLBLL_L_X14Y20/CLBLL_LL_C CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y20/CLBLL_WW2A2 CLBLL_R_X13Y20/CLBLL_WW2A2 CLBLM_R_X11Y20/CLBLM_IMUX3 CLBLM_R_X11Y20/CLBLM_IMUX42 CLBLM_R_X11Y20/CLBLM_L_A2 CLBLM_R_X11Y20/CLBLM_L_D6 CLBLM_R_X11Y20/CLBLM_WL1END1 INT_L_X12Y20/NL1BEG2 INT_L_X12Y20/WL1BEG1 INT_L_X12Y20/WW2END2 INT_L_X12Y21/IMUX_L19 INT_L_X12Y21/IMUX_L36 INT_L_X12Y21/NL1END2 INT_L_X14Y20/LOGIC_OUTS_L14 INT_L_X14Y20/WW2BEG2 INT_R_X11Y20/IMUX3 INT_R_X11Y20/IMUX42 INT_R_X11Y20/WL1END1 INT_R_X13Y20/WW2A2 VBRK_X34Y21/VBRK_WL1END1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X14Y20/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X12Y20/INT_L.WW2END2->>NL1BEG2 INT_L_X12Y20/INT_L.WW2END2->>WL1BEG1 INT_L_X12Y21/INT_L.NL1END2->>IMUX_L19 INT_L_X12Y21/INT_L.NL1END2->>IMUX_L36 INT_L_X14Y20/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_R_X11Y20/INT_R.WL1END1->>IMUX3 INT_R_X11Y20/INT_R.WL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_1_in13_in - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX24 CLBLL_L_X12Y21/CLBLL_IMUX25 CLBLL_L_X12Y21/CLBLL_IMUX32 CLBLL_L_X12Y21/CLBLL_IMUX40 CLBLL_L_X12Y21/CLBLL_IMUX41 CLBLL_L_X12Y21/CLBLL_LL_B5 CLBLL_L_X12Y21/CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_LL_D1 CLBLL_L_X12Y21/CLBLL_L_B5 CLBLL_L_X12Y21/CLBLL_L_D1 CLBLL_L_X12Y21/CLBLL_SE2A0 CLBLL_L_X12Y22/CLBLL_SW2A0 CLBLL_L_X12Y29/CLBLL_LL_AQ CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y21/CLBLM_SE2A0 CLBLM_R_X11Y22/CLBLM_SW2A0 HCLK_L_X36Y26/HCLK_SS6E0 INT_L_X12Y21/IMUX_L24 INT_L_X12Y21/IMUX_L25 INT_L_X12Y21/IMUX_L32 INT_L_X12Y21/IMUX_L40 INT_L_X12Y21/IMUX_L41 INT_L_X12Y21/SE2END0 INT_L_X12Y22/SW2A0 INT_L_X12Y23/SS6END0 INT_L_X12Y23/SW2BEG0 INT_L_X12Y24/SS6E0 INT_L_X12Y25/SS6D0 INT_L_X12Y26/SS6C0 INT_L_X12Y27/SS6B0 INT_L_X12Y28/SS6A0 INT_L_X12Y29/LOGIC_OUTS_L4 INT_L_X12Y29/SS6BEG0 INT_R_X11Y21/SE2A0 INT_R_X11Y22/SE2BEG0 INT_R_X11Y22/SW2END0 VBRK_X34Y22/VBRK_SE2A0 VBRK_X34Y23/VBRK_SW2A0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X12Y29/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y21/INT_L.SE2END0->>IMUX_L24 INT_L_X12Y21/INT_L.SE2END0->>IMUX_L25 INT_L_X12Y21/INT_L.SE2END0->>IMUX_L32 INT_L_X12Y21/INT_L.SE2END0->>IMUX_L40 INT_L_X12Y21/INT_L.SE2END0->>IMUX_L41 INT_L_X12Y23/INT_L.SS6END0->>SW2BEG0 INT_L_X12Y29/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_R_X11Y22/INT_R.SW2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

of[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[3]_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LL_D CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y19/CLBLL_IMUX4 CLBLL_R_X13Y19/CLBLL_LL_A6 INT_L_X12Y19/EL1BEG2 INT_L_X12Y19/LOGIC_OUTS_L15 INT_R_X13Y19/EL1END2 INT_R_X13Y19/IMUX4 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X12Y19/INT_L.LOGIC_OUTS_L15->>EL1BEG2 INT_R_X13Y19/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[3] - 
wires: CLBLL_R_X13Y19/CLBLL_IMUX2 CLBLL_R_X13Y19/CLBLL_LL_A2 CLBLL_R_X13Y19/CLBLL_LOGIC_OUTS19 CLBLL_R_X13Y19/CLBLL_L_D CLBLL_R_X13Y19/CLBLL_L_DMUX INT_R_X13Y19/IMUX2 INT_R_X13Y19/LOGIC_OUTS19 
pips: CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X13Y19/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X13Y19/INT_R.LOGIC_OUTS19->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[3]_i_5_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_EL1BEG2 CLBLL_L_X12Y19/CLBLL_IMUX43 CLBLL_L_X12Y19/CLBLL_LL_D6 CLBLM_R_X11Y19/CLBLM_EL1BEG2 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y19/CLBLM_L_D INT_L_X12Y19/EL1END2 INT_L_X12Y19/IMUX_L43 INT_R_X11Y19/EL1BEG2 INT_R_X11Y19/LOGIC_OUTS11 VBRK_X34Y20/VBRK_EL1BEG2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X12Y19/INT_L.EL1END2->>IMUX_L43 INT_R_X11Y19/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

of[3]_i_6_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX44 CLBLL_L_X12Y19/CLBLL_LL_D4 CLBLL_L_X12Y19/CLBLL_SE2A2 CLBLM_R_X11Y19/CLBLM_SE2A2 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y20/CLBLM_L_AMUX INT_L_X12Y19/IMUX_L44 INT_L_X12Y19/SE2END2 INT_R_X11Y19/SE2A2 INT_R_X11Y20/LOGIC_OUTS16 INT_R_X11Y20/SE2BEG2 VBRK_X34Y20/VBRK_SE2A2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X12Y19/INT_L.SE2END2->>IMUX_L44 INT_R_X11Y20/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_4_n_0 - 
wires: CLBLL_L_X14Y18/CLBLL_EL1BEG0 CLBLL_L_X14Y18/CLBLL_IMUX8 CLBLL_L_X14Y18/CLBLL_LL_A5 CLBLL_L_X14Y19/CLBLL_EL1BEG0 CLBLL_L_X14Y19/CLBLL_IMUX24 CLBLL_L_X14Y19/CLBLL_IMUX32 CLBLL_L_X14Y19/CLBLL_LL_B5 CLBLL_L_X14Y19/CLBLL_LL_C1 CLBLL_R_X13Y18/CLBLL_EL1BEG0 CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y18/CLBLL_L_B CLBLL_R_X13Y19/CLBLL_EL1BEG0 CLBLL_R_X13Y19/CLBLL_IMUX36 CLBLL_R_X13Y19/CLBLL_L_D2 INT_L_X14Y17/EL1END_S3_0 INT_L_X14Y18/EL1END0 INT_L_X14Y18/EL1END_S3_0 INT_L_X14Y18/IMUX_L8 INT_L_X14Y19/EL1END0 INT_L_X14Y19/IMUX_L24 INT_L_X14Y19/IMUX_L32 INT_R_X13Y18/EL1BEG0 INT_R_X13Y18/LOGIC_OUTS9 INT_R_X13Y18/NR1BEG1 INT_R_X13Y19/EL1BEG0 INT_R_X13Y19/GFAN1 INT_R_X13Y19/IMUX36 INT_R_X13Y19/NR1END1 
pips: CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X13Y18/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_L_X14Y18/INT_L.EL1END0->>IMUX_L8 INT_L_X14Y19/INT_L.EL1END0->>IMUX_L24 INT_L_X14Y19/INT_L.EL1END0->>IMUX_L32 INT_R_X13Y18/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X13Y18/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X13Y19/INT_R.GFAN1->>IMUX36 INT_R_X13Y19/INT_R.NR1END1->>EL1BEG0 INT_R_X13Y19/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[28]_i_7_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y18/CLBLM_M_A CLBLM_R_X11Y19/CLBLM_IMUX20 CLBLM_R_X11Y19/CLBLM_IMUX36 CLBLM_R_X11Y19/CLBLM_IMUX43 CLBLM_R_X11Y19/CLBLM_L_C2 CLBLM_R_X11Y19/CLBLM_L_D2 CLBLM_R_X11Y19/CLBLM_M_D6 CLBLM_R_X11Y20/CLBLM_IMUX40 CLBLM_R_X11Y20/CLBLM_M_D1 INT_R_X11Y18/LOGIC_OUTS12 INT_R_X11Y18/NL1BEG2 INT_R_X11Y18/NL1BEG_N3 INT_R_X11Y18/NN2BEG0 INT_R_X11Y19/IMUX20 INT_R_X11Y19/IMUX36 INT_R_X11Y19/IMUX43 INT_R_X11Y19/NL1END2 INT_R_X11Y19/NN2A0 INT_R_X11Y19/NN2END_S2_0 INT_R_X11Y20/IMUX40 INT_R_X11Y20/NN2END0 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X11Y18/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X11Y18/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X11Y18/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y19/INT_R.NL1END2->>IMUX20 INT_R_X11Y19/INT_R.NL1END2->>IMUX36 INT_R_X11Y19/INT_R.NL1END2->>IMUX43 INT_R_X11Y20/INT_R.NN2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

of[3]_i_7_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_IMUX37 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y19/CLBLM_L_AMUX CLBLM_R_X11Y19/CLBLM_L_D4 INT_R_X11Y19/IMUX37 INT_R_X11Y19/LOGIC_OUTS16 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y19/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_19_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_EL1BEG2 CLBLL_L_X12Y20/CLBLL_IMUX43 CLBLL_L_X12Y20/CLBLL_LL_D6 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y17/CLBLM_M_A CLBLM_R_X11Y18/CLBLM_IMUX31 CLBLM_R_X11Y18/CLBLM_M_C5 CLBLM_R_X11Y19/CLBLM_IMUX40 CLBLM_R_X11Y19/CLBLM_IMUX46 CLBLM_R_X11Y19/CLBLM_L_D5 CLBLM_R_X11Y19/CLBLM_M_D1 CLBLM_R_X11Y20/CLBLM_EL1BEG2 CLBLM_R_X11Y20/CLBLM_IMUX47 CLBLM_R_X11Y20/CLBLM_M_D5 INT_L_X12Y20/EL1END2 INT_L_X12Y20/IMUX_L43 INT_R_X11Y17/LOGIC_OUTS12 INT_R_X11Y17/NN2BEG0 INT_R_X11Y18/IMUX31 INT_R_X11Y18/NN2A0 INT_R_X11Y18/NN2END_S2_0 INT_R_X11Y19/IMUX40 INT_R_X11Y19/IMUX46 INT_R_X11Y19/NL1BEG_N3 INT_R_X11Y19/NN2END0 INT_R_X11Y19/NR1BEG3 INT_R_X11Y20/EL1BEG2 INT_R_X11Y20/IMUX47 INT_R_X11Y20/NR1END3 VBRK_X34Y21/VBRK_EL1BEG2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X12Y20/INT_L.EL1END2->>IMUX_L43 INT_R_X11Y17/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X11Y18/INT_R.NN2END_S2_0->>IMUX31 INT_R_X11Y19/INT_R.NL1BEG_N3->>IMUX46 INT_R_X11Y19/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X11Y19/INT_R.NN2END0->>IMUX40 INT_R_X11Y19/INT_R.NN2END0->>NL1BEG_N3 INT_R_X11Y20/INT_R.NR1END3->>EL1BEG2 INT_R_X11Y20/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

of[3]_i_8_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LL_A CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y19/CLBLL_WR1END1 CLBLM_R_X11Y19/CLBLM_IMUX42 CLBLM_R_X11Y19/CLBLM_L_D6 CLBLM_R_X11Y19/CLBLM_WR1END1 INT_L_X12Y19/LOGIC_OUTS_L12 INT_L_X12Y19/WR1BEG1 INT_R_X11Y19/IMUX42 INT_R_X11Y19/WR1END1 VBRK_X34Y20/VBRK_WR1END1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X12Y19/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X11Y19/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_10_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_IMUX41 CLBLM_R_X11Y19/CLBLM_L_D1 CLBLM_R_X11Y20/CLBLM_IMUX39 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y20/CLBLM_L_D3 CLBLM_R_X11Y20/CLBLM_M_BMUX INT_L_X10Y19/SE2A0 INT_L_X10Y20/SE2BEG0 INT_L_X10Y20/SR1BEG_S0 INT_L_X10Y20/WR1END_S1_0 INT_L_X10Y21/WR1END0 INT_R_X11Y19/IMUX41 INT_R_X11Y19/SE2END0 INT_R_X11Y20/IMUX39 INT_R_X11Y20/LOGIC_OUTS21 INT_R_X11Y20/WR1BEG_S0 INT_R_X11Y21/WR1BEG0 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y20/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X10Y20/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X11Y19/INT_R.SE2END0->>IMUX41 INT_R_X11Y20/INT_R.LOGIC_OUTS21->>IMUX39 INT_R_X11Y20/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[31]_i_11_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_LL_D CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y20/CLBLL_WL1END2 CLBLM_R_X11Y20/CLBLM_IMUX36 CLBLM_R_X11Y20/CLBLM_IMUX6 CLBLM_R_X11Y20/CLBLM_L_A1 CLBLM_R_X11Y20/CLBLM_L_D2 CLBLM_R_X11Y20/CLBLM_WL1END2 INT_L_X12Y20/LOGIC_OUTS_L15 INT_L_X12Y20/WL1BEG2 INT_R_X11Y20/IMUX36 INT_R_X11Y20/IMUX6 INT_R_X11Y20/WL1END2 VBRK_X34Y21/VBRK_WL1END2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X11Y20/INT_R.WL1END2->>IMUX36 INT_R_X11Y20/INT_R.WL1END2->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[31]_i_8_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_NE2A2 CLBLL_L_X12Y21/CLBLL_WR1END3 CLBLM_L_X10Y18/CLBLM_IMUX46 CLBLM_L_X10Y18/CLBLM_L_D5 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y21/CLBLM_L_C CLBLM_R_X11Y18/CLBLM_IMUX32 CLBLM_R_X11Y18/CLBLM_M_C1 CLBLM_R_X11Y20/CLBLM_IMUX0 CLBLM_R_X11Y20/CLBLM_IMUX17 CLBLM_R_X11Y20/CLBLM_IMUX37 CLBLM_R_X11Y20/CLBLM_L_A3 CLBLM_R_X11Y20/CLBLM_L_D4 CLBLM_R_X11Y20/CLBLM_M_B3 CLBLM_R_X11Y21/CLBLM_IMUX14 CLBLM_R_X11Y21/CLBLM_L_B1 CLBLM_R_X11Y21/CLBLM_NE2A2 CLBLM_R_X11Y21/CLBLM_WR1END3 INT_L_X10Y17/ER1BEG_S0 INT_L_X10Y17/SL1END3 INT_L_X10Y18/ER1BEG0 INT_L_X10Y18/ER1BEG_S0 INT_L_X10Y18/IMUX_L46 INT_L_X10Y18/SL1BEG3 INT_L_X10Y18/SS2END3 INT_L_X10Y19/ER1BEG0 INT_L_X10Y19/SS2A3 INT_L_X10Y19/SS2END_N0_3 INT_L_X10Y20/SE2A2 INT_L_X10Y20/SR1END3 INT_L_X10Y20/SS2BEG3 INT_L_X10Y21/LOGIC_OUTS_L10 INT_L_X10Y21/SE2BEG2 INT_L_X10Y21/SR1BEG3 INT_L_X10Y21/SR1END_N3_3 INT_L_X12Y21/NE2END2 INT_L_X12Y21/WR1BEG3 INT_R_X11Y18/ER1END0 INT_R_X11Y18/IMUX32 INT_R_X11Y19/ER1END0 INT_R_X11Y19/NR1BEG0 INT_R_X11Y20/IMUX0 INT_R_X11Y20/IMUX17 INT_R_X11Y20/IMUX37 INT_R_X11Y20/NE2BEG2 INT_R_X11Y20/NR1END0 INT_R_X11Y20/SE2END2 INT_R_X11Y21/IMUX14 INT_R_X11Y21/NE2A2 INT_R_X11Y21/WR1END3 VBRK_X34Y22/VBRK_NE2A2 VBRK_X34Y22/VBRK_WR1END3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y17/INT_L.SL1END3->>ER1BEG_S0 INT_L_X10Y18/INT_L.SS2END3->>ER1BEG_S0 INT_L_X10Y18/INT_L.SS2END3->>IMUX_L46 INT_L_X10Y18/INT_L.SS2END3->>SL1BEG3 INT_L_X10Y20/INT_L.SR1END3->>SS2BEG3 INT_L_X10Y21/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_L_X10Y21/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X12Y21/INT_L.NE2END2->>WR1BEG3 INT_R_X11Y18/INT_R.ER1END0->>IMUX32 INT_R_X11Y19/INT_R.ER1END0->>NR1BEG0 INT_R_X11Y20/INT_R.NR1END0->>IMUX0 INT_R_X11Y20/INT_R.NR1END0->>IMUX17 INT_R_X11Y20/INT_R.SE2END2->>IMUX37 INT_R_X11Y20/INT_R.SE2END2->>NE2BEG2 INT_R_X11Y21/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

un[31]_i_7_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX21 CLBLM_L_X10Y17/CLBLM_L_C4 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y22/CLBLM_M_C CLBLM_R_X11Y18/CLBLM_IMUX28 CLBLM_R_X11Y18/CLBLM_M_C4 CLBLM_R_X11Y20/CLBLM_IMUX10 CLBLM_R_X11Y20/CLBLM_IMUX15 CLBLM_R_X11Y20/CLBLM_IMUX38 CLBLM_R_X11Y20/CLBLM_IMUX46 CLBLM_R_X11Y20/CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_L_D5 CLBLM_R_X11Y20/CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_M_D3 CLBLM_R_X11Y22/CLBLM_IMUX38 CLBLM_R_X11Y22/CLBLM_M_D3 INT_L_X10Y16/NR1BEG2 INT_L_X10Y16/SS6END2 INT_L_X10Y17/IMUX_L21 INT_L_X10Y17/NE2BEG2 INT_L_X10Y17/NR1END2 INT_L_X10Y17/SS6E2 INT_L_X10Y18/NE2A2 INT_L_X10Y18/SS6D2 INT_L_X10Y19/SS6C2 INT_L_X10Y20/SS6B2 INT_L_X10Y21/SS6A2 INT_L_X10Y22/ER1BEG3 INT_L_X10Y22/LOGIC_OUTS_L14 INT_L_X10Y22/SS6BEG2 INT_R_X11Y18/IMUX28 INT_R_X11Y18/NE2END2 INT_R_X11Y20/IMUX10 INT_R_X11Y20/IMUX15 INT_R_X11Y20/IMUX38 INT_R_X11Y20/IMUX46 INT_R_X11Y20/SR1BEG_S0 INT_R_X11Y20/SS2END3 INT_R_X11Y21/SS2A3 INT_R_X11Y21/SS2END_N0_3 INT_R_X11Y22/ER1END3 INT_R_X11Y22/IMUX38 INT_R_X11Y22/SS2BEG3 INT_R_X11Y23/ER1END_N3_3 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y16/INT_L.SS6END2->>NR1BEG2 INT_L_X10Y17/INT_L.NR1END2->>IMUX_L21 INT_L_X10Y17/INT_L.NR1END2->>NE2BEG2 INT_L_X10Y22/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X10Y22/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_R_X11Y18/INT_R.NE2END2->>IMUX28 INT_R_X11Y20/INT_R.SR1BEG_S0->>IMUX10 INT_R_X11Y20/INT_R.SS2END3->>IMUX15 INT_R_X11Y20/INT_R.SS2END3->>IMUX38 INT_R_X11Y20/INT_R.SS2END3->>IMUX46 INT_R_X11Y20/INT_R.SS2END3->>SR1BEG_S0 INT_R_X11Y22/INT_R.ER1END3->>IMUX38 INT_R_X11Y22/INT_R.ER1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

un[31]_i_21_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX41 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y18/CLBLM_L_CMUX CLBLM_R_X11Y18/CLBLM_L_D1 CLBLM_R_X11Y19/CLBLM_IMUX0 CLBLM_R_X11Y19/CLBLM_IMUX16 CLBLM_R_X11Y19/CLBLM_L_A3 CLBLM_R_X11Y19/CLBLM_L_B3 INT_R_X11Y18/IMUX41 INT_R_X11Y18/LOGIC_OUTS18 INT_R_X11Y18/NR1BEG0 INT_R_X11Y19/IMUX0 INT_R_X11Y19/IMUX16 INT_R_X11Y19/NR1END0 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X11Y18/INT_R.LOGIC_OUTS18->>IMUX41 INT_R_X11Y18/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X11Y19/INT_R.NR1END0->>IMUX0 INT_R_X11Y19/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p_reg_n_0_[30] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX1 CLBLL_L_X12Y19/CLBLL_LL_A3 CLBLL_L_X12Y20/CLBLL_IMUX40 CLBLL_L_X12Y20/CLBLL_LL_D1 CLBLL_L_X12Y20/CLBLL_SE2A0 CLBLM_R_X11Y19/CLBLM_IMUX10 CLBLM_R_X11Y19/CLBLM_IMUX25 CLBLM_R_X11Y19/CLBLM_IMUX33 CLBLM_R_X11Y19/CLBLM_L_A4 CLBLM_R_X11Y19/CLBLM_L_B5 CLBLM_R_X11Y19/CLBLM_L_C1 CLBLM_R_X11Y20/CLBLM_SE2A0 CLBLM_R_X11Y27/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y27/CLBLM_M_AQ HCLK_R_X32Y26/HCLK_SS6C0 INT_L_X12Y18/NR1BEG0 INT_L_X12Y18/SS2END0 INT_L_X12Y19/IMUX_L1 INT_L_X12Y19/NR1END0 INT_L_X12Y19/SS2A0 INT_L_X12Y20/IMUX_L40 INT_L_X12Y20/SE2END0 INT_L_X12Y20/SS2BEG0 INT_R_X11Y19/IMUX10 INT_R_X11Y19/IMUX25 INT_R_X11Y19/IMUX33 INT_R_X11Y19/SS2END0 INT_R_X11Y20/SE2A0 INT_R_X11Y20/SS2A0 INT_R_X11Y21/SE2BEG0 INT_R_X11Y21/SS2BEG0 INT_R_X11Y21/SS6END0 INT_R_X11Y22/SS6E0 INT_R_X11Y23/SS6D0 INT_R_X11Y24/SS6C0 INT_R_X11Y25/SS6B0 INT_R_X11Y26/SS6A0 INT_R_X11Y27/LOGIC_OUTS4 INT_R_X11Y27/SS6BEG0 VBRK_X34Y21/VBRK_SE2A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y27/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y18/INT_L.SS2END0->>NR1BEG0 INT_L_X12Y19/INT_L.NR1END0->>IMUX_L1 INT_L_X12Y20/INT_L.SE2END0->>IMUX_L40 INT_L_X12Y20/INT_L.SE2END0->>SS2BEG0 INT_R_X11Y19/INT_R.SS2END0->>IMUX10 INT_R_X11Y19/INT_R.SS2END0->>IMUX25 INT_R_X11Y19/INT_R.SS2END0->>IMUX33 INT_R_X11Y21/INT_R.SS6END0->>SE2BEG0 INT_R_X11Y21/INT_R.SS6END0->>SS2BEG0 INT_R_X11Y27/INT_R.LOGIC_OUTS4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

un[31]_i_20_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX7 CLBLL_L_X12Y19/CLBLL_LL_A1 CLBLL_L_X12Y19/CLBLL_NE2A3 CLBLL_L_X12Y20/CLBLL_IMUX47 CLBLL_L_X12Y20/CLBLL_LL_D5 CLBLM_R_X11Y18/CLBLM_IMUX46 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y18/CLBLM_L_BMUX CLBLM_R_X11Y18/CLBLM_L_D5 CLBLM_R_X11Y19/CLBLM_IMUX23 CLBLM_R_X11Y19/CLBLM_L_C3 CLBLM_R_X11Y19/CLBLM_NE2A3 INT_L_X12Y19/IMUX_L7 INT_L_X12Y19/NE2END3 INT_L_X12Y19/NR1BEG3 INT_L_X12Y20/IMUX_L47 INT_L_X12Y20/NR1END3 INT_R_X11Y18/IMUX46 INT_R_X11Y18/LOGIC_OUTS17 INT_R_X11Y18/NE2BEG3 INT_R_X11Y18/NR1BEG3 INT_R_X11Y19/IMUX23 INT_R_X11Y19/NE2A3 INT_R_X11Y19/NR1END3 VBRK_X34Y20/VBRK_NE2A3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X12Y19/INT_L.NE2END3->>IMUX_L7 INT_L_X12Y19/INT_L.NE2END3->>NR1BEG3 INT_L_X12Y20/INT_L.NR1END3->>IMUX_L47 INT_R_X11Y18/INT_R.LOGIC_OUTS17->>IMUX46 INT_R_X11Y18/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X11Y18/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X11Y19/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

of[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma - 
wires: CLBLL_L_X12Y18/CLBLL_WW2END1 CLBLL_L_X12Y20/CLBLL_EE4BEG2 CLBLL_L_X12Y20/CLBLL_FAN6 CLBLL_L_X12Y20/CLBLL_L_CE CLBLL_L_X12Y23/CLBLL_EE2BEG2 CLBLL_L_X14Y19/CLBLL_LL_B CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y20/CLBLL_EE4B2 CLBLL_L_X14Y20/CLBLL_NW2A1 CLBLL_L_X14Y21/CLBLL_FAN7 CLBLL_L_X14Y21/CLBLL_LL_CE CLBLL_L_X16Y21/CLBLL_FAN7 CLBLL_L_X16Y21/CLBLL_LL_CE CLBLL_L_X16Y21/CLBLL_NE2A2 CLBLL_R_X13Y20/CLBLL_EE4B2 CLBLL_R_X13Y20/CLBLL_NW2A1 CLBLL_R_X13Y23/CLBLL_FAN7 CLBLL_R_X13Y23/CLBLL_LL_CE CLBLL_R_X15Y21/CLBLL_NE2A2 CLBLM_L_X10Y19/CLBLM_FAN6 CLBLM_L_X10Y19/CLBLM_FAN7 CLBLM_L_X10Y19/CLBLM_L_CE CLBLM_L_X10Y19/CLBLM_M_CE CLBLM_L_X10Y22/CLBLM_FAN7 CLBLM_L_X10Y22/CLBLM_M_CE CLBLM_L_X10Y22/CLBLM_NW4END2 CLBLM_L_X10Y23/CLBLM_NE2A2 CLBLM_L_X10Y24/CLBLM_FAN7 CLBLM_L_X10Y24/CLBLM_M_CE CLBLM_R_X11Y18/CLBLM_FAN6 CLBLM_R_X11Y18/CLBLM_L_CE CLBLM_R_X11Y18/CLBLM_WW2END1 CLBLM_R_X11Y20/CLBLM_EE4BEG2 CLBLM_R_X11Y22/CLBLM_FAN7 CLBLM_R_X11Y22/CLBLM_M_CE CLBLM_R_X11Y23/CLBLM_EE2BEG2 CLBLM_R_X11Y23/CLBLM_FAN7 CLBLM_R_X11Y23/CLBLM_M_CE CLBLM_R_X11Y24/CLBLM_FAN7 CLBLM_R_X11Y24/CLBLM_M_CE DSP_R_X9Y20/DSP_NE2A2_3 DSP_R_X9Y20/DSP_NW4END2_2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_NW4END2 INT_INTERFACE_R_X9Y23/INT_INTERFACE_NE2A2 INT_L_X10Y18/NW6A2 INT_L_X10Y19/FAN_ALT6 INT_L_X10Y19/FAN_ALT7 INT_L_X10Y19/FAN_L6 INT_L_X10Y19/FAN_L7 INT_L_X10Y19/NE2BEG2 INT_L_X10Y19/NW2END2 INT_L_X10Y19/NW6B2 INT_L_X10Y20/NE2A2 INT_L_X10Y20/NW6C2 INT_L_X10Y21/NW6D2 INT_L_X10Y22/FAN_ALT7 INT_L_X10Y22/FAN_L7 INT_L_X10Y22/NW6E2 INT_L_X10Y22/SL1END2 INT_L_X10Y23/NE2END2 INT_L_X10Y23/NL1BEG2 INT_L_X10Y23/SL1BEG2 INT_L_X10Y23/WR1END3 INT_L_X10Y24/FAN_ALT7 INT_L_X10Y24/FAN_L7 INT_L_X10Y24/NL1END2 INT_L_X12Y18/WW2A1 INT_L_X12Y19/SE2A1 INT_L_X12Y20/EE4A2 INT_L_X12Y20/FAN_ALT6 INT_L_X12Y20/FAN_L6 INT_L_X12Y20/SE2BEG1 INT_L_X12Y20/SR1END1 INT_L_X12Y21/NW2END1 INT_L_X12Y21/SR1BEG1 INT_L_X12Y23/EE2A2 INT_L_X14Y19/LOGIC_OUTS_L13 INT_L_X14Y19/NR1BEG1 INT_L_X14Y19/NW2BEG1 INT_L_X14Y20/EE4C2 INT_L_X14Y20/NR1BEG1 INT_L_X14Y20/NR1END1 INT_L_X14Y20/NW2A1 INT_L_X14Y21/FAN_ALT7 INT_L_X14Y21/FAN_L7 INT_L_X14Y21/GFAN1 INT_L_X14Y21/NR1END1 INT_L_X16Y21/FAN_ALT7 INT_L_X16Y21/FAN_L7 INT_L_X16Y21/NE2END2 INT_R_X11Y18/FAN6 INT_R_X11Y18/FAN_ALT6 INT_R_X11Y18/NW2BEG2 INT_R_X11Y18/NW6BEG2 INT_R_X11Y18/WW2END1 INT_R_X11Y19/NW2A2 INT_R_X11Y20/EE4BEG2 INT_R_X11Y20/NE2END2 INT_R_X11Y20/NN2BEG2 INT_R_X11Y21/NN2A2 INT_R_X11Y22/FAN7 INT_R_X11Y22/FAN_ALT7 INT_R_X11Y22/NN2END2 INT_R_X11Y22/NR1BEG2 INT_R_X11Y23/EE2BEG2 INT_R_X11Y23/FAN7 INT_R_X11Y23/FAN_ALT7 INT_R_X11Y23/NR1BEG2 INT_R_X11Y23/NR1END2 INT_R_X11Y23/WR1BEG3 INT_R_X11Y24/FAN7 INT_R_X11Y24/FAN_ALT7 INT_R_X11Y24/NR1END2 INT_R_X13Y18/SL1END1 INT_R_X13Y18/WW2BEG1 INT_R_X13Y19/SE2END1 INT_R_X13Y19/SL1BEG1 INT_R_X13Y20/EE4B2 INT_R_X13Y20/NW2BEG1 INT_R_X13Y20/NW2END1 INT_R_X13Y21/NW2A1 INT_R_X13Y23/EE2END2 INT_R_X13Y23/FAN7 INT_R_X13Y23/FAN_ALT7 INT_R_X15Y20/EE4END2 INT_R_X15Y20/NE2BEG2 INT_R_X15Y21/NE2A2 INT_R_X9Y22/NE2BEG2 INT_R_X9Y22/NW6END2 INT_R_X9Y23/NE2A2 VBRK_X29Y23/VBRK_NW4END2 VBRK_X29Y24/VBRK_NE2A2 VBRK_X34Y19/VBRK_WW2END1 VBRK_X34Y21/VBRK_EE4BEG2 VBRK_X34Y24/VBRK_EE2BEG2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y19/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y21/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X16Y21/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y23/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y19/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y19/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y22/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y24/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y18/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y22/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y23/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y24/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y19/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y19/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y19/INT_L.NW2END2->>FAN_ALT6 INT_L_X10Y19/INT_L.NW2END2->>FAN_ALT7 INT_L_X10Y19/INT_L.NW2END2->>NE2BEG2 INT_L_X10Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y22/INT_L.SL1END2->>FAN_ALT7 INT_L_X10Y23/INT_L.NE2END2->>SL1BEG2 INT_L_X10Y23/INT_L.WR1END3->>NL1BEG2 INT_L_X10Y24/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y24/INT_L.NL1END2->>FAN_ALT7 INT_L_X12Y20/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y20/INT_L.SR1END1->>FAN_ALT6 INT_L_X12Y20/INT_L.SR1END1->>SE2BEG1 INT_L_X12Y21/INT_L.NW2END1->>SR1BEG1 INT_L_X14Y19/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X14Y19/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_L_X14Y20/INT_L.NR1END1->>NR1BEG1 INT_L_X14Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y21/INT_L.GFAN1->>FAN_ALT7 INT_L_X14Y21/INT_L.NR1END1->>GFAN1 INT_L_X16Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X16Y21/INT_L.NE2END2->>FAN_ALT7 INT_R_X11Y18/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y18/INT_R.WW2END1->>FAN_ALT6 INT_R_X11Y18/INT_R.WW2END1->>NW2BEG2 INT_R_X11Y18/INT_R.WW2END1->>NW6BEG2 INT_R_X11Y20/INT_R.NE2END2->>EE4BEG2 INT_R_X11Y20/INT_R.NE2END2->>NN2BEG2 INT_R_X11Y22/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y22/INT_R.NN2END2->>FAN_ALT7 INT_R_X11Y22/INT_R.NN2END2->>NR1BEG2 INT_R_X11Y23/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y23/INT_R.NR1END2->>EE2BEG2 INT_R_X11Y23/INT_R.NR1END2->>FAN_ALT7 INT_R_X11Y23/INT_R.NR1END2->>NR1BEG2 INT_R_X11Y23/INT_R.NR1END2->>WR1BEG3 INT_R_X11Y24/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y24/INT_R.NR1END2->>FAN_ALT7 INT_R_X13Y18/INT_R.SL1END1->>WW2BEG1 INT_R_X13Y19/INT_R.SE2END1->>SL1BEG1 INT_R_X13Y20/INT_R.NW2END1->>NW2BEG1 INT_R_X13Y23/INT_R.EE2END2->>FAN_ALT7 INT_R_X13Y23/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y20/INT_R.EE4END2->>NE2BEG2 INT_R_X9Y22/INT_R.NW6END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

p[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[0]_i_2_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_LL_D CLBLL_L_X12Y24/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y24/CLBLL_IMUX26 CLBLL_R_X13Y24/CLBLL_L_B4 HCLK_L_X36Y26/HCLK_ER1BEG_S0 HCLK_R_X37Y26/HCLK_SL1END0 INT_L_X12Y24/ER1BEG_S0 INT_L_X12Y24/LOGIC_OUTS_L15 INT_L_X12Y25/ER1BEG0 INT_R_X13Y24/BYP_ALT0 INT_R_X13Y24/BYP_BOUNCE0 INT_R_X13Y24/IMUX26 INT_R_X13Y24/SL1END0 INT_R_X13Y25/ER1END0 INT_R_X13Y25/SL1BEG0 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X12Y24/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_R_X13Y24/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X13Y24/INT_R.BYP_BOUNCE0->>IMUX26 INT_R_X13Y24/INT_R.SL1END0->>BYP_ALT0 INT_R_X13Y25/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[10]_i_2_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y26/CLBLL_L_B CLBLL_L_X16Y26/CLBLL_EE2A1 CLBLL_R_X15Y26/CLBLL_EE2A1 CLBLL_R_X17Y24/CLBLL_IMUX13 CLBLL_R_X17Y24/CLBLL_L_B6 HCLK_R_X45Y26/HCLK_SS2END2 INT_L_X14Y26/EE2BEG1 INT_L_X14Y26/LOGIC_OUTS_L9 INT_L_X16Y26/EE2END1 INT_L_X16Y26/ER1BEG2 INT_R_X15Y26/EE2A1 INT_R_X17Y24/IMUX13 INT_R_X17Y24/SS2END2 INT_R_X17Y25/SS2A2 INT_R_X17Y26/ER1END2 INT_R_X17Y26/SS2BEG2 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X14Y26/INT_L.LOGIC_OUTS_L9->>EE2BEG1 INT_L_X16Y26/INT_L.EE2END1->>ER1BEG2 INT_R_X17Y24/INT_R.SS2END2->>IMUX13 INT_R_X17Y26/INT_R.ER1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[10]_i_3_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX16 CLBLL_L_X14Y26/CLBLL_L_B3 CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y29/CLBLL_L_D INT_L_X14Y25/SS2END3 INT_L_X14Y26/IMUX_L16 INT_L_X14Y26/SS2A3 INT_L_X14Y26/SS2END_N0_3 INT_L_X14Y27/SS2BEG3 INT_L_X14Y27/SS2END3 INT_L_X14Y28/SS2A3 INT_L_X14Y28/SS2END_N0_3 INT_L_X14Y29/LOGIC_OUTS_L11 INT_L_X14Y29/SS2BEG3 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y26/INT_L.SS2END_N0_3->>IMUX_L16 INT_L_X14Y27/INT_L.SS2END3->>SS2BEG3 INT_L_X14Y29/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[10]_i_4_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX24 CLBLL_L_X14Y26/CLBLL_IMUX25 CLBLL_L_X14Y26/CLBLL_LL_B5 CLBLL_L_X14Y26/CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y27/CLBLL_L_A INT_L_X14Y26/IMUX_L24 INT_L_X14Y26/IMUX_L25 INT_L_X14Y26/SL1END0 INT_L_X14Y27/LOGIC_OUTS_L8 INT_L_X14Y27/SL1BEG0 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y26/INT_L.SL1END0->>IMUX_L24 INT_L_X14Y26/INT_L.SL1END0->>IMUX_L25 INT_L_X14Y27/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[10]_i_5_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX26 CLBLL_L_X14Y26/CLBLL_IMUX27 CLBLL_L_X14Y26/CLBLL_LL_B4 CLBLL_L_X14Y26/CLBLL_L_B4 CLBLL_R_X15Y27/CLBLL_LL_B CLBLL_R_X15Y27/CLBLL_LOGIC_OUTS13 INT_L_X14Y26/IMUX_L26 INT_L_X14Y26/IMUX_L27 INT_L_X14Y26/SW2END1 INT_R_X15Y26/SW2A1 INT_R_X15Y27/LOGIC_OUTS13 INT_R_X15Y27/SW2BEG1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y27/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X14Y26/INT_L.SW2END1->>IMUX_L26 INT_L_X14Y26/INT_L.SW2END1->>IMUX_L27 INT_R_X15Y27/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[10]_i_6_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX13 CLBLL_L_X14Y26/CLBLL_L_B6 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y27/CLBLL_L_AMUX INT_L_X14Y26/IMUX_L13 INT_L_X14Y26/SL1END2 INT_L_X14Y27/LOGIC_OUTS_L16 INT_L_X14Y27/SL1BEG2 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X14Y26/INT_L.SL1END2->>IMUX_L13 INT_L_X14Y27/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[10]_i_7_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_IMUX27 CLBLL_L_X14Y28/CLBLL_LL_B4 CLBLL_R_X15Y27/CLBLL_IMUX12 CLBLL_R_X15Y27/CLBLL_LL_B6 CLBLL_R_X15Y28/CLBLL_LL_AMUX CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS20 INT_L_X14Y28/IMUX_L27 INT_L_X14Y28/WL1END1 INT_R_X15Y27/IMUX12 INT_R_X15Y27/SL1END2 INT_R_X15Y28/LOGIC_OUTS20 INT_R_X15Y28/SL1BEG2 INT_R_X15Y28/WL1BEG1 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y28/INT_L.WL1END1->>IMUX_L27 INT_R_X15Y27/INT_R.SL1END2->>IMUX12 INT_R_X15Y28/INT_R.LOGIC_OUTS20->>SL1BEG2 INT_R_X15Y28/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[19]_i_8_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX21 CLBLL_L_X12Y29/CLBLL_L_C4 CLBLL_L_X12Y29/CLBLL_WR1END1 CLBLL_L_X14Y27/CLBLL_LL_C CLBLL_L_X14Y27/CLBLL_LL_CMUX CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS22 CLBLL_L_X14Y28/CLBLL_NW2A0 CLBLL_L_X16Y23/CLBLL_IMUX41 CLBLL_L_X16Y23/CLBLL_L_D1 CLBLL_L_X16Y27/CLBLL_EL1BEG0 CLBLL_R_X13Y28/CLBLL_IMUX0 CLBLL_R_X13Y28/CLBLL_L_A3 CLBLL_R_X13Y28/CLBLL_NW2A0 CLBLL_R_X15Y27/CLBLL_EL1BEG0 CLBLL_R_X15Y27/CLBLL_IMUX2 CLBLL_R_X15Y27/CLBLL_IMUX24 CLBLL_R_X15Y27/CLBLL_LL_A2 CLBLL_R_X15Y27/CLBLL_LL_B5 CLBLM_R_X11Y29/CLBLM_IMUX35 CLBLM_R_X11Y29/CLBLM_M_C6 CLBLM_R_X11Y29/CLBLM_WR1END1 HCLK_L_X44Y26/HCLK_SS2A0 INT_L_X12Y28/NW2END_S0_0 INT_L_X12Y29/IMUX_L21 INT_L_X12Y29/NL1BEG_N3 INT_L_X12Y29/NW2END0 INT_L_X12Y29/WR1BEG1 INT_L_X14Y27/EL1BEG1 INT_L_X14Y27/LOGIC_OUTS_L14 INT_L_X14Y27/LOGIC_OUTS_L22 INT_L_X14Y27/NW2BEG0 INT_L_X14Y28/NW2A0 INT_L_X16Y23/IMUX_L41 INT_L_X16Y23/SS2END0 INT_L_X16Y24/SS2A0 INT_L_X16Y25/SS2BEG0 INT_L_X16Y25/SS2END0 INT_L_X16Y26/EL1END_S3_0 INT_L_X16Y26/SS2A0 INT_L_X16Y27/EL1END0 INT_L_X16Y27/SS2BEG0 INT_R_X11Y29/BYP_ALT1 INT_R_X11Y29/BYP_BOUNCE1 INT_R_X11Y29/IMUX35 INT_R_X11Y29/WR1END1 INT_R_X13Y27/NW2END_S0_0 INT_R_X13Y28/IMUX0 INT_R_X13Y28/NW2BEG0 INT_R_X13Y28/NW2END0 INT_R_X13Y29/NW2A0 INT_R_X15Y26/FAN_BOUNCE_S3_2 INT_R_X15Y27/EL1BEG0 INT_R_X15Y27/EL1END1 INT_R_X15Y27/FAN_ALT2 INT_R_X15Y27/FAN_BOUNCE2 INT_R_X15Y27/IMUX2 INT_R_X15Y27/IMUX24 VBRK_X34Y31/VBRK_WR1END1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X12Y29/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X12Y29/INT_L.NW2END0->>NL1BEG_N3 INT_L_X12Y29/INT_L.NW2END0->>WR1BEG1 INT_L_X14Y27/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_L_X14Y27/INT_L.LOGIC_OUTS_L22->>NW2BEG0 INT_L_X16Y23/INT_L.SS2END0->>IMUX_L41 INT_L_X16Y25/INT_L.SS2END0->>SS2BEG0 INT_L_X16Y27/INT_L.EL1END0->>SS2BEG0 INT_R_X11Y29/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y29/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X11Y29/INT_R.WR1END1->>BYP_ALT1 INT_R_X13Y28/INT_R.NW2END0->>IMUX0 INT_R_X13Y28/INT_R.NW2END0->>NW2BEG0 INT_R_X15Y27/INT_R.EL1END1->>EL1BEG0 INT_R_X15Y27/INT_R.EL1END1->>FAN_ALT2 INT_R_X15Y27/INT_R.EL1END1->>IMUX2 INT_R_X15Y27/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X15Y27/INT_R.FAN_BOUNCE2->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[11]_i_2_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX9 CLBLL_L_X14Y22/CLBLL_L_A5 CLBLL_L_X14Y23/CLBLL_LL_D CLBLL_L_X14Y23/CLBLL_LOGIC_OUTS15 INT_L_X14Y22/IMUX_L9 INT_L_X14Y22/SL1END3 INT_L_X14Y22/SR1BEG_S0 INT_L_X14Y23/LOGIC_OUTS_L15 INT_L_X14Y23/SL1BEG3 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y23/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y22/INT_L.SL1END3->>SR1BEG_S0 INT_L_X14Y22/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X14Y23/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[12]_i_4_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX43 CLBLL_L_X14Y23/CLBLL_LL_D6 CLBLL_L_X14Y26/CLBLL_IMUX2 CLBLL_L_X14Y26/CLBLL_LL_A2 CLBLL_L_X14Y26/CLBLL_SE2A1 CLBLL_R_X13Y26/CLBLL_SE2A1 CLBLL_R_X13Y29/CLBLL_IMUX43 CLBLL_R_X13Y29/CLBLL_LL_D6 CLBLL_R_X13Y30/CLBLL_LL_B CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS13 HCLK_L_X40Y26/HCLK_SS2END1 INT_L_X14Y23/IMUX_L43 INT_L_X14Y23/SL1END1 INT_L_X14Y24/SL1BEG1 INT_L_X14Y24/SS2END1 INT_L_X14Y25/SS2A1 INT_L_X14Y26/IMUX_L2 INT_L_X14Y26/SE2END1 INT_L_X14Y26/SS2BEG1 INT_R_X13Y26/SE2A1 INT_R_X13Y27/SE2BEG1 INT_R_X13Y27/SS2END1 INT_R_X13Y28/SS2A1 INT_R_X13Y29/IMUX43 INT_R_X13Y29/SL1END1 INT_R_X13Y29/SS2BEG1 INT_R_X13Y30/LOGIC_OUTS13 INT_R_X13Y30/SL1BEG1 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X14Y23/INT_L.SL1END1->>IMUX_L43 INT_L_X14Y24/INT_L.SS2END1->>SL1BEG1 INT_L_X14Y26/INT_L.SE2END1->>IMUX_L2 INT_L_X14Y26/INT_L.SE2END1->>SS2BEG1 INT_R_X13Y27/INT_R.SS2END1->>SE2BEG1 INT_R_X13Y29/INT_R.SL1END1->>IMUX43 INT_R_X13Y29/INT_R.SL1END1->>SS2BEG1 INT_R_X13Y30/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[12]_i_5_n_0 - 
wires: CLBLL_L_X14Y23/CLBLL_IMUX38 CLBLL_L_X14Y23/CLBLL_LL_D3 CLBLL_L_X14Y26/CLBLL_IMUX8 CLBLL_L_X14Y26/CLBLL_LL_A5 CLBLL_L_X14Y26/CLBLL_SE2A0 CLBLL_L_X14Y28/CLBLL_SE4BEG0 CLBLL_R_X13Y26/CLBLL_SE2A0 CLBLL_R_X13Y28/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y28/CLBLL_L_A CLBLL_R_X13Y28/CLBLL_SE4BEG0 HCLK_L_X40Y26/HCLK_SE6E0 INT_L_X14Y23/IMUX_L38 INT_L_X14Y23/WL1END3 INT_L_X14Y24/SE6E0 INT_L_X14Y24/WL1END_N1_3 INT_L_X14Y25/SE6D0 INT_L_X14Y26/IMUX_L8 INT_L_X14Y26/SE2END0 INT_L_X14Y26/SE6C0 INT_L_X14Y27/SE6B0 INT_L_X14Y28/SE6A0 INT_R_X13Y26/SE2A0 INT_R_X13Y27/SE2BEG0 INT_R_X13Y27/SL1END0 INT_R_X13Y28/LOGIC_OUTS8 INT_R_X13Y28/SE6BEG0 INT_R_X13Y28/SL1BEG0 INT_R_X15Y23/WL1BEG3 INT_R_X15Y24/SE6END0 INT_R_X15Y24/WL1BEG_N3 
pips: CLBLL_L_X14Y23/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X13Y28/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y23/INT_L.WL1END3->>IMUX_L38 INT_L_X14Y26/INT_L.SE2END0->>IMUX_L8 INT_R_X13Y27/INT_R.SL1END0->>SE2BEG0 INT_R_X13Y28/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X13Y28/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X15Y24/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[12]_i_2_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX16 CLBLL_L_X14Y22/CLBLL_L_B3 CLBLL_L_X14Y22/CLBLL_SE2A0 CLBLL_L_X14Y23/CLBLL_SW2A0 CLBLL_L_X14Y26/CLBLL_LL_A CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y22/CLBLL_SE2A0 CLBLL_R_X13Y23/CLBLL_SW2A0 HCLK_L_X40Y26/HCLK_SS2END0 INT_L_X14Y22/IMUX_L16 INT_L_X14Y22/SE2END0 INT_L_X14Y23/SW2A0 INT_L_X14Y24/SS2END0 INT_L_X14Y24/SW2BEG0 INT_L_X14Y25/SS2A0 INT_L_X14Y26/LOGIC_OUTS_L12 INT_L_X14Y26/SS2BEG0 INT_R_X13Y22/SE2A0 INT_R_X13Y23/SE2BEG0 INT_R_X13Y23/SW2END0 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y26/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y22/INT_L.SE2END0->>IMUX_L16 INT_L_X14Y24/INT_L.SS2END0->>SW2BEG0 INT_L_X14Y26/INT_L.LOGIC_OUTS_L12->>SS2BEG0 INT_R_X13Y23/INT_R.SW2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[12]_i_3_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX7 CLBLL_L_X14Y26/CLBLL_LL_A1 CLBLL_L_X14Y28/CLBLL_EL1BEG3 CLBLL_R_X13Y28/CLBLL_EL1BEG3 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y29/CLBLL_L_A INT_L_X14Y26/IMUX_L7 INT_L_X14Y26/SS2END3 INT_L_X14Y27/SS2A3 INT_L_X14Y27/SS2END_N0_3 INT_L_X14Y28/EL1END3 INT_L_X14Y28/SS2BEG3 INT_R_X13Y28/EL1BEG3 INT_R_X13Y29/EL1BEG_N3 INT_R_X13Y29/LOGIC_OUTS8 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y26/INT_L.SS2END3->>IMUX_L7 INT_L_X14Y28/INT_L.EL1END3->>SS2BEG3 INT_R_X13Y29/INT_R.LOGIC_OUTS8->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[12]_i_6_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX1 CLBLL_L_X14Y26/CLBLL_LL_A3 CLBLL_L_X14Y29/CLBLL_LL_A CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS12 INT_L_X14Y26/IMUX_L1 INT_L_X14Y26/SS2END0 INT_L_X14Y27/SS2A0 INT_L_X14Y28/SL1END0 INT_L_X14Y28/SS2BEG0 INT_L_X14Y29/LOGIC_OUTS_L12 INT_L_X14Y29/SL1BEG0 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y26/INT_L.SS2END0->>IMUX_L1 INT_L_X14Y28/INT_L.SL1END0->>SS2BEG0 INT_L_X14Y29/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[12]_i_7_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX15 CLBLL_R_X13Y29/CLBLL_IMUX19 CLBLL_R_X13Y29/CLBLL_IMUX3 CLBLL_R_X13Y29/CLBLL_IMUX31 CLBLL_R_X13Y29/CLBLL_IMUX47 CLBLL_R_X13Y29/CLBLL_LL_B1 CLBLL_R_X13Y29/CLBLL_LL_C5 CLBLL_R_X13Y29/CLBLL_LL_D5 CLBLL_R_X13Y29/CLBLL_L_A2 CLBLL_R_X13Y29/CLBLL_L_B2 CLBLL_R_X13Y30/CLBLL_LL_C CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS14 INT_R_X13Y29/FAN_ALT3 INT_R_X13Y29/FAN_BOUNCE3 INT_R_X13Y29/IMUX15 INT_R_X13Y29/IMUX19 INT_R_X13Y29/IMUX3 INT_R_X13Y29/IMUX31 INT_R_X13Y29/IMUX47 INT_R_X13Y29/SR1END3 INT_R_X13Y30/LOGIC_OUTS14 INT_R_X13Y30/SR1BEG3 INT_R_X13Y30/SR1END_N3_3 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y29/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X13Y29/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X13Y29/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X13Y29/INT_R.SR1END3->>FAN_ALT3 INT_R_X13Y29/INT_R.SR1END3->>IMUX15 INT_R_X13Y29/INT_R.SR1END3->>IMUX31 INT_R_X13Y29/INT_R.SR1END3->>IMUX47 INT_R_X13Y30/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[12]_i_8_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_SW2A1 CLBLL_L_X14Y29/CLBLL_LL_B CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y29/CLBLL_WR1END2 CLBLL_R_X13Y28/CLBLL_IMUX3 CLBLL_R_X13Y28/CLBLL_L_A2 CLBLL_R_X13Y28/CLBLL_SW2A1 CLBLL_R_X13Y29/CLBLL_IMUX35 CLBLL_R_X13Y29/CLBLL_LL_C6 CLBLL_R_X13Y29/CLBLL_WR1END2 INT_L_X14Y28/SW2A1 INT_L_X14Y29/LOGIC_OUTS_L13 INT_L_X14Y29/SW2BEG1 INT_L_X14Y29/WR1BEG2 INT_R_X13Y28/IMUX3 INT_R_X13Y28/SW2END1 INT_R_X13Y29/IMUX35 INT_R_X13Y29/WR1END2 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X14Y29/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X14Y29/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X13Y28/INT_R.SW2END1->>IMUX3 INT_R_X13Y29/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[15]_i_9_n_0 - 
wires: CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y27/CLBLL_L_C CLBLL_L_X14Y28/CLBLL_NW2A2 CLBLL_L_X14Y29/CLBLL_IMUX44 CLBLL_L_X14Y29/CLBLL_LL_D4 CLBLL_R_X13Y28/CLBLL_IMUX9 CLBLL_R_X13Y28/CLBLL_L_A5 CLBLL_R_X13Y28/CLBLL_NW2A2 INT_L_X14Y27/LOGIC_OUTS_L10 INT_L_X14Y27/NN2BEG2 INT_L_X14Y27/NW2BEG2 INT_L_X14Y28/NN2A2 INT_L_X14Y28/NW2A2 INT_L_X14Y29/IMUX_L44 INT_L_X14Y29/NN2END2 INT_R_X13Y27/FAN_BOUNCE_S3_6 INT_R_X13Y28/FAN_ALT6 INT_R_X13Y28/FAN_BOUNCE6 INT_R_X13Y28/IMUX9 INT_R_X13Y28/NW2END2 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X14Y27/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X14Y27/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X14Y29/INT_L.NN2END2->>IMUX_L44 INT_R_X13Y28/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X13Y28/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X13Y28/INT_R.NW2END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[15]_i_5_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX23 CLBLL_L_X12Y29/CLBLL_IMUX6 CLBLL_L_X12Y29/CLBLL_L_A1 CLBLL_L_X12Y29/CLBLL_L_C3 CLBLL_L_X14Y28/CLBLL_SW2A2 CLBLL_L_X14Y29/CLBLL_LL_C CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y28/CLBLL_IMUX6 CLBLL_R_X13Y28/CLBLL_L_A1 CLBLL_R_X13Y28/CLBLL_SW2A2 CLBLL_R_X13Y29/CLBLL_IMUX27 CLBLL_R_X13Y29/CLBLL_LL_B4 INT_L_X12Y29/IMUX_L23 INT_L_X12Y29/IMUX_L6 INT_L_X12Y29/WR1END3 INT_L_X14Y28/SW2A2 INT_L_X14Y29/LOGIC_OUTS_L14 INT_L_X14Y29/SW2BEG2 INT_R_X13Y28/IMUX6 INT_R_X13Y28/NL1BEG2 INT_R_X13Y28/SW2END2 INT_R_X13Y29/IMUX27 INT_R_X13Y29/NL1END2 INT_R_X13Y29/WR1BEG3 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X12Y29/INT_L.WR1END3->>IMUX_L23 INT_L_X12Y29/INT_L.WR1END3->>IMUX_L6 INT_L_X14Y29/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X13Y28/INT_R.SW2END2->>IMUX6 INT_R_X13Y28/INT_R.SW2END2->>NL1BEG2 INT_R_X13Y29/INT_R.NL1END2->>IMUX27 INT_R_X13Y29/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[15]_i_4_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX10 CLBLL_L_X12Y29/CLBLL_IMUX33 CLBLL_L_X12Y29/CLBLL_L_A4 CLBLL_L_X12Y29/CLBLL_L_C1 CLBLL_L_X14Y28/CLBLL_LL_A CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y28/CLBLL_WR1END1 CLBLL_R_X13Y28/CLBLL_IMUX10 CLBLL_R_X13Y28/CLBLL_IMUX8 CLBLL_R_X13Y28/CLBLL_LL_A5 CLBLL_R_X13Y28/CLBLL_L_A4 CLBLL_R_X13Y28/CLBLL_WR1END1 INT_L_X12Y29/IMUX_L10 INT_L_X12Y29/IMUX_L33 INT_L_X12Y29/NW2END1 INT_L_X14Y28/LOGIC_OUTS_L12 INT_L_X14Y28/WR1BEG1 INT_R_X13Y27/FAN_BOUNCE_S3_2 INT_R_X13Y28/FAN_ALT2 INT_R_X13Y28/FAN_BOUNCE2 INT_R_X13Y28/IMUX10 INT_R_X13Y28/IMUX8 INT_R_X13Y28/NW2BEG1 INT_R_X13Y28/WR1END1 INT_R_X13Y29/NW2A1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y29/INT_L.NW2END1->>IMUX_L10 INT_L_X12Y29/INT_L.NW2END1->>IMUX_L33 INT_L_X14Y28/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X13Y28/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X13Y28/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X13Y28/INT_R.WR1END1->>FAN_ALT2 INT_R_X13Y28/INT_R.WR1END1->>IMUX10 INT_R_X13Y28/INT_R.WR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[13]_i_2_n_0 - 
wires: CLBLL_R_X13Y23/CLBLL_IMUX14 CLBLL_R_X13Y23/CLBLL_L_B1 CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y26/CLBLL_L_C HCLK_R_X37Y26/HCLK_SS2A2 INT_R_X13Y23/IMUX14 INT_R_X13Y23/SS2END2 INT_R_X13Y24/SS2A2 INT_R_X13Y25/SL1END2 INT_R_X13Y25/SS2BEG2 INT_R_X13Y26/LOGIC_OUTS10 INT_R_X13Y26/SL1BEG2 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y26/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X13Y23/INT_R.SS2END2->>IMUX14 INT_R_X13Y25/INT_R.SL1END2->>SS2BEG2 INT_R_X13Y26/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[13]_i_3_n_0 - 
wires: CLBLL_R_X13Y26/CLBLL_IMUX20 CLBLL_R_X13Y26/CLBLL_L_C2 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y29/CLBLL_L_CMUX INT_R_X13Y26/IMUX20 INT_R_X13Y26/SS2END1 INT_R_X13Y27/SS2A1 INT_R_X13Y28/SR1END1 INT_R_X13Y28/SS2BEG1 INT_R_X13Y29/LOGIC_OUTS18 INT_R_X13Y29/SR1BEG1 
pips: CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X13Y26/INT_R.SS2END1->>IMUX20 INT_R_X13Y28/INT_R.SR1END1->>SS2BEG1 INT_R_X13Y29/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_9_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX11 CLBLL_L_X12Y30/CLBLL_IMUX18 CLBLL_L_X12Y30/CLBLL_LL_A4 CLBLL_L_X12Y30/CLBLL_LL_B2 CLBLL_R_X13Y26/CLBLL_IMUX21 CLBLL_R_X13Y26/CLBLL_L_C4 CLBLL_R_X13Y28/CLBLL_LL_A CLBLL_R_X13Y28/CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y29/CLBLL_IMUX8 CLBLL_R_X13Y29/CLBLL_LL_A5 INT_L_X12Y28/NN2BEG1 INT_L_X12Y28/WR1END1 INT_L_X12Y29/NN2A1 INT_L_X12Y30/IMUX_L11 INT_L_X12Y30/IMUX_L18 INT_L_X12Y30/NN2END1 INT_R_X13Y26/IMUX21 INT_R_X13Y26/SR1END2 INT_R_X13Y27/SR1BEG2 INT_R_X13Y27/SR1END1 INT_R_X13Y28/LOGIC_OUTS12 INT_R_X13Y28/NR1BEG0 INT_R_X13Y28/SR1BEG1 INT_R_X13Y28/WR1BEG1 INT_R_X13Y29/IMUX8 INT_R_X13Y29/NR1END0 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y28/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y28/INT_L.WR1END1->>NN2BEG1 INT_L_X12Y30/INT_L.NN2END1->>IMUX_L11 INT_L_X12Y30/INT_L.NN2END1->>IMUX_L18 INT_R_X13Y26/INT_R.SR1END2->>IMUX21 INT_R_X13Y27/INT_R.SR1END1->>SR1BEG2 INT_R_X13Y28/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X13Y28/INT_R.LOGIC_OUTS12->>SR1BEG1 INT_R_X13Y28/INT_R.LOGIC_OUTS12->>WR1BEG1 INT_R_X13Y29/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[14]_i_5_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX23 CLBLL_R_X13Y29/CLBLL_IMUX7 CLBLL_R_X13Y29/CLBLL_LL_A1 CLBLL_R_X13Y29/CLBLL_L_C3 CLBLL_R_X13Y30/CLBLL_IMUX19 CLBLL_R_X13Y30/CLBLL_IMUX3 CLBLL_R_X13Y30/CLBLL_LL_D CLBLL_R_X13Y30/CLBLL_LL_DMUX CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS23 CLBLL_R_X13Y30/CLBLL_L_A2 CLBLL_R_X13Y30/CLBLL_L_B2 INT_R_X13Y29/IMUX23 INT_R_X13Y29/IMUX7 INT_R_X13Y29/SL1END3 INT_R_X13Y30/IMUX19 INT_R_X13Y30/IMUX3 INT_R_X13Y30/LOGIC_OUTS15 INT_R_X13Y30/LOGIC_OUTS23 INT_R_X13Y30/SL1BEG3 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y30/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X13Y29/INT_R.SL1END3->>IMUX23 INT_R_X13Y29/INT_R.SL1END3->>IMUX7 INT_R_X13Y30/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X13Y30/INT_R.LOGIC_OUTS23->>IMUX19 INT_R_X13Y30/INT_R.LOGIC_OUTS23->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[14]_i_4_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX1 CLBLL_R_X13Y29/CLBLL_IMUX33 CLBLL_R_X13Y29/CLBLL_LL_A3 CLBLL_R_X13Y29/CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y31/CLBLL_L_A INT_R_X13Y29/IMUX1 INT_R_X13Y29/IMUX33 INT_R_X13Y29/SS2END0 INT_R_X13Y30/SS2A0 INT_R_X13Y31/LOGIC_OUTS8 INT_R_X13Y31/SS2BEG0 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X13Y29/INT_R.SS2END0->>IMUX1 INT_R_X13Y29/INT_R.SS2END0->>IMUX33 INT_R_X13Y31/INT_R.LOGIC_OUTS8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[14]_i_2_n_0 - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX9 CLBLL_L_X12Y26/CLBLL_L_A5 CLBLL_R_X13Y29/CLBLL_LL_A CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS12 INT_L_X12Y26/IMUX_L9 INT_L_X12Y26/SS2END0 INT_L_X12Y27/SS2A0 INT_L_X12Y28/SS2BEG0 INT_L_X12Y28/SW2END0 INT_R_X13Y28/SW2A0 INT_R_X13Y29/LOGIC_OUTS12 INT_R_X13Y29/SW2BEG0 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X12Y26/INT_L.SS2END0->>IMUX_L9 INT_L_X12Y28/INT_L.SW2END0->>SS2BEG0 INT_R_X13Y29/INT_R.LOGIC_OUTS12->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[14]_i_3_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX4 CLBLL_R_X13Y29/CLBLL_LL_A6 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y29/CLBLL_L_D INT_R_X13Y29/FAN_ALT1 INT_R_X13Y29/FAN_BOUNCE1 INT_R_X13Y29/IMUX4 INT_R_X13Y29/LOGIC_OUTS11 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X13Y29/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y29/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X13Y29/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[15]_i_12_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX21 CLBLL_R_X13Y29/CLBLL_IMUX37 CLBLL_R_X13Y29/CLBLL_L_C4 CLBLL_R_X13Y29/CLBLL_L_D4 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y31/CLBLL_L_C INT_R_X13Y29/IMUX21 INT_R_X13Y29/IMUX37 INT_R_X13Y29/SS2END2 INT_R_X13Y30/SS2A2 INT_R_X13Y31/LOGIC_OUTS10 INT_R_X13Y31/SS2BEG2 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X13Y29/INT_R.SS2END2->>IMUX21 INT_R_X13Y29/INT_R.SS2END2->>IMUX37 INT_R_X13Y31/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[15]_i_11_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX20 CLBLL_R_X13Y29/CLBLL_IMUX46 CLBLL_R_X13Y29/CLBLL_L_C2 CLBLL_R_X13Y29/CLBLL_L_D5 CLBLL_R_X13Y30/CLBLL_IMUX10 CLBLL_R_X13Y30/CLBLL_IMUX26 CLBLL_R_X13Y30/CLBLL_L_A4 CLBLL_R_X13Y30/CLBLL_L_B4 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y31/CLBLL_L_B INT_R_X13Y29/IMUX20 INT_R_X13Y29/IMUX46 INT_R_X13Y29/SR1END2 INT_R_X13Y29/SS2END1 INT_R_X13Y30/IMUX10 INT_R_X13Y30/IMUX26 INT_R_X13Y30/SL1END1 INT_R_X13Y30/SR1BEG2 INT_R_X13Y30/SS2A1 INT_R_X13Y31/LOGIC_OUTS9 INT_R_X13Y31/SL1BEG1 INT_R_X13Y31/SS2BEG1 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X13Y29/INT_R.SR1END2->>IMUX46 INT_R_X13Y29/INT_R.SS2END1->>IMUX20 INT_R_X13Y30/INT_R.SL1END1->>IMUX10 INT_R_X13Y30/INT_R.SL1END1->>IMUX26 INT_R_X13Y30/INT_R.SL1END1->>SR1BEG2 INT_R_X13Y31/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X13Y31/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_2_n_0 - 
wires: CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y25/CLBLL_L_AMUX CLBLL_L_X12Y26/CLBLL_NW2A2 CLBLL_L_X12Y29/CLBLL_EL1BEG1 CLBLL_L_X12Y29/CLBLL_IMUX2 CLBLL_L_X12Y29/CLBLL_LL_A2 CLBLM_R_X11Y26/CLBLM_IMUX11 CLBLM_R_X11Y26/CLBLM_IMUX27 CLBLM_R_X11Y26/CLBLM_IMUX28 CLBLM_R_X11Y26/CLBLM_IMUX43 CLBLM_R_X11Y26/CLBLM_M_A4 CLBLM_R_X11Y26/CLBLM_M_B4 CLBLM_R_X11Y26/CLBLM_M_C4 CLBLM_R_X11Y26/CLBLM_M_D6 CLBLM_R_X11Y26/CLBLM_NW2A2 CLBLM_R_X11Y27/CLBLM_IMUX1 CLBLM_R_X11Y27/CLBLM_M_A3 CLBLM_R_X11Y28/CLBLM_IMUX14 CLBLM_R_X11Y28/CLBLM_IMUX24 CLBLM_R_X11Y28/CLBLM_IMUX30 CLBLM_R_X11Y28/CLBLM_IMUX6 CLBLM_R_X11Y28/CLBLM_IMUX8 CLBLM_R_X11Y28/CLBLM_L_A1 CLBLM_R_X11Y28/CLBLM_L_B1 CLBLM_R_X11Y28/CLBLM_L_C5 CLBLM_R_X11Y28/CLBLM_M_A5 CLBLM_R_X11Y28/CLBLM_M_B5 CLBLM_R_X11Y29/CLBLM_EL1BEG1 CLBLM_R_X11Y29/CLBLM_IMUX11 CLBLM_R_X11Y29/CLBLM_IMUX12 CLBLM_R_X11Y29/CLBLM_IMUX3 CLBLM_R_X11Y29/CLBLM_L_A2 CLBLM_R_X11Y29/CLBLM_M_A4 CLBLM_R_X11Y29/CLBLM_M_B6 CLBLM_R_X11Y30/CLBLM_IMUX7 CLBLM_R_X11Y30/CLBLM_M_A1 INT_L_X12Y25/LOGIC_OUTS_L16 INT_L_X12Y25/NW2BEG2 INT_L_X12Y26/NW2A2 INT_L_X12Y29/EL1END1 INT_L_X12Y29/IMUX_L2 INT_R_X11Y26/IMUX11 INT_R_X11Y26/IMUX27 INT_R_X11Y26/IMUX28 INT_R_X11Y26/IMUX43 INT_R_X11Y26/NL1BEG1 INT_R_X11Y26/NW2END2 INT_R_X11Y27/IMUX1 INT_R_X11Y27/NL1BEG0 INT_R_X11Y27/NL1END1 INT_R_X11Y27/NL1END_S3_0 INT_R_X11Y28/IMUX14 INT_R_X11Y28/IMUX24 INT_R_X11Y28/IMUX30 INT_R_X11Y28/IMUX6 INT_R_X11Y28/IMUX8 INT_R_X11Y28/NL1BEG2 INT_R_X11Y28/NL1BEG_N3 INT_R_X11Y28/NL1END0 INT_R_X11Y28/NN2BEG3 INT_R_X11Y29/EL1BEG1 INT_R_X11Y29/IMUX11 INT_R_X11Y29/IMUX12 INT_R_X11Y29/IMUX3 INT_R_X11Y29/NL1END2 INT_R_X11Y29/NN2A3 INT_R_X11Y30/IMUX7 INT_R_X11Y30/NN2END3 VBRK_X34Y28/VBRK_NW2A2 VBRK_X34Y31/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y25/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X12Y25/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_L_X12Y29/INT_L.EL1END1->>IMUX_L2 INT_R_X11Y26/INT_R.NW2END2->>IMUX11 INT_R_X11Y26/INT_R.NW2END2->>IMUX27 INT_R_X11Y26/INT_R.NW2END2->>IMUX28 INT_R_X11Y26/INT_R.NW2END2->>IMUX43 INT_R_X11Y26/INT_R.NW2END2->>NL1BEG1 INT_R_X11Y27/INT_R.NL1END1->>IMUX1 INT_R_X11Y27/INT_R.NL1END1->>NL1BEG0 INT_R_X11Y28/INT_R.NL1BEG_N3->>IMUX14 INT_R_X11Y28/INT_R.NL1BEG_N3->>IMUX30 INT_R_X11Y28/INT_R.NL1BEG_N3->>IMUX6 INT_R_X11Y28/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y28/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X11Y28/INT_R.NL1END0->>IMUX24 INT_R_X11Y28/INT_R.NL1END0->>IMUX8 INT_R_X11Y28/INT_R.NL1END0->>NL1BEG_N3 INT_R_X11Y29/INT_R.NL1END2->>EL1BEG1 INT_R_X11Y29/INT_R.NL1END2->>IMUX11 INT_R_X11Y29/INT_R.NL1END2->>IMUX12 INT_R_X11Y29/INT_R.NL1END2->>IMUX3 INT_R_X11Y30/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 18, 

p[15]_i_2_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX1 CLBLL_L_X12Y29/CLBLL_IMUX37 CLBLL_L_X12Y29/CLBLL_LL_A3 CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS18 CLBLL_L_X12Y29/CLBLL_L_C CLBLL_L_X12Y29/CLBLL_L_CMUX CLBLL_L_X12Y29/CLBLL_L_D4 INT_L_X12Y29/IMUX_L1 INT_L_X12Y29/IMUX_L37 INT_L_X12Y29/LOGIC_OUTS_L10 INT_L_X12Y29/LOGIC_OUTS_L18 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X12Y29/INT_L.LOGIC_OUTS_L10->>IMUX_L37 INT_L_X12Y29/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[15]_i_3_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX11 CLBLL_L_X12Y29/CLBLL_LL_A4 CLBLL_L_X12Y29/CLBLL_LL_B CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS13 INT_L_X12Y29/IMUX_L11 INT_L_X12Y29/LOGIC_OUTS_L13 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y29/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y29/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[15]_i_10_n_0 - 
wires: CLBLL_L_X14Y29/CLBLL_EL1BEG3 CLBLL_L_X14Y29/CLBLL_IMUX38 CLBLL_L_X14Y29/CLBLL_LL_D3 CLBLL_R_X13Y29/CLBLL_EL1BEG3 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y29/CLBLL_L_B INT_L_X14Y29/EL1END3 INT_L_X14Y29/IMUX_L38 INT_R_X13Y29/EL1BEG3 INT_R_X13Y29/LOGIC_OUTS9 INT_R_X13Y29/NL1BEG0 INT_R_X13Y29/NL1END_S3_0 INT_R_X13Y30/EL1BEG_N3 INT_R_X13Y30/NL1END0 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y29/INT_L.EL1END3->>IMUX_L38 INT_R_X13Y29/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X13Y30/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[15]_i_6_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX30 CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y29/CLBLL_L_BMUX CLBLL_L_X12Y29/CLBLL_L_C5 INT_L_X12Y29/IMUX_L30 INT_L_X12Y29/LOGIC_OUTS_L17 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y29/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[15]_i_7_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX19 CLBLL_L_X12Y29/CLBLL_IMUX20 CLBLL_L_X12Y29/CLBLL_L_B2 CLBLL_L_X12Y29/CLBLL_L_C2 CLBLL_L_X14Y29/CLBLL_LL_D CLBLL_L_X14Y29/CLBLL_LL_DMUX CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS23 CLBLL_L_X14Y29/CLBLL_WW2A1 CLBLL_R_X13Y29/CLBLL_WW2A1 INT_L_X12Y29/IMUX_L19 INT_L_X12Y29/IMUX_L20 INT_L_X12Y29/WW2END1 INT_L_X14Y29/LOGIC_OUTS_L23 INT_L_X14Y29/WW2BEG1 INT_R_X13Y29/WW2A1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X14Y29/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X12Y29/INT_L.WW2END1->>IMUX_L19 INT_L_X12Y29/INT_L.WW2END1->>IMUX_L20 INT_L_X14Y29/INT_L.LOGIC_OUTS_L23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[15]_i_8_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX34 CLBLL_L_X12Y29/CLBLL_L_C6 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y29/CLBLL_L_C INT_L_X12Y29/IMUX_L34 INT_L_X12Y29/WL1END1 INT_R_X13Y29/LOGIC_OUTS10 INT_R_X13Y29/WL1BEG1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X12Y29/INT_L.WL1END1->>IMUX_L34 INT_R_X13Y29/INT_R.LOGIC_OUTS10->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[16]_i_3_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX18 CLBLL_L_X12Y29/CLBLL_IMUX42 CLBLL_L_X12Y29/CLBLL_LL_B2 CLBLL_L_X12Y29/CLBLL_L_D6 CLBLL_L_X12Y30/CLBLL_IMUX3 CLBLL_L_X12Y30/CLBLL_L_A2 CLBLL_L_X12Y31/CLBLL_IMUX9 CLBLL_L_X12Y31/CLBLL_L_A5 CLBLL_R_X13Y31/CLBLL_LL_B CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS13 INT_L_X12Y29/IMUX_L18 INT_L_X12Y29/IMUX_L42 INT_L_X12Y29/SL1END1 INT_L_X12Y30/IMUX_L3 INT_L_X12Y30/SL1BEG1 INT_L_X12Y30/SR1END1 INT_L_X12Y31/IMUX_L9 INT_L_X12Y31/SR1BEG1 INT_L_X12Y31/WL1END0 INT_R_X13Y31/LOGIC_OUTS13 INT_R_X13Y31/WL1BEG0 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y31/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y29/INT_L.SL1END1->>IMUX_L18 INT_L_X12Y29/INT_L.SL1END1->>IMUX_L42 INT_L_X12Y30/INT_L.SR1END1->>IMUX_L3 INT_L_X12Y30/INT_L.SR1END1->>SL1BEG1 INT_L_X12Y31/INT_L.WL1END0->>IMUX_L9 INT_L_X12Y31/INT_L.WL1END0->>SR1BEG1 INT_R_X13Y31/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[16]_i_4_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX15 CLBLL_L_X12Y29/CLBLL_IMUX39 CLBLL_L_X12Y29/CLBLL_LL_B1 CLBLL_L_X12Y29/CLBLL_L_D3 CLBLL_L_X12Y30/CLBLL_IMUX0 CLBLL_L_X12Y30/CLBLL_L_A3 CLBLL_L_X12Y31/CLBLL_IMUX10 CLBLL_L_X12Y31/CLBLL_L_A4 CLBLL_R_X13Y33/CLBLL_LL_C CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS14 INT_L_X12Y29/IMUX_L15 INT_L_X12Y29/IMUX_L39 INT_L_X12Y29/SS2END3 INT_L_X12Y30/IMUX_L0 INT_L_X12Y30/SS2A3 INT_L_X12Y30/SS2END_N0_3 INT_L_X12Y31/IMUX_L10 INT_L_X12Y31/SR1BEG_S0 INT_L_X12Y31/SR1END3 INT_L_X12Y31/SS2BEG3 INT_L_X12Y32/SR1BEG3 INT_L_X12Y32/SR1END_N3_3 INT_L_X12Y32/SW2END2 INT_R_X13Y32/SW2A2 INT_R_X13Y33/LOGIC_OUTS14 INT_R_X13Y33/SW2BEG2 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y29/INT_L.SS2END3->>IMUX_L15 INT_L_X12Y29/INT_L.SS2END3->>IMUX_L39 INT_L_X12Y30/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X12Y31/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X12Y31/INT_L.SR1END3->>SR1BEG_S0 INT_L_X12Y31/INT_L.SR1END3->>SS2BEG3 INT_L_X12Y32/INT_L.SW2END2->>SR1BEG3 INT_R_X13Y33/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[23]_i_13_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX26 CLBLL_L_X12Y29/CLBLL_IMUX3 CLBLL_L_X12Y29/CLBLL_L_A2 CLBLL_L_X12Y29/CLBLL_L_B4 CLBLL_R_X13Y28/CLBLL_IMUX12 CLBLL_R_X13Y28/CLBLL_LL_B6 CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y30/CLBLL_L_B INT_L_X12Y29/IMUX_L26 INT_L_X12Y29/IMUX_L3 INT_L_X12Y29/SW2END1 INT_R_X13Y28/IMUX12 INT_R_X13Y28/SS2END1 INT_R_X13Y29/SS2A1 INT_R_X13Y29/SW2A1 INT_R_X13Y30/LOGIC_OUTS9 INT_R_X13Y30/SS2BEG1 INT_R_X13Y30/SW2BEG1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y30/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X12Y29/INT_L.SW2END1->>IMUX_L26 INT_L_X12Y29/INT_L.SW2END1->>IMUX_L3 INT_R_X13Y28/INT_R.SS2END1->>IMUX12 INT_R_X13Y30/INT_R.LOGIC_OUTS9->>SS2BEG1 INT_R_X13Y30/INT_R.LOGIC_OUTS9->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[23]_i_14_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX25 CLBLL_L_X12Y29/CLBLL_IMUX9 CLBLL_L_X12Y29/CLBLL_L_A5 CLBLL_L_X12Y29/CLBLL_L_B5 CLBLL_R_X13Y28/CLBLL_IMUX24 CLBLL_R_X13Y28/CLBLL_LL_B5 CLBLL_R_X13Y29/CLBLL_LL_D CLBLL_R_X13Y29/CLBLL_LL_DMUX CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS23 INT_L_X12Y29/IMUX_L25 INT_L_X12Y29/IMUX_L9 INT_L_X12Y29/WL1END0 INT_R_X13Y28/IMUX24 INT_R_X13Y28/SL1END0 INT_R_X13Y29/LOGIC_OUTS15 INT_R_X13Y29/LOGIC_OUTS23 INT_R_X13Y29/SL1BEG0 INT_R_X13Y29/SR1BEG_S0 INT_R_X13Y29/WL1BEG0 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X12Y29/INT_L.WL1END0->>IMUX_L25 INT_L_X12Y29/INT_L.WL1END0->>IMUX_L9 INT_R_X13Y28/INT_R.SL1END0->>IMUX24 INT_R_X13Y29/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X13Y29/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X13Y29/INT_R.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[23]_i_12_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX16 CLBLL_L_X12Y29/CLBLL_L_B3 CLBLL_R_X13Y29/CLBLL_IMUX30 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y29/CLBLL_L_BMUX CLBLL_R_X13Y29/CLBLL_L_C5 INT_L_X12Y28/SW2END3 INT_L_X12Y29/IMUX_L16 INT_L_X12Y29/SW2END_N0_3 INT_R_X13Y28/SW2A3 INT_R_X13Y29/IMUX30 INT_R_X13Y29/LOGIC_OUTS17 INT_R_X13Y29/SW2BEG3 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y29/INT_L.SW2END_N0_3->>IMUX_L16 INT_R_X13Y29/INT_R.LOGIC_OUTS17->>IMUX30 INT_R_X13Y29/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[16]_i_2_n_0 - 
wires: CLBLL_L_X12Y26/CLBLL_SW2A3 CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y29/CLBLL_L_D CLBLM_R_X11Y26/CLBLM_IMUX7 CLBLM_R_X11Y26/CLBLM_M_A1 CLBLM_R_X11Y26/CLBLM_SW2A3 INT_L_X12Y26/SW2A3 INT_L_X12Y27/SS2END3 INT_L_X12Y27/SW2BEG3 INT_L_X12Y28/SS2A3 INT_L_X12Y28/SS2END_N0_3 INT_L_X12Y29/LOGIC_OUTS_L11 INT_L_X12Y29/SS2BEG3 INT_R_X11Y26/IMUX7 INT_R_X11Y26/SW2END3 INT_R_X11Y27/SW2END_N0_3 VBRK_X34Y28/VBRK_SW2A3 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X12Y27/INT_L.SS2END3->>SW2BEG3 INT_L_X12Y29/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_R_X11Y26/INT_R.SW2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[16]_i_5_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX46 CLBLL_L_X12Y29/CLBLL_L_D5 CLBLL_L_X12Y30/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y30/CLBLL_L_B INT_L_X12Y29/IMUX_L46 INT_L_X12Y29/SR1END2 INT_L_X12Y30/LOGIC_OUTS_L9 INT_L_X12Y30/SR1BEG2 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X12Y30/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X12Y29/INT_L.SR1END2->>IMUX_L46 INT_L_X12Y30/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_11_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX14 CLBLL_L_X12Y30/CLBLL_IMUX6 CLBLL_L_X12Y30/CLBLL_L_A1 CLBLL_L_X12Y30/CLBLL_L_B1 CLBLL_L_X12Y31/CLBLL_IMUX6 CLBLL_L_X12Y31/CLBLL_L_A1 CLBLL_R_X13Y33/CLBLL_LL_D CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS15 INT_L_X12Y30/IMUX_L14 INT_L_X12Y30/IMUX_L6 INT_L_X12Y30/SL1END3 INT_L_X12Y31/IMUX_L6 INT_L_X12Y31/SL1BEG3 INT_L_X12Y31/SL1END3 INT_L_X12Y32/SL1BEG3 INT_L_X12Y32/SW2END3 INT_L_X12Y33/SW2END_N0_3 INT_R_X13Y32/SW2A3 INT_R_X13Y33/LOGIC_OUTS15 INT_R_X13Y33/SW2BEG3 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X12Y30/INT_L.SL1END3->>IMUX_L14 INT_L_X12Y30/INT_L.SL1END3->>IMUX_L6 INT_L_X12Y31/INT_L.SL1END3->>IMUX_L6 INT_L_X12Y31/INT_L.SL1END3->>SL1BEG3 INT_L_X12Y32/INT_L.SW2END3->>SL1BEG3 INT_R_X13Y33/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[21]_i_10_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX19 CLBLL_L_X12Y30/CLBLL_IMUX9 CLBLL_L_X12Y30/CLBLL_L_A5 CLBLL_L_X12Y30/CLBLL_L_B2 CLBLL_L_X12Y31/CLBLL_IMUX3 CLBLL_L_X12Y31/CLBLL_L_A2 CLBLL_L_X12Y32/CLBLL_SE2A1 CLBLM_R_X11Y32/CLBLM_SE2A1 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y33/CLBLM_L_B INT_L_X12Y29/FAN_BOUNCE_S3_6 INT_L_X12Y30/FAN_ALT6 INT_L_X12Y30/FAN_BOUNCE6 INT_L_X12Y30/IMUX_L19 INT_L_X12Y30/IMUX_L9 INT_L_X12Y30/SS2END1 INT_L_X12Y31/IMUX_L3 INT_L_X12Y31/SL1END1 INT_L_X12Y31/SS2A1 INT_L_X12Y32/SE2END1 INT_L_X12Y32/SL1BEG1 INT_L_X12Y32/SS2BEG1 INT_R_X11Y32/SE2A1 INT_R_X11Y33/LOGIC_OUTS9 INT_R_X11Y33/SE2BEG1 VBRK_X34Y34/VBRK_SE2A1 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y31/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X12Y30/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X12Y30/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X12Y30/INT_L.SS2END1->>FAN_ALT6 INT_L_X12Y30/INT_L.SS2END1->>IMUX_L19 INT_L_X12Y31/INT_L.SL1END1->>IMUX_L3 INT_L_X12Y32/INT_L.SE2END1->>SL1BEG1 INT_L_X12Y32/INT_L.SE2END1->>SS2BEG1 INT_R_X11Y33/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[17]_i_2_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX11 CLBLM_R_X11Y30/CLBLM_IMUX27 CLBLM_R_X11Y30/CLBLM_M_A4 CLBLM_R_X11Y30/CLBLM_M_B4 CLBLM_R_X11Y31/CLBLM_IMUX1 CLBLM_R_X11Y31/CLBLM_M_A3 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y33/CLBLM_M_A INT_R_X11Y30/IMUX11 INT_R_X11Y30/IMUX27 INT_R_X11Y30/SR1END1 INT_R_X11Y31/IMUX1 INT_R_X11Y31/SR1BEG1 INT_R_X11Y31/SS2END0 INT_R_X11Y32/SS2A0 INT_R_X11Y33/LOGIC_OUTS12 INT_R_X11Y33/SS2BEG0 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y30/INT_R.SR1END1->>IMUX11 INT_R_X11Y30/INT_R.SR1END1->>IMUX27 INT_R_X11Y31/INT_R.SS2END0->>IMUX1 INT_R_X11Y31/INT_R.SS2END0->>SR1BEG1 INT_R_X11Y33/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[17]_i_3_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_LL_B CLBLL_L_X12Y30/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y30/CLBLL_WL1END0 CLBLL_L_X12Y30/CLBLL_WR1END2 CLBLM_R_X11Y30/CLBLM_IMUX2 CLBLM_R_X11Y30/CLBLM_IMUX28 CLBLM_R_X11Y30/CLBLM_IMUX44 CLBLM_R_X11Y30/CLBLM_M_A2 CLBLM_R_X11Y30/CLBLM_M_C4 CLBLM_R_X11Y30/CLBLM_M_D4 CLBLM_R_X11Y30/CLBLM_WL1END0 CLBLM_R_X11Y30/CLBLM_WR1END2 CLBLM_R_X11Y31/CLBLM_IMUX17 CLBLM_R_X11Y31/CLBLM_M_B3 INT_L_X12Y30/LOGIC_OUTS_L13 INT_L_X12Y30/WL1BEG0 INT_L_X12Y30/WR1BEG2 INT_R_X11Y30/IMUX2 INT_R_X11Y30/IMUX28 INT_R_X11Y30/IMUX44 INT_R_X11Y30/NL1BEG1 INT_R_X11Y30/WL1END0 INT_R_X11Y30/WR1END2 INT_R_X11Y31/IMUX17 INT_R_X11Y31/NL1END1 VBRK_X34Y32/VBRK_WL1END0 VBRK_X34Y32/VBRK_WR1END2 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X12Y30/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_L_X12Y30/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X11Y30/INT_R.WL1END0->>IMUX2 INT_R_X11Y30/INT_R.WR1END2->>IMUX28 INT_R_X11Y30/INT_R.WR1END2->>IMUX44 INT_R_X11Y30/INT_R.WR1END2->>NL1BEG1 INT_R_X11Y31/INT_R.NL1END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[17]_i_4_n_0 - 
wires: CLBLM_R_X11Y33/CLBLM_IMUX2 CLBLM_R_X11Y33/CLBLM_IMUX30 CLBLM_R_X11Y33/CLBLM_IMUX38 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y33/CLBLM_L_C5 CLBLM_R_X11Y33/CLBLM_L_D CLBLM_R_X11Y33/CLBLM_M_A2 CLBLM_R_X11Y33/CLBLM_M_D3 INT_R_X11Y33/IMUX2 INT_R_X11Y33/IMUX30 INT_R_X11Y33/IMUX38 INT_R_X11Y33/LOGIC_OUTS11 INT_R_X11Y33/SR1BEG_S0 
pips: CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y33/INT_R.LOGIC_OUTS11->>IMUX30 INT_R_X11Y33/INT_R.LOGIC_OUTS11->>IMUX38 INT_R_X11Y33/INT_R.LOGIC_OUTS11->>SR1BEG_S0 INT_R_X11Y33/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[18]_i_4_n_0 - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX12 CLBLM_R_X11Y31/CLBLM_IMUX43 CLBLM_R_X11Y31/CLBLM_M_B6 CLBLM_R_X11Y31/CLBLM_M_D6 CLBLM_R_X11Y33/CLBLM_IMUX11 CLBLM_R_X11Y33/CLBLM_IMUX21 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y33/CLBLM_L_C4 CLBLM_R_X11Y33/CLBLM_M_A4 CLBLM_R_X11Y33/CLBLM_M_B INT_R_X11Y31/IMUX12 INT_R_X11Y31/IMUX43 INT_R_X11Y31/SS2END1 INT_R_X11Y32/SS2A1 INT_R_X11Y33/BYP_ALT5 INT_R_X11Y33/BYP_BOUNCE5 INT_R_X11Y33/IMUX11 INT_R_X11Y33/IMUX21 INT_R_X11Y33/LOGIC_OUTS13 INT_R_X11Y33/SS2BEG1 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y33/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X11Y31/INT_R.SS2END1->>IMUX12 INT_R_X11Y31/INT_R.SS2END1->>IMUX43 INT_R_X11Y33/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y33/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X11Y33/INT_R.LOGIC_OUTS13->>BYP_ALT5 INT_R_X11Y33/INT_R.LOGIC_OUTS13->>IMUX11 INT_R_X11Y33/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[21]_i_5_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX27 CLBLL_L_X12Y30/CLBLL_IMUX7 CLBLL_L_X12Y30/CLBLL_LL_A1 CLBLL_L_X12Y30/CLBLL_LL_B4 CLBLL_L_X12Y30/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y30/CLBLL_L_A INT_L_X12Y30/BYP_ALT1 INT_L_X12Y30/BYP_BOUNCE1 INT_L_X12Y30/GFAN1 INT_L_X12Y30/IMUX_L27 INT_L_X12Y30/IMUX_L7 INT_L_X12Y30/LOGIC_OUTS_L8 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y30/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X12Y30/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X12Y30/INT_L.BYP_BOUNCE1->>GFAN1 INT_L_X12Y30/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X12Y30/INT_L.GFAN1->>IMUX_L7 INT_L_X12Y30/INT_L.LOGIC_OUTS_L8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[21]_i_8_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y29/CLBLL_L_A CLBLL_L_X12Y30/CLBLL_IMUX1 CLBLL_L_X12Y30/CLBLL_IMUX17 CLBLL_L_X12Y30/CLBLL_LL_A3 CLBLL_L_X12Y30/CLBLL_LL_B3 INT_L_X12Y29/LOGIC_OUTS_L8 INT_L_X12Y29/NR1BEG0 INT_L_X12Y30/IMUX_L1 INT_L_X12Y30/IMUX_L17 INT_L_X12Y30/NR1END0 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X12Y29/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X12Y30/INT_L.NR1END0->>IMUX_L1 INT_L_X12Y30/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[18]_i_2_n_0 - 
wires: CLBLM_R_X11Y26/CLBLM_IMUX2 CLBLM_R_X11Y26/CLBLM_M_A2 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y31/CLBLM_M_B INT_R_X11Y25/NR1BEG1 INT_R_X11Y25/SS6END1 INT_R_X11Y26/IMUX2 INT_R_X11Y26/NR1END1 INT_R_X11Y26/SS6E1 INT_R_X11Y27/SS6D1 INT_R_X11Y28/SS6C1 INT_R_X11Y29/SS6B1 INT_R_X11Y30/SS6A1 INT_R_X11Y31/LOGIC_OUTS13 INT_R_X11Y31/SS6BEG1 
pips: CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X11Y25/INT_R.SS6END1->>NR1BEG1 INT_R_X11Y26/INT_R.NR1END1->>IMUX2 INT_R_X11Y31/INT_R.LOGIC_OUTS13->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[18]_i_3_n_0 - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX15 CLBLM_R_X11Y31/CLBLM_IMUX47 CLBLM_R_X11Y31/CLBLM_M_B1 CLBLM_R_X11Y31/CLBLM_M_D5 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y33/CLBLM_M_D INT_R_X11Y31/IMUX15 INT_R_X11Y31/IMUX47 INT_R_X11Y31/SS2END3 INT_R_X11Y32/SS2A3 INT_R_X11Y32/SS2END_N0_3 INT_R_X11Y33/LOGIC_OUTS15 INT_R_X11Y33/SS2BEG3 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y33/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y31/INT_R.SS2END3->>IMUX15 INT_R_X11Y31/INT_R.SS2END3->>IMUX47 INT_R_X11Y33/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[18]_i_5_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX18 CLBLM_R_X11Y30/CLBLM_M_B2 CLBLM_R_X11Y31/CLBLM_IMUX24 CLBLM_R_X11Y31/CLBLM_IMUX7 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y31/CLBLM_L_AMUX CLBLM_R_X11Y31/CLBLM_M_A1 CLBLM_R_X11Y31/CLBLM_M_B5 INT_R_X11Y30/IMUX18 INT_R_X11Y30/SR1BEG_S0 INT_R_X11Y30/SR1END3 INT_R_X11Y31/BYP_ALT3 INT_R_X11Y31/BYP_BOUNCE3 INT_R_X11Y31/IMUX24 INT_R_X11Y31/IMUX7 INT_R_X11Y31/LOGIC_OUTS16 INT_R_X11Y31/SR1BEG3 INT_R_X11Y31/SR1END_N3_3 INT_R_X11Y32/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y30/INT_R.SR1BEG_S0->>IMUX18 INT_R_X11Y30/INT_R.SR1END3->>SR1BEG_S0 INT_R_X11Y31/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y31/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X11Y31/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X11Y31/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X11Y31/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[23]_i_10_n_0 - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX10 CLBLM_R_X11Y31/CLBLM_IMUX14 CLBLM_R_X11Y31/CLBLM_IMUX38 CLBLM_R_X11Y31/CLBLM_L_A4 CLBLM_R_X11Y31/CLBLM_L_B1 CLBLM_R_X11Y31/CLBLM_M_D3 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y33/CLBLM_M_C INT_R_X11Y31/IMUX10 INT_R_X11Y31/IMUX14 INT_R_X11Y31/IMUX38 INT_R_X11Y31/SL1END3 INT_R_X11Y31/SR1BEG_S0 INT_R_X11Y32/SL1BEG3 INT_R_X11Y32/SR1END3 INT_R_X11Y33/LOGIC_OUTS14 INT_R_X11Y33/SR1BEG3 INT_R_X11Y33/SR1END_N3_3 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y33/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y31/INT_R.SL1END3->>IMUX14 INT_R_X11Y31/INT_R.SL1END3->>IMUX38 INT_R_X11Y31/INT_R.SL1END3->>SR1BEG_S0 INT_R_X11Y31/INT_R.SR1BEG_S0->>IMUX10 INT_R_X11Y32/INT_R.SR1END3->>SL1BEG3 INT_R_X11Y33/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[23]_i_9_n_0 - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX0 CLBLM_R_X11Y31/CLBLM_IMUX26 CLBLM_R_X11Y31/CLBLM_IMUX44 CLBLM_R_X11Y31/CLBLM_L_A3 CLBLM_R_X11Y31/CLBLM_L_B4 CLBLM_R_X11Y31/CLBLM_M_D4 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y32/CLBLM_M_C INT_R_X11Y31/FAN_ALT7 INT_R_X11Y31/FAN_BOUNCE7 INT_R_X11Y31/IMUX0 INT_R_X11Y31/IMUX26 INT_R_X11Y31/IMUX44 INT_R_X11Y31/SL1END2 INT_R_X11Y32/LOGIC_OUTS14 INT_R_X11Y32/SL1BEG2 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y31/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y31/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X11Y31/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X11Y31/INT_R.SL1END2->>FAN_ALT7 INT_R_X11Y31/INT_R.SL1END2->>IMUX44 INT_R_X11Y32/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[19]_i_2_n_0 - 
wires: CLBLM_R_X11Y29/CLBLM_IMUX5 CLBLM_R_X11Y29/CLBLM_L_A6 CLBLM_R_X11Y30/CLBLM_IMUX17 CLBLM_R_X11Y30/CLBLM_M_B3 CLBLM_R_X11Y31/CLBLM_IMUX16 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y31/CLBLM_L_B3 CLBLM_R_X11Y31/CLBLM_M_C CLBLM_R_X11Y31/CLBLM_M_CMUX INT_R_X11Y29/BYP_ALT5 INT_R_X11Y29/BYP_BOUNCE5 INT_R_X11Y29/IMUX5 INT_R_X11Y29/SR1END1 INT_R_X11Y30/IMUX17 INT_R_X11Y30/SL1END0 INT_R_X11Y30/SR1BEG1 INT_R_X11Y31/IMUX16 INT_R_X11Y31/LOGIC_OUTS22 INT_R_X11Y31/SL1BEG0 
pips: CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y29/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y29/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X11Y29/INT_R.SR1END1->>BYP_ALT5 INT_R_X11Y30/INT_R.SL1END0->>IMUX17 INT_R_X11Y30/INT_R.SL1END0->>SR1BEG1 INT_R_X11Y31/INT_R.LOGIC_OUTS22->>IMUX16 INT_R_X11Y31/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[19]_i_3_n_0 - 
wires: CLBLM_R_X11Y28/CLBLM_IMUX31 CLBLM_R_X11Y28/CLBLM_IMUX47 CLBLM_R_X11Y28/CLBLM_M_C5 CLBLM_R_X11Y28/CLBLM_M_D5 CLBLM_R_X11Y29/CLBLM_IMUX6 CLBLM_R_X11Y29/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y29/CLBLM_L_A1 CLBLM_R_X11Y29/CLBLM_M_C CLBLM_R_X11Y30/CLBLM_IMUX33 CLBLM_R_X11Y30/CLBLM_L_C1 INT_R_X11Y28/IMUX31 INT_R_X11Y28/IMUX47 INT_R_X11Y28/SR1END3 INT_R_X11Y29/BYP_ALT2 INT_R_X11Y29/BYP_BOUNCE2 INT_R_X11Y29/IMUX6 INT_R_X11Y29/LOGIC_OUTS14 INT_R_X11Y29/NL1BEG1 INT_R_X11Y29/SR1BEG3 INT_R_X11Y29/SR1END_N3_3 INT_R_X11Y30/BYP_BOUNCE_N3_2 INT_R_X11Y30/IMUX33 INT_R_X11Y30/NL1END1 
pips: CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y29/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X11Y28/INT_R.SR1END3->>IMUX31 INT_R_X11Y28/INT_R.SR1END3->>IMUX47 INT_R_X11Y29/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y29/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X11Y29/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X11Y29/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X11Y29/INT_R.LOGIC_OUTS14->>SR1BEG3 INT_R_X11Y30/INT_R.NL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[19]_i_4_n_0 - 
wires: CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y31/CLBLM_L_D CLBLM_R_X11Y31/CLBLM_IMUX20 CLBLM_R_X11Y31/CLBLM_IMUX35 CLBLM_R_X11Y31/CLBLM_IMUX36 CLBLM_R_X11Y31/CLBLM_L_C2 CLBLM_R_X11Y31/CLBLM_L_D2 CLBLM_R_X11Y31/CLBLM_M_C6 INT_L_X10Y31/EL1BEG2 INT_L_X10Y31/LOGIC_OUTS_L11 INT_R_X11Y31/EL1END2 INT_R_X11Y31/IMUX20 INT_R_X11Y31/IMUX35 INT_R_X11Y31/IMUX36 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y31/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X11Y31/INT_R.EL1END2->>IMUX20 INT_R_X11Y31/INT_R.EL1END2->>IMUX35 INT_R_X11Y31/INT_R.EL1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[20]_i_3_n_0 - 
wires: CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y31/CLBLM_L_B CLBLM_R_X11Y30/CLBLM_IMUX34 CLBLM_R_X11Y30/CLBLM_IMUX42 CLBLM_R_X11Y30/CLBLM_L_C6 CLBLM_R_X11Y30/CLBLM_L_D6 CLBLM_R_X11Y31/CLBLM_IMUX28 CLBLM_R_X11Y31/CLBLM_IMUX34 CLBLM_R_X11Y31/CLBLM_L_C6 CLBLM_R_X11Y31/CLBLM_M_C4 INT_L_X10Y30/SE2A1 INT_L_X10Y31/ER1BEG2 INT_L_X10Y31/LOGIC_OUTS_L9 INT_L_X10Y31/SE2BEG1 INT_R_X11Y30/IMUX34 INT_R_X11Y30/IMUX42 INT_R_X11Y30/SE2END1 INT_R_X11Y31/ER1END2 INT_R_X11Y31/FAN_ALT1 INT_R_X11Y31/FAN_BOUNCE1 INT_R_X11Y31/IMUX28 INT_R_X11Y31/IMUX34 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y31/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X10Y31/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X11Y30/INT_R.SE2END1->>IMUX34 INT_R_X11Y30/INT_R.SE2END1->>IMUX42 INT_R_X11Y31/INT_R.ER1END2->>FAN_ALT1 INT_R_X11Y31/INT_R.ER1END2->>IMUX28 INT_R_X11Y31/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y31/INT_R.FAN_BOUNCE1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[19]_i_5_n_0 - 
wires: CLBLL_L_X12Y28/CLBLL_WL1END3 CLBLL_L_X12Y29/CLBLL_IMUX0 CLBLL_L_X12Y29/CLBLL_L_A3 CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y31/CLBLL_L_A CLBLL_L_X12Y31/CLBLL_WR1END1 CLBLM_R_X11Y28/CLBLM_WL1END3 CLBLM_R_X11Y29/CLBLM_IMUX29 CLBLM_R_X11Y29/CLBLM_M_C2 CLBLM_R_X11Y31/CLBLM_IMUX2 CLBLM_R_X11Y31/CLBLM_M_A2 CLBLM_R_X11Y31/CLBLM_WR1END1 INT_L_X12Y28/FAN_BOUNCE_S3_2 INT_L_X12Y28/WL1BEG3 INT_L_X12Y29/FAN_ALT2 INT_L_X12Y29/FAN_BOUNCE2 INT_L_X12Y29/IMUX_L0 INT_L_X12Y29/SS2END0 INT_L_X12Y29/WL1BEG_N3 INT_L_X12Y30/SS2A0 INT_L_X12Y31/LOGIC_OUTS_L8 INT_L_X12Y31/SS2BEG0 INT_L_X12Y31/WR1BEG1 INT_R_X11Y28/WL1END3 INT_R_X11Y29/IMUX29 INT_R_X11Y29/NL1BEG_N3 INT_R_X11Y29/WL1END_N1_3 INT_R_X11Y31/IMUX2 INT_R_X11Y31/WR1END1 VBRK_X34Y30/VBRK_WL1END3 VBRK_X34Y33/VBRK_WR1END1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y31/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X12Y29/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y29/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X12Y29/INT_L.SS2END0->>FAN_ALT2 INT_L_X12Y29/INT_L.SS2END0->>WL1BEG_N3 INT_L_X12Y31/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_L_X12Y31/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X11Y29/INT_R.NL1BEG_N3->>IMUX29 INT_R_X11Y29/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X11Y31/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[19]_i_6_n_0 - 
wires: CLBLM_R_X11Y29/CLBLM_IMUX32 CLBLM_R_X11Y29/CLBLM_M_C1 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y31/CLBLM_M_A INT_R_X11Y29/IMUX32 INT_R_X11Y29/SS2END0 INT_R_X11Y30/SS2A0 INT_R_X11Y31/LOGIC_OUTS12 INT_R_X11Y31/SS2BEG0 
pips: CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y29/INT_R.SS2END0->>IMUX32 INT_R_X11Y31/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[19]_i_7_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y29/CLBLL_L_AMUX CLBLL_L_X12Y29/CLBLL_WR1END3 CLBLM_R_X11Y29/CLBLM_IMUX22 CLBLM_R_X11Y29/CLBLM_M_C3 CLBLM_R_X11Y29/CLBLM_WR1END3 INT_L_X12Y29/LOGIC_OUTS_L16 INT_L_X12Y29/WR1BEG3 INT_R_X11Y29/IMUX22 INT_R_X11Y29/WR1END3 VBRK_X34Y31/VBRK_WR1END3 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X12Y29/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X11Y29/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_5_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y29/CLBLL_L_B CLBLL_L_X12Y29/CLBLL_WR1END2 CLBLM_R_X11Y29/CLBLM_IMUX28 CLBLM_R_X11Y29/CLBLM_IMUX44 CLBLM_R_X11Y29/CLBLM_M_C4 CLBLM_R_X11Y29/CLBLM_M_D4 CLBLM_R_X11Y29/CLBLM_WR1END2 INT_L_X12Y29/LOGIC_OUTS_L9 INT_L_X12Y29/WR1BEG2 INT_R_X11Y29/IMUX28 INT_R_X11Y29/IMUX44 INT_R_X11Y29/WR1END2 VBRK_X34Y31/VBRK_WR1END2 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X12Y29/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X11Y29/INT_R.WR1END2->>IMUX28 INT_R_X11Y29/INT_R.WR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[23]_i_4_n_0 - 
wires: CLBLM_R_X11Y29/CLBLM_IMUX31 CLBLM_R_X11Y29/CLBLM_IMUX47 CLBLM_R_X11Y29/CLBLM_M_C5 CLBLM_R_X11Y29/CLBLM_M_D5 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y31/CLBLM_M_D INT_R_X11Y29/IMUX31 INT_R_X11Y29/IMUX47 INT_R_X11Y29/SS2END3 INT_R_X11Y30/SS2A3 INT_R_X11Y30/SS2END_N0_3 INT_R_X11Y31/LOGIC_OUTS15 INT_R_X11Y31/SS2BEG3 
pips: CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y29/INT_R.SS2END3->>IMUX31 INT_R_X11Y29/INT_R.SS2END3->>IMUX47 INT_R_X11Y31/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[19]_i_9_n_0 - 
wires: CLBLL_L_X14Y27/CLBLL_ER1BEG1 CLBLL_L_X14Y27/CLBLL_IMUX35 CLBLL_L_X14Y27/CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_ER1BEG1 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y27/CLBLL_L_A INT_L_X14Y27/ER1END1 INT_L_X14Y27/IMUX_L35 INT_R_X13Y27/ER1BEG1 INT_R_X13Y27/LOGIC_OUTS8 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y27/INT_L.ER1END1->>IMUX_L35 INT_R_X13Y27/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_4_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX20 CLBLL_L_X14Y26/CLBLL_IMUX37 CLBLL_L_X14Y26/CLBLL_L_C2 CLBLL_L_X14Y26/CLBLL_L_D4 CLBLL_L_X14Y26/CLBLL_SE2A2 CLBLL_L_X14Y27/CLBLL_ER1BEG3 CLBLL_L_X14Y27/CLBLL_IMUX31 CLBLL_L_X14Y27/CLBLL_LL_C5 CLBLL_R_X13Y26/CLBLL_SE2A2 CLBLL_R_X13Y27/CLBLL_ER1BEG3 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y27/CLBLL_L_C CLBLL_R_X13Y28/CLBLL_IMUX1 CLBLL_R_X13Y28/CLBLL_IMUX18 CLBLL_R_X13Y28/CLBLL_LL_A3 CLBLL_R_X13Y28/CLBLL_LL_B2 INT_L_X14Y26/IMUX_L20 INT_L_X14Y26/IMUX_L37 INT_L_X14Y26/SE2END2 INT_L_X14Y27/ER1END3 INT_L_X14Y27/IMUX_L31 INT_L_X14Y28/ER1END_N3_3 INT_R_X13Y26/SE2A2 INT_R_X13Y27/ER1BEG3 INT_R_X13Y27/LOGIC_OUTS10 INT_R_X13Y27/NL1BEG1 INT_R_X13Y27/SE2BEG2 INT_R_X13Y28/IMUX1 INT_R_X13Y28/IMUX18 INT_R_X13Y28/NL1END1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X14Y26/INT_L.SE2END2->>IMUX_L20 INT_L_X14Y26/INT_L.SE2END2->>IMUX_L37 INT_L_X14Y27/INT_L.ER1END3->>IMUX_L31 INT_R_X13Y27/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X13Y27/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X13Y27/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X13Y28/INT_R.NL1END1->>IMUX1 INT_R_X13Y28/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[1]_i_2_n_0 - 
wires: CLBLL_L_X12Y24/CLBLL_IMUX0 CLBLL_L_X12Y24/CLBLL_L_A3 CLBLL_L_X12Y25/CLBLL_LL_D CLBLL_L_X12Y25/CLBLL_LOGIC_OUTS15 HCLK_L_X36Y26/HCLK_SS2BEG3 INT_L_X12Y23/SS2END3 INT_L_X12Y24/IMUX_L0 INT_L_X12Y24/SS2A3 INT_L_X12Y24/SS2END_N0_3 INT_L_X12Y25/LOGIC_OUTS_L15 INT_L_X12Y25/SS2BEG3 
pips: CLBLL_L_X12Y24/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y25/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X12Y24/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X12Y25/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[20]_i_2_n_0 - 
wires: CLBLM_R_X11Y26/CLBLM_IMUX15 CLBLM_R_X11Y26/CLBLM_M_B1 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y30/CLBLM_L_C INT_R_X11Y26/IMUX15 INT_R_X11Y26/SR1END3 INT_R_X11Y27/SL1END2 INT_R_X11Y27/SR1BEG3 INT_R_X11Y27/SR1END_N3_3 INT_R_X11Y28/SL1BEG2 INT_R_X11Y28/SS2END2 INT_R_X11Y29/SS2A2 INT_R_X11Y30/LOGIC_OUTS10 INT_R_X11Y30/SS2BEG2 
pips: CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y26/INT_R.SR1END3->>IMUX15 INT_R_X11Y27/INT_R.SL1END2->>SR1BEG3 INT_R_X11Y28/INT_R.SS2END2->>SL1BEG2 INT_R_X11Y30/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[20]_i_4_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX23 CLBLM_R_X11Y30/CLBLM_IMUX46 CLBLM_R_X11Y30/CLBLM_L_C3 CLBLM_R_X11Y30/CLBLM_L_D5 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y31/CLBLM_L_D INT_R_X11Y30/IMUX23 INT_R_X11Y30/IMUX46 INT_R_X11Y30/SL1END3 INT_R_X11Y31/LOGIC_OUTS11 INT_R_X11Y31/SL1BEG3 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y31/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y30/INT_R.SL1END3->>IMUX23 INT_R_X11Y30/INT_R.SL1END3->>IMUX46 INT_R_X11Y31/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[20]_i_5_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX21 CLBLM_R_X11Y30/CLBLM_IMUX24 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y30/CLBLM_L_AMUX CLBLM_R_X11Y30/CLBLM_L_C4 CLBLM_R_X11Y30/CLBLM_M_B5 CLBLM_R_X11Y31/CLBLM_IMUX25 CLBLM_R_X11Y31/CLBLM_L_B5 INT_R_X11Y29/SR1END3 INT_R_X11Y30/BYP_ALT3 INT_R_X11Y30/BYP_BOUNCE3 INT_R_X11Y30/IMUX21 INT_R_X11Y30/IMUX24 INT_R_X11Y30/LOGIC_OUTS16 INT_R_X11Y30/SR1BEG3 INT_R_X11Y30/SR1END_N3_3 INT_R_X11Y31/BYP_BOUNCE_N3_3 INT_R_X11Y31/IMUX25 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X11Y30/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y30/INT_R.LOGIC_OUTS16->>BYP_ALT3 INT_R_X11Y30/INT_R.LOGIC_OUTS16->>IMUX21 INT_R_X11Y30/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X11Y30/INT_R.SR1END_N3_3->>IMUX24 INT_R_X11Y31/INT_R.BYP_BOUNCE_N3_3->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[28]_i_7_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX19 CLBLM_L_X10Y30/CLBLM_L_B2 CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y31/CLBLM_L_C CLBLM_R_X11Y30/CLBLM_IMUX36 CLBLM_R_X11Y30/CLBLM_IMUX6 CLBLM_R_X11Y30/CLBLM_L_A1 CLBLM_R_X11Y30/CLBLM_L_D2 INT_L_X10Y30/IMUX_L19 INT_L_X10Y30/SE2A2 INT_L_X10Y30/WL1END1 INT_L_X10Y31/LOGIC_OUTS_L10 INT_L_X10Y31/SE2BEG2 INT_R_X11Y30/BYP_ALT2 INT_R_X11Y30/BYP_BOUNCE2 INT_R_X11Y30/IMUX36 INT_R_X11Y30/IMUX6 INT_R_X11Y30/SE2END2 INT_R_X11Y30/WL1BEG1 INT_R_X11Y31/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y30/INT_L.WL1END1->>IMUX_L19 INT_L_X10Y31/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X11Y30/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y30/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X11Y30/INT_R.SE2END2->>BYP_ALT2 INT_R_X11Y30/INT_R.SE2END2->>IMUX36 INT_R_X11Y30/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[28]_i_8_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX14 CLBLM_L_X10Y30/CLBLM_L_B1 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y32/CLBLM_M_C CLBLM_R_X11Y30/CLBLM_IMUX3 CLBLM_R_X11Y30/CLBLM_IMUX39 CLBLM_R_X11Y30/CLBLM_L_A2 CLBLM_R_X11Y30/CLBLM_L_D3 INT_L_X10Y30/ER1BEG3 INT_L_X10Y30/IMUX_L14 INT_L_X10Y30/SS2END2 INT_L_X10Y31/SS2A2 INT_L_X10Y32/LOGIC_OUTS_L14 INT_L_X10Y32/SS2BEG2 INT_R_X11Y30/ER1END3 INT_R_X11Y30/FAN_ALT3 INT_R_X11Y30/FAN_BOUNCE3 INT_R_X11Y30/IMUX3 INT_R_X11Y30/IMUX39 INT_R_X11Y31/ER1END_N3_3 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X10Y30/INT_L.SS2END2->>ER1BEG3 INT_L_X10Y30/INT_L.SS2END2->>IMUX_L14 INT_L_X10Y32/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X11Y30/INT_R.ER1END3->>FAN_ALT3 INT_R_X11Y30/INT_R.ER1END3->>IMUX39 INT_R_X11Y30/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y30/INT_R.FAN_BOUNCE3->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_2_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y30/CLBLM_M_B CLBLM_R_X11Y29/CLBLM_IMUX4 CLBLM_R_X11Y29/CLBLM_M_A6 INT_L_X10Y30/ER1BEG2 INT_L_X10Y30/LOGIC_OUTS_L13 INT_R_X11Y29/IMUX4 INT_R_X11Y29/SL1END2 INT_R_X11Y30/ER1END2 INT_R_X11Y30/SL1BEG2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y30/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_R_X11Y29/INT_R.SL1END2->>IMUX4 INT_R_X11Y30/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_3_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_WL1END3 CLBLL_L_X12Y30/CLBLL_LL_A CLBLL_L_X12Y30/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y31/CLBLL_NW2A0 CLBLM_L_X10Y29/CLBLM_IMUX27 CLBLM_L_X10Y29/CLBLM_IMUX29 CLBLM_L_X10Y29/CLBLM_M_B4 CLBLM_L_X10Y29/CLBLM_M_C2 CLBLM_L_X10Y31/CLBLM_IMUX18 CLBLM_L_X10Y31/CLBLM_M_B2 CLBLM_R_X11Y29/CLBLM_IMUX7 CLBLM_R_X11Y29/CLBLM_M_A1 CLBLM_R_X11Y29/CLBLM_WL1END3 CLBLM_R_X11Y31/CLBLM_NW2A0 INT_L_X10Y29/FAN_ALT5 INT_L_X10Y29/FAN_BOUNCE5 INT_L_X10Y29/IMUX_L27 INT_L_X10Y29/IMUX_L29 INT_L_X10Y29/WL1END2 INT_L_X10Y31/IMUX_L18 INT_L_X10Y31/WR1END1 INT_L_X12Y29/WL1BEG3 INT_L_X12Y30/LOGIC_OUTS_L12 INT_L_X12Y30/NW2BEG0 INT_L_X12Y30/WL1BEG_N3 INT_L_X12Y31/NW2A0 INT_R_X11Y29/IMUX7 INT_R_X11Y29/WL1BEG2 INT_R_X11Y29/WL1END3 INT_R_X11Y30/NW2END_S0_0 INT_R_X11Y30/WL1END_N1_3 INT_R_X11Y31/NW2END0 INT_R_X11Y31/WR1BEG1 VBRK_X34Y31/VBRK_WL1END3 VBRK_X34Y33/VBRK_NW2A0 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y29/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y29/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X10Y29/INT_L.WL1END2->>FAN_ALT5 INT_L_X10Y29/INT_L.WL1END2->>IMUX_L29 INT_L_X10Y31/INT_L.WR1END1->>IMUX_L18 INT_L_X12Y30/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_L_X12Y30/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X11Y29/INT_R.WL1END3->>IMUX7 INT_R_X11Y29/INT_R.WL1END3->>WL1BEG2 INT_R_X11Y31/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[21]_i_12_n_0 - 
wires: CLBLM_R_X11Y31/CLBLM_IMUX13 CLBLM_R_X11Y31/CLBLM_IMUX6 CLBLM_R_X11Y31/CLBLM_L_A1 CLBLM_R_X11Y31/CLBLM_L_B6 CLBLM_R_X11Y33/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y33/CLBLM_L_C INT_R_X11Y31/IMUX13 INT_R_X11Y31/IMUX6 INT_R_X11Y31/SS2END2 INT_R_X11Y32/SS2A2 INT_R_X11Y33/LOGIC_OUTS10 INT_R_X11Y33/SS2BEG2 
pips: CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y33/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y31/INT_R.SS2END2->>IMUX13 INT_R_X11Y31/INT_R.SS2END2->>IMUX6 INT_R_X11Y33/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[21]_i_13_n_0 - 
wires: CLBLL_R_X13Y28/CLBLL_IMUX11 CLBLL_R_X13Y28/CLBLL_LL_A4 CLBLL_R_X13Y29/CLBLL_LL_B CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS13 INT_R_X13Y28/IMUX11 INT_R_X13Y28/SL1END1 INT_R_X13Y29/LOGIC_OUTS13 INT_R_X13Y29/SL1BEG1 
pips: CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y28/INT_R.SL1END1->>IMUX11 INT_R_X13Y29/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_19_n_0 - 
wires: CLBLL_R_X13Y29/CLBLL_IMUX17 CLBLL_R_X13Y29/CLBLL_IMUX25 CLBLL_R_X13Y29/CLBLL_IMUX29 CLBLL_R_X13Y29/CLBLL_LL_B3 CLBLL_R_X13Y29/CLBLL_LL_C2 CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y29/CLBLL_L_AMUX CLBLL_R_X13Y29/CLBLL_L_B5 INT_R_X13Y29/FAN_ALT5 INT_R_X13Y29/FAN_BOUNCE5 INT_R_X13Y29/IMUX17 INT_R_X13Y29/IMUX25 INT_R_X13Y29/IMUX29 INT_R_X13Y29/LOGIC_OUTS16 
pips: CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y29/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X13Y29/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X13Y29/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X13Y29/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X13Y29/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X13Y29/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X13Y29/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[21]_i_14_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_LL_B CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y28/CLBLL_WL1END0 CLBLL_R_X13Y28/CLBLL_IMUX2 CLBLL_R_X13Y28/CLBLL_LL_A2 CLBLL_R_X13Y28/CLBLL_WL1END0 INT_L_X14Y28/LOGIC_OUTS_L13 INT_L_X14Y28/WL1BEG0 INT_R_X13Y28/IMUX2 INT_R_X13Y28/WL1END0 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X14Y28/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X13Y28/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_16_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_IMUX15 CLBLL_L_X14Y28/CLBLL_LL_B1 CLBLL_L_X14Y28/CLBLL_LL_D CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS15 CLBLL_L_X14Y29/CLBLL_WR1END0 CLBLL_R_X13Y28/CLBLL_IMUX17 CLBLL_R_X13Y28/CLBLL_LL_B3 CLBLL_R_X13Y29/CLBLL_WR1END0 INT_L_X14Y28/IMUX_L15 INT_L_X14Y28/LOGIC_OUTS_L15 INT_L_X14Y28/WR1BEG_S0 INT_L_X14Y29/WR1BEG0 INT_R_X13Y28/IMUX17 INT_R_X13Y28/SR1BEG_S0 INT_R_X13Y28/WR1END_S1_0 INT_R_X13Y29/WR1END0 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X14Y28/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X14Y28/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X13Y28/INT_R.SR1BEG_S0->>IMUX17 INT_R_X13Y28/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[21]_i_15_n_0 - 
wires: CLBLL_R_X13Y28/CLBLL_IMUX4 CLBLL_R_X13Y28/CLBLL_LL_A6 CLBLL_R_X13Y29/CLBLL_LL_C CLBLL_R_X13Y29/CLBLL_LOGIC_OUTS14 INT_R_X13Y28/IMUX4 INT_R_X13Y28/SL1END2 INT_R_X13Y29/LOGIC_OUTS14 INT_R_X13Y29/SL1BEG2 
pips: CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y29/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y28/INT_R.SL1END2->>IMUX4 INT_R_X13Y29/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_4_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX15 CLBLM_L_X10Y30/CLBLM_IMUX31 CLBLM_L_X10Y30/CLBLM_IMUX47 CLBLM_L_X10Y30/CLBLM_IMUX7 CLBLM_L_X10Y30/CLBLM_M_A1 CLBLM_L_X10Y30/CLBLM_M_B1 CLBLM_L_X10Y30/CLBLM_M_C5 CLBLM_L_X10Y30/CLBLM_M_D5 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y32/CLBLM_M_D INT_L_X10Y30/IMUX_L15 INT_L_X10Y30/IMUX_L31 INT_L_X10Y30/IMUX_L47 INT_L_X10Y30/IMUX_L7 INT_L_X10Y30/SS2END3 INT_L_X10Y31/SS2A3 INT_L_X10Y31/SS2END_N0_3 INT_L_X10Y32/LOGIC_OUTS_L15 INT_L_X10Y32/SS2BEG3 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y30/INT_L.SS2END3->>IMUX_L15 INT_L_X10Y30/INT_L.SS2END3->>IMUX_L31 INT_L_X10Y30/INT_L.SS2END3->>IMUX_L47 INT_L_X10Y30/INT_L.SS2END3->>IMUX_L7 INT_L_X10Y32/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[22]_i_4_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX24 CLBLM_L_X10Y30/CLBLM_IMUX28 CLBLM_L_X10Y30/CLBLM_IMUX38 CLBLM_L_X10Y30/CLBLM_M_B5 CLBLM_L_X10Y30/CLBLM_M_C4 CLBLM_L_X10Y30/CLBLM_M_D3 CLBLM_L_X10Y31/CLBLM_IMUX24 CLBLM_L_X10Y31/CLBLM_M_B5 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y32/CLBLM_M_A INT_L_X10Y30/BYP_ALT0 INT_L_X10Y30/BYP_BOUNCE0 INT_L_X10Y30/IMUX_L24 INT_L_X10Y30/IMUX_L28 INT_L_X10Y30/IMUX_L38 INT_L_X10Y30/SL1END0 INT_L_X10Y30/WL1END3 INT_L_X10Y31/IMUX_L24 INT_L_X10Y31/SE2A0 INT_L_X10Y31/SL1BEG0 INT_L_X10Y31/SL1END0 INT_L_X10Y31/WL1END_N1_3 INT_L_X10Y32/LOGIC_OUTS_L12 INT_L_X10Y32/SE2BEG0 INT_L_X10Y32/SL1BEG0 INT_R_X11Y30/WL1BEG3 INT_R_X11Y31/SE2END0 INT_R_X11Y31/WL1BEG_N3 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y30/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y30/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X10Y30/INT_L.SL1END0->>BYP_ALT0 INT_L_X10Y30/INT_L.SL1END0->>IMUX_L24 INT_L_X10Y30/INT_L.WL1END3->>IMUX_L38 INT_L_X10Y31/INT_L.SL1END0->>IMUX_L24 INT_L_X10Y31/INT_L.SL1END0->>SL1BEG0 INT_L_X10Y32/INT_L.LOGIC_OUTS_L12->>SE2BEG0 INT_L_X10Y32/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_R_X11Y31/INT_R.SE2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[21]_i_6_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX8 CLBLL_L_X12Y30/CLBLL_LL_A5 CLBLL_L_X12Y31/CLBLL_NE2A0 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y30/CLBLM_L_A CLBLM_R_X11Y31/CLBLM_NE2A0 INT_L_X12Y30/IMUX_L8 INT_L_X12Y30/NE2END_S3_0 INT_L_X12Y30/SL1END0 INT_L_X12Y31/NE2END0 INT_L_X12Y31/SL1BEG0 INT_R_X11Y30/LOGIC_OUTS8 INT_R_X11Y30/NE2BEG0 INT_R_X11Y31/NE2A0 VBRK_X34Y33/VBRK_NE2A0 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X12Y30/INT_L.SL1END0->>IMUX_L8 INT_L_X12Y31/INT_L.NE2END0->>SL1BEG0 INT_R_X11Y30/INT_R.LOGIC_OUTS8->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[21]_i_7_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_IMUX2 CLBLL_L_X12Y30/CLBLL_LL_A2 CLBLL_L_X12Y30/CLBLL_SE2A1 CLBLM_R_X11Y30/CLBLM_SE2A1 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y31/CLBLM_L_B INT_L_X12Y30/IMUX_L2 INT_L_X12Y30/SE2END1 INT_R_X11Y30/SE2A1 INT_R_X11Y31/LOGIC_OUTS9 INT_R_X11Y31/SE2BEG1 VBRK_X34Y32/VBRK_SE2A1 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X12Y30/INT_L.SE2END1->>IMUX_L2 INT_R_X11Y31/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[26]_i_5_n_0 - 
wires: CLBLL_L_X12Y30/CLBLL_EL1BEG2 CLBLL_L_X12Y30/CLBLL_IMUX4 CLBLL_L_X12Y30/CLBLL_LL_A6 CLBLM_R_X11Y30/CLBLM_EL1BEG2 CLBLM_R_X11Y30/CLBLM_IMUX31 CLBLM_R_X11Y30/CLBLM_IMUX47 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y30/CLBLM_M_BMUX CLBLM_R_X11Y30/CLBLM_M_C5 CLBLM_R_X11Y30/CLBLM_M_D5 INT_L_X12Y30/EL1END2 INT_L_X12Y30/IMUX_L4 INT_R_X11Y30/EL1BEG2 INT_R_X11Y30/IMUX31 INT_R_X11Y30/IMUX47 INT_R_X11Y30/LOGIC_OUTS21 VBRK_X34Y32/VBRK_EL1BEG2 
pips: CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X12Y30/INT_L.EL1END2->>IMUX_L4 INT_R_X11Y30/INT_R.LOGIC_OUTS21->>EL1BEG2 INT_R_X11Y30/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X11Y30/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[23]_i_11_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_IMUX14 CLBLL_L_X12Y29/CLBLL_L_B1 CLBLL_L_X12Y30/CLBLL_IMUX10 CLBLL_L_X12Y30/CLBLL_L_A4 CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y30/CLBLL_L_A INT_L_X12Y29/FAN_BOUNCE_S3_2 INT_L_X12Y29/IMUX_L14 INT_L_X12Y30/FAN_ALT2 INT_L_X12Y30/FAN_BOUNCE2 INT_L_X12Y30/IMUX_L10 INT_L_X12Y30/WR1END1 INT_R_X13Y30/LOGIC_OUTS8 INT_R_X13Y30/WR1BEG1 
pips: CLBLL_L_X12Y29/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X12Y30/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y30/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X12Y29/INT_L.FAN_BOUNCE_S3_2->>IMUX_L14 INT_L_X12Y30/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y30/INT_L.WR1END1->>FAN_ALT2 INT_L_X12Y30/INT_L.WR1END1->>IMUX_L10 INT_R_X13Y30/INT_R.LOGIC_OUTS8->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[28]_i_6_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX13 CLBLM_L_X10Y30/CLBLM_L_B6 CLBLM_R_X11Y30/CLBLM_IMUX0 CLBLM_R_X11Y30/CLBLM_L_A3 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y31/CLBLM_L_C INT_L_X10Y29/ER1BEG3 INT_L_X10Y29/SL1END2 INT_L_X10Y30/IMUX_L13 INT_L_X10Y30/SL1BEG2 INT_L_X10Y30/SW2END2 INT_R_X11Y29/ER1END3 INT_R_X11Y30/ER1END_N3_3 INT_R_X11Y30/IMUX0 INT_R_X11Y30/SW2A2 INT_R_X11Y31/LOGIC_OUTS10 INT_R_X11Y31/SW2BEG2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y31/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y29/INT_L.SL1END2->>ER1BEG3 INT_L_X10Y30/INT_L.SW2END2->>IMUX_L13 INT_L_X10Y30/INT_L.SW2END2->>SL1BEG2 INT_R_X11Y30/INT_R.ER1END_N3_3->>IMUX0 INT_R_X11Y31/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[23]_i_15_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_LL_C CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y28/CLBLL_WR1END3 CLBLL_R_X13Y28/CLBLL_IMUX15 CLBLL_R_X13Y28/CLBLL_IMUX7 CLBLL_R_X13Y28/CLBLL_LL_A1 CLBLL_R_X13Y28/CLBLL_LL_B1 CLBLL_R_X13Y28/CLBLL_WR1END3 INT_L_X14Y28/LOGIC_OUTS_L14 INT_L_X14Y28/WR1BEG3 INT_R_X13Y28/IMUX15 INT_R_X13Y28/IMUX7 INT_R_X13Y28/WR1END3 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X14Y28/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X13Y28/INT_R.WR1END3->>IMUX15 INT_R_X13Y28/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[22]_i_2_n_0 - 
wires: CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y31/CLBLM_M_B CLBLM_R_X11Y26/CLBLM_IMUX24 CLBLM_R_X11Y26/CLBLM_M_B5 INT_L_X10Y25/NR1BEG1 INT_L_X10Y25/SS6END1 INT_L_X10Y26/EL1BEG0 INT_L_X10Y26/NR1END1 INT_L_X10Y26/SS6E1 INT_L_X10Y27/SS6D1 INT_L_X10Y28/SS6C1 INT_L_X10Y29/SS6B1 INT_L_X10Y30/SS6A1 INT_L_X10Y31/LOGIC_OUTS_L13 INT_L_X10Y31/SS6BEG1 INT_R_X11Y25/EL1END_S3_0 INT_R_X11Y26/EL1END0 INT_R_X11Y26/IMUX24 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X10Y25/INT_L.SS6END1->>NR1BEG1 INT_L_X10Y26/INT_L.NR1END1->>EL1BEG0 INT_L_X10Y31/INT_L.LOGIC_OUTS_L13->>SS6BEG1 INT_R_X11Y26/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[22]_i_3_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y30/CLBLM_M_A CLBLM_L_X10Y31/CLBLM_IMUX17 CLBLM_L_X10Y31/CLBLM_M_B3 INT_L_X10Y30/LOGIC_OUTS_L12 INT_L_X10Y30/NR1BEG0 INT_L_X10Y31/IMUX_L17 INT_L_X10Y31/NR1END0 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y30/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X10Y31/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[22]_i_5_n_0 - 
wires: CLBLM_L_X10Y31/CLBLM_IMUX12 CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y31/CLBLM_M_B6 CLBLM_L_X10Y31/CLBLM_M_C INT_L_X10Y31/IMUX_L12 INT_L_X10Y31/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y31/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y31/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[22]_i_6_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX29 CLBLM_L_X10Y30/CLBLM_IMUX45 CLBLM_L_X10Y30/CLBLM_M_C2 CLBLM_L_X10Y30/CLBLM_M_D2 CLBLM_L_X10Y31/CLBLM_IMUX29 CLBLM_L_X10Y31/CLBLM_M_C2 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y32/CLBLM_M_B INT_L_X10Y30/IMUX_L29 INT_L_X10Y30/IMUX_L45 INT_L_X10Y30/SL1END2 INT_L_X10Y31/IMUX_L29 INT_L_X10Y31/SL1BEG2 INT_L_X10Y31/SR1END2 INT_L_X10Y32/LOGIC_OUTS_L13 INT_L_X10Y32/SR1BEG2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y32/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y30/INT_L.SL1END2->>IMUX_L29 INT_L_X10Y30/INT_L.SL1END2->>IMUX_L45 INT_L_X10Y31/INT_L.SR1END2->>IMUX_L29 INT_L_X10Y31/INT_L.SR1END2->>SL1BEG2 INT_L_X10Y32/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_2_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_SE2A2 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y30/CLBLM_L_AMUX CLBLM_R_X11Y28/CLBLM_IMUX2 CLBLM_R_X11Y28/CLBLM_M_A2 DSP_R_X9Y25/DSP_SE2A2_3 INT_INTERFACE_R_X9Y28/INT_INTERFACE_SE2A2 INT_L_X10Y28/EL1BEG1 INT_L_X10Y28/SE2END2 INT_L_X8Y29/SE2A2 INT_L_X8Y30/LOGIC_OUTS_L16 INT_L_X8Y30/SE2BEG2 INT_R_X11Y28/EL1END1 INT_R_X11Y28/IMUX2 INT_R_X9Y28/SE2A2 INT_R_X9Y29/SE2BEG2 INT_R_X9Y29/SE2END2 VBRK_X29Y30/VBRK_SE2A2 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y28/INT_L.SE2END2->>EL1BEG1 INT_L_X8Y30/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X11Y28/INT_R.EL1END1->>IMUX2 INT_R_X9Y29/INT_R.SE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_3_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX39 CLBLM_L_X10Y28/CLBLM_L_D3 CLBLM_L_X10Y29/CLBLM_WW2END3 CLBLM_L_X8Y29/CLBLM_IMUX37 CLBLM_L_X8Y29/CLBLM_L_D4 CLBLM_R_X11Y28/CLBLM_IMUX7 CLBLM_R_X11Y28/CLBLM_M_A1 CLBLM_R_X11Y29/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y29/CLBLM_M_D DSP_R_X9Y25/DSP_WW2END3_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_WW2END3 INT_L_X10Y28/IMUX_L39 INT_L_X10Y28/SW2END3 INT_L_X10Y29/SW2END_N0_3 INT_L_X10Y29/WW2A3 INT_L_X8Y29/IMUX_L37 INT_L_X8Y29/WL1END2 INT_R_X11Y28/IMUX7 INT_R_X11Y28/SL1END3 INT_R_X11Y28/SW2A3 INT_R_X11Y29/LOGIC_OUTS15 INT_R_X11Y29/SL1BEG3 INT_R_X11Y29/SW2BEG3 INT_R_X11Y29/WW2BEG3 INT_R_X9Y29/WL1BEG2 INT_R_X9Y29/WW2END3 INT_R_X9Y30/WW2END_N0_3 VBRK_X29Y31/VBRK_WW2END3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y29/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y28/INT_L.SW2END3->>IMUX_L39 INT_L_X8Y29/INT_L.WL1END2->>IMUX_L37 INT_R_X11Y28/INT_R.SL1END3->>IMUX7 INT_R_X11Y29/INT_R.LOGIC_OUTS15->>SL1BEG3 INT_R_X11Y29/INT_R.LOGIC_OUTS15->>SW2BEG3 INT_R_X11Y29/INT_R.LOGIC_OUTS15->>WW2BEG3 INT_R_X9Y29/INT_R.WW2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[23]_i_18_n_0 - 
wires: CLBLL_R_X13Y30/CLBLL_IMUX14 CLBLL_R_X13Y30/CLBLL_IMUX6 CLBLL_R_X13Y30/CLBLL_L_A1 CLBLL_R_X13Y30/CLBLL_L_B1 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y31/CLBLL_L_D INT_R_X13Y30/IMUX14 INT_R_X13Y30/IMUX6 INT_R_X13Y30/SL1END3 INT_R_X13Y31/LOGIC_OUTS11 INT_R_X13Y31/SL1BEG3 
pips: CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y30/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X13Y31/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X13Y30/INT_R.SL1END3->>IMUX14 INT_R_X13Y30/INT_R.SL1END3->>IMUX6 INT_R_X13Y31/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[23]_i_17_n_0 - 
wires: CLBLL_R_X13Y28/CLBLL_IMUX27 CLBLL_R_X13Y28/CLBLL_LL_B4 CLBLL_R_X13Y28/CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y28/CLBLL_L_AMUX INT_R_X13Y28/FAN_ALT5 INT_R_X13Y28/FAN_BOUNCE5 INT_R_X13Y28/IMUX27 INT_R_X13Y28/LOGIC_OUTS16 
pips: CLBLL_R_X13Y28/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y28/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X13Y28/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X13Y28/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X13Y28/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[24]_i_4_n_0 - 
wires: CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y31/CLBLM_M_AMUX CLBLM_L_X10Y31/CLBLM_WR1END3 CLBLM_L_X8Y29/CLBLM_IMUX13 CLBLM_L_X8Y29/CLBLM_IMUX21 CLBLM_L_X8Y29/CLBLM_IMUX36 CLBLM_L_X8Y29/CLBLM_L_B6 CLBLM_L_X8Y29/CLBLM_L_C4 CLBLM_L_X8Y29/CLBLM_L_D2 CLBLM_L_X8Y30/CLBLM_IMUX6 CLBLM_L_X8Y30/CLBLM_L_A1 DSP_R_X9Y30/DSP_WR1END3_1 INT_INTERFACE_R_X9Y31/INT_INTERFACE_WR1END3 INT_L_X10Y31/LOGIC_OUTS_L20 INT_L_X10Y31/WR1BEG3 INT_L_X8Y29/IMUX_L13 INT_L_X8Y29/IMUX_L21 INT_L_X8Y29/IMUX_L36 INT_L_X8Y29/SL1END2 INT_L_X8Y30/IMUX_L6 INT_L_X8Y30/SL1BEG2 INT_L_X8Y30/SW2END2 INT_R_X9Y30/SW2A2 INT_R_X9Y31/SW2BEG2 INT_R_X9Y31/WR1END3 VBRK_X29Y33/VBRK_WR1END3 
pips: CLBLM_L_X10Y31/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y31/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_L_X8Y29/INT_L.SL1END2->>IMUX_L13 INT_L_X8Y29/INT_L.SL1END2->>IMUX_L21 INT_L_X8Y29/INT_L.SL1END2->>IMUX_L36 INT_L_X8Y30/INT_L.SW2END2->>IMUX_L6 INT_L_X8Y30/INT_L.SW2END2->>SL1BEG2 INT_R_X9Y31/INT_R.WR1END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p[23]_i_6_n_0 - 
wires: CLBLL_L_X12Y29/CLBLL_NW2A2 CLBLL_R_X13Y28/CLBLL_LL_B CLBLL_R_X13Y28/CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y29/CLBLM_IMUX43 CLBLM_R_X11Y29/CLBLM_M_D6 CLBLM_R_X11Y29/CLBLM_NW2A2 INT_L_X12Y28/NW2BEG2 INT_L_X12Y28/WR1END2 INT_L_X12Y29/NW2A2 INT_R_X11Y29/IMUX43 INT_R_X11Y29/NW2END2 INT_R_X13Y28/LOGIC_OUTS13 INT_R_X13Y28/WR1BEG2 VBRK_X34Y31/VBRK_NW2A2 
pips: CLBLL_R_X13Y28/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X12Y28/INT_L.WR1END2->>NW2BEG2 INT_R_X11Y29/INT_R.NW2END2->>IMUX43 INT_R_X13Y28/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[23]_i_7_n_0 - 
wires: CLBLM_R_X11Y29/CLBLM_IMUX45 CLBLM_R_X11Y29/CLBLM_M_D2 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y31/CLBLM_M_AMUX INT_R_X11Y29/IMUX45 INT_R_X11Y29/SS2END2 INT_R_X11Y30/SS2A2 INT_R_X11Y31/LOGIC_OUTS20 INT_R_X11Y31/SS2BEG2 
pips: CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y31/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X11Y29/INT_R.SS2END2->>IMUX45 INT_R_X11Y31/INT_R.LOGIC_OUTS20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[28]_i_4_n_0 - 
wires: CLBLM_R_X11Y28/CLBLM_IMUX22 CLBLM_R_X11Y28/CLBLM_IMUX38 CLBLM_R_X11Y28/CLBLM_M_C3 CLBLM_R_X11Y28/CLBLM_M_D3 CLBLM_R_X11Y29/CLBLM_IMUX40 CLBLM_R_X11Y29/CLBLM_M_D1 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y30/CLBLM_M_B INT_R_X11Y28/FAN_BOUNCE_S3_2 INT_R_X11Y28/IMUX22 INT_R_X11Y28/IMUX38 INT_R_X11Y28/SR1END2 INT_R_X11Y29/FAN_ALT2 INT_R_X11Y29/FAN_BOUNCE2 INT_R_X11Y29/IMUX40 INT_R_X11Y29/SL1END1 INT_R_X11Y29/SR1BEG2 INT_R_X11Y30/LOGIC_OUTS13 INT_R_X11Y30/SL1BEG1 
pips: CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X11Y28/INT_R.SR1END2->>IMUX22 INT_R_X11Y28/INT_R.SR1END2->>IMUX38 INT_R_X11Y29/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y29/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X11Y29/INT_R.SL1END1->>FAN_ALT2 INT_R_X11Y29/INT_R.SL1END1->>SR1BEG2 INT_R_X11Y30/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[28]_i_5_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y30/CLBLM_L_B CLBLM_R_X11Y28/CLBLM_IMUX35 CLBLM_R_X11Y28/CLBLM_IMUX43 CLBLM_R_X11Y28/CLBLM_M_C6 CLBLM_R_X11Y28/CLBLM_M_D6 CLBLM_R_X11Y29/CLBLM_IMUX38 CLBLM_R_X11Y29/CLBLM_M_D3 INT_L_X10Y29/SE2A1 INT_L_X10Y30/LOGIC_OUTS_L9 INT_L_X10Y30/SE2BEG1 INT_R_X11Y28/IMUX35 INT_R_X11Y28/IMUX43 INT_R_X11Y28/SL1END1 INT_R_X11Y29/BYP_ALT4 INT_R_X11Y29/BYP_BOUNCE4 INT_R_X11Y29/IMUX38 INT_R_X11Y29/SE2END1 INT_R_X11Y29/SL1BEG1 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X10Y30/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X11Y28/INT_R.SL1END1->>IMUX35 INT_R_X11Y28/INT_R.SL1END1->>IMUX43 INT_R_X11Y29/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y29/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X11Y29/INT_R.SE2END1->>BYP_ALT4 INT_R_X11Y29/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[23]_i_8_n_0 - 
wires: CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y31/CLBLL_L_AMUX CLBLL_L_X12Y31/CLBLL_WR1END3 CLBLM_R_X11Y31/CLBLM_IMUX45 CLBLM_R_X11Y31/CLBLM_M_D2 CLBLM_R_X11Y31/CLBLM_WR1END3 INT_L_X12Y31/LOGIC_OUTS_L16 INT_L_X12Y31/WR1BEG3 INT_R_X11Y31/IMUX45 INT_R_X11Y31/WR1END3 VBRK_X34Y33/VBRK_WR1END3 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X11Y31/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X12Y31/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X11Y31/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[24]_i_2_n_0 - 
wires: CLBLM_L_X10Y25/CLBLM_SE4C3 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y29/CLBLM_L_D CLBLM_R_X11Y26/CLBLM_IMUX32 CLBLM_R_X11Y26/CLBLM_M_C1 DSP_R_X9Y25/DSP_SE4C3_0 INT_INTERFACE_R_X9Y25/INT_INTERFACE_SE4C3 INT_L_X10Y25/ER1BEG_S0 INT_L_X10Y25/SE6END3 INT_L_X10Y26/ER1BEG0 INT_L_X8Y29/LOGIC_OUTS_L11 INT_L_X8Y29/SE6BEG3 INT_R_X11Y26/ER1END0 INT_R_X11Y26/IMUX32 INT_R_X9Y25/SE6E3 INT_R_X9Y26/SE6D3 INT_R_X9Y27/SE6C3 INT_R_X9Y28/SE6B3 INT_R_X9Y29/SE6A3 VBRK_X29Y27/VBRK_SE4C3 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y25/INT_L.SE6END3->>ER1BEG_S0 INT_L_X8Y29/INT_L.LOGIC_OUTS_L11->>SE6BEG3 INT_R_X11Y26/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[24]_i_3_n_0 - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX39 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y29/CLBLM_L_D3 CLBLM_L_X8Y29/CLBLM_M_BMUX INT_L_X8Y29/IMUX_L39 INT_L_X8Y29/LOGIC_OUTS_L21 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y29/INT_L.LOGIC_OUTS_L21->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[25]_i_2_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_EE2BEG1 CLBLM_L_X8Y29/CLBLM_IMUX0 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y29/CLBLM_L_A3 CLBLM_L_X8Y29/CLBLM_M_AMUX CLBLM_R_X11Y29/CLBLM_IMUX27 CLBLM_R_X11Y29/CLBLM_M_B4 CLBLM_R_X11Y30/CLBLM_IMUX29 CLBLM_R_X11Y30/CLBLM_M_C2 DSP_R_X9Y25/DSP_EE2BEG1_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_EE2BEG1 INT_L_X10Y29/EE2A1 INT_L_X8Y28/SR1END3 INT_L_X8Y29/EL1BEG1 INT_L_X8Y29/IMUX_L0 INT_L_X8Y29/LOGIC_OUTS_L20 INT_L_X8Y29/SR1BEG3 INT_L_X8Y29/SR1END_N3_3 INT_R_X11Y29/EE2END1 INT_R_X11Y29/IMUX27 INT_R_X11Y29/NR1BEG1 INT_R_X11Y30/GFAN1 INT_R_X11Y30/IMUX29 INT_R_X11Y30/NR1END1 INT_R_X9Y29/EE2BEG1 INT_R_X9Y29/EL1END1 VBRK_X29Y31/VBRK_EE2BEG1 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y29/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X8Y29/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_L_X8Y29/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y29/INT_L.SR1END_N3_3->>IMUX_L0 INT_R_X11Y29/INT_R.EE2END1->>IMUX27 INT_R_X11Y29/INT_R.EE2END1->>NR1BEG1 INT_R_X11Y30/INT_R.GFAN1->>IMUX29 INT_R_X11Y30/INT_R.NR1END1->>GFAN1 INT_R_X9Y29/INT_R.EL1END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[25]_i_3_n_0 - 
wires: CLBLM_R_X11Y29/CLBLM_IMUX15 CLBLM_R_X11Y29/CLBLM_M_B1 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y30/CLBLM_M_D INT_R_X11Y29/IMUX15 INT_R_X11Y29/SL1END3 INT_R_X11Y30/LOGIC_OUTS15 INT_R_X11Y30/SL1BEG3 
pips: CLBLM_R_X11Y29/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y29/INT_R.SL1END3->>IMUX15 INT_R_X11Y30/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[26]_i_6_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX22 CLBLM_R_X11Y30/CLBLM_IMUX38 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y30/CLBLM_L_D CLBLM_R_X11Y30/CLBLM_M_C3 CLBLM_R_X11Y30/CLBLM_M_D3 INT_R_X11Y30/IMUX22 INT_R_X11Y30/IMUX38 INT_R_X11Y30/LOGIC_OUTS11 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y30/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y30/INT_R.LOGIC_OUTS11->>IMUX22 INT_R_X11Y30/INT_R.LOGIC_OUTS11->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[30]_i_7_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_IMUX18 CLBLM_L_X10Y29/CLBLM_IMUX35 CLBLM_L_X10Y29/CLBLM_M_B2 CLBLM_L_X10Y29/CLBLM_M_C6 CLBLM_L_X10Y29/CLBLM_SE2A1 CLBLM_L_X10Y30/CLBLM_EE2BEG1 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y30/CLBLM_L_A CLBLM_R_X11Y30/CLBLM_IMUX35 CLBLM_R_X11Y30/CLBLM_IMUX43 CLBLM_R_X11Y30/CLBLM_M_C6 CLBLM_R_X11Y30/CLBLM_M_D6 DSP_R_X9Y25/DSP_SE2A1_4 DSP_R_X9Y30/DSP_EE2BEG1_0 INT_INTERFACE_R_X9Y29/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y30/INT_INTERFACE_EE2BEG1 INT_L_X10Y29/IMUX_L18 INT_L_X10Y29/IMUX_L35 INT_L_X10Y29/SE2END1 INT_L_X10Y30/EE2A1 INT_L_X8Y30/ER1BEG1 INT_L_X8Y30/LOGIC_OUTS_L8 INT_R_X11Y30/EE2END1 INT_R_X11Y30/IMUX35 INT_R_X11Y30/IMUX43 INT_R_X9Y29/SE2A1 INT_R_X9Y30/EE2BEG1 INT_R_X9Y30/ER1END1 INT_R_X9Y30/SE2BEG1 VBRK_X29Y31/VBRK_SE2A1 VBRK_X29Y32/VBRK_EE2BEG1 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y29/INT_L.SE2END1->>IMUX_L18 INT_L_X10Y29/INT_L.SE2END1->>IMUX_L35 INT_L_X8Y30/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X11Y30/INT_R.EE2END1->>IMUX35 INT_R_X11Y30/INT_R.EE2END1->>IMUX43 INT_R_X9Y30/INT_R.ER1END1->>EE2BEG1 INT_R_X9Y30/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[30]_i_5_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_SW2A3 CLBLM_L_X10Y29/CLBLM_ER1BEG0 CLBLM_L_X10Y29/CLBLM_IMUX24 CLBLM_L_X10Y29/CLBLM_IMUX31 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y29/CLBLM_M_B5 CLBLM_L_X10Y29/CLBLM_M_C5 CLBLM_L_X10Y29/CLBLM_M_D CLBLM_R_X11Y30/CLBLM_IMUX32 CLBLM_R_X11Y30/CLBLM_IMUX40 CLBLM_R_X11Y30/CLBLM_M_C1 CLBLM_R_X11Y30/CLBLM_M_D1 DSP_R_X9Y25/DSP_ER1BEG0_4 DSP_R_X9Y25/DSP_SW2A3_3 INT_INTERFACE_R_X9Y28/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X9Y29/INT_INTERFACE_ER1BEG0 INT_L_X10Y28/SW2A3 INT_L_X10Y29/ER1BEG_S0 INT_L_X10Y29/ER1END0 INT_L_X10Y29/IMUX_L24 INT_L_X10Y29/IMUX_L31 INT_L_X10Y29/LOGIC_OUTS_L15 INT_L_X10Y29/SW2BEG3 INT_L_X10Y30/ER1BEG0 INT_R_X11Y30/ER1END0 INT_R_X11Y30/IMUX32 INT_R_X11Y30/IMUX40 INT_R_X9Y28/ER1BEG_S0 INT_R_X9Y28/SW2END3 INT_R_X9Y29/ER1BEG0 INT_R_X9Y29/SW2END_N0_3 VBRK_X29Y30/VBRK_SW2A3 VBRK_X29Y31/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X10Y29/INT_L.ER1END0->>IMUX_L24 INT_L_X10Y29/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X10Y29/INT_L.LOGIC_OUTS_L15->>IMUX_L31 INT_L_X10Y29/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X11Y30/INT_R.ER1END0->>IMUX32 INT_R_X11Y30/INT_R.ER1END0->>IMUX40 INT_R_X9Y28/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

p[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[26]_i_2_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y28/CLBLM_M_AMUX CLBLM_R_X11Y28/CLBLM_IMUX15 CLBLM_R_X11Y28/CLBLM_M_B1 INT_L_X10Y28/ER1BEG3 INT_L_X10Y28/LOGIC_OUTS_L20 INT_R_X11Y28/ER1END3 INT_R_X11Y28/IMUX15 INT_R_X11Y29/ER1END_N3_3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X10Y28/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X11Y28/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[26]_i_3_n_0 - 
wires: CLBLM_R_X11Y28/CLBLM_IMUX18 CLBLM_R_X11Y28/CLBLM_M_B2 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y30/CLBLM_M_C CLBLM_R_X11Y30/CLBLM_M_CMUX INT_R_X11Y28/IMUX18 INT_R_X11Y28/SS2END0 INT_R_X11Y29/SS2A0 INT_R_X11Y30/LOGIC_OUTS22 INT_R_X11Y30/SS2BEG0 
pips: CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y28/INT_R.SS2END0->>IMUX18 INT_R_X11Y30/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[26]_i_4_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX8 CLBLM_L_X10Y28/CLBLM_M_A5 CLBLM_L_X10Y29/CLBLM_EE2A0 CLBLM_L_X8Y29/CLBLM_IMUX6 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y29/CLBLM_L_A1 CLBLM_L_X8Y29/CLBLM_M_A DSP_R_X9Y25/DSP_EE2A0_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_EE2A0 INT_L_X10Y28/IMUX_L8 INT_L_X10Y28/SL1END0 INT_L_X10Y29/EE2END0 INT_L_X10Y29/SL1BEG0 INT_L_X8Y29/EE2BEG0 INT_L_X8Y29/IMUX_L6 INT_L_X8Y29/LOGIC_OUTS_L12 INT_L_X8Y29/NL1BEG_N3 INT_R_X9Y29/EE2A0 VBRK_X29Y31/VBRK_EE2A0 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y28/INT_L.SL1END0->>IMUX_L8 INT_L_X10Y29/INT_L.EE2END0->>SL1BEG0 INT_L_X8Y29/INT_L.LOGIC_OUTS_L12->>EE2BEG0 INT_L_X8Y29/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X8Y29/INT_L.NL1BEG_N3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[26]_i_7_n_0 - 
wires: CLBLM_R_X11Y30/CLBLM_IMUX37 CLBLM_R_X11Y30/CLBLM_L_D4 CLBLM_R_X11Y31/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y31/CLBLM_L_A INT_R_X11Y30/FAN_BOUNCE_S3_4 INT_R_X11Y30/IMUX37 INT_R_X11Y31/FAN_ALT4 INT_R_X11Y31/FAN_BOUNCE4 INT_R_X11Y31/LOGIC_OUTS8 
pips: CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y31/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y30/INT_R.FAN_BOUNCE_S3_4->>IMUX37 INT_R_X11Y31/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y31/INT_R.LOGIC_OUTS8->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[27]_i_2_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y28/CLBLM_M_BMUX CLBLM_R_X11Y28/CLBLM_IMUX28 CLBLM_R_X11Y28/CLBLM_IMUX5 CLBLM_R_X11Y28/CLBLM_L_A6 CLBLM_R_X11Y28/CLBLM_M_C4 INT_L_X10Y28/EL1BEG2 INT_L_X10Y28/LOGIC_OUTS_L21 INT_R_X11Y28/EL1END2 INT_R_X11Y28/IMUX28 INT_R_X11Y28/IMUX5 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y28/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X11Y28/INT_R.EL1END2->>IMUX28 INT_R_X11Y28/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[27]_i_3_n_0 - 
wires: CLBLM_R_X11Y28/CLBLM_IMUX10 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y28/CLBLM_L_A4 CLBLM_R_X11Y28/CLBLM_M_D INT_R_X11Y28/IMUX10 INT_R_X11Y28/LOGIC_OUTS15 INT_R_X11Y28/SR1BEG_S0 
pips: CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y28/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X11Y28/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_6_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX42 CLBLM_L_X10Y28/CLBLM_L_D6 CLBLM_L_X10Y28/CLBLM_SE2A1 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y29/CLBLM_L_A CLBLM_R_X11Y28/CLBLM_IMUX32 CLBLM_R_X11Y28/CLBLM_IMUX40 CLBLM_R_X11Y28/CLBLM_M_C1 CLBLM_R_X11Y28/CLBLM_M_D1 DSP_R_X9Y25/DSP_SE2A1_3 INT_INTERFACE_R_X9Y28/INT_INTERFACE_SE2A1 INT_L_X10Y28/EL1BEG0 INT_L_X10Y28/IMUX_L42 INT_L_X10Y28/SE2END1 INT_L_X8Y29/ER1BEG1 INT_L_X8Y29/LOGIC_OUTS_L8 INT_R_X11Y27/EL1END_S3_0 INT_R_X11Y28/EL1END0 INT_R_X11Y28/IMUX32 INT_R_X11Y28/IMUX40 INT_R_X9Y28/SE2A1 INT_R_X9Y29/ER1END1 INT_R_X9Y29/SE2BEG1 VBRK_X29Y30/VBRK_SE2A1 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X10Y28/INT_L.SE2END1->>EL1BEG0 INT_L_X10Y28/INT_L.SE2END1->>IMUX_L42 INT_L_X8Y29/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X11Y28/INT_R.EL1END0->>IMUX32 INT_R_X11Y28/INT_R.EL1END0->>IMUX40 INT_R_X9Y29/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[31]_i_4_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX36 CLBLM_L_X10Y28/CLBLM_L_D2 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y29/CLBLM_M_AMUX CLBLM_R_X11Y28/CLBLM_IMUX29 CLBLM_R_X11Y28/CLBLM_IMUX44 CLBLM_R_X11Y28/CLBLM_M_C2 CLBLM_R_X11Y28/CLBLM_M_D4 INT_L_X10Y28/IMUX_L36 INT_L_X10Y28/SE2A2 INT_L_X10Y28/SL1END2 INT_L_X10Y29/LOGIC_OUTS_L20 INT_L_X10Y29/SE2BEG2 INT_L_X10Y29/SL1BEG2 INT_R_X11Y28/IMUX29 INT_R_X11Y28/IMUX44 INT_R_X11Y28/SE2END2 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X10Y28/INT_L.SL1END2->>IMUX_L36 INT_L_X10Y29/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_L_X10Y29/INT_L.LOGIC_OUTS_L20->>SL1BEG2 INT_R_X11Y28/INT_R.SE2END2->>IMUX29 INT_R_X11Y28/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[28]_i_2_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y28/CLBLM_L_B CLBLM_R_X11Y28/CLBLM_IMUX26 CLBLM_R_X11Y28/CLBLM_L_B4 INT_L_X10Y27/SE2A1 INT_L_X10Y28/LOGIC_OUTS_L9 INT_L_X10Y28/SE2BEG1 INT_R_X11Y27/NR1BEG1 INT_R_X11Y27/SE2END1 INT_R_X11Y28/IMUX26 INT_R_X11Y28/NR1END1 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y28/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X11Y27/INT_R.SE2END1->>NR1BEG1 INT_R_X11Y28/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[28]_i_3_n_0 - 
wires: CLBLM_R_X11Y28/CLBLM_IMUX16 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y28/CLBLM_L_B3 CLBLM_R_X11Y28/CLBLM_M_C CLBLM_R_X11Y28/CLBLM_M_CMUX INT_R_X11Y28/IMUX16 INT_R_X11Y28/LOGIC_OUTS22 
pips: CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y28/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y28/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y28/INT_R.LOGIC_OUTS22->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_9_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_IMUX44 CLBLM_L_X10Y29/CLBLM_M_D4 CLBLM_L_X10Y30/CLBLM_IMUX26 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y30/CLBLM_L_B4 CLBLM_L_X10Y30/CLBLM_M_D CLBLM_R_X11Y30/CLBLM_IMUX15 CLBLM_R_X11Y30/CLBLM_M_B1 INT_L_X10Y29/IMUX_L44 INT_L_X10Y29/SE2A3 INT_L_X10Y29/SR1END1 INT_L_X10Y30/IMUX_L26 INT_L_X10Y30/LOGIC_OUTS_L15 INT_L_X10Y30/SE2BEG3 INT_L_X10Y30/SR1BEG1 INT_L_X10Y30/SR1BEG_S0 INT_R_X11Y29/NR1BEG3 INT_R_X11Y29/SE2END3 INT_R_X11Y30/IMUX15 INT_R_X11Y30/NR1END3 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y30/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X10Y29/INT_L.SR1END1->>IMUX_L44 INT_L_X10Y30/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_L_X10Y30/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X10Y30/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X10Y30/INT_L.SR1BEG_S0->>SR1BEG1 INT_R_X11Y29/INT_R.SE2END3->>NR1BEG3 INT_R_X11Y30/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[30]_i_11_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_WL1END3 CLBLM_L_X10Y30/CLBLM_IMUX16 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y30/CLBLM_L_B3 CLBLM_L_X10Y30/CLBLM_M_C CLBLM_L_X10Y30/CLBLM_M_CMUX CLBLM_L_X8Y30/CLBLM_IMUX10 CLBLM_L_X8Y30/CLBLM_L_A4 DSP_R_X9Y25/DSP_WL1END3_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_WL1END3 INT_L_X10Y29/WL1BEG3 INT_L_X10Y30/IMUX_L16 INT_L_X10Y30/LOGIC_OUTS_L22 INT_L_X10Y30/WL1BEG_N3 INT_L_X8Y30/IMUX_L10 INT_L_X8Y30/WR1END1 INT_R_X9Y29/WL1END3 INT_R_X9Y30/WL1END_N1_3 INT_R_X9Y30/WR1BEG1 VBRK_X29Y31/VBRK_WL1END3 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X10Y30/INT_L.LOGIC_OUTS_L22->>IMUX_L16 INT_L_X10Y30/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_L_X8Y30/INT_L.WR1END1->>IMUX_L10 INT_R_X9Y30/INT_R.WL1END_N1_3->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[29]_i_2_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y27/CLBLM_L_AMUX CLBLM_L_X10Y29/CLBLM_IMUX28 CLBLM_L_X10Y29/CLBLM_M_C4 CLBLM_R_X11Y28/CLBLM_IMUX20 CLBLM_R_X11Y28/CLBLM_L_C2 INT_L_X10Y27/LOGIC_OUTS_L16 INT_L_X10Y27/NE2BEG2 INT_L_X10Y28/NE2A2 INT_L_X10Y29/IMUX_L28 INT_L_X10Y29/NW2END2 INT_R_X11Y28/IMUX20 INT_R_X11Y28/NE2END2 INT_R_X11Y28/NW2BEG2 INT_R_X11Y29/NW2A2 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y27/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_L_X10Y29/INT_L.NW2END2->>IMUX_L28 INT_R_X11Y28/INT_R.NE2END2->>IMUX20 INT_R_X11Y28/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[29]_i_3_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y29/CLBLM_M_B CLBLM_R_X11Y28/CLBLM_IMUX34 CLBLM_R_X11Y28/CLBLM_L_C6 INT_L_X10Y28/SE2A1 INT_L_X10Y29/LOGIC_OUTS_L13 INT_L_X10Y29/SE2BEG1 INT_R_X11Y28/IMUX34 INT_R_X11Y28/SE2END1 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y28/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y29/INT_L.LOGIC_OUTS_L13->>SE2BEG1 INT_R_X11Y28/INT_R.SE2END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_8_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y28/CLBLM_M_D CLBLM_L_X10Y29/CLBLM_IMUX12 CLBLM_L_X10Y29/CLBLM_IMUX22 CLBLM_L_X10Y29/CLBLM_M_B6 CLBLM_L_X10Y29/CLBLM_M_C3 INT_L_X10Y28/LOGIC_OUTS_L15 INT_L_X10Y28/NL1BEG2 INT_L_X10Y28/NR1BEG3 INT_L_X10Y29/IMUX_L12 INT_L_X10Y29/IMUX_L22 INT_L_X10Y29/NL1END2 INT_L_X10Y29/NR1END3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y28/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X10Y28/INT_L.LOGIC_OUTS_L15->>NR1BEG3 INT_L_X10Y29/INT_L.NL1END2->>IMUX_L12 INT_L_X10Y29/INT_L.NR1END3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[29]_i_4_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_EE2A2 CLBLM_L_X10Y29/CLBLM_IMUX15 CLBLM_L_X10Y29/CLBLM_IMUX7 CLBLM_L_X10Y29/CLBLM_M_A1 CLBLM_L_X10Y29/CLBLM_M_B1 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y29/CLBLM_M_C DSP_R_X9Y25/DSP_EE2A2_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_EE2A2 INT_L_X10Y29/BYP_ALT3 INT_L_X10Y29/BYP_BOUNCE3 INT_L_X10Y29/EE2END2 INT_L_X10Y29/IMUX_L15 INT_L_X10Y29/IMUX_L7 INT_L_X10Y30/BYP_BOUNCE_N3_3 INT_L_X8Y29/EE2BEG2 INT_L_X8Y29/LOGIC_OUTS_L14 INT_R_X9Y29/EE2A2 VBRK_X29Y31/VBRK_EE2A2 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y29/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y29/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X10Y29/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X10Y29/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X10Y29/INT_L.EE2END2->>BYP_ALT3 INT_L_X8Y29/INT_L.LOGIC_OUTS_L14->>EE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[29]_i_5_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX0 CLBLM_L_X10Y27/CLBLM_L_A3 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y28/CLBLM_M_C CLBLM_L_X10Y29/CLBLM_IMUX1 CLBLM_L_X10Y29/CLBLM_IMUX17 CLBLM_L_X10Y29/CLBLM_M_A3 CLBLM_L_X10Y29/CLBLM_M_B3 INT_L_X10Y26/SR1END3 INT_L_X10Y27/IMUX_L0 INT_L_X10Y27/SL1END2 INT_L_X10Y27/SR1BEG3 INT_L_X10Y27/SR1END_N3_3 INT_L_X10Y28/LOGIC_OUTS_L14 INT_L_X10Y28/NL1BEG1 INT_L_X10Y28/SL1BEG2 INT_L_X10Y29/IMUX_L1 INT_L_X10Y29/IMUX_L17 INT_L_X10Y29/NL1END1 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y27/INT_L.SL1END2->>SR1BEG3 INT_L_X10Y27/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X10Y28/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X10Y28/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X10Y29/INT_L.NL1END1->>IMUX_L1 INT_L_X10Y29/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[29]_i_6_n_0 - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX35 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y29/CLBLM_M_B CLBLM_L_X8Y29/CLBLM_M_C6 INT_L_X8Y29/IMUX_L35 INT_L_X8Y29/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y29/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[2]_i_2_n_0 - 
wires: CLBLL_L_X12Y26/CLBLL_LL_B CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y24/CLBLL_IMUX20 CLBLL_R_X13Y24/CLBLL_L_C2 HCLK_R_X37Y26/HCLK_SL1END2 INT_L_X12Y25/ER1BEG2 INT_L_X12Y25/SL1END1 INT_L_X12Y26/LOGIC_OUTS_L13 INT_L_X12Y26/SL1BEG1 INT_R_X13Y24/IMUX20 INT_R_X13Y24/SL1END2 INT_R_X13Y25/ER1END2 INT_R_X13Y25/SL1BEG2 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X12Y25/INT_L.SL1END1->>ER1BEG2 INT_L_X12Y26/INT_L.LOGIC_OUTS_L13->>SL1BEG1 INT_R_X13Y24/INT_R.SL1END2->>IMUX20 INT_R_X13Y25/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[2]_i_3_n_0 - 
wires: CLBLL_L_X12Y26/CLBLL_IMUX15 CLBLL_L_X12Y26/CLBLL_LL_B1 CLBLL_L_X12Y26/CLBLL_LL_D CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS15 INT_L_X12Y26/IMUX_L15 INT_L_X12Y26/LOGIC_OUTS_L15 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X12Y26/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_2_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y27/CLBLM_L_BMUX CLBLM_R_X11Y27/CLBLM_IMUX4 CLBLM_R_X11Y27/CLBLM_M_A6 INT_L_X10Y27/EL1BEG2 INT_L_X10Y27/LOGIC_OUTS_L17 INT_R_X11Y27/EL1END2 INT_R_X11Y27/IMUX4 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y27/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X11Y27/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_3_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y29/CLBLM_M_C CLBLM_R_X11Y27/CLBLM_IMUX7 CLBLM_R_X11Y27/CLBLM_M_A1 INT_L_X10Y27/ER1BEG3 INT_L_X10Y27/SS2END2 INT_L_X10Y28/SS2A2 INT_L_X10Y29/LOGIC_OUTS_L14 INT_L_X10Y29/SS2BEG2 INT_R_X11Y27/ER1END3 INT_R_X11Y27/IMUX7 INT_R_X11Y28/ER1END_N3_3 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y27/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y27/INT_L.SS2END2->>ER1BEG3 INT_L_X10Y29/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X11Y27/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_10_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX0 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y30/CLBLM_L_A3 CLBLM_L_X8Y30/CLBLM_L_C INT_L_X8Y29/SR1END3 INT_L_X8Y30/IMUX_L0 INT_L_X8Y30/LOGIC_OUTS_L10 INT_L_X8Y30/SR1BEG3 INT_L_X8Y30/SR1END_N3_3 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y30/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y30/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X8Y30/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_15_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX35 CLBLM_L_X10Y30/CLBLM_IMUX43 CLBLM_L_X10Y30/CLBLM_M_C6 CLBLM_L_X10Y30/CLBLM_M_D6 CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y31/CLBLM_M_A INT_L_X10Y30/IMUX_L35 INT_L_X10Y30/IMUX_L43 INT_L_X10Y30/SR1END1 INT_L_X10Y31/LOGIC_OUTS_L12 INT_L_X10Y31/SR1BEG1 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y31/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y30/INT_L.SR1END1->>IMUX_L35 INT_L_X10Y30/INT_L.SR1END1->>IMUX_L43 INT_L_X10Y31/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[30]_i_14_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX22 CLBLM_L_X10Y30/CLBLM_IMUX44 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y30/CLBLM_M_AMUX CLBLM_L_X10Y30/CLBLM_M_C3 CLBLM_L_X10Y30/CLBLM_M_D4 INT_L_X10Y30/BYP_ALT2 INT_L_X10Y30/BYP_BOUNCE2 INT_L_X10Y30/IMUX_L22 INT_L_X10Y30/IMUX_L44 INT_L_X10Y30/LOGIC_OUTS_L20 INT_L_X10Y31/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y30/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y30/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X10Y30/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X10Y30/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X10Y30/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[30]_i_12_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX40 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y28/CLBLM_M_A CLBLM_L_X10Y28/CLBLM_M_D1 INT_L_X10Y28/IMUX_L40 INT_L_X10Y28/LOGIC_OUTS_L12 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y28/INT_L.LOGIC_OUTS_L12->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_13_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX43 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y28/CLBLM_M_B CLBLM_L_X10Y28/CLBLM_M_D6 INT_L_X10Y28/IMUX_L43 INT_L_X10Y28/LOGIC_OUTS_L13 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y28/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y28/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[30]_i_6_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_IMUX32 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y29/CLBLM_M_A CLBLM_L_X10Y29/CLBLM_M_C1 INT_L_X10Y29/IMUX_L32 INT_L_X10Y29/LOGIC_OUTS_L12 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y29/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y29/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_8_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_EE2A1 CLBLM_L_X10Y29/CLBLM_IMUX2 CLBLM_L_X10Y29/CLBLM_IMUX43 CLBLM_L_X10Y29/CLBLM_M_A2 CLBLM_L_X10Y29/CLBLM_M_D6 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y29/CLBLM_L_B DSP_R_X9Y25/DSP_EE2A1_4 INT_INTERFACE_R_X9Y29/INT_INTERFACE_EE2A1 INT_L_X10Y29/EE2END1 INT_L_X10Y29/IMUX_L2 INT_L_X10Y29/IMUX_L43 INT_L_X8Y29/EE2BEG1 INT_L_X8Y29/LOGIC_OUTS_L9 INT_R_X9Y29/EE2A1 VBRK_X29Y31/VBRK_EE2A1 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y29/INT_L.EE2END1->>IMUX_L2 INT_L_X10Y29/INT_L.EE2END1->>IMUX_L43 INT_L_X8Y29/INT_L.LOGIC_OUTS_L9->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[31]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_3_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y28/CLBLM_L_D CLBLM_R_X11Y26/CLBLM_IMUX47 CLBLM_R_X11Y26/CLBLM_M_D5 INT_L_X10Y27/SE2A3 INT_L_X10Y28/LOGIC_OUTS_L11 INT_L_X10Y28/SE2BEG3 INT_R_X11Y26/IMUX47 INT_R_X11Y26/SL1END3 INT_R_X11Y27/SE2END3 INT_R_X11Y27/SL1BEG3 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y26/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y28/INT_L.LOGIC_OUTS_L11->>SE2BEG3 INT_R_X11Y26/INT_R.SL1END3->>IMUX47 INT_R_X11Y27/INT_R.SE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_10_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX16 CLBLM_L_X10Y27/CLBLM_L_B3 CLBLM_L_X10Y28/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y28/CLBLM_L_C CLBLM_L_X10Y28/CLBLM_L_CMUX INT_L_X10Y27/IMUX_L16 INT_L_X10Y27/SL1END0 INT_L_X10Y28/LOGIC_OUTS_L18 INT_L_X10Y28/SL1BEG0 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y28/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y27/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y28/INT_L.LOGIC_OUTS_L18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_5_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y27/CLBLM_L_A CLBLM_L_X10Y28/CLBLM_IMUX41 CLBLM_L_X10Y28/CLBLM_L_D1 INT_L_X10Y27/LOGIC_OUTS_L8 INT_L_X10Y27/NR1BEG0 INT_L_X10Y28/IMUX_L41 INT_L_X10Y28/NR1END0 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y27/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X10Y28/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_7_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y27/CLBLM_L_B CLBLM_L_X10Y28/CLBLM_IMUX46 CLBLM_L_X10Y28/CLBLM_L_D5 INT_L_X10Y27/LOGIC_OUTS_L9 INT_L_X10Y27/NR1BEG1 INT_L_X10Y28/GFAN1 INT_L_X10Y28/IMUX_L46 INT_L_X10Y28/NR1END1 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X10Y27/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X10Y28/INT_L.GFAN1->>IMUX_L46 INT_L_X10Y28/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[31]_i_9_n_0 - 
wires: CLBLM_L_X8Y29/CLBLM_IMUX5 CLBLM_L_X8Y29/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y29/CLBLM_L_A6 CLBLM_L_X8Y29/CLBLM_L_C INT_L_X8Y29/IMUX_L5 INT_L_X8Y29/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y29/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y29/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y29/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[3]_i_2_n_0 - 
wires: CLBLL_R_X13Y23/CLBLL_IMUX25 CLBLL_R_X13Y23/CLBLL_L_B5 CLBLL_R_X13Y26/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y26/CLBLL_L_D HCLK_R_X37Y26/HCLK_SS2A3 HCLK_R_X37Y26/HCLK_SS2END_N0_3 INT_R_X13Y23/IMUX25 INT_R_X13Y23/SL1END3 INT_R_X13Y23/SR1BEG_S0 INT_R_X13Y24/SL1BEG3 INT_R_X13Y24/SS2END3 INT_R_X13Y25/SS2A3 INT_R_X13Y25/SS2END_N0_3 INT_R_X13Y26/LOGIC_OUTS11 INT_R_X13Y26/SS2BEG3 
pips: CLBLL_R_X13Y23/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y26/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X13Y23/INT_R.SL1END3->>SR1BEG_S0 INT_R_X13Y23/INT_R.SR1BEG_S0->>IMUX25 INT_R_X13Y24/INT_R.SS2END3->>SL1BEG3 INT_R_X13Y26/INT_R.LOGIC_OUTS11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[3]_i_3_n_0 - 
wires: CLBLL_L_X12Y26/CLBLL_LL_C CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y26/CLBLL_IMUX46 CLBLL_R_X13Y26/CLBLL_L_D5 CLBLL_R_X13Y27/CLBLL_IMUX23 CLBLL_R_X13Y27/CLBLL_IMUX31 CLBLL_R_X13Y27/CLBLL_LL_C5 CLBLL_R_X13Y27/CLBLL_L_C3 INT_L_X12Y26/ER1BEG3 INT_L_X12Y26/LOGIC_OUTS_L14 INT_R_X13Y26/ER1END3 INT_R_X13Y26/IMUX46 INT_R_X13Y26/NR1BEG3 INT_R_X13Y27/ER1END_N3_3 INT_R_X13Y27/IMUX23 INT_R_X13Y27/IMUX31 INT_R_X13Y27/NR1END3 
pips: CLBLL_L_X12Y26/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X12Y26/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_R_X13Y26/INT_R.ER1END3->>IMUX46 INT_R_X13Y26/INT_R.ER1END3->>NR1BEG3 INT_R_X13Y27/INT_R.NR1END3->>IMUX23 INT_R_X13Y27/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

p[3]_i_4_n_0 - 
wires: CLBLL_R_X13Y26/CLBLL_IMUX37 CLBLL_R_X13Y26/CLBLL_L_D4 CLBLL_R_X13Y27/CLBLL_LL_AMUX CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS20 INT_R_X13Y26/IMUX37 INT_R_X13Y26/SL1END2 INT_R_X13Y27/LOGIC_OUTS20 INT_R_X13Y27/SL1BEG2 
pips: CLBLL_R_X13Y26/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X13Y26/INT_R.SL1END2->>IMUX37 INT_R_X13Y27/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[4]_i_2_n_0 - 
wires: CLBLL_L_X14Y27/CLBLL_SE4BEG1 CLBLL_L_X16Y23/CLBLL_ER1BEG2 CLBLL_R_X13Y27/CLBLL_LL_B CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y27/CLBLL_SE4BEG1 CLBLL_R_X15Y23/CLBLL_ER1BEG2 CLBLL_R_X17Y24/CLBLL_IMUX5 CLBLL_R_X17Y24/CLBLL_L_A6 HCLK_L_X40Y26/HCLK_SE6D1 INT_L_X14Y23/SE6E1 INT_L_X14Y24/SE6D1 INT_L_X14Y25/SE6C1 INT_L_X14Y26/SE6B1 INT_L_X14Y27/SE6A1 INT_L_X16Y23/ER1END2 INT_L_X16Y23/NE2BEG2 INT_L_X16Y24/NE2A2 INT_R_X13Y27/LOGIC_OUTS13 INT_R_X13Y27/SE6BEG1 INT_R_X15Y23/ER1BEG2 INT_R_X15Y23/SE6END1 INT_R_X17Y24/IMUX5 INT_R_X17Y24/NE2END2 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X17Y24/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X16Y23/INT_L.ER1END2->>NE2BEG2 INT_R_X13Y27/INT_R.LOGIC_OUTS13->>SE6BEG1 INT_R_X15Y23/INT_R.SE6END1->>ER1BEG2 INT_R_X17Y24/INT_R.NE2END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[4]_i_3_n_0 - 
wires: CLBLL_R_X13Y27/CLBLL_IMUX12 CLBLL_R_X13Y27/CLBLL_LL_B6 CLBLL_R_X13Y27/CLBLL_LL_C CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS14 INT_R_X13Y27/IMUX12 INT_R_X13Y27/LOGIC_OUTS14 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y27/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[4]_i_4_n_0 - 
wires: CLBLL_R_X13Y27/CLBLL_IMUX24 CLBLL_R_X13Y27/CLBLL_LL_A CLBLL_R_X13Y27/CLBLL_LL_B5 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS12 INT_R_X13Y27/IMUX24 INT_R_X13Y27/LOGIC_OUTS12 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X13Y27/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[4]_i_5_n_0 - 
wires: CLBLL_R_X13Y27/CLBLL_IMUX15 CLBLL_R_X13Y27/CLBLL_LL_B1 CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y27/CLBLL_L_AMUX INT_R_X13Y27/BYP_ALT3 INT_R_X13Y27/BYP_BOUNCE3 INT_R_X13Y27/IMUX15 INT_R_X13Y27/LOGIC_OUTS16 INT_R_X13Y28/BYP_BOUNCE_N3_3 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X13Y27/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X13Y27/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X13Y27/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X13Y27/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[5]_i_2_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_IMUX6 CLBLL_L_X14Y22/CLBLL_L_A1 CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y26/CLBLL_L_C HCLK_L_X40Y26/HCLK_SS2END2 INT_L_X14Y22/IMUX_L6 INT_L_X14Y22/SS2END2 INT_L_X14Y23/SS2A2 INT_L_X14Y24/SS2BEG2 INT_L_X14Y24/SS2END2 INT_L_X14Y25/SS2A2 INT_L_X14Y26/LOGIC_OUTS_L10 INT_L_X14Y26/SS2BEG2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y22/INT_L.SS2END2->>IMUX_L6 INT_L_X14Y24/INT_L.SS2END2->>SS2BEG2 INT_L_X14Y26/INT_L.LOGIC_OUTS_L10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_5_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX23 CLBLL_L_X14Y26/CLBLL_IMUX39 CLBLL_L_X14Y26/CLBLL_L_C3 CLBLL_L_X14Y26/CLBLL_L_D3 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y27/CLBLL_L_BMUX INT_L_X14Y26/IMUX_L23 INT_L_X14Y26/IMUX_L39 INT_L_X14Y26/SL1END3 INT_L_X14Y27/LOGIC_OUTS_L17 INT_L_X14Y27/SL1BEG3 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X14Y26/INT_L.SL1END3->>IMUX_L23 INT_L_X14Y26/INT_L.SL1END3->>IMUX_L39 INT_L_X14Y27/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_2_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y26/CLBLL_L_D CLBLL_R_X15Y22/CLBLL_IMUX10 CLBLL_R_X15Y22/CLBLL_L_A4 HCLK_L_X40Y26/HCLK_SS2BEG3 INT_L_X14Y21/ER1BEG_S0 INT_L_X14Y21/SS2END3 INT_L_X14Y22/ER1BEG0 INT_L_X14Y22/SS2A3 INT_L_X14Y22/SS2END_N0_3 INT_L_X14Y23/SS2BEG3 INT_L_X14Y23/SS2END3 INT_L_X14Y24/SS2A3 INT_L_X14Y24/SS2END_N0_3 INT_L_X14Y25/SL1END3 INT_L_X14Y25/SS2BEG3 INT_L_X14Y26/LOGIC_OUTS_L11 INT_L_X14Y26/SL1BEG3 INT_R_X15Y22/ER1END0 INT_R_X15Y22/IMUX10 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X15Y22/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X14Y21/INT_L.SS2END3->>ER1BEG_S0 INT_L_X14Y23/INT_L.SS2END3->>SS2BEG3 INT_L_X14Y25/INT_L.SL1END3->>SS2BEG3 INT_L_X14Y26/INT_L.LOGIC_OUTS_L11->>SL1BEG3 INT_R_X15Y22/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_3_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX41 CLBLL_L_X14Y26/CLBLL_L_D1 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS19 CLBLL_L_X14Y27/CLBLL_L_D CLBLL_L_X14Y27/CLBLL_L_DMUX INT_L_X14Y26/IMUX_L41 INT_L_X14Y26/SE2A1 INT_L_X14Y26/WL1END0 INT_L_X14Y27/LOGIC_OUTS_L19 INT_L_X14Y27/SE2BEG1 INT_R_X15Y26/SE2END1 INT_R_X15Y26/WL1BEG0 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X14Y26/INT_L.WL1END0->>IMUX_L41 INT_L_X14Y27/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X15Y26/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_6_n_0 - 
wires: CLBLL_L_X14Y26/CLBLL_IMUX42 CLBLL_L_X14Y26/CLBLL_L_D6 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y27/CLBLL_L_B INT_L_X14Y26/IMUX_L42 INT_L_X14Y26/SL1END1 INT_L_X14Y27/LOGIC_OUTS_L9 INT_L_X14Y27/SL1BEG1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X14Y27/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y26/INT_L.SL1END1->>IMUX_L42 INT_L_X14Y27/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[6]_i_7_n_0 - 
wires: CLBLL_R_X13Y27/CLBLL_IMUX21 CLBLL_R_X13Y27/CLBLL_LL_D CLBLL_R_X13Y27/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y27/CLBLL_L_C4 INT_L_X12Y28/EL1BEG2 INT_L_X12Y28/NW2END3 INT_R_X13Y27/IMUX21 INT_R_X13Y27/LOGIC_OUTS15 INT_R_X13Y27/NW2BEG3 INT_R_X13Y27/SL1END2 INT_R_X13Y28/EL1END2 INT_R_X13Y28/NW2A3 INT_R_X13Y28/SL1BEG2 
pips: CLBLL_R_X13Y27/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X13Y27/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X12Y28/INT_L.NW2END3->>EL1BEG2 INT_R_X13Y27/INT_R.LOGIC_OUTS15->>NW2BEG3 INT_R_X13Y27/INT_R.SL1END2->>IMUX21 INT_R_X13Y28/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[7]_i_2_n_0 - 
wires: CLBLL_L_X16Y23/CLBLL_LOGIC_OUTS11 CLBLL_L_X16Y23/CLBLL_L_D CLBLL_R_X17Y22/CLBLL_IMUX25 CLBLL_R_X17Y22/CLBLL_L_B5 INT_L_X16Y21/ER1BEG_S0 INT_L_X16Y21/SS2END3 INT_L_X16Y22/ER1BEG0 INT_L_X16Y22/SS2A3 INT_L_X16Y22/SS2END_N0_3 INT_L_X16Y23/LOGIC_OUTS_L11 INT_L_X16Y23/SS2BEG3 INT_R_X17Y22/ER1END0 INT_R_X17Y22/IMUX25 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X17Y22/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 INT_L_X16Y21/INT_L.SS2END3->>ER1BEG_S0 INT_L_X16Y23/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_R_X17Y22/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[7]_i_3_n_0 - 
wires: CLBLL_L_X16Y23/CLBLL_IMUX36 CLBLL_L_X16Y23/CLBLL_L_D2 CLBLL_L_X16Y23/CLBLL_SE2A2 CLBLL_L_X16Y24/CLBLL_SW2A2 CLBLL_L_X16Y26/CLBLL_SE2A2 CLBLL_R_X15Y23/CLBLL_SE2A2 CLBLL_R_X15Y24/CLBLL_SW2A2 CLBLL_R_X15Y26/CLBLL_SE2A2 CLBLL_R_X15Y27/CLBLL_LL_AMUX CLBLL_R_X15Y27/CLBLL_LOGIC_OUTS20 HCLK_L_X44Y26/HCLK_SW2END2 INT_L_X16Y23/IMUX_L36 INT_L_X16Y23/SE2END2 INT_L_X16Y24/SW2A2 INT_L_X16Y25/SL1END2 INT_L_X16Y25/SW2BEG2 INT_L_X16Y26/SE2END2 INT_L_X16Y26/SL1BEG2 INT_R_X15Y23/SE2A2 INT_R_X15Y24/SE2BEG2 INT_R_X15Y24/SW2END2 INT_R_X15Y26/SE2A2 INT_R_X15Y27/LOGIC_OUTS20 INT_R_X15Y27/SE2BEG2 
pips: CLBLL_L_X16Y23/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X15Y27/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X16Y23/INT_L.SE2END2->>IMUX_L36 INT_L_X16Y25/INT_L.SL1END2->>SW2BEG2 INT_L_X16Y26/INT_L.SE2END2->>SL1BEG2 INT_R_X15Y24/INT_R.SW2END2->>SE2BEG2 INT_R_X15Y27/INT_R.LOGIC_OUTS20->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[8]_i_2_n_0 - 
wires: CLBLL_L_X16Y26/CLBLL_IMUX7 CLBLL_L_X16Y26/CLBLL_LL_A1 CLBLL_L_X16Y27/CLBLL_ER1BEG3 CLBLL_R_X15Y27/CLBLL_ER1BEG3 CLBLL_R_X15Y27/CLBLL_LL_C CLBLL_R_X15Y27/CLBLL_LOGIC_OUTS14 INT_L_X16Y26/IMUX_L7 INT_L_X16Y26/SL1END3 INT_L_X16Y27/ER1END3 INT_L_X16Y27/SL1BEG3 INT_L_X16Y28/ER1END_N3_3 INT_R_X15Y27/ER1BEG3 INT_R_X15Y27/LOGIC_OUTS14 
pips: CLBLL_L_X16Y26/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X16Y26/INT_L.SL1END3->>IMUX_L7 INT_L_X16Y27/INT_L.ER1END3->>SL1BEG3 INT_R_X15Y27/INT_R.LOGIC_OUTS14->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[8]_i_3_n_0 - 
wires: CLBLL_R_X15Y27/CLBLL_IMUX35 CLBLL_R_X15Y27/CLBLL_LL_C6 CLBLL_R_X15Y28/CLBLL_LL_A CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS12 INT_R_X15Y27/IMUX35 INT_R_X15Y27/SR1END1 INT_R_X15Y28/LOGIC_OUTS12 INT_R_X15Y28/SR1BEG1 
pips: CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X15Y27/INT_R.SR1END1->>IMUX35 INT_R_X15Y28/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[8]_i_4_n_0 - 
wires: CLBLL_R_X15Y27/CLBLL_IMUX32 CLBLL_R_X15Y27/CLBLL_LL_A CLBLL_R_X15Y27/CLBLL_LL_C1 CLBLL_R_X15Y27/CLBLL_LOGIC_OUTS12 INT_R_X15Y27/IMUX32 INT_R_X15Y27/LOGIC_OUTS12 
pips: CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X15Y27/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X15Y27/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[8]_i_5_n_0 - 
wires: CLBLL_R_X15Y27/CLBLL_IMUX31 CLBLL_R_X15Y27/CLBLL_LL_C5 CLBLL_R_X15Y27/CLBLL_LL_D CLBLL_R_X15Y27/CLBLL_LOGIC_OUTS15 INT_R_X15Y27/IMUX31 INT_R_X15Y27/LOGIC_OUTS15 
pips: CLBLL_R_X15Y27/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X15Y27/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X15Y27/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p[9]_i_2_n_0 - 
wires: CLBLL_L_X14Y25/CLBLL_SW2A1 CLBLL_L_X14Y26/CLBLL_LL_B CLBLL_L_X14Y26/CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y24/CLBLL_IMUX19 CLBLL_R_X13Y24/CLBLL_L_B2 CLBLL_R_X13Y25/CLBLL_SW2A1 HCLK_R_X37Y26/HCLK_SL1END1 INT_L_X14Y25/SW2A1 INT_L_X14Y26/LOGIC_OUTS_L13 INT_L_X14Y26/SW2BEG1 INT_R_X13Y24/IMUX19 INT_R_X13Y24/SL1END1 INT_R_X13Y25/SL1BEG1 INT_R_X13Y25/SW2END1 
pips: CLBLL_L_X14Y26/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y24/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X14Y26/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X13Y24/INT_R.SL1END1->>IMUX19 INT_R_X13Y25/INT_R.SW2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_reg_n_0_[14] - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG3 CLBLL_L_X12Y21/CLBLL_IMUX30 CLBLL_L_X12Y21/CLBLL_IMUX8 CLBLL_L_X12Y21/CLBLL_LL_A5 CLBLL_L_X12Y21/CLBLL_L_C5 CLBLL_L_X12Y21/CLBLL_WR1END1 CLBLL_L_X12Y26/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y26/CLBLL_L_AQ CLBLM_R_X11Y21/CLBLM_EL1BEG3 CLBLM_R_X11Y21/CLBLM_IMUX19 CLBLM_R_X11Y21/CLBLM_IMUX23 CLBLM_R_X11Y21/CLBLM_L_B2 CLBLM_R_X11Y21/CLBLM_L_C3 CLBLM_R_X11Y21/CLBLM_WR1END1 HCLK_L_X36Y26/HCLK_SS6B0 INT_L_X12Y20/NR1BEG0 INT_L_X12Y20/SS6END0 INT_L_X12Y21/EL1END3 INT_L_X12Y21/IMUX_L30 INT_L_X12Y21/IMUX_L8 INT_L_X12Y21/NR1END0 INT_L_X12Y21/SS6E0 INT_L_X12Y21/WR1BEG1 INT_L_X12Y22/SS6D0 INT_L_X12Y23/SS6C0 INT_L_X12Y24/SS6B0 INT_L_X12Y25/SS6A0 INT_L_X12Y26/LOGIC_OUTS_L0 INT_L_X12Y26/SS6BEG0 INT_R_X11Y21/EL1BEG3 INT_R_X11Y21/IMUX19 INT_R_X11Y21/IMUX23 INT_R_X11Y21/NL1BEG0 INT_R_X11Y21/NL1END_S3_0 INT_R_X11Y21/WR1END1 INT_R_X11Y22/EL1BEG_N3 INT_R_X11Y22/NL1END0 VBRK_X34Y22/VBRK_EL1BEG3 VBRK_X34Y22/VBRK_WR1END1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y26/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X12Y20/INT_L.SS6END0->>NR1BEG0 INT_L_X12Y21/INT_L.EL1END3->>IMUX_L30 INT_L_X12Y21/INT_L.NR1END0->>IMUX_L8 INT_L_X12Y21/INT_L.NR1END0->>WR1BEG1 INT_L_X12Y26/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_R_X11Y21/INT_R.NL1END_S3_0->>IMUX23 INT_R_X11Y21/INT_R.WR1END1->>IMUX19 INT_R_X11Y21/INT_R.WR1END1->>NL1BEG0 INT_R_X11Y22/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[16] - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX18 CLBLL_L_X12Y21/CLBLL_IMUX26 CLBLL_L_X12Y21/CLBLL_IMUX31 CLBLL_L_X12Y21/CLBLL_IMUX38 CLBLL_L_X12Y21/CLBLL_LL_B2 CLBLL_L_X12Y21/CLBLL_LL_C5 CLBLL_L_X12Y21/CLBLL_LL_D3 CLBLL_L_X12Y21/CLBLL_L_B4 CLBLL_L_X12Y26/CLBLL_SE4BEG0 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y26/CLBLM_M_AQ CLBLM_R_X11Y26/CLBLM_SE4BEG0 HCLK_L_X36Y26/HCLK_SE6C0 INT_L_X12Y21/IMUX_L18 INT_L_X12Y21/IMUX_L26 INT_L_X12Y21/IMUX_L31 INT_L_X12Y21/IMUX_L38 INT_L_X12Y21/SR1BEG_S0 INT_L_X12Y21/WL1END3 INT_L_X12Y22/SE6E0 INT_L_X12Y22/WL1END_N1_3 INT_L_X12Y23/SE6D0 INT_L_X12Y24/SE6C0 INT_L_X12Y25/SE6B0 INT_L_X12Y26/SE6A0 INT_R_X11Y26/LOGIC_OUTS4 INT_R_X11Y26/SE6BEG0 INT_R_X13Y21/WL1BEG3 INT_R_X13Y22/SE6END0 INT_R_X13Y22/WL1BEG_N3 VBRK_X34Y28/VBRK_SE4BEG0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y21/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X12Y21/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X12Y21/INT_L.WL1END3->>IMUX_L31 INT_L_X12Y21/INT_L.WL1END3->>IMUX_L38 INT_L_X12Y21/INT_L.WL1END3->>SR1BEG_S0 INT_R_X11Y26/INT_R.LOGIC_OUTS4->>SE6BEG0 INT_R_X13Y22/INT_R.SE6END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[17] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX23 CLBLM_L_X10Y21/CLBLM_IMUX41 CLBLM_L_X10Y21/CLBLM_L_C3 CLBLM_L_X10Y21/CLBLM_L_D1 CLBLM_L_X10Y22/CLBLM_IMUX20 CLBLM_L_X10Y22/CLBLM_L_C2 CLBLM_R_X11Y21/CLBLM_IMUX35 CLBLM_R_X11Y21/CLBLM_M_C6 CLBLM_R_X11Y30/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y30/CLBLM_M_AQ HCLK_L_X31Y26/HCLK_SS6E0 INT_L_X10Y21/BYP_ALT5 INT_L_X10Y21/BYP_BOUNCE5 INT_L_X10Y21/ER1BEG1 INT_L_X10Y21/IMUX_L23 INT_L_X10Y21/IMUX_L41 INT_L_X10Y21/SL1END1 INT_L_X10Y21/SS2END0 INT_L_X10Y22/IMUX_L20 INT_L_X10Y22/SL1BEG1 INT_L_X10Y22/SR1END1 INT_L_X10Y22/SS2A0 INT_L_X10Y23/SR1BEG1 INT_L_X10Y23/SS2BEG0 INT_L_X10Y23/SS6END0 INT_L_X10Y24/SS6E0 INT_L_X10Y25/SS6D0 INT_L_X10Y26/SS6C0 INT_L_X10Y27/SS6B0 INT_L_X10Y28/SS6A0 INT_L_X10Y29/SS6BEG0 INT_L_X10Y29/SW2END0 INT_R_X11Y21/ER1END1 INT_R_X11Y21/IMUX35 INT_R_X11Y29/SW2A0 INT_R_X11Y30/LOGIC_OUTS4 INT_R_X11Y30/SW2BEG0 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y30/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y21/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y21/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X10Y21/INT_L.SL1END1->>BYP_ALT5 INT_L_X10Y21/INT_L.SS2END0->>ER1BEG1 INT_L_X10Y21/INT_L.SS2END0->>IMUX_L41 INT_L_X10Y22/INT_L.SR1END1->>IMUX_L20 INT_L_X10Y22/INT_L.SR1END1->>SL1BEG1 INT_L_X10Y23/INT_L.SS6END0->>SR1BEG1 INT_L_X10Y23/INT_L.SS6END0->>SS2BEG0 INT_L_X10Y29/INT_L.SW2END0->>SS6BEG0 INT_R_X11Y21/INT_R.ER1END1->>IMUX35 INT_R_X11Y30/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[18] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX20 CLBLM_L_X10Y21/CLBLM_L_C2 CLBLM_L_X10Y21/CLBLM_SE2A2 CLBLM_L_X10Y22/CLBLM_ER1BEG3 CLBLM_L_X10Y22/CLBLM_IMUX23 CLBLM_L_X10Y22/CLBLM_L_C3 CLBLM_L_X10Y22/CLBLM_SW4END2 CLBLM_R_X11Y21/CLBLM_IMUX22 CLBLM_R_X11Y21/CLBLM_M_C3 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y26/CLBLM_M_AMUX DSP_R_X9Y20/DSP_ER1BEG3_2 DSP_R_X9Y20/DSP_SE2A2_1 DSP_R_X9Y20/DSP_SW4END2_2 HCLK_L_X31Y26/HCLK_SW6C2 INT_INTERFACE_R_X9Y21/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X9Y22/INT_INTERFACE_SW4END2 INT_L_X10Y21/IMUX_L20 INT_L_X10Y21/SE2A3 INT_L_X10Y21/SE2END2 INT_L_X10Y22/ER1END3 INT_L_X10Y22/IMUX_L23 INT_L_X10Y22/SE2BEG3 INT_L_X10Y22/SW6E2 INT_L_X10Y23/ER1END_N3_3 INT_L_X10Y23/SW6D2 INT_L_X10Y24/SW6C2 INT_L_X10Y25/SW6B2 INT_L_X10Y26/SW6A2 INT_R_X11Y21/IMUX22 INT_R_X11Y21/SE2END3 INT_R_X11Y26/LOGIC_OUTS20 INT_R_X11Y26/SW6BEG2 INT_R_X9Y21/SE2A2 INT_R_X9Y22/ER1BEG3 INT_R_X9Y22/SE2BEG2 INT_R_X9Y22/SW6END2 VBRK_X29Y22/VBRK_SE2A2 VBRK_X29Y23/VBRK_ER1BEG3 VBRK_X29Y23/VBRK_SW4END2 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y21/INT_L.SE2END2->>IMUX_L20 INT_L_X10Y22/INT_L.ER1END3->>IMUX_L23 INT_L_X10Y22/INT_L.ER1END3->>SE2BEG3 INT_R_X11Y21/INT_R.SE2END3->>IMUX22 INT_R_X11Y26/INT_R.LOGIC_OUTS20->>SW6BEG2 INT_R_X9Y22/INT_R.SW6END2->>ER1BEG3 INT_R_X9Y22/INT_R.SW6END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_reg_n_0_[19] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX1 CLBLM_L_X10Y23/CLBLM_IMUX24 CLBLM_L_X10Y23/CLBLM_IMUX29 CLBLM_L_X10Y23/CLBLM_IMUX37 CLBLM_L_X10Y23/CLBLM_L_D4 CLBLM_L_X10Y23/CLBLM_M_A3 CLBLM_L_X10Y23/CLBLM_M_B5 CLBLM_L_X10Y23/CLBLM_M_C2 CLBLM_R_X11Y29/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y29/CLBLM_L_AQ HCLK_L_X31Y26/HCLK_SS6E3 INT_L_X10Y23/BYP_ALT1 INT_L_X10Y23/BYP_BOUNCE1 INT_L_X10Y23/GFAN0 INT_L_X10Y23/IMUX_L1 INT_L_X10Y23/IMUX_L24 INT_L_X10Y23/IMUX_L29 INT_L_X10Y23/IMUX_L37 INT_L_X10Y23/SR1BEG_S0 INT_L_X10Y23/SS6END3 INT_L_X10Y24/SS6E3 INT_L_X10Y24/SS6END_N0_3 INT_L_X10Y25/SS6D3 INT_L_X10Y26/SS6C3 INT_L_X10Y27/SS6B3 INT_L_X10Y28/SS6A3 INT_L_X10Y29/NW2END_S0_0 INT_L_X10Y29/SS6BEG3 INT_L_X10Y30/NW2END0 INT_R_X11Y29/LOGIC_OUTS0 INT_R_X11Y29/NW2BEG0 INT_R_X11Y30/NW2A0 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y29/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y23/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y23/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X10Y23/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X10Y23/INT_L.BYP_BOUNCE1->>IMUX_L37 INT_L_X10Y23/INT_L.GFAN0->>IMUX_L24 INT_L_X10Y23/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X10Y23/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X10Y23/INT_L.SS6END3->>SR1BEG_S0 INT_L_X10Y29/INT_L.NW2END_S0_0->>SS6BEG3 INT_R_X11Y29/INT_R.LOGIC_OUTS0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

p_reg_n_0_[20] - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX11 CLBLM_L_X10Y23/CLBLM_IMUX27 CLBLM_L_X10Y23/CLBLM_IMUX42 CLBLM_L_X10Y23/CLBLM_L_D6 CLBLM_L_X10Y23/CLBLM_M_A4 CLBLM_L_X10Y23/CLBLM_M_B4 CLBLM_R_X11Y26/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y26/CLBLM_M_BQ HCLK_R_X32Y26/HCLK_SS2END1 INT_L_X10Y23/IMUX_L11 INT_L_X10Y23/IMUX_L27 INT_L_X10Y23/IMUX_L42 INT_L_X10Y23/SW2END1 INT_R_X11Y23/SW2A1 INT_R_X11Y24/SS2END1 INT_R_X11Y24/SW2BEG1 INT_R_X11Y25/SS2A1 INT_R_X11Y26/LOGIC_OUTS5 INT_R_X11Y26/SS2BEG1 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y26/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y23/INT_L.SW2END1->>IMUX_L11 INT_L_X10Y23/INT_L.SW2END1->>IMUX_L27 INT_L_X10Y23/INT_L.SW2END1->>IMUX_L42 INT_R_X11Y24/INT_R.SS2END1->>SW2BEG1 INT_R_X11Y26/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_reg_n_0_[28] - 
wires: CLBLM_L_X10Y18/CLBLM_EE2BEG1 CLBLM_L_X10Y24/CLBLM_SW4END1 CLBLM_R_X11Y18/CLBLM_IMUX19 CLBLM_R_X11Y18/CLBLM_IMUX23 CLBLM_R_X11Y18/CLBLM_IMUX43 CLBLM_R_X11Y18/CLBLM_L_B2 CLBLM_R_X11Y18/CLBLM_L_C3 CLBLM_R_X11Y18/CLBLM_M_D6 CLBLM_R_X11Y28/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y28/CLBLM_L_BQ DSP_R_X9Y15/DSP_EE2BEG1_3 DSP_R_X9Y20/DSP_SW4END1_4 HCLK_L_X31Y26/HCLK_SW6E1 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE2BEG1 INT_INTERFACE_R_X9Y24/INT_INTERFACE_SW4END1 INT_L_X10Y18/EE2A1 INT_L_X10Y24/SW6E1 INT_L_X10Y25/SW6D1 INT_L_X10Y26/SW6C1 INT_L_X10Y27/SW6B1 INT_L_X10Y28/SW6A1 INT_R_X11Y18/BYP_ALT5 INT_R_X11Y18/BYP_BOUNCE5 INT_R_X11Y18/EE2END1 INT_R_X11Y18/IMUX19 INT_R_X11Y18/IMUX23 INT_R_X11Y18/IMUX43 INT_R_X11Y28/LOGIC_OUTS1 INT_R_X11Y28/SW6BEG1 INT_R_X9Y18/EE2BEG1 INT_R_X9Y18/SS6END1 INT_R_X9Y19/SS6E1 INT_R_X9Y20/SS6D1 INT_R_X9Y21/SS6C1 INT_R_X9Y22/SS6B1 INT_R_X9Y23/SS6A1 INT_R_X9Y24/SS6BEG1 INT_R_X9Y24/SW6END1 VBRK_X29Y19/VBRK_EE2BEG1 VBRK_X29Y25/VBRK_SW4END1 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y28/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X11Y18/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y18/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X11Y18/INT_R.EE2END1->>BYP_ALT5 INT_R_X11Y18/INT_R.EE2END1->>IMUX19 INT_R_X11Y18/INT_R.EE2END1->>IMUX43 INT_R_X11Y28/INT_R.LOGIC_OUTS1->>SW6BEG1 INT_R_X9Y18/INT_R.SS6END1->>EE2BEG1 INT_R_X9Y24/INT_R.SW6END1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

p_reg_n_0_[4] - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX17 CLBLL_L_X14Y21/CLBLL_IMUX2 CLBLL_L_X14Y21/CLBLL_IMUX31 CLBLL_L_X14Y21/CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_LL_B3 CLBLL_L_X14Y21/CLBLL_LL_C5 CLBLL_L_X16Y20/CLBLL_SW4END0 CLBLL_R_X15Y20/CLBLL_SW4END0 CLBLL_R_X17Y24/CLBLL_LOGIC_OUTS0 CLBLL_R_X17Y24/CLBLL_L_AQ INT_L_X14Y21/IMUX_L17 INT_L_X14Y21/IMUX_L2 INT_L_X14Y21/IMUX_L31 INT_L_X14Y21/NL1BEG0 INT_L_X14Y21/NL1END_S3_0 INT_L_X14Y21/NW2END1 INT_L_X14Y22/NL1END0 INT_L_X16Y20/SW6E0 INT_L_X16Y21/SW6D0 INT_L_X16Y22/SW6C0 INT_L_X16Y23/SW6B0 INT_L_X16Y24/SW6A0 INT_R_X15Y20/NW2BEG1 INT_R_X15Y20/SW6END0 INT_R_X15Y21/NW2A1 INT_R_X17Y24/LOGIC_OUTS0 INT_R_X17Y24/SW6BEG0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X17Y24/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X14Y21/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X14Y21/INT_L.NW2END1->>IMUX_L17 INT_L_X14Y21/INT_L.NW2END1->>IMUX_L2 INT_L_X14Y21/INT_L.NW2END1->>NL1BEG0 INT_R_X15Y20/INT_R.SW6END0->>NW2BEG1 INT_R_X17Y24/INT_R.LOGIC_OUTS0->>SW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pv[15]_i_1_n_0 - 
wires: CLBLL_L_X14Y22/CLBLL_FAN7 CLBLL_L_X14Y22/CLBLL_LL_CE CLBLL_L_X14Y22/CLBLL_LL_D CLBLL_L_X14Y22/CLBLL_LOGIC_OUTS15 CLBLL_L_X16Y22/CLBLL_EL1BEG3 CLBLL_L_X16Y24/CLBLL_EE2BEG2 CLBLL_R_X15Y22/CLBLL_EL1BEG3 CLBLL_R_X15Y24/CLBLL_EE2BEG2 CLBLL_R_X15Y24/CLBLL_FAN7 CLBLL_R_X15Y24/CLBLL_LL_CE CLBLL_R_X17Y22/CLBLL_FAN7 CLBLL_R_X17Y22/CLBLL_LL_CE CLBLL_R_X17Y25/CLBLL_FAN7 CLBLL_R_X17Y25/CLBLL_LL_CE HCLK_R_X45Y26/HCLK_NR1BEG2 INT_L_X14Y22/ER1BEG_S0 INT_L_X14Y22/FAN_ALT3 INT_L_X14Y22/FAN_ALT7 INT_L_X14Y22/FAN_BOUNCE3 INT_L_X14Y22/FAN_L7 INT_L_X14Y22/LOGIC_OUTS_L15 INT_L_X14Y22/NN2BEG3 INT_L_X14Y23/ER1BEG0 INT_L_X14Y23/NN2A3 INT_L_X14Y24/EL1BEG2 INT_L_X14Y24/NN2END3 INT_L_X16Y22/EL1BEG2 INT_L_X16Y22/EL1END3 INT_L_X16Y24/EE2A2 INT_R_X15Y22/EL1BEG3 INT_R_X15Y23/EL1BEG_N3 INT_R_X15Y23/ER1END0 INT_R_X15Y24/EE2BEG2 INT_R_X15Y24/EL1END2 INT_R_X15Y24/FAN7 INT_R_X15Y24/FAN_ALT7 INT_R_X17Y22/EL1END2 INT_R_X17Y22/FAN7 INT_R_X17Y22/FAN_ALT7 INT_R_X17Y24/EE2END2 INT_R_X17Y24/NR1BEG2 INT_R_X17Y25/FAN7 INT_R_X17Y25/FAN_ALT7 INT_R_X17Y25/NR1END2 
pips: CLBLL_L_X14Y22/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y22/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y24/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y22/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X17Y25/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE INT_L_X14Y22/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y22/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X14Y22/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X14Y22/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X14Y22/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X14Y24/INT_L.NN2END3->>EL1BEG2 INT_L_X16Y22/INT_L.EL1END3->>EL1BEG2 INT_R_X15Y23/INT_R.ER1END0->>EL1BEG_N3 INT_R_X15Y24/INT_R.EL1END2->>EE2BEG2 INT_R_X15Y24/INT_R.EL1END2->>FAN_ALT7 INT_R_X15Y24/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y22/INT_R.EL1END2->>FAN_ALT7 INT_R_X17Y22/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y24/INT_R.EE2END2->>NR1BEG2 INT_R_X17Y25/INT_R.FAN_ALT7->>FAN7 INT_R_X17Y25/INT_R.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

reg_layer_2_w9[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX10 CLBLL_L_X14Y30/CLBLL_IMUX15 CLBLL_L_X14Y30/CLBLL_IMUX34 CLBLL_L_X14Y30/CLBLL_LL_B1 CLBLL_L_X14Y30/CLBLL_LL_D CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS15 CLBLL_L_X14Y30/CLBLL_L_A4 CLBLL_L_X14Y30/CLBLL_L_C6 INT_L_X14Y30/IMUX_L10 INT_L_X14Y30/IMUX_L15 INT_L_X14Y30/IMUX_L34 INT_L_X14Y30/LOGIC_OUTS_L15 INT_L_X14Y30/SR1BEG_S0 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y30/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X14Y30/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X14Y30/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X14Y30/INT_L.SR1BEG_S0->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w9[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX20 CLBLL_L_X14Y30/CLBLL_IMUX9 CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y30/CLBLL_L_A5 CLBLL_L_X14Y30/CLBLL_L_BMUX CLBLL_L_X14Y30/CLBLL_L_C2 INT_L_X14Y30/FAN_ALT1 INT_L_X14Y30/FAN_ALT5 INT_L_X14Y30/FAN_BOUNCE1 INT_L_X14Y30/FAN_BOUNCE5 INT_L_X14Y30/IMUX_L20 INT_L_X14Y30/IMUX_L9 INT_L_X14Y30/LOGIC_OUTS_L17 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X14Y30/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X14Y30/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y30/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X14Y30/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X14Y30/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X14Y30/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w9[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX30 CLBLL_L_X14Y30/CLBLL_IMUX6 CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y30/CLBLL_L_A1 CLBLL_L_X14Y30/CLBLL_L_C5 CLBLL_L_X14Y30/CLBLL_L_D INT_L_X14Y30/IMUX_L30 INT_L_X14Y30/IMUX_L6 INT_L_X14Y30/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y30/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y30/INT_L.LOGIC_OUTS_L11->>IMUX_L30 INT_L_X14Y30/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w9[1]_i_5_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_ER1BEG3 CLBLL_L_X14Y30/CLBLL_IMUX23 CLBLL_L_X14Y30/CLBLL_IMUX29 CLBLL_L_X14Y30/CLBLL_IMUX3 CLBLL_L_X14Y30/CLBLL_LL_C2 CLBLL_L_X14Y30/CLBLL_L_A2 CLBLL_L_X14Y30/CLBLL_L_C3 CLBLL_R_X13Y30/CLBLL_ER1BEG3 CLBLL_R_X13Y30/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y30/CLBLL_L_C INT_L_X14Y30/ER1END3 INT_L_X14Y30/FAN_ALT3 INT_L_X14Y30/FAN_BOUNCE3 INT_L_X14Y30/IMUX_L23 INT_L_X14Y30/IMUX_L29 INT_L_X14Y30/IMUX_L3 INT_L_X14Y31/ER1END_N3_3 INT_R_X13Y30/ER1BEG3 INT_R_X13Y30/LOGIC_OUTS10 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X13Y30/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y30/INT_L.ER1END3->>FAN_ALT3 INT_L_X14Y30/INT_L.ER1END3->>IMUX_L23 INT_L_X14Y30/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y30/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X14Y30/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_R_X13Y30/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w9[1]_i_6_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX21 CLBLL_L_X14Y30/CLBLL_IMUX5 CLBLL_L_X14Y30/CLBLL_L_A6 CLBLL_L_X14Y30/CLBLL_L_C4 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS19 CLBLL_L_X14Y31/CLBLL_L_DMUX INT_L_X14Y30/IMUX_L21 INT_L_X14Y30/IMUX_L5 INT_L_X14Y30/SR1END2 INT_L_X14Y31/LOGIC_OUTS_L19 INT_L_X14Y31/SR1BEG2 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X14Y30/INT_L.SR1END2->>IMUX_L21 INT_L_X14Y30/INT_L.SR1END2->>IMUX_L5 INT_L_X14Y31/INT_L.LOGIC_OUTS_L19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w9[1]_i_7_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX0 CLBLL_L_X14Y30/CLBLL_IMUX33 CLBLL_L_X14Y30/CLBLL_L_A3 CLBLL_L_X14Y30/CLBLL_L_C1 CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y31/CLBLL_L_A INT_L_X14Y28/NR1BEG0 INT_L_X14Y28/SS2END0 INT_L_X14Y29/NR1BEG0 INT_L_X14Y29/NR1END0 INT_L_X14Y29/SS2A0 INT_L_X14Y30/IMUX_L0 INT_L_X14Y30/IMUX_L33 INT_L_X14Y30/NR1END0 INT_L_X14Y30/SS2BEG0 INT_L_X14Y30/SW2END0 INT_R_X15Y30/SW2A0 INT_R_X15Y31/LOGIC_OUTS8 INT_R_X15Y31/SW2BEG0 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y28/INT_L.SS2END0->>NR1BEG0 INT_L_X14Y29/INT_L.NR1END0->>NR1BEG0 INT_L_X14Y30/INT_L.NR1END0->>IMUX_L0 INT_L_X14Y30/INT_L.SW2END0->>IMUX_L33 INT_L_X14Y30/INT_L.SW2END0->>SS2BEG0 INT_R_X15Y31/INT_R.LOGIC_OUTS8->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w10[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX11 CLBLL_L_X14Y31/CLBLL_IMUX18 CLBLL_L_X14Y31/CLBLL_IMUX3 CLBLL_L_X14Y31/CLBLL_LL_A4 CLBLL_L_X14Y31/CLBLL_LL_B2 CLBLL_L_X14Y31/CLBLL_L_A2 CLBLL_R_X15Y31/CLBLL_LL_A CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS12 INT_L_X14Y31/IMUX_L11 INT_L_X14Y31/IMUX_L18 INT_L_X14Y31/IMUX_L3 INT_L_X14Y31/WR1END1 INT_R_X15Y31/LOGIC_OUTS12 INT_R_X15Y31/WR1BEG1 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y31/INT_L.WR1END1->>IMUX_L11 INT_L_X14Y31/INT_L.WR1END1->>IMUX_L18 INT_L_X14Y31/INT_L.WR1END1->>IMUX_L3 INT_R_X15Y31/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w10[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX10 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y31/CLBLL_L_A4 CLBLL_L_X14Y31/CLBLL_L_B INT_L_X14Y31/IMUX_L10 INT_L_X14Y31/LOGIC_OUTS_L9 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y31/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w10[1]_i_4_n_0 - 
wires: CLBLL_R_X15Y31/CLBLL_IMUX11 CLBLL_R_X15Y31/CLBLL_LL_A4 CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y32/CLBLL_L_A INT_R_X15Y31/IMUX11 INT_R_X15Y31/SR1END1 INT_R_X15Y32/LOGIC_OUTS8 INT_R_X15Y32/SR1BEG1 
pips: CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X15Y31/INT_R.SR1END1->>IMUX11 INT_R_X15Y32/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX25 CLBLL_L_X14Y31/CLBLL_IMUX32 CLBLL_L_X14Y31/CLBLL_IMUX33 CLBLL_L_X14Y31/CLBLL_LL_C1 CLBLL_L_X14Y31/CLBLL_L_B5 CLBLL_L_X14Y31/CLBLL_L_C1 CLBLL_R_X15Y31/CLBLL_IMUX19 CLBLL_R_X15Y31/CLBLL_LL_B CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y31/CLBLL_L_B2 INT_L_X14Y31/IMUX_L25 INT_L_X14Y31/IMUX_L32 INT_L_X14Y31/IMUX_L33 INT_L_X14Y31/WL1END0 INT_R_X15Y31/IMUX19 INT_R_X15Y31/LOGIC_OUTS13 INT_R_X15Y31/WL1BEG0 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X14Y31/INT_L.WL1END0->>IMUX_L25 INT_L_X14Y31/INT_L.WL1END0->>IMUX_L32 INT_L_X14Y31/INT_L.WL1END0->>IMUX_L33 INT_R_X15Y31/INT_R.LOGIC_OUTS13->>IMUX19 INT_R_X15Y31/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w11[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y30/CLBLL_L_B CLBLL_L_X14Y31/CLBLL_IMUX19 CLBLL_L_X14Y31/CLBLL_IMUX34 CLBLL_L_X14Y31/CLBLL_L_B2 CLBLL_L_X14Y31/CLBLL_L_C6 INT_L_X14Y30/LOGIC_OUTS_L9 INT_L_X14Y30/NR1BEG1 INT_L_X14Y31/IMUX_L19 INT_L_X14Y31/IMUX_L34 INT_L_X14Y31/NR1END1 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X14Y30/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X14Y31/INT_L.NR1END1->>IMUX_L19 INT_L_X14Y31/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w11[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX20 CLBLL_L_X14Y31/CLBLL_IMUX26 CLBLL_L_X14Y31/CLBLL_L_B4 CLBLL_L_X14Y31/CLBLL_L_C2 CLBLL_R_X15Y31/CLBLL_LL_C CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS14 INT_L_X14Y31/IMUX_L20 INT_L_X14Y31/IMUX_L26 INT_L_X14Y31/WL1END1 INT_R_X15Y31/LOGIC_OUTS14 INT_R_X15Y31/WL1BEG1 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X14Y31/INT_L.WL1END1->>IMUX_L20 INT_L_X14Y31/INT_L.WL1END1->>IMUX_L26 INT_R_X15Y31/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w11[1]_i_5_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX16 CLBLL_L_X14Y31/CLBLL_IMUX21 CLBLL_L_X14Y31/CLBLL_IMUX45 CLBLL_L_X14Y31/CLBLL_LL_D2 CLBLL_L_X14Y31/CLBLL_L_B3 CLBLL_L_X14Y31/CLBLL_L_C4 CLBLL_R_X15Y31/CLBLL_IMUX23 CLBLL_R_X15Y31/CLBLL_LL_D CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS15 CLBLL_R_X15Y31/CLBLL_L_C3 INT_L_X14Y30/SW2END3 INT_L_X14Y31/IMUX_L16 INT_L_X14Y31/IMUX_L21 INT_L_X14Y31/IMUX_L45 INT_L_X14Y31/SW2END_N0_3 INT_L_X14Y31/WL1END2 INT_R_X15Y30/SW2A3 INT_R_X15Y31/IMUX23 INT_R_X15Y31/LOGIC_OUTS15 INT_R_X15Y31/SW2BEG3 INT_R_X15Y31/WL1BEG2 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y31/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y31/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X14Y31/INT_L.WL1END2->>IMUX_L21 INT_L_X14Y31/INT_L.WL1END2->>IMUX_L45 INT_R_X15Y31/INT_R.LOGIC_OUTS15->>IMUX23 INT_R_X15Y31/INT_R.LOGIC_OUTS15->>SW2BEG3 INT_R_X15Y31/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w11[1]_i_6_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX14 CLBLL_L_X14Y31/CLBLL_IMUX30 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y31/CLBLL_L_B1 CLBLL_L_X14Y31/CLBLL_L_C5 CLBLL_L_X14Y31/CLBLL_L_D INT_L_X14Y31/IMUX_L14 INT_L_X14Y31/IMUX_L30 INT_L_X14Y31/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y31/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X14Y31/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w10[1]_i_5_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX10 CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y32/CLBLL_L_A4 CLBLL_R_X15Y32/CLBLL_L_B INT_R_X15Y32/IMUX10 INT_R_X15Y32/LOGIC_OUTS9 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X15Y32/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[2]_i_3_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX11 CLBLL_R_X15Y32/CLBLL_IMUX27 CLBLL_R_X15Y32/CLBLL_IMUX5 CLBLL_R_X15Y32/CLBLL_LL_A4 CLBLL_R_X15Y32/CLBLL_LL_B4 CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y32/CLBLL_L_A6 CLBLL_R_X15Y32/CLBLL_L_C INT_R_X15Y32/FAN_ALT5 INT_R_X15Y32/FAN_BOUNCE5 INT_R_X15Y32/IMUX11 INT_R_X15Y32/IMUX27 INT_R_X15Y32/IMUX5 INT_R_X15Y32/LOGIC_OUTS10 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X15Y32/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X15Y32/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X15Y32/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X15Y32/INT_R.LOGIC_OUTS10->>FAN_ALT5 INT_R_X15Y32/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w11[2]_i_6_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX18 CLBLL_R_X15Y32/CLBLL_IMUX2 CLBLL_R_X15Y32/CLBLL_IMUX26 CLBLL_R_X15Y32/CLBLL_LL_A2 CLBLL_R_X15Y32/CLBLL_LL_B2 CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS19 CLBLL_R_X15Y32/CLBLL_L_B4 CLBLL_R_X15Y32/CLBLL_L_D CLBLL_R_X15Y32/CLBLL_L_DMUX INT_R_X15Y32/IMUX18 INT_R_X15Y32/IMUX2 INT_R_X15Y32/IMUX26 INT_R_X15Y32/LOGIC_OUTS19 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y32/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X15Y32/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X15Y32/INT_R.LOGIC_OUTS19->>IMUX18 INT_R_X15Y32/INT_R.LOGIC_OUTS19->>IMUX2 INT_R_X15Y32/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w11[0]_i_2_n_0 - 
wires: CLBLL_L_X12Y31/CLBLL_EL1BEG0 CLBLL_L_X14Y31/CLBLL_EE2A0 CLBLL_L_X14Y31/CLBLL_IMUX1 CLBLL_L_X14Y31/CLBLL_LL_A3 CLBLL_R_X13Y31/CLBLL_EE2A0 CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y31/CLBLM_L_AMUX CLBLM_R_X11Y31/CLBLM_EL1BEG0 INT_L_X10Y31/EL1BEG1 INT_L_X10Y31/LOGIC_OUTS_L16 INT_L_X12Y30/EL1END_S3_0 INT_L_X12Y31/EE2BEG0 INT_L_X12Y31/EL1END0 INT_L_X14Y31/EE2END0 INT_L_X14Y31/IMUX_L1 INT_R_X11Y31/EL1BEG0 INT_R_X11Y31/EL1END1 INT_R_X13Y31/EE2A0 VBRK_X34Y33/VBRK_EL1BEG0 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X10Y31/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y31/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X12Y31/INT_L.EL1END0->>EE2BEG0 INT_L_X14Y31/INT_L.EE2END0->>IMUX_L1 INT_R_X11Y31/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[0]_i_3_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX7 CLBLL_L_X14Y31/CLBLL_LL_A1 CLBLL_L_X14Y31/CLBLL_LL_BMUX CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS21 INT_L_X14Y31/IMUX_L7 INT_L_X14Y31/LOGIC_OUTS_L21 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y31/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X14Y31/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[0]_i_4_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX2 CLBLL_L_X14Y31/CLBLL_LL_A2 CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y31/CLBLL_L_BMUX INT_L_X14Y31/FAN_ALT1 INT_L_X14Y31/FAN_BOUNCE1 INT_L_X14Y31/IMUX_L2 INT_L_X14Y31/LOGIC_OUTS_L17 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y31/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X14Y31/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X14Y31/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X14Y31/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[0]_i_5_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX4 CLBLL_L_X14Y31/CLBLL_LL_A6 CLBLL_L_X14Y31/CLBLL_LL_C CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS14 INT_L_X14Y31/IMUX_L4 INT_L_X14Y31/LOGIC_OUTS_L14 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X14Y31/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X14Y31/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[0]_i_6_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX31 CLBLL_L_X14Y31/CLBLL_LL_C5 CLBLL_L_X14Y31/CLBLL_LL_D CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS15 INT_L_X14Y31/IMUX_L31 INT_L_X14Y31/LOGIC_OUTS_L15 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y31/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y31/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[1]_i_7_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_IMUX23 CLBLL_L_X14Y31/CLBLL_LL_B CLBLL_L_X14Y31/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y31/CLBLL_L_C3 INT_L_X14Y31/BYP_ALT5 INT_L_X14Y31/BYP_BOUNCE5 INT_L_X14Y31/IMUX_L23 INT_L_X14Y31/LOGIC_OUTS_L13 
pips: CLBLL_L_X14Y31/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y31/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X14Y31/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X14Y31/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X14Y31/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[2]_i_2_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX15 CLBLL_R_X15Y32/CLBLL_IMUX7 CLBLL_R_X15Y32/CLBLL_LL_A1 CLBLL_R_X15Y32/CLBLL_LL_B1 CLBLL_R_X15Y33/CLBLL_LL_C CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS14 INT_R_X15Y32/IMUX15 INT_R_X15Y32/IMUX7 INT_R_X15Y32/SR1END3 INT_R_X15Y33/LOGIC_OUTS14 INT_R_X15Y33/SR1BEG3 INT_R_X15Y33/SR1END_N3_3 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y32/INT_R.SR1END3->>IMUX15 INT_R_X15Y32/INT_R.SR1END3->>IMUX7 INT_R_X15Y33/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w11[2]_i_4_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX1 CLBLL_R_X15Y32/CLBLL_IMUX17 CLBLL_R_X15Y32/CLBLL_LL_A3 CLBLL_R_X15Y32/CLBLL_LL_B3 CLBLL_R_X15Y32/CLBLL_LL_D CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS15 INT_R_X15Y32/IMUX1 INT_R_X15Y32/IMUX17 INT_R_X15Y32/LOGIC_OUTS15 INT_R_X15Y32/SR1BEG_S0 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y32/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X15Y32/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X15Y32/INT_R.SR1BEG_S0->>IMUX1 INT_R_X15Y32/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w11[2]_i_5_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX24 CLBLL_R_X15Y32/CLBLL_IMUX8 CLBLL_R_X15Y32/CLBLL_LL_A5 CLBLL_R_X15Y32/CLBLL_LL_B5 CLBLL_R_X15Y32/CLBLL_LL_C CLBLL_R_X15Y32/CLBLL_LL_CMUX CLBLL_R_X15Y32/CLBLL_LOGIC_OUTS22 INT_R_X15Y32/IMUX24 INT_R_X15Y32/IMUX8 INT_R_X15Y32/LOGIC_OUTS22 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X15Y32/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X15Y32/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X15Y32/INT_R.LOGIC_OUTS22->>IMUX24 INT_R_X15Y32/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w11[2]_i_7_n_0 - 
wires: CLBLL_R_X15Y32/CLBLL_IMUX12 CLBLL_R_X15Y32/CLBLL_IMUX4 CLBLL_R_X15Y32/CLBLL_LL_A6 CLBLL_R_X15Y32/CLBLL_LL_B6 CLBLL_R_X15Y33/CLBLL_LL_A CLBLL_R_X15Y33/CLBLL_LL_AMUX CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS20 INT_R_X15Y32/IMUX12 INT_R_X15Y32/IMUX4 INT_R_X15Y32/SL1END2 INT_R_X15Y33/LOGIC_OUTS20 INT_R_X15Y33/SL1BEG2 
pips: CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y32/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_R_X15Y33/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X15Y32/INT_R.SL1END2->>IMUX12 INT_R_X15Y32/INT_R.SL1END2->>IMUX4 INT_R_X15Y33/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w11[2]_i_8_n_0 - 
wires: CLBLL_R_X15Y33/CLBLL_IMUX11 CLBLL_R_X15Y33/CLBLL_LL_A4 CLBLL_R_X15Y33/CLBLL_LL_B CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS13 INT_R_X15Y33/IMUX11 INT_R_X15Y33/LOGIC_OUTS13 
pips: CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X15Y33/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w11[2]_i_9_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y33/CLBLL_L_A CLBLL_R_X15Y33/CLBLL_IMUX27 CLBLL_R_X15Y33/CLBLL_LL_B4 INT_L_X14Y33/ER1BEG1 INT_L_X14Y33/LOGIC_OUTS_L8 INT_R_X15Y33/ER1END1 INT_R_X15Y33/IMUX27 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X14Y33/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X15Y33/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w12[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX10 CLBLL_L_X14Y32/CLBLL_IMUX26 CLBLL_L_X14Y32/CLBLL_L_A4 CLBLL_L_X14Y32/CLBLL_L_B4 CLBLL_R_X15Y33/CLBLL_IMUX15 CLBLL_R_X15Y33/CLBLL_LL_B1 CLBLL_R_X15Y33/CLBLL_LL_D CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS15 INT_L_X14Y32/IMUX_L10 INT_L_X14Y32/IMUX_L26 INT_L_X14Y32/SR1BEG_S0 INT_L_X14Y32/SW2END3 INT_L_X14Y33/SW2END_N0_3 INT_R_X15Y32/SW2A3 INT_R_X15Y33/IMUX15 INT_R_X15Y33/LOGIC_OUTS15 INT_R_X15Y33/SW2BEG3 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y33/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y32/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X14Y32/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X14Y32/INT_L.SW2END3->>SR1BEG_S0 INT_R_X15Y33/INT_R.LOGIC_OUTS15->>IMUX15 INT_R_X15Y33/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w12[1]_i_5_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX19 CLBLL_L_X14Y32/CLBLL_IMUX3 CLBLL_L_X14Y32/CLBLL_L_A2 CLBLL_L_X14Y32/CLBLL_L_B2 CLBLL_L_X14Y33/CLBLL_IMUX5 CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y33/CLBLL_L_A6 CLBLL_L_X14Y33/CLBLL_L_C INT_L_X14Y32/IMUX_L19 INT_L_X14Y32/IMUX_L3 INT_L_X14Y32/SE2A2 INT_L_X14Y32/WL1END1 INT_L_X14Y33/IMUX_L5 INT_L_X14Y33/LOGIC_OUTS_L10 INT_L_X14Y33/SE2BEG2 INT_R_X15Y32/SE2END2 INT_R_X15Y32/WL1BEG1 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y32/INT_L.WL1END1->>IMUX_L19 INT_L_X14Y32/INT_L.WL1END1->>IMUX_L3 INT_L_X14Y33/INT_L.LOGIC_OUTS_L10->>IMUX_L5 INT_L_X14Y33/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X15Y32/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w12[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX0 CLBLL_L_X14Y32/CLBLL_IMUX16 CLBLL_L_X14Y32/CLBLL_LL_A CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y32/CLBLL_L_A3 CLBLL_L_X14Y32/CLBLL_L_B3 INT_L_X14Y32/IMUX_L0 INT_L_X14Y32/IMUX_L16 INT_L_X14Y32/LOGIC_OUTS_L12 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X14Y32/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X14Y32/INT_L.LOGIC_OUTS_L12->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w12[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX13 CLBLL_L_X14Y32/CLBLL_IMUX5 CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y32/CLBLL_L_A6 CLBLL_L_X14Y32/CLBLL_L_B6 CLBLL_L_X14Y32/CLBLL_L_C INT_L_X14Y32/IMUX_L13 INT_L_X14Y32/IMUX_L5 INT_L_X14Y32/LOGIC_OUTS_L10 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y32/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y32/INT_L.LOGIC_OUTS_L10->>IMUX_L13 INT_L_X14Y32/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w12[1]_i_6_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX14 CLBLL_L_X14Y32/CLBLL_IMUX6 CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y32/CLBLL_L_A1 CLBLL_L_X14Y32/CLBLL_L_B1 CLBLL_L_X14Y32/CLBLL_L_D INT_L_X14Y32/IMUX_L14 INT_L_X14Y32/IMUX_L6 INT_L_X14Y32/LOGIC_OUTS_L11 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X14Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w12[1]_i_7_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX25 CLBLL_L_X14Y32/CLBLL_IMUX9 CLBLL_L_X14Y32/CLBLL_L_A5 CLBLL_L_X14Y32/CLBLL_L_B5 CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS8 CLBLL_R_X15Y33/CLBLL_L_A INT_L_X14Y32/IMUX_L25 INT_L_X14Y32/IMUX_L9 INT_L_X14Y32/SW2END0 INT_R_X15Y32/SW2A0 INT_R_X15Y33/LOGIC_OUTS8 INT_R_X15Y33/SW2BEG0 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X15Y33/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y32/INT_L.SW2END0->>IMUX_L25 INT_L_X14Y32/INT_L.SW2END0->>IMUX_L9 INT_R_X15Y33/INT_R.LOGIC_OUTS8->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w12[1]_i_8_n_0 - 
wires: CLBLL_R_X15Y33/CLBLL_IMUX10 CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y33/CLBLL_L_A4 CLBLL_R_X15Y33/CLBLL_L_B INT_R_X15Y33/IMUX10 INT_R_X15Y33/LOGIC_OUTS9 
pips: CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y33/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X15Y33/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w12[1]_i_9_n_0 - 
wires: CLBLL_R_X15Y33/CLBLL_IMUX13 CLBLL_R_X15Y33/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y33/CLBLL_L_B6 CLBLL_R_X15Y33/CLBLL_L_C INT_R_X15Y33/IMUX13 INT_R_X15Y33/LOGIC_OUTS10 
pips: CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X15Y33/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X15Y33/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX18 CLBLL_L_X14Y32/CLBLL_IMUX29 CLBLL_L_X14Y32/CLBLL_LL_B2 CLBLL_L_X14Y32/CLBLL_LL_C2 CLBLL_L_X14Y34/CLBLL_IMUX1 CLBLL_L_X14Y34/CLBLL_LL_A3 CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS18 CLBLL_L_X14Y34/CLBLL_L_C CLBLL_L_X14Y34/CLBLL_L_CMUX CLBLL_R_X15Y33/CLBLL_IMUX19 CLBLL_R_X15Y33/CLBLL_L_B2 INT_L_X14Y32/IMUX_L18 INT_L_X14Y32/IMUX_L29 INT_L_X14Y32/SS2END0 INT_L_X14Y32/SS2END2 INT_L_X14Y33/SS2A0 INT_L_X14Y33/SS2A2 INT_L_X14Y34/EL1BEG1 INT_L_X14Y34/IMUX_L1 INT_L_X14Y34/LOGIC_OUTS_L10 INT_L_X14Y34/LOGIC_OUTS_L18 INT_L_X14Y34/SS2BEG0 INT_L_X14Y34/SS2BEG2 INT_R_X15Y33/IMUX19 INT_R_X15Y33/SL1END1 INT_R_X15Y34/EL1END1 INT_R_X15Y34/SL1BEG1 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X14Y32/INT_L.SS2END0->>IMUX_L18 INT_L_X14Y32/INT_L.SS2END2->>IMUX_L29 INT_L_X14Y34/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X14Y34/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X14Y34/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X14Y34/INT_L.LOGIC_OUTS_L18->>SS2BEG0 INT_R_X15Y33/INT_R.SL1END1->>IMUX19 INT_R_X15Y34/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w14[1]_i_5_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_LL_A CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y32/CLBLL_IMUX17 CLBLL_L_X14Y32/CLBLL_IMUX32 CLBLL_L_X14Y32/CLBLL_LL_B3 CLBLL_L_X14Y32/CLBLL_LL_C1 CLBLL_L_X14Y34/CLBLL_IMUX17 CLBLL_L_X14Y34/CLBLL_LL_B3 CLBLL_R_X15Y33/CLBLL_IMUX30 CLBLL_R_X15Y33/CLBLL_L_C5 INT_L_X14Y30/LOGIC_OUTS_L12 INT_L_X14Y30/NN2BEG0 INT_L_X14Y31/NN2A0 INT_L_X14Y31/NN2END_S2_0 INT_L_X14Y32/IMUX_L17 INT_L_X14Y32/IMUX_L32 INT_L_X14Y32/NN2BEG0 INT_L_X14Y32/NN2END0 INT_L_X14Y33/EL1BEG3 INT_L_X14Y33/NN2A0 INT_L_X14Y33/NN2END_S2_0 INT_L_X14Y34/EL1BEG_N3 INT_L_X14Y34/IMUX_L17 INT_L_X14Y34/NN2END0 INT_R_X15Y33/EL1END3 INT_R_X15Y33/IMUX30 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X15Y33/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y30/INT_L.LOGIC_OUTS_L12->>NN2BEG0 INT_L_X14Y32/INT_L.NN2END0->>IMUX_L17 INT_L_X14Y32/INT_L.NN2END0->>IMUX_L32 INT_L_X14Y32/INT_L.NN2END0->>NN2BEG0 INT_L_X14Y34/INT_L.NN2END0->>EL1BEG_N3 INT_L_X14Y34/INT_L.NN2END0->>IMUX_L17 INT_R_X15Y33/INT_R.EL1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w12[2]_i_2_n_0 - 
wires: CLBLL_R_X13Y32/CLBLL_IMUX14 CLBLL_R_X13Y32/CLBLL_IMUX18 CLBLL_R_X13Y32/CLBLL_IMUX30 CLBLL_R_X13Y32/CLBLL_LL_B2 CLBLL_R_X13Y32/CLBLL_LL_C CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y32/CLBLL_L_B1 CLBLL_R_X13Y32/CLBLL_L_C5 INT_R_X13Y32/BYP_ALT2 INT_R_X13Y32/BYP_BOUNCE2 INT_R_X13Y32/FAN_ALT1 INT_R_X13Y32/FAN_BOUNCE1 INT_R_X13Y32/IMUX14 INT_R_X13Y32/IMUX18 INT_R_X13Y32/IMUX30 INT_R_X13Y32/LOGIC_OUTS14 INT_R_X13Y33/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y32/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X13Y32/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X13Y32/INT_R.BYP_BOUNCE2->>IMUX14 INT_R_X13Y32/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X13Y32/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X13Y32/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X13Y32/INT_R.LOGIC_OUTS14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w13[1]_i_2_n_0 - 
wires: CLBLL_R_X13Y32/CLBLL_IMUX7 CLBLL_R_X13Y32/CLBLL_IMUX9 CLBLL_R_X13Y32/CLBLL_LL_A1 CLBLL_R_X13Y32/CLBLL_LL_D CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS15 CLBLL_R_X13Y32/CLBLL_L_A5 INT_R_X13Y32/IMUX7 INT_R_X13Y32/IMUX9 INT_R_X13Y32/LOGIC_OUTS15 INT_R_X13Y32/SR1BEG_S0 
pips: CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X13Y32/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X13Y32/INT_R.LOGIC_OUTS15->>IMUX7 INT_R_X13Y32/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X13Y32/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w13[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y31/CLBLL_SW2A3 CLBLL_L_X14Y32/CLBLL_LL_BMUX CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y31/CLBLL_SW2A3 CLBLL_R_X13Y32/CLBLL_IMUX8 CLBLL_R_X13Y32/CLBLL_LL_A5 INT_L_X14Y31/SW2A3 INT_L_X14Y32/LOGIC_OUTS_L21 INT_L_X14Y32/SW2BEG3 INT_R_X13Y31/SW2END3 INT_R_X13Y32/IMUX8 INT_R_X13Y32/SW2END_N0_3 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X14Y32/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X13Y32/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w13[1]_i_4_n_0 - 
wires: CLBLL_R_X13Y32/CLBLL_IMUX11 CLBLL_R_X13Y32/CLBLL_LL_A4 CLBLL_R_X13Y32/CLBLL_LL_B CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS13 INT_R_X13Y32/IMUX11 INT_R_X13Y32/LOGIC_OUTS13 
pips: CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y32/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX24 CLBLL_L_X14Y32/CLBLL_IMUX28 CLBLL_L_X14Y32/CLBLL_LL_AMUX CLBLL_L_X14Y32/CLBLL_LL_B5 CLBLL_L_X14Y32/CLBLL_LL_C4 CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS20 INT_L_X14Y31/SR1END3 INT_L_X14Y32/IMUX_L24 INT_L_X14Y32/IMUX_L28 INT_L_X14Y32/LOGIC_OUTS_L20 INT_L_X14Y32/SR1BEG3 INT_L_X14Y32/SR1END_N3_3 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y32/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X14Y32/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X14Y32/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w14[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_EL1BEG2 CLBLL_L_X14Y32/CLBLL_IMUX27 CLBLL_L_X14Y32/CLBLL_IMUX35 CLBLL_L_X14Y32/CLBLL_LL_B4 CLBLL_L_X14Y32/CLBLL_LL_C6 CLBLL_R_X13Y32/CLBLL_EL1BEG2 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y32/CLBLL_L_D INT_L_X14Y32/EL1END2 INT_L_X14Y32/IMUX_L27 INT_L_X14Y32/IMUX_L35 INT_R_X13Y32/EL1BEG2 INT_R_X13Y32/LOGIC_OUTS11 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y32/INT_L.EL1END2->>IMUX_L27 INT_L_X14Y32/INT_L.EL1END2->>IMUX_L35 INT_R_X13Y32/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w14[1]_i_6_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_IMUX15 CLBLL_L_X14Y32/CLBLL_IMUX31 CLBLL_L_X14Y32/CLBLL_LL_B1 CLBLL_L_X14Y32/CLBLL_LL_C5 CLBLL_L_X14Y32/CLBLL_LL_D CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS15 INT_L_X14Y32/IMUX_L15 INT_L_X14Y32/IMUX_L31 INT_L_X14Y32/LOGIC_OUTS_L15 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y32/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X14Y32/INT_L.LOGIC_OUTS_L15->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w14[0]_i_5_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_SW2A1 CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y33/CLBLL_L_B CLBLL_R_X13Y32/CLBLL_IMUX20 CLBLL_R_X13Y32/CLBLL_IMUX27 CLBLL_R_X13Y32/CLBLL_IMUX3 CLBLL_R_X13Y32/CLBLL_LL_B4 CLBLL_R_X13Y32/CLBLL_L_A2 CLBLL_R_X13Y32/CLBLL_L_C2 CLBLL_R_X13Y32/CLBLL_SW2A1 INT_L_X14Y32/SW2A1 INT_L_X14Y33/LOGIC_OUTS_L9 INT_L_X14Y33/SW2BEG1 INT_R_X13Y32/IMUX20 INT_R_X13Y32/IMUX27 INT_R_X13Y32/IMUX3 INT_R_X13Y32/SW2END1 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X14Y33/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_R_X13Y32/INT_R.SW2END1->>IMUX20 INT_R_X13Y32/INT_R.SW2END1->>IMUX27 INT_R_X13Y32/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w14[0]_i_2_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_LL_B CLBLL_L_X14Y32/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y32/CLBLL_WR1END2 CLBLL_R_X13Y32/CLBLL_IMUX5 CLBLL_R_X13Y32/CLBLL_L_A6 CLBLL_R_X13Y32/CLBLL_WR1END2 INT_L_X14Y32/LOGIC_OUTS_L13 INT_L_X14Y32/WR1BEG2 INT_R_X13Y32/IMUX5 INT_R_X13Y32/WR1END2 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X14Y32/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X13Y32/INT_R.WR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[0]_i_3_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_SW2A0 CLBLL_L_X14Y34/CLBLL_LL_A CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y32/CLBLL_IMUX0 CLBLL_R_X13Y32/CLBLL_L_A3 CLBLL_R_X13Y33/CLBLL_SW2A0 INT_L_X14Y33/SW2A0 INT_L_X14Y34/LOGIC_OUTS_L12 INT_L_X14Y34/SW2BEG0 INT_R_X13Y32/IMUX0 INT_R_X13Y32/SL1END0 INT_R_X13Y33/SL1BEG0 INT_R_X13Y33/SW2END0 
pips: CLBLL_L_X14Y34/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_L_X14Y34/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X13Y32/INT_R.SL1END0->>IMUX0 INT_R_X13Y33/INT_R.SW2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[0]_i_4_n_0 - 
wires: CLBLL_R_X13Y32/CLBLL_IMUX10 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y32/CLBLL_L_A4 CLBLL_R_X13Y32/CLBLL_L_B INT_R_X13Y32/IMUX10 INT_R_X13Y32/LOGIC_OUTS9 
pips: CLBLL_R_X13Y32/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X13Y32/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[0]_i_6_n_0 - 
wires: CLBLL_L_X14Y34/CLBLL_IMUX11 CLBLL_L_X14Y34/CLBLL_LL_A4 CLBLL_L_X14Y34/CLBLL_LL_B CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS13 INT_L_X14Y34/IMUX_L11 INT_L_X14Y34/LOGIC_OUTS_L13 
pips: CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X14Y34/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[0]_i_7_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX19 CLBLL_L_X14Y33/CLBLL_L_B2 CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y34/CLBLL_L_A INT_L_X14Y33/IMUX_L19 INT_L_X14Y33/SR1END1 INT_L_X14Y34/LOGIC_OUTS_L8 INT_L_X14Y34/SR1BEG1 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y33/INT_L.SR1END1->>IMUX_L19 INT_L_X14Y34/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[0]_i_8_n_0 - 
wires: CLBLL_L_X14Y34/CLBLL_IMUX10 CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y34/CLBLL_L_A4 CLBLL_L_X14Y34/CLBLL_L_B INT_L_X14Y34/IMUX_L10 INT_L_X14Y34/LOGIC_OUTS_L9 
pips: CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y34/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX1 CLBLL_L_X14Y33/CLBLL_IMUX24 CLBLL_L_X14Y33/CLBLL_LL_A3 CLBLL_L_X14Y33/CLBLL_LL_B5 CLBLL_L_X14Y33/CLBLL_SW2A3 CLBLL_L_X14Y34/CLBLL_IMUX6 CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y34/CLBLL_L_A1 CLBLL_L_X14Y34/CLBLL_L_D CLBLL_R_X13Y33/CLBLL_IMUX30 CLBLL_R_X13Y33/CLBLL_L_C5 CLBLL_R_X13Y33/CLBLL_SW2A3 INT_L_X14Y33/IMUX_L1 INT_L_X14Y33/IMUX_L24 INT_L_X14Y33/SL1END0 INT_L_X14Y33/SW2A3 INT_L_X14Y34/IMUX_L6 INT_L_X14Y34/LOGIC_OUTS_L11 INT_L_X14Y34/SL1BEG0 INT_L_X14Y34/SR1BEG_S0 INT_L_X14Y34/SW2BEG3 INT_R_X13Y33/IMUX30 INT_R_X13Y33/SW2END3 INT_R_X13Y34/SW2END_N0_3 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X14Y33/INT_L.SL1END0->>IMUX_L1 INT_L_X14Y33/INT_L.SL1END0->>IMUX_L24 INT_L_X14Y34/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_L_X14Y34/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X14Y34/INT_L.LOGIC_OUTS_L11->>SW2BEG3 INT_L_X14Y34/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X13Y33/INT_R.SW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w15[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX17 CLBLL_L_X14Y33/CLBLL_IMUX2 CLBLL_L_X14Y33/CLBLL_LL_A2 CLBLL_L_X14Y33/CLBLL_LL_B3 CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y33/CLBLL_L_D CLBLL_L_X14Y34/CLBLL_IMUX14 CLBLL_L_X14Y34/CLBLL_L_B1 INT_L_X14Y33/IMUX_L17 INT_L_X14Y33/IMUX_L2 INT_L_X14Y33/LOGIC_OUTS_L11 INT_L_X14Y33/NR1BEG3 INT_L_X14Y33/SR1BEG_S0 INT_L_X14Y34/IMUX_L14 INT_L_X14Y34/NR1END3 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X14Y33/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X14Y33/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X14Y33/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X14Y33/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X14Y33/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X14Y34/INT_L.NR1END3->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w14[1]_i_7_n_0 - 
wires: CLBLL_L_X14Y32/CLBLL_EE2BEG2 CLBLL_L_X14Y32/CLBLL_IMUX22 CLBLL_L_X14Y32/CLBLL_LL_C3 CLBLL_R_X13Y32/CLBLL_EE2BEG2 CLBLL_R_X13Y32/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y32/CLBLL_L_C INT_L_X14Y32/EE2A2 INT_L_X14Y32/IMUX_L22 INT_L_X14Y32/WR1END3 INT_R_X13Y32/EE2BEG2 INT_R_X13Y32/LOGIC_OUTS10 INT_R_X15Y32/EE2END2 INT_R_X15Y32/WR1BEG3 
pips: CLBLL_L_X14Y32/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y32/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y32/INT_L.WR1END3->>IMUX_L22 INT_R_X13Y32/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X15Y32/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[2]_i_2_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_LL_AMUX CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y33/CLBLL_WR1END3 CLBLL_R_X13Y33/CLBLL_IMUX6 CLBLL_R_X13Y33/CLBLL_L_A1 CLBLL_R_X13Y33/CLBLL_WR1END3 INT_L_X14Y33/LOGIC_OUTS_L20 INT_L_X14Y33/WR1BEG3 INT_R_X13Y33/IMUX6 INT_R_X13Y33/WR1END3 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X14Y33/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X13Y33/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w14[2]_i_3_n_0 - 
wires: CLBLL_R_X13Y33/CLBLL_IMUX10 CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y33/CLBLL_L_A4 CLBLL_R_X13Y33/CLBLL_L_B INT_R_X13Y33/IMUX10 INT_R_X13Y33/LOGIC_OUTS9 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X13Y33/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX11 CLBLL_L_X14Y33/CLBLL_IMUX27 CLBLL_L_X14Y33/CLBLL_LL_A4 CLBLL_L_X14Y33/CLBLL_LL_B4 CLBLL_L_X14Y33/CLBLL_LL_D CLBLL_L_X14Y33/CLBLL_LL_DMUX CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS23 INT_L_X14Y33/IMUX_L11 INT_L_X14Y33/IMUX_L27 INT_L_X14Y33/LOGIC_OUTS_L23 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X14Y33/INT_L.LOGIC_OUTS_L23->>IMUX_L11 INT_L_X14Y33/INT_L.LOGIC_OUTS_L23->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w15[1]_i_5_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX15 CLBLL_L_X14Y33/CLBLL_IMUX7 CLBLL_L_X14Y33/CLBLL_LL_A1 CLBLL_L_X14Y33/CLBLL_LL_B1 CLBLL_L_X14Y34/CLBLL_IMUX31 CLBLL_L_X14Y34/CLBLL_LL_C5 CLBLL_L_X14Y34/CLBLL_LL_D CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS15 INT_L_X14Y33/IMUX_L15 INT_L_X14Y33/IMUX_L7 INT_L_X14Y33/SL1END3 INT_L_X14Y34/IMUX_L31 INT_L_X14Y34/LOGIC_OUTS_L15 INT_L_X14Y34/SL1BEG3 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y34/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y34/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y33/INT_L.SL1END3->>IMUX_L15 INT_L_X14Y33/INT_L.SL1END3->>IMUX_L7 INT_L_X14Y34/INT_L.LOGIC_OUTS_L15->>IMUX_L31 INT_L_X14Y34/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w15[1]_i_6_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_IMUX12 CLBLL_L_X14Y33/CLBLL_IMUX8 CLBLL_L_X14Y33/CLBLL_LL_A5 CLBLL_L_X14Y33/CLBLL_LL_B6 CLBLL_L_X14Y33/CLBLL_LL_C CLBLL_L_X14Y33/CLBLL_LL_CMUX CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS22 INT_L_X14Y33/IMUX_L12 INT_L_X14Y33/IMUX_L8 INT_L_X14Y33/LOGIC_OUTS_L14 INT_L_X14Y33/LOGIC_OUTS_L22 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X14Y33/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X14Y33/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w14[2]_i_4_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y33/CLBLL_L_A CLBLL_R_X13Y33/CLBLL_IMUX26 CLBLL_R_X13Y33/CLBLL_IMUX27 CLBLL_R_X13Y33/CLBLL_IMUX42 CLBLL_R_X13Y33/CLBLL_LL_B4 CLBLL_R_X13Y33/CLBLL_L_B4 CLBLL_R_X13Y33/CLBLL_L_D6 INT_L_X12Y33/ER1BEG1 INT_L_X12Y33/LOGIC_OUTS_L8 INT_R_X13Y33/ER1END1 INT_R_X13Y33/IMUX26 INT_R_X13Y33/IMUX27 INT_R_X13Y33/IMUX42 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X12Y33/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X13Y33/INT_R.ER1END1->>IMUX26 INT_R_X13Y33/INT_R.ER1END1->>IMUX27 INT_R_X13Y33/INT_R.ER1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w15[0]_i_6_n_0 - 
wires: CLBLL_R_X13Y33/CLBLL_IMUX19 CLBLL_R_X13Y33/CLBLL_IMUX36 CLBLL_R_X13Y33/CLBLL_IMUX4 CLBLL_R_X13Y33/CLBLL_LL_A6 CLBLL_R_X13Y33/CLBLL_L_B2 CLBLL_R_X13Y33/CLBLL_L_D2 CLBLL_R_X13Y34/CLBLL_LL_A CLBLL_R_X13Y34/CLBLL_LOGIC_OUTS12 INT_R_X13Y33/IMUX19 INT_R_X13Y33/IMUX36 INT_R_X13Y33/IMUX4 INT_R_X13Y33/SR1END1 INT_R_X13Y34/LOGIC_OUTS12 INT_R_X13Y34/SR1BEG1 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X13Y34/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X13Y33/INT_R.SR1END1->>IMUX19 INT_R_X13Y33/INT_R.SR1END1->>IMUX36 INT_R_X13Y33/INT_R.SR1END1->>IMUX4 INT_R_X13Y34/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[1]_i_7_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX10 CLBLL_L_X12Y33/CLBLL_IMUX8 CLBLL_L_X12Y33/CLBLL_LL_A5 CLBLL_L_X12Y33/CLBLL_LL_C CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS14 CLBLL_L_X12Y33/CLBLL_L_A4 INT_L_X12Y33/FAN_ALT7 INT_L_X12Y33/FAN_BOUNCE7 INT_L_X12Y33/IMUX_L10 INT_L_X12Y33/IMUX_L8 INT_L_X12Y33/LOGIC_OUTS_L14 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y33/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y33/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X12Y33/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X12Y33/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X12Y33/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w15[0]_i_2_n_0 - 
wires: CLBLL_R_X13Y33/CLBLL_IMUX7 CLBLL_R_X13Y33/CLBLL_LL_A1 CLBLL_R_X13Y33/CLBLL_LL_BMUX CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS21 INT_R_X13Y33/IMUX7 INT_R_X13Y33/LOGIC_OUTS21 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X13Y33/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X13Y33/INT_R.LOGIC_OUTS21->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_3_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_LL_A CLBLL_L_X14Y33/CLBLL_LOGIC_OUTS12 CLBLL_L_X14Y33/CLBLL_WR1END1 CLBLL_R_X13Y33/CLBLL_IMUX2 CLBLL_R_X13Y33/CLBLL_LL_A2 CLBLL_R_X13Y33/CLBLL_WR1END1 INT_L_X14Y33/LOGIC_OUTS_L12 INT_L_X14Y33/WR1BEG1 INT_R_X13Y33/IMUX2 INT_R_X13Y33/WR1END1 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 INT_L_X14Y33/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X13Y33/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_4_n_0 - 
wires: CLBLL_R_X13Y33/CLBLL_IMUX1 CLBLL_R_X13Y33/CLBLL_LL_A3 CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y33/CLBLL_L_C CLBLL_R_X13Y33/CLBLL_L_CMUX INT_R_X13Y33/IMUX1 INT_R_X13Y33/LOGIC_OUTS18 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X13Y33/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X13Y33/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X13Y33/INT_R.LOGIC_OUTS18->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_5_n_0 - 
wires: CLBLL_R_X13Y33/CLBLL_IMUX11 CLBLL_R_X13Y33/CLBLL_LL_A4 CLBLL_R_X13Y33/CLBLL_LL_B CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS13 INT_R_X13Y33/IMUX11 INT_R_X13Y33/LOGIC_OUTS13 
pips: CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y33/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y33/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_7_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_SW2A2 CLBLL_L_X14Y34/CLBLL_LL_C CLBLL_L_X14Y34/CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y33/CLBLL_IMUX21 CLBLL_R_X13Y33/CLBLL_L_C4 CLBLL_R_X13Y33/CLBLL_SW2A2 INT_L_X14Y33/SW2A2 INT_L_X14Y34/LOGIC_OUTS_L14 INT_L_X14Y34/SW2BEG2 INT_R_X13Y33/IMUX21 INT_R_X13Y33/SW2END2 
pips: CLBLL_L_X14Y34/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X13Y33/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X14Y34/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X13Y33/INT_R.SW2END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_8_n_0 - 
wires: CLBLL_R_X13Y34/CLBLL_IMUX11 CLBLL_R_X13Y34/CLBLL_LL_A4 CLBLL_R_X13Y34/CLBLL_LL_B CLBLL_R_X13Y34/CLBLL_LOGIC_OUTS13 INT_R_X13Y34/IMUX11 INT_R_X13Y34/LOGIC_OUTS13 
pips: CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y34/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y34/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w15[0]_i_9_n_0 - 
wires: CLBLL_R_X13Y34/CLBLL_IMUX12 CLBLL_R_X13Y34/CLBLL_LL_B6 CLBLL_R_X13Y34/CLBLL_LL_C CLBLL_R_X13Y34/CLBLL_LOGIC_OUTS14 INT_R_X13Y34/IMUX12 INT_R_X13Y34/LOGIC_OUTS14 
pips: CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X13Y34/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y34/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[1]_i_8_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_IMUX17 CLBLL_L_X12Y34/CLBLL_LL_B3 CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y34/CLBLL_L_A CLBLL_L_X12Y34/CLBLL_L_AMUX CLBLL_L_X12Y34/CLBLL_WR1END1 CLBLL_R_X13Y34/CLBLL_IMUX15 CLBLL_R_X13Y34/CLBLL_LL_B1 CLBLM_R_X11Y34/CLBLM_IMUX11 CLBLM_R_X11Y34/CLBLM_IMUX18 CLBLM_R_X11Y34/CLBLM_M_A4 CLBLM_R_X11Y34/CLBLM_M_B2 CLBLM_R_X11Y34/CLBLM_WR1END1 INT_L_X12Y34/ER1BEG3 INT_L_X12Y34/IMUX_L17 INT_L_X12Y34/LOGIC_OUTS_L16 INT_L_X12Y34/LOGIC_OUTS_L8 INT_L_X12Y34/WR1BEG1 INT_R_X11Y34/IMUX11 INT_R_X11Y34/IMUX18 INT_R_X11Y34/WR1END1 INT_R_X13Y34/ER1END3 INT_R_X13Y34/IMUX15 INT_R_X13Y35/ER1END_N3_3 VBRK_X34Y36/VBRK_WR1END1 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X12Y34/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X12Y34/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X12Y34/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X11Y34/INT_R.WR1END1->>IMUX11 INT_R_X11Y34/INT_R.WR1END1->>IMUX18 INT_R_X13Y34/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w16[1]_i_10_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_SW2A0 CLBLL_L_X12Y35/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y35/CLBLL_L_A CLBLL_R_X13Y34/CLBLL_IMUX29 CLBLL_R_X13Y34/CLBLL_LL_C2 CLBLM_R_X11Y34/CLBLM_IMUX2 CLBLM_R_X11Y34/CLBLM_IMUX24 CLBLM_R_X11Y34/CLBLM_M_A2 CLBLM_R_X11Y34/CLBLM_M_B5 CLBLM_R_X11Y34/CLBLM_SW2A0 INT_L_X12Y34/EL1BEG3 INT_L_X12Y34/SW2A0 INT_L_X12Y35/EL1BEG_N3 INT_L_X12Y35/LOGIC_OUTS_L8 INT_L_X12Y35/SW2BEG0 INT_R_X11Y34/IMUX2 INT_R_X11Y34/IMUX24 INT_R_X11Y34/SW2END0 INT_R_X13Y34/EL1END3 INT_R_X13Y34/IMUX29 VBRK_X34Y36/VBRK_SW2A0 
pips: CLBLL_L_X12Y35/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y34/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X12Y35/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X12Y35/INT_L.LOGIC_OUTS_L8->>SW2BEG0 INT_R_X11Y34/INT_R.SW2END0->>IMUX2 INT_R_X11Y34/INT_R.SW2END0->>IMUX24 INT_R_X13Y34/INT_R.EL1END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w15[1]_i_7_n_0 - 
wires: CLBLL_L_X14Y33/CLBLL_ER1BEG0 CLBLL_L_X14Y33/CLBLL_IMUX18 CLBLL_L_X14Y33/CLBLL_LL_B2 CLBLL_R_X13Y33/CLBLL_ER1BEG0 CLBLL_R_X13Y33/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y33/CLBLL_L_D INT_L_X14Y33/ER1END0 INT_L_X14Y33/IMUX_L18 INT_R_X13Y32/ER1BEG_S0 INT_R_X13Y32/SL1END3 INT_R_X13Y33/ER1BEG0 INT_R_X13Y33/LOGIC_OUTS11 INT_R_X13Y33/SL1BEG3 
pips: CLBLL_L_X14Y33/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X13Y33/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y33/INT_L.ER1END0->>IMUX_L18 INT_R_X13Y32/INT_R.SL1END3->>ER1BEG_S0 INT_R_X13Y33/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[1]_i_3_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_LL_A CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y34/CLBLL_NW2A0 CLBLM_R_X11Y34/CLBLM_IMUX10 CLBLM_R_X11Y34/CLBLM_IMUX16 CLBLM_R_X11Y34/CLBLM_L_A4 CLBLM_R_X11Y34/CLBLM_L_B3 CLBLM_R_X11Y34/CLBLM_NW2A0 INT_L_X12Y33/LOGIC_OUTS_L12 INT_L_X12Y33/NW2BEG0 INT_L_X12Y34/NW2A0 INT_R_X11Y33/NW2END_S0_0 INT_R_X11Y34/BYP_ALT0 INT_R_X11Y34/BYP_BOUNCE0 INT_R_X11Y34/IMUX10 INT_R_X11Y34/IMUX16 INT_R_X11Y34/NW2END0 VBRK_X34Y36/VBRK_NW2A0 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X12Y33/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X11Y34/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y34/INT_R.BYP_BOUNCE0->>IMUX10 INT_R_X11Y34/INT_R.NW2END0->>BYP_ALT0 INT_R_X11Y34/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[1]_i_2_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX13 CLBLM_R_X11Y34/CLBLM_IMUX9 CLBLM_R_X11Y34/CLBLM_L_A5 CLBLM_R_X11Y34/CLBLM_L_B6 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y35/CLBLM_M_B INT_R_X11Y34/FAN_ALT5 INT_R_X11Y34/FAN_BOUNCE5 INT_R_X11Y34/IMUX13 INT_R_X11Y34/IMUX9 INT_R_X11Y34/SR1END2 INT_R_X11Y35/LOGIC_OUTS13 INT_R_X11Y35/SR1BEG2 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X11Y34/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y34/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X11Y34/INT_R.SR1END2->>FAN_ALT5 INT_R_X11Y34/INT_R.SR1END2->>IMUX13 INT_R_X11Y35/INT_R.LOGIC_OUTS13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[0]_i_2_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_LL_A CLBLL_L_X12Y34/CLBLL_LL_AMUX CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y34/CLBLL_WR1END3 CLBLM_R_X11Y34/CLBLM_IMUX14 CLBLM_R_X11Y34/CLBLM_IMUX6 CLBLM_R_X11Y34/CLBLM_L_A1 CLBLM_R_X11Y34/CLBLM_L_B1 CLBLM_R_X11Y34/CLBLM_WR1END3 INT_L_X12Y34/LOGIC_OUTS_L20 INT_L_X12Y34/WR1BEG3 INT_R_X11Y34/IMUX14 INT_R_X11Y34/IMUX6 INT_R_X11Y34/WR1END3 VBRK_X34Y36/VBRK_WR1END3 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X12Y34/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X12Y34/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X11Y34/INT_R.WR1END3->>IMUX14 INT_R_X11Y34/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w15[2]_i_2_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX3 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y34/CLBLM_L_A2 CLBLM_R_X11Y34/CLBLM_M_B INT_R_X11Y34/IMUX3 INT_R_X11Y34/LOGIC_OUTS13 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X11Y34/INT_R.LOGIC_OUTS13->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[1]_i_9_n_0 - 
wires: CLBLM_L_X10Y35/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y35/CLBLM_L_A CLBLM_R_X11Y34/CLBLM_IMUX1 CLBLM_R_X11Y34/CLBLM_IMUX17 CLBLM_R_X11Y34/CLBLM_M_A3 CLBLM_R_X11Y34/CLBLM_M_B3 INT_L_X10Y34/SE2A0 INT_L_X10Y35/LOGIC_OUTS_L8 INT_L_X10Y35/SE2BEG0 INT_R_X11Y34/IMUX1 INT_R_X11Y34/IMUX17 INT_R_X11Y34/SE2END0 
pips: CLBLM_L_X10Y35/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y35/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_R_X11Y34/INT_R.SE2END0->>IMUX1 INT_R_X11Y34/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[1]_i_11_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_ER1BEG3 CLBLL_L_X12Y34/CLBLL_IMUX38 CLBLL_L_X12Y34/CLBLL_LL_D3 CLBLM_R_X11Y34/CLBLM_ER1BEG3 CLBLM_R_X11Y34/CLBLM_IMUX12 CLBLM_R_X11Y34/CLBLM_IMUX8 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y34/CLBLM_M_A5 CLBLM_R_X11Y34/CLBLM_M_B6 CLBLM_R_X11Y34/CLBLM_M_C CLBLM_R_X11Y34/CLBLM_M_CMUX INT_L_X12Y34/ER1END3 INT_L_X12Y34/IMUX_L38 INT_L_X12Y35/ER1END_N3_3 INT_R_X11Y34/ER1BEG3 INT_R_X11Y34/IMUX12 INT_R_X11Y34/IMUX8 INT_R_X11Y34/LOGIC_OUTS14 INT_R_X11Y34/LOGIC_OUTS22 VBRK_X34Y36/VBRK_ER1BEG3 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X12Y34/INT_L.ER1END3->>IMUX_L38 INT_R_X11Y34/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X11Y34/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X11Y34/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w16[1]_i_12_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX15 CLBLM_R_X11Y34/CLBLM_IMUX7 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y34/CLBLM_M_A1 CLBLM_R_X11Y34/CLBLM_M_B1 CLBLM_R_X11Y34/CLBLM_M_D INT_R_X11Y34/IMUX15 INT_R_X11Y34/IMUX7 INT_R_X11Y34/LOGIC_OUTS15 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y34/INT_R.LOGIC_OUTS15->>IMUX15 INT_R_X11Y34/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[0]_i_3_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX26 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y34/CLBLM_L_B4 CLBLM_R_X11Y34/CLBLM_M_AMUX INT_R_X11Y34/FAN_ALT7 INT_R_X11Y34/FAN_BOUNCE7 INT_R_X11Y34/IMUX26 INT_R_X11Y34/LOGIC_OUTS20 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X11Y34/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y34/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X11Y34/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[0]_i_4_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_LL_B CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y34/CLBLL_WL1END0 CLBLM_R_X11Y34/CLBLM_IMUX25 CLBLM_R_X11Y34/CLBLM_L_B5 CLBLM_R_X11Y34/CLBLM_WL1END0 INT_L_X12Y34/LOGIC_OUTS_L13 INT_L_X12Y34/WL1BEG0 INT_R_X11Y34/IMUX25 INT_R_X11Y34/WL1END0 VBRK_X34Y36/VBRK_WL1END0 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X12Y34/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X11Y34/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[0]_i_5_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_IMUX4 CLBLL_L_X12Y34/CLBLL_LL_A6 CLBLL_L_X12Y34/CLBLL_LL_C CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS14 INT_L_X12Y34/IMUX_L4 INT_L_X12Y34/LOGIC_OUTS_L14 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y34/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[0]_i_6_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_IMUX15 CLBLL_L_X12Y34/CLBLL_LL_B1 CLBLL_L_X12Y34/CLBLL_LL_D CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS15 INT_L_X12Y34/IMUX_L15 INT_L_X12Y34/LOGIC_OUTS_L15 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X12Y34/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_7_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y33/CLBLL_L_C CLBLL_L_X12Y34/CLBLL_IMUX32 CLBLL_L_X12Y34/CLBLL_IMUX41 CLBLL_L_X12Y34/CLBLL_LL_C1 CLBLL_L_X12Y34/CLBLL_L_D1 INT_L_X12Y33/FAN_BOUNCE_S3_2 INT_L_X12Y33/LOGIC_OUTS_L10 INT_L_X12Y33/NL1BEG1 INT_L_X12Y34/FAN_ALT2 INT_L_X12Y34/FAN_BOUNCE2 INT_L_X12Y34/IMUX_L32 INT_L_X12Y34/IMUX_L41 INT_L_X12Y34/NL1END1 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X12Y33/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X12Y34/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y34/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X12Y34/INT_L.NL1END1->>FAN_ALT2 INT_L_X12Y34/INT_L.NL1END1->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w16[1]_i_4_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX0 CLBLM_R_X11Y34/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y34/CLBLM_L_A3 CLBLM_R_X11Y34/CLBLM_M_A INT_R_X11Y34/IMUX0 INT_R_X11Y34/LOGIC_OUTS12 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y34/INT_R.LOGIC_OUTS12->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[1]_i_13_n_0 - 
wires: CLBLM_R_X11Y35/CLBLM_IMUX32 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y35/CLBLM_M_A CLBLM_R_X11Y35/CLBLM_M_C1 INT_R_X11Y35/IMUX32 INT_R_X11Y35/LOGIC_OUTS12 
pips: CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X11Y35/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_13_n_0 - 
wires: CLBLM_R_X11Y35/CLBLM_IMUX10 CLBLM_R_X11Y35/CLBLM_IMUX2 CLBLM_R_X11Y35/CLBLM_IMUX42 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y35/CLBLM_L_A4 CLBLM_R_X11Y35/CLBLM_L_B CLBLM_R_X11Y35/CLBLM_L_D6 CLBLM_R_X11Y35/CLBLM_M_A2 INT_R_X11Y35/IMUX10 INT_R_X11Y35/IMUX2 INT_R_X11Y35/IMUX42 INT_R_X11Y35/LOGIC_OUTS9 
pips: CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y35/INT_R.LOGIC_OUTS9->>IMUX10 INT_R_X11Y35/INT_R.LOGIC_OUTS9->>IMUX2 INT_R_X11Y35/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w16[1]_i_5_n_0 - 
wires: CLBLM_R_X11Y35/CLBLM_IMUX24 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y35/CLBLM_M_B5 CLBLM_R_X11Y35/CLBLM_M_C CLBLM_R_X11Y35/CLBLM_M_CMUX INT_R_X11Y35/IMUX24 INT_R_X11Y35/LOGIC_OUTS22 
pips: CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y35/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y35/INT_R.LOGIC_OUTS22->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[1]_i_6_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX2 CLBLL_L_X12Y33/CLBLL_LL_A2 CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y33/CLBLL_L_B INT_L_X12Y33/IMUX_L2 INT_L_X12Y33/LOGIC_OUTS_L9 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y33/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X12Y33/INT_L.LOGIC_OUTS_L9->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_11_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX15 CLBLL_L_X12Y33/CLBLL_LL_B1 CLBLL_L_X12Y33/CLBLL_LL_D CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y33/CLBLL_WL1END2 CLBLM_R_X11Y33/CLBLM_WL1END2 CLBLM_R_X11Y35/CLBLM_IMUX29 CLBLM_R_X11Y35/CLBLM_IMUX46 CLBLM_R_X11Y35/CLBLM_IMUX6 CLBLM_R_X11Y35/CLBLM_L_A1 CLBLM_R_X11Y35/CLBLM_L_D5 CLBLM_R_X11Y35/CLBLM_M_C2 INT_L_X12Y33/IMUX_L15 INT_L_X12Y33/LOGIC_OUTS_L15 INT_L_X12Y33/WL1BEG2 INT_R_X11Y33/NN2BEG3 INT_R_X11Y33/WL1END2 INT_R_X11Y34/NN2A3 INT_R_X11Y35/IMUX29 INT_R_X11Y35/IMUX46 INT_R_X11Y35/IMUX6 INT_R_X11Y35/NN2END3 VBRK_X34Y35/VBRK_WL1END2 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y33/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X12Y33/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X12Y33/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X11Y33/INT_R.WL1END2->>NN2BEG3 INT_R_X11Y35/INT_R.NN2END3->>IMUX29 INT_R_X11Y35/INT_R.NN2END3->>IMUX46 INT_R_X11Y35/INT_R.NN2END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w16[2]_i_2_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_SW2A0 CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y34/CLBLL_L_D CLBLL_L_X12Y34/CLBLL_WL1END2 CLBLM_R_X11Y33/CLBLM_IMUX9 CLBLM_R_X11Y33/CLBLM_L_A5 CLBLM_R_X11Y33/CLBLM_SW2A0 CLBLM_R_X11Y34/CLBLM_IMUX21 CLBLM_R_X11Y34/CLBLM_L_C4 CLBLM_R_X11Y34/CLBLM_WL1END2 INT_L_X12Y33/SW2A0 INT_L_X12Y34/LOGIC_OUTS_L11 INT_L_X12Y34/SR1BEG_S0 INT_L_X12Y34/SW2BEG0 INT_L_X12Y34/WL1BEG2 INT_R_X11Y33/IMUX9 INT_R_X11Y33/SW2END0 INT_R_X11Y34/IMUX21 INT_R_X11Y34/WL1END2 VBRK_X34Y35/VBRK_SW2A0 VBRK_X34Y36/VBRK_WL1END2 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X12Y34/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X12Y34/INT_L.LOGIC_OUTS_L11->>WL1BEG2 INT_L_X12Y34/INT_L.SR1BEG_S0->>SW2BEG0 INT_R_X11Y33/INT_R.SW2END0->>IMUX9 INT_R_X11Y34/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[2]_i_3_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y33/CLBLM_L_C CLBLM_R_X11Y33/CLBLM_IMUX3 CLBLM_R_X11Y33/CLBLM_L_A2 CLBLM_R_X11Y34/CLBLM_IMUX20 CLBLM_R_X11Y34/CLBLM_L_C2 INT_L_X10Y33/EL1BEG1 INT_L_X10Y33/LOGIC_OUTS_L10 INT_L_X10Y33/NE2BEG2 INT_L_X10Y34/NE2A2 INT_R_X11Y33/EL1END1 INT_R_X11Y33/IMUX3 INT_R_X11Y34/IMUX20 INT_R_X11Y34/NE2END2 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y33/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X10Y33/INT_L.LOGIC_OUTS_L10->>NE2BEG2 INT_R_X11Y33/INT_R.EL1END1->>IMUX3 INT_R_X11Y34/INT_R.NE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[2]_i_4_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_NW2A0 CLBLL_R_X13Y31/CLBLL_LL_D CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y33/CLBLM_IMUX0 CLBLM_R_X11Y33/CLBLM_L_A3 CLBLM_R_X11Y33/CLBLM_NW2A0 CLBLM_R_X11Y34/CLBLM_IMUX23 CLBLM_R_X11Y34/CLBLM_L_C3 INT_L_X12Y31/WR1END_S1_0 INT_L_X12Y32/NW2BEG0 INT_L_X12Y32/WR1END0 INT_L_X12Y33/NW2A0 INT_R_X11Y32/NW2END_S0_0 INT_R_X11Y33/IMUX0 INT_R_X11Y33/NL1BEG_N3 INT_R_X11Y33/NR1BEG3 INT_R_X11Y33/NW2END0 INT_R_X11Y34/IMUX23 INT_R_X11Y34/NR1END3 INT_R_X13Y31/LOGIC_OUTS15 INT_R_X13Y31/WR1BEG_S0 INT_R_X13Y32/WR1BEG0 VBRK_X34Y35/VBRK_NW2A0 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X12Y32/INT_L.WR1END0->>NW2BEG0 INT_R_X11Y33/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X11Y33/INT_R.NW2END0->>IMUX0 INT_R_X11Y33/INT_R.NW2END0->>NL1BEG_N3 INT_R_X11Y34/INT_R.NR1END3->>IMUX23 INT_R_X13Y31/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w16[2]_i_5_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX30 CLBLM_R_X11Y34/CLBLM_L_C5 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y35/CLBLM_L_D INT_R_X11Y34/IMUX30 INT_R_X11Y34/SL1END3 INT_R_X11Y35/LOGIC_OUTS11 INT_R_X11Y35/SL1BEG3 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y34/INT_R.SL1END3->>IMUX30 INT_R_X11Y35/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_10_n_0 - 
wires: CLBLL_R_X13Y31/CLBLL_IMUX44 CLBLL_R_X13Y31/CLBLL_LL_C CLBLL_R_X13Y31/CLBLL_LL_D4 CLBLL_R_X13Y31/CLBLL_LOGIC_OUTS14 INT_R_X13Y31/IMUX44 INT_R_X13Y31/LOGIC_OUTS14 
pips: CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X13Y31/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X13Y31/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_7_n_0 - 
wires: CLBLL_L_X12Y31/CLBLL_LL_C CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS14 CLBLL_L_X12Y32/CLBLL_IMUX45 CLBLL_L_X12Y32/CLBLL_LL_D2 CLBLL_R_X13Y31/CLBLL_IMUX31 CLBLL_R_X13Y31/CLBLL_LL_C5 INT_L_X12Y31/ER1BEG3 INT_L_X12Y31/LOGIC_OUTS_L14 INT_L_X12Y31/NR1BEG2 INT_L_X12Y32/IMUX_L45 INT_L_X12Y32/NR1END2 INT_R_X13Y31/ER1END3 INT_R_X13Y31/IMUX31 INT_R_X13Y32/ER1END_N3_3 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y31/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X12Y31/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X12Y31/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X12Y32/INT_L.NR1END2->>IMUX_L45 INT_R_X13Y31/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w16[2]_i_12_n_0 - 
wires: CLBLM_L_X10Y35/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y35/CLBLM_L_AMUX CLBLM_R_X11Y35/CLBLM_IMUX0 CLBLM_R_X11Y35/CLBLM_IMUX39 CLBLM_R_X11Y35/CLBLM_L_A3 CLBLM_R_X11Y35/CLBLM_L_D3 INT_L_X10Y35/EL1BEG1 INT_L_X10Y35/ER1BEG3 INT_L_X10Y35/LOGIC_OUTS_L16 INT_R_X11Y34/FAN_BOUNCE_S3_2 INT_R_X11Y35/EL1END1 INT_R_X11Y35/ER1END3 INT_R_X11Y35/FAN_ALT2 INT_R_X11Y35/FAN_BOUNCE2 INT_R_X11Y35/IMUX0 INT_R_X11Y35/IMUX39 INT_R_X11Y36/ER1END_N3_3 
pips: CLBLM_L_X10Y35/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X10Y35/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X10Y35/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X11Y35/INT_R.EL1END1->>FAN_ALT2 INT_R_X11Y35/INT_R.ER1END3->>IMUX39 INT_R_X11Y35/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y35/INT_R.FAN_BOUNCE2->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[2]_i_14_n_0 - 
wires: CLBLL_L_X12Y35/CLBLL_IMUX11 CLBLL_L_X12Y35/CLBLL_LL_A4 CLBLL_L_X12Y35/CLBLL_LL_B CLBLL_L_X12Y35/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y36/CLBLL_NW2A1 CLBLM_R_X11Y35/CLBLM_IMUX3 CLBLM_R_X11Y35/CLBLM_IMUX36 CLBLM_R_X11Y35/CLBLM_L_A2 CLBLM_R_X11Y35/CLBLM_L_D2 CLBLM_R_X11Y36/CLBLM_NW2A1 INT_L_X12Y35/IMUX_L11 INT_L_X12Y35/LOGIC_OUTS_L13 INT_L_X12Y35/NW2BEG1 INT_L_X12Y36/NW2A1 INT_R_X11Y35/IMUX3 INT_R_X11Y35/IMUX36 INT_R_X11Y35/SR1END1 INT_R_X11Y36/NW2END1 INT_R_X11Y36/SR1BEG1 VBRK_X34Y38/VBRK_NW2A1 
pips: CLBLL_L_X12Y35/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y35/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X12Y35/INT_L.LOGIC_OUTS_L13->>IMUX_L11 INT_L_X12Y35/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X11Y35/INT_R.SR1END1->>IMUX3 INT_R_X11Y35/INT_R.SR1END1->>IMUX36 INT_R_X11Y36/INT_R.NW2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w16[2]_i_15_n_0 - 
wires: CLBLM_R_X11Y35/CLBLM_IMUX37 CLBLM_R_X11Y35/CLBLM_IMUX9 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y35/CLBLM_L_A5 CLBLM_R_X11Y35/CLBLM_L_C CLBLM_R_X11Y35/CLBLM_L_CMUX CLBLM_R_X11Y35/CLBLM_L_D4 INT_R_X11Y35/IMUX37 INT_R_X11Y35/IMUX9 INT_R_X11Y35/LOGIC_OUTS10 INT_R_X11Y35/LOGIC_OUTS18 
pips: CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y35/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X11Y35/INT_R.LOGIC_OUTS10->>IMUX37 INT_R_X11Y35/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w16[2]_i_16_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX10 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y33/CLBLM_L_A4 CLBLM_L_X10Y33/CLBLM_L_B INT_L_X10Y33/IMUX_L10 INT_L_X10Y33/LOGIC_OUTS_L9 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y33/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_11_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX13 CLBLM_L_X10Y32/CLBLM_IMUX9 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y32/CLBLM_L_A5 CLBLM_L_X10Y32/CLBLM_L_B6 CLBLM_L_X10Y32/CLBLM_L_C CLBLM_L_X10Y32/CLBLM_L_CMUX CLBLM_L_X10Y33/CLBLM_IMUX13 CLBLM_L_X10Y33/CLBLM_L_B6 INT_L_X10Y32/IMUX_L13 INT_L_X10Y32/IMUX_L9 INT_L_X10Y32/LOGIC_OUTS_L10 INT_L_X10Y32/LOGIC_OUTS_L18 INT_L_X10Y32/NR1BEG2 INT_L_X10Y33/IMUX_L13 INT_L_X10Y33/NR1END2 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X10Y32/INT_L.LOGIC_OUTS_L10->>IMUX_L13 INT_L_X10Y32/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X10Y32/INT_L.LOGIC_OUTS_L18->>IMUX_L9 INT_L_X10Y33/INT_L.NR1END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w16[2]_i_6_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_IMUX42 CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS9 CLBLL_L_X12Y34/CLBLL_L_B CLBLL_L_X12Y34/CLBLL_L_D6 INT_L_X12Y34/IMUX_L42 INT_L_X12Y34/LOGIC_OUTS_L9 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X12Y34/INT_L.LOGIC_OUTS_L9->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_8_n_0 - 
wires: CLBLL_L_X12Y34/CLBLL_IMUX37 CLBLL_L_X12Y34/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y34/CLBLL_L_C CLBLL_L_X12Y34/CLBLL_L_D4 INT_L_X12Y34/IMUX_L37 INT_L_X12Y34/LOGIC_OUTS_L10 
pips: CLBLL_L_X12Y34/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X12Y34/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X12Y34/INT_L.LOGIC_OUTS_L10->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w16[2]_i_9_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX21 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y33/CLBLM_L_AMUX CLBLM_L_X10Y33/CLBLM_L_C4 INT_L_X10Y33/IMUX_L21 INT_L_X10Y33/LOGIC_OUTS_L16 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y33/INT_L.LOGIC_OUTS_L16->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_9_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX19 CLBLM_L_X10Y32/CLBLM_IMUX3 CLBLM_L_X10Y32/CLBLM_L_A2 CLBLM_L_X10Y32/CLBLM_L_B2 CLBLM_L_X10Y33/CLBLM_IMUX0 CLBLM_L_X10Y33/CLBLM_L_A3 CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y34/CLBLM_L_A CLBLM_R_X11Y32/CLBLM_IMUX23 CLBLM_R_X11Y32/CLBLM_L_C3 INT_L_X10Y32/IMUX_L19 INT_L_X10Y32/IMUX_L3 INT_L_X10Y32/SR1END1 INT_L_X10Y33/EL1BEG3 INT_L_X10Y33/IMUX_L0 INT_L_X10Y33/SL1END0 INT_L_X10Y33/SR1BEG1 INT_L_X10Y34/EL1BEG_N3 INT_L_X10Y34/LOGIC_OUTS_L8 INT_L_X10Y34/SL1BEG0 INT_R_X11Y32/IMUX23 INT_R_X11Y32/SL1END3 INT_R_X11Y33/EL1END3 INT_R_X11Y33/SL1BEG3 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y34/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X10Y32/INT_L.SR1END1->>IMUX_L19 INT_L_X10Y32/INT_L.SR1END1->>IMUX_L3 INT_L_X10Y33/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y33/INT_L.SL1END0->>SR1BEG1 INT_L_X10Y34/INT_L.LOGIC_OUTS_L8->>EL1BEG_N3 INT_L_X10Y34/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_R_X11Y32/INT_R.SL1END3->>IMUX23 INT_R_X11Y33/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w17[0]_i_2_n_0 - 
wires: CLBLM_R_X11Y33/CLBLM_IMUX6 CLBLM_R_X11Y33/CLBLM_L_A1 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y35/CLBLM_L_AMUX INT_R_X11Y33/IMUX6 INT_R_X11Y33/SS2END2 INT_R_X11Y34/SS2A2 INT_R_X11Y35/LOGIC_OUTS16 INT_R_X11Y35/SS2BEG2 
pips: CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y33/INT_R.SS2END2->>IMUX6 INT_R_X11Y35/INT_R.LOGIC_OUTS16->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w17[0]_i_3_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_LL_B CLBLL_L_X12Y33/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y33/CLBLL_WL1END0 CLBLM_R_X11Y33/CLBLM_IMUX10 CLBLM_R_X11Y33/CLBLM_L_A4 CLBLM_R_X11Y33/CLBLM_WL1END0 INT_L_X12Y33/LOGIC_OUTS_L13 INT_L_X12Y33/WL1BEG0 INT_R_X11Y33/IMUX10 INT_R_X11Y33/WL1END0 VBRK_X34Y35/VBRK_WL1END0 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X11Y33/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X12Y33/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X11Y33/INT_R.WL1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w17[0]_i_4_n_0 - 
wires: CLBLL_L_X12Y33/CLBLL_IMUX17 CLBLL_L_X12Y33/CLBLL_LL_B3 CLBLL_L_X12Y35/CLBLL_LL_A CLBLL_L_X12Y35/CLBLL_LOGIC_OUTS12 INT_L_X12Y33/IMUX_L17 INT_L_X12Y33/SS2END0 INT_L_X12Y34/SS2A0 INT_L_X12Y35/LOGIC_OUTS_L12 INT_L_X12Y35/SS2BEG0 
pips: CLBLL_L_X12Y33/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y35/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X12Y33/INT_L.SS2END0->>IMUX_L17 INT_L_X12Y35/INT_L.LOGIC_OUTS_L12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w17[1]_i_2_n_0 - 
wires: CLBLM_R_X11Y34/CLBLM_IMUX33 CLBLM_R_X11Y34/CLBLM_L_C1 CLBLM_R_X11Y35/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y35/CLBLM_L_A INT_R_X11Y34/IMUX33 INT_R_X11Y34/SL1END0 INT_R_X11Y35/LOGIC_OUTS8 INT_R_X11Y35/SL1BEG0 
pips: CLBLM_R_X11Y34/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y35/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y34/INT_R.SL1END0->>IMUX33 INT_R_X11Y35/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_3_n_0 - 
wires: CLBLL_L_X12Y32/CLBLL_LL_D CLBLL_L_X12Y32/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y33/CLBLL_WR1END0 CLBLM_R_X11Y32/CLBLM_IMUX18 CLBLM_R_X11Y32/CLBLM_IMUX2 CLBLM_R_X11Y32/CLBLM_M_A2 CLBLM_R_X11Y32/CLBLM_M_B2 CLBLM_R_X11Y33/CLBLM_WR1END0 INT_L_X12Y32/LOGIC_OUTS_L15 INT_L_X12Y32/WR1BEG_S0 INT_L_X12Y33/WR1BEG0 INT_R_X11Y32/IMUX18 INT_R_X11Y32/IMUX2 INT_R_X11Y32/SR1BEG_S0 INT_R_X11Y32/WR1END_S1_0 INT_R_X11Y33/WR1END0 VBRK_X34Y35/VBRK_WR1END0 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X12Y32/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X11Y32/INT_R.SR1BEG_S0->>IMUX18 INT_R_X11Y32/INT_R.SR1BEG_S0->>IMUX2 INT_R_X11Y32/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[1]_i_2_n_0 - 
wires: CLBLM_R_X11Y32/CLBLM_IMUX15 CLBLM_R_X11Y32/CLBLM_IMUX7 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y32/CLBLM_M_A1 CLBLM_R_X11Y32/CLBLM_M_B1 CLBLM_R_X11Y32/CLBLM_M_D INT_R_X11Y32/IMUX15 INT_R_X11Y32/IMUX7 INT_R_X11Y32/LOGIC_OUTS15 
pips: CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y32/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y32/INT_R.LOGIC_OUTS15->>IMUX15 INT_R_X11Y32/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[0]_i_2_n_0 - 
wires: CLBLM_R_X11Y32/CLBLM_IMUX1 CLBLM_R_X11Y32/CLBLM_IMUX17 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y32/CLBLM_L_A CLBLM_R_X11Y32/CLBLM_M_A3 CLBLM_R_X11Y32/CLBLM_M_B3 INT_R_X11Y32/IMUX1 INT_R_X11Y32/IMUX17 INT_R_X11Y32/LOGIC_OUTS8 
pips: CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y32/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X11Y32/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X11Y32/INT_R.LOGIC_OUTS8->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w17[2]_i_2_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y32/CLBLM_L_B CLBLM_R_X11Y32/CLBLM_IMUX8 CLBLM_R_X11Y32/CLBLM_M_A5 INT_L_X10Y32/EL1BEG0 INT_L_X10Y32/LOGIC_OUTS_L9 INT_R_X11Y31/EL1END_S3_0 INT_R_X11Y32/EL1END0 INT_R_X11Y32/IMUX8 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y32/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X11Y32/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_10_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX0 CLBLM_L_X10Y32/CLBLM_IMUX16 CLBLM_L_X10Y32/CLBLM_L_A3 CLBLM_L_X10Y32/CLBLM_L_B3 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y33/CLBLM_L_A INT_L_X10Y32/IMUX_L0 INT_L_X10Y32/IMUX_L16 INT_L_X10Y32/SL1END0 INT_L_X10Y33/LOGIC_OUTS_L8 INT_L_X10Y33/SL1BEG0 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y32/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y32/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y33/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[1]_i_12_n_0 - 
wires: CLBLL_L_X12Y31/CLBLL_LL_A CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y32/CLBLL_IMUX1 CLBLL_L_X12Y32/CLBLL_LL_A3 CLBLL_L_X12Y32/CLBLL_NW2A0 CLBLM_L_X10Y32/CLBLM_IMUX10 CLBLM_L_X10Y32/CLBLM_IMUX25 CLBLM_L_X10Y32/CLBLM_L_A4 CLBLM_L_X10Y32/CLBLM_L_B5 CLBLM_R_X11Y32/CLBLM_NW2A0 INT_L_X10Y32/IMUX_L10 INT_L_X10Y32/IMUX_L25 INT_L_X10Y32/WR1END1 INT_L_X12Y31/LOGIC_OUTS_L12 INT_L_X12Y31/NR1BEG0 INT_L_X12Y31/NW2BEG0 INT_L_X12Y32/IMUX_L1 INT_L_X12Y32/NR1END0 INT_L_X12Y32/NW2A0 INT_R_X11Y31/NW2END_S0_0 INT_R_X11Y32/NW2END0 INT_R_X11Y32/WR1BEG1 VBRK_X34Y34/VBRK_NW2A0 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y32/INT_L.WR1END1->>IMUX_L10 INT_L_X10Y32/INT_L.WR1END1->>IMUX_L25 INT_L_X12Y31/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X12Y31/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_L_X12Y32/INT_L.NR1END0->>IMUX_L1 INT_R_X11Y32/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w18[1]_i_13_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_IMUX14 CLBLM_L_X10Y32/CLBLM_IMUX6 CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y32/CLBLM_L_A1 CLBLM_L_X10Y32/CLBLM_L_B1 CLBLM_L_X10Y32/CLBLM_L_D INT_L_X10Y32/IMUX_L14 INT_L_X10Y32/IMUX_L6 INT_L_X10Y32/LOGIC_OUTS_L11 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X10Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[0]_i_3_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y32/CLBLM_L_AMUX CLBLM_R_X11Y32/CLBLM_IMUX12 CLBLM_R_X11Y32/CLBLM_M_B6 INT_L_X10Y32/LOGIC_OUTS_L16 INT_L_X10Y32/NE2BEG2 INT_L_X10Y33/NE2A2 INT_R_X11Y32/IMUX12 INT_R_X11Y32/SL1END2 INT_R_X11Y33/NE2END2 INT_R_X11Y33/SL1BEG2 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X10Y32/INT_L.LOGIC_OUTS_L16->>NE2BEG2 INT_R_X11Y32/INT_R.SL1END2->>IMUX12 INT_R_X11Y33/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[0]_i_4_n_0 - 
wires: CLBLM_R_X11Y32/CLBLM_IMUX27 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y32/CLBLM_L_C CLBLM_R_X11Y32/CLBLM_M_B4 INT_R_X11Y32/FAN_ALT5 INT_R_X11Y32/FAN_BOUNCE5 INT_R_X11Y32/IMUX27 INT_R_X11Y32/LOGIC_OUTS10 
pips: CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y32/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y32/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X11Y32/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[2]_i_6_n_0 - 
wires: CLBLM_R_X11Y32/CLBLM_IMUX10 CLBLM_R_X11Y32/CLBLM_IMUX26 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y32/CLBLM_L_A4 CLBLM_R_X11Y32/CLBLM_L_B4 CLBLM_R_X11Y32/CLBLM_L_D CLBLM_R_X11Y32/CLBLM_L_DMUX INT_R_X11Y32/IMUX10 INT_R_X11Y32/IMUX26 INT_R_X11Y32/LOGIC_OUTS19 
pips: CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X11Y32/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X11Y32/INT_R.LOGIC_OUTS19->>IMUX10 INT_R_X11Y32/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w18[0]_i_5_n_0 - 
wires: CLBLL_L_X12Y32/CLBLL_LL_A CLBLL_L_X12Y32/CLBLL_LOGIC_OUTS12 CLBLL_L_X12Y32/CLBLL_WR1END1 CLBLM_R_X11Y32/CLBLM_IMUX33 CLBLM_R_X11Y32/CLBLM_L_C1 CLBLM_R_X11Y32/CLBLM_WR1END1 INT_L_X12Y32/LOGIC_OUTS_L12 INT_L_X12Y32/WR1BEG1 INT_R_X11Y32/IMUX33 INT_R_X11Y32/WR1END1 VBRK_X34Y34/VBRK_WR1END1 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X12Y32/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X11Y32/INT_R.WR1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_4_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y32/CLBLM_L_A CLBLM_R_X11Y32/CLBLM_IMUX11 CLBLM_R_X11Y32/CLBLM_M_A4 INT_L_X10Y32/ER1BEG1 INT_L_X10Y32/LOGIC_OUTS_L8 INT_R_X11Y32/ER1END1 INT_R_X11Y32/IMUX11 
pips: CLBLM_L_X10Y32/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X10Y32/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X11Y32/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_14_n_0 - 
wires: CLBLM_L_X8Y33/CLBLM_IMUX44 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y33/CLBLM_M_A CLBLM_L_X8Y33/CLBLM_M_AMUX CLBLM_L_X8Y33/CLBLM_M_D4 INT_L_X8Y33/IMUX_L44 INT_L_X8Y33/LOGIC_OUTS_L20 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y33/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[1]_i_4_n_0 - 
wires: CLBLM_L_X8Y33/CLBLM_IMUX7 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y33/CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_M_B CLBLM_L_X8Y34/CLBLM_IMUX2 CLBLM_L_X8Y34/CLBLM_IMUX24 CLBLM_L_X8Y34/CLBLM_M_A2 CLBLM_L_X8Y34/CLBLM_M_B5 INT_L_X8Y33/IMUX_L7 INT_L_X8Y33/LOGIC_OUTS_L13 INT_L_X8Y33/NL1BEG0 INT_L_X8Y33/NL1END_S3_0 INT_L_X8Y33/NR1BEG1 INT_L_X8Y34/IMUX_L2 INT_L_X8Y34/IMUX_L24 INT_L_X8Y34/NL1END0 INT_L_X8Y34/NR1END1 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y33/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X8Y33/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y33/INT_L.NL1END_S3_0->>IMUX_L7 INT_L_X8Y34/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y34/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w18[1]_i_15_n_0 - 
wires: CLBLM_L_X8Y33/CLBLM_IMUX40 CLBLM_L_X8Y33/CLBLM_M_D1 CLBLM_L_X8Y35/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y35/CLBLM_M_A INT_L_X8Y33/IMUX_L40 INT_L_X8Y33/SS2END0 INT_L_X8Y34/SS2A0 INT_L_X8Y35/LOGIC_OUTS_L12 INT_L_X8Y35/SS2BEG0 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y35/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y33/INT_L.SS2END0->>IMUX_L40 INT_L_X8Y35/INT_L.LOGIC_OUTS_L12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[1]_i_3_n_0 - 
wires: CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y34/CLBLM_M_AMUX CLBLM_L_X10Y34/CLBLM_WL1END1 CLBLM_L_X8Y34/CLBLM_IMUX18 CLBLM_L_X8Y34/CLBLM_IMUX7 CLBLM_L_X8Y34/CLBLM_M_A1 CLBLM_L_X8Y34/CLBLM_M_B2 CLBLM_L_X8Y35/CLBLM_IMUX4 CLBLM_L_X8Y35/CLBLM_IMUX6 CLBLM_L_X8Y35/CLBLM_L_A1 CLBLM_L_X8Y35/CLBLM_M_A6 DSP_R_X9Y30/DSP_WL1END1_4 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WL1END1 INT_L_X10Y34/LOGIC_OUTS_L20 INT_L_X10Y34/WL1BEG1 INT_L_X8Y34/FAN_ALT1 INT_L_X8Y34/FAN_BOUNCE1 INT_L_X8Y34/IMUX_L18 INT_L_X8Y34/IMUX_L7 INT_L_X8Y34/WR1END3 INT_L_X8Y35/BYP_ALT2 INT_L_X8Y35/BYP_BOUNCE2 INT_L_X8Y35/IMUX_L4 INT_L_X8Y35/IMUX_L6 INT_L_X8Y35/NW2END2 INT_L_X8Y36/BYP_BOUNCE_N3_2 INT_R_X9Y34/NW2BEG2 INT_R_X9Y34/WL1END1 INT_R_X9Y34/WR1BEG3 INT_R_X9Y35/NW2A2 VBRK_X29Y36/VBRK_WL1END1 
pips: CLBLM_L_X10Y34/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y34/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_L_X8Y34/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y34/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y34/INT_L.WR1END3->>FAN_ALT1 INT_L_X8Y34/INT_L.WR1END3->>IMUX_L7 INT_L_X8Y35/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y35/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X8Y35/INT_L.NW2END2->>BYP_ALT2 INT_L_X8Y35/INT_L.NW2END2->>IMUX_L4 INT_R_X9Y34/INT_R.WL1END1->>NW2BEG2 INT_R_X9Y34/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w18[1]_i_5_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_EE2BEG3 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y33/CLBLM_M_D CLBLM_R_X11Y32/CLBLM_IMUX38 CLBLM_R_X11Y32/CLBLM_M_D3 DSP_R_X9Y30/DSP_EE2BEG3_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_EE2BEG3 INT_L_X10Y32/EE2A3 INT_L_X8Y32/SE2A3 INT_L_X8Y33/LOGIC_OUTS_L15 INT_L_X8Y33/SE2BEG3 INT_R_X11Y32/EE2END3 INT_R_X11Y32/IMUX38 INT_R_X9Y32/EE2BEG3 INT_R_X9Y32/SE2END3 VBRK_X29Y34/VBRK_EE2BEG3 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y32/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y33/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X11Y32/INT_R.EE2END3->>IMUX38 INT_R_X9Y32/INT_R.SE2END3->>EE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_6_n_0 - 
wires: CLBLL_L_X12Y32/CLBLL_IMUX43 CLBLL_L_X12Y32/CLBLL_LL_B CLBLL_L_X12Y32/CLBLL_LL_D6 CLBLL_L_X12Y32/CLBLL_LOGIC_OUTS13 INT_L_X12Y32/IMUX_L43 INT_L_X12Y32/LOGIC_OUTS_L13 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X12Y32/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y32/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[1]_i_8_n_0 - 
wires: CLBLL_L_X12Y32/CLBLL_IMUX44 CLBLL_L_X12Y32/CLBLL_LL_C CLBLL_L_X12Y32/CLBLL_LL_D4 CLBLL_L_X12Y32/CLBLL_LOGIC_OUTS14 INT_L_X12Y32/IMUX_L44 INT_L_X12Y32/LOGIC_OUTS_L14 
pips: CLBLL_L_X12Y32/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y32/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y32/INT_L.LOGIC_OUTS_L14->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[2]_i_2_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_WW2END1 CLBLM_L_X8Y34/CLBLM_IMUX10 CLBLM_L_X8Y34/CLBLM_IMUX26 CLBLM_L_X8Y34/CLBLM_L_A4 CLBLM_L_X8Y34/CLBLM_L_B4 CLBLM_R_X11Y32/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y32/CLBLM_L_B DSP_R_X9Y30/DSP_WW2END1_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_WW2END1 INT_L_X10Y32/WW2A1 INT_L_X8Y34/IMUX_L10 INT_L_X8Y34/IMUX_L26 INT_L_X8Y34/NW2END1 INT_R_X11Y32/LOGIC_OUTS9 INT_R_X11Y32/WW2BEG1 INT_R_X9Y32/NL1BEG1 INT_R_X9Y32/WW2END1 INT_R_X9Y33/NL1END1 INT_R_X9Y33/NW2BEG1 INT_R_X9Y34/NW2A1 VBRK_X29Y34/VBRK_WW2END1 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y32/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y34/INT_L.NW2END1->>IMUX_L10 INT_L_X8Y34/INT_L.NW2END1->>IMUX_L26 INT_R_X11Y32/INT_R.LOGIC_OUTS9->>WW2BEG1 INT_R_X9Y32/INT_R.WW2END1->>NL1BEG1 INT_R_X9Y33/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[2]_i_3_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_SW2A1 CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y34/CLBLM_M_B CLBLM_L_X8Y34/CLBLM_IMUX19 CLBLM_L_X8Y34/CLBLM_IMUX3 CLBLM_L_X8Y34/CLBLM_L_A2 CLBLM_L_X8Y34/CLBLM_L_B2 DSP_R_X9Y30/DSP_SW2A1_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_SW2A1 INT_L_X10Y33/SW2A1 INT_L_X10Y34/LOGIC_OUTS_L13 INT_L_X10Y34/SW2BEG1 INT_L_X8Y34/IMUX_L19 INT_L_X8Y34/IMUX_L3 INT_L_X8Y34/NW2END2 INT_R_X9Y33/NW2BEG2 INT_R_X9Y33/SW2END1 INT_R_X9Y34/NW2A2 VBRK_X29Y35/VBRK_SW2A1 
pips: CLBLM_L_X10Y34/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y34/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X8Y34/INT_L.NW2END2->>IMUX_L19 INT_L_X8Y34/INT_L.NW2END2->>IMUX_L3 INT_R_X9Y33/INT_R.SW2END1->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[2]_i_4_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX14 CLBLM_L_X8Y34/CLBLM_IMUX6 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y34/CLBLM_L_A1 CLBLM_L_X8Y34/CLBLM_L_B1 CLBLM_L_X8Y34/CLBLM_L_D INT_L_X8Y34/IMUX_L14 INT_L_X8Y34/IMUX_L6 INT_L_X8Y34/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y34/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y34/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X8Y34/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w18[2]_i_5_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX0 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y34/CLBLM_L_A3 CLBLM_L_X8Y34/CLBLM_M_A INT_L_X8Y34/IMUX_L0 INT_L_X8Y34/LOGIC_OUTS_L12 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X8Y34/INT_L.LOGIC_OUTS_L12->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w18[2]_i_7_n_0 - 
wires: CLBLM_L_X10Y34/CLBLM_IMUX12 CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y34/CLBLM_M_B6 CLBLM_L_X10Y34/CLBLM_M_C INT_L_X10Y34/IMUX_L12 INT_L_X10Y34/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y34/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y34/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX12 CLBLM_L_X8Y34/CLBLM_IMUX8 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y34/CLBLM_M_A5 CLBLM_L_X8Y34/CLBLM_M_B6 CLBLM_L_X8Y34/CLBLM_M_C CLBLM_L_X8Y34/CLBLM_M_CMUX INT_L_X8Y34/IMUX_L12 INT_L_X8Y34/IMUX_L8 INT_L_X8Y34/LOGIC_OUTS_L14 INT_L_X8Y34/LOGIC_OUTS_L22 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y34/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X8Y34/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w19[1]_i_5_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX11 CLBLM_L_X8Y34/CLBLM_IMUX27 CLBLM_L_X8Y34/CLBLM_IMUX34 CLBLM_L_X8Y34/CLBLM_L_C6 CLBLM_L_X8Y34/CLBLM_M_A4 CLBLM_L_X8Y34/CLBLM_M_B4 CLBLM_L_X8Y35/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y35/CLBLM_M_B INT_L_X8Y34/IMUX_L11 INT_L_X8Y34/IMUX_L27 INT_L_X8Y34/IMUX_L34 INT_L_X8Y34/SL1END1 INT_L_X8Y35/LOGIC_OUTS_L13 INT_L_X8Y35/SL1BEG1 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y35/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y34/INT_L.SL1END1->>IMUX_L11 INT_L_X8Y34/INT_L.SL1END1->>IMUX_L27 INT_L_X8Y34/INT_L.SL1END1->>IMUX_L34 INT_L_X8Y35/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

reg_layer_2_w19[1]_i_6_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX1 CLBLM_L_X8Y34/CLBLM_IMUX15 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y34/CLBLM_M_A3 CLBLM_L_X8Y34/CLBLM_M_B1 CLBLM_L_X8Y34/CLBLM_M_D INT_L_X8Y34/IMUX_L1 INT_L_X8Y34/IMUX_L15 INT_L_X8Y34/LOGIC_OUTS_L15 INT_L_X8Y34/SR1BEG_S0 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y34/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X8Y34/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y34/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w18[2]_i_8_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y33/CLBLM_M_B CLBLM_L_X10Y34/CLBLM_IMUX22 CLBLM_L_X10Y34/CLBLM_M_C3 INT_L_X10Y33/LOGIC_OUTS_L13 INT_L_X10Y33/NR1BEG1 INT_L_X10Y34/GFAN1 INT_L_X10Y34/IMUX_L22 INT_L_X10Y34/NR1END1 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y33/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X10Y34/INT_L.GFAN1->>IMUX_L22 INT_L_X10Y34/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[2]_i_3_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX22 CLBLM_L_X10Y33/CLBLM_M_C3 CLBLM_L_X10Y33/CLBLM_WL1END2 CLBLM_L_X10Y34/CLBLM_IMUX29 CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y34/CLBLM_M_C2 CLBLM_L_X10Y34/CLBLM_M_D CLBLM_L_X8Y33/CLBLM_IMUX19 CLBLM_L_X8Y33/CLBLM_IMUX3 CLBLM_L_X8Y33/CLBLM_L_A2 CLBLM_L_X8Y33/CLBLM_L_B2 DSP_R_X9Y30/DSP_WL1END2_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_WL1END2 INT_L_X10Y33/IMUX_L22 INT_L_X10Y33/SL1END3 INT_L_X10Y33/WL1BEG2 INT_L_X10Y34/FAN_ALT3 INT_L_X10Y34/FAN_BOUNCE3 INT_L_X10Y34/IMUX_L29 INT_L_X10Y34/LOGIC_OUTS_L15 INT_L_X10Y34/SL1BEG3 INT_L_X8Y33/IMUX_L19 INT_L_X8Y33/IMUX_L3 INT_L_X8Y33/WL1END1 INT_R_X9Y33/WL1BEG1 INT_R_X9Y33/WL1END2 VBRK_X29Y35/VBRK_WL1END2 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y34/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y34/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y33/INT_L.SL1END3->>IMUX_L22 INT_L_X10Y33/INT_L.SL1END3->>WL1BEG2 INT_L_X10Y34/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y34/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X10Y34/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X10Y34/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_L_X8Y33/INT_L.WL1END1->>IMUX_L19 INT_L_X8Y33/INT_L.WL1END1->>IMUX_L3 INT_R_X9Y33/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w19[2]_i_5_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX17 CLBLM_L_X10Y33/CLBLM_IMUX40 CLBLM_L_X10Y33/CLBLM_M_B3 CLBLM_L_X10Y33/CLBLM_M_D1 CLBLM_L_X10Y33/CLBLM_SE2A0 CLBLM_L_X8Y33/CLBLM_IMUX14 CLBLM_L_X8Y33/CLBLM_IMUX6 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y33/CLBLM_L_A1 CLBLM_L_X8Y33/CLBLM_L_B1 CLBLM_L_X8Y33/CLBLM_L_D DSP_R_X9Y30/DSP_SE2A0_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_SE2A0 INT_L_X10Y33/IMUX_L17 INT_L_X10Y33/IMUX_L40 INT_L_X10Y33/SE2END0 INT_L_X8Y33/ER1BEG_S0 INT_L_X8Y33/IMUX_L14 INT_L_X8Y33/IMUX_L6 INT_L_X8Y33/LOGIC_OUTS_L11 INT_L_X8Y34/ER1BEG0 INT_R_X9Y33/SE2A0 INT_R_X9Y34/ER1END0 INT_R_X9Y34/SE2BEG0 VBRK_X29Y35/VBRK_SE2A0 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y33/INT_L.SE2END0->>IMUX_L17 INT_L_X10Y33/INT_L.SE2END0->>IMUX_L40 INT_L_X8Y33/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_L_X8Y33/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X8Y33/INT_L.LOGIC_OUTS_L11->>IMUX_L6 INT_R_X9Y34/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

reg_layer_2_w19[0]_i_2_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX25 CLBLM_L_X8Y34/CLBLM_L_B5 CLBLM_L_X8Y35/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y35/CLBLM_L_A INT_L_X8Y34/IMUX_L25 INT_L_X8Y34/SL1END0 INT_L_X8Y35/LOGIC_OUTS_L8 INT_L_X8Y35/SL1BEG0 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y35/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y34/INT_L.SL1END0->>IMUX_L25 INT_L_X8Y35/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[0]_i_3_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX13 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y34/CLBLM_L_B6 CLBLM_L_X8Y34/CLBLM_L_C INT_L_X8Y34/IMUX_L13 INT_L_X8Y34/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y34/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y34/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[0]_i_4_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX16 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y34/CLBLM_L_B3 CLBLM_L_X8Y34/CLBLM_M_AMUX INT_L_X8Y33/SR1END3 INT_L_X8Y34/IMUX_L16 INT_L_X8Y34/LOGIC_OUTS_L20 INT_L_X8Y34/SR1BEG3 INT_L_X8Y34/SR1END_N3_3 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y34/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y34/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[1]_i_7_n_0 - 
wires: CLBLM_L_X8Y34/CLBLM_IMUX17 CLBLM_L_X8Y34/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y34/CLBLM_L_AMUX CLBLM_L_X8Y34/CLBLM_M_B3 INT_L_X8Y34/FAN_ALT5 INT_L_X8Y34/FAN_BOUNCE5 INT_L_X8Y34/IMUX_L17 INT_L_X8Y34/LOGIC_OUTS_L16 
pips: CLBLM_L_X8Y34/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y34/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y34/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y34/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X8Y34/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w19[2]_i_2_n_0 - 
wires: CLBLM_L_X10Y34/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y34/CLBLM_M_A CLBLM_L_X10Y34/CLBLM_WR1END1 CLBLM_L_X8Y33/CLBLM_IMUX10 CLBLM_L_X8Y33/CLBLM_IMUX25 CLBLM_L_X8Y33/CLBLM_L_A4 CLBLM_L_X8Y33/CLBLM_L_B5 DSP_R_X9Y30/DSP_WR1END1_4 INT_INTERFACE_R_X9Y34/INT_INTERFACE_WR1END1 INT_L_X10Y34/LOGIC_OUTS_L12 INT_L_X10Y34/WR1BEG1 INT_L_X8Y33/IMUX_L10 INT_L_X8Y33/IMUX_L25 INT_L_X8Y33/SW2END0 INT_R_X9Y33/SW2A0 INT_R_X9Y34/SW2BEG0 INT_R_X9Y34/WR1END1 VBRK_X29Y36/VBRK_WR1END1 
pips: CLBLM_L_X10Y34/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y34/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X8Y33/INT_L.SW2END0->>IMUX_L10 INT_L_X8Y33/INT_L.SW2END0->>IMUX_L25 INT_R_X9Y34/INT_R.WR1END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w19[2]_i_4_n_0 - 
wires: CLBLM_L_X8Y33/CLBLM_IMUX0 CLBLM_L_X8Y33/CLBLM_IMUX16 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y33/CLBLM_L_A3 CLBLM_L_X8Y33/CLBLM_L_B3 CLBLM_L_X8Y33/CLBLM_M_C CLBLM_L_X8Y33/CLBLM_M_CMUX INT_L_X8Y33/IMUX_L0 INT_L_X8Y33/IMUX_L16 INT_L_X8Y33/LOGIC_OUTS_L22 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y33/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y33/INT_L.LOGIC_OUTS_L22->>IMUX_L0 INT_L_X8Y33/INT_L.LOGIC_OUTS_L22->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w19[2]_i_6_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y32/CLBLM_M_C CLBLM_L_X8Y33/CLBLM_IMUX26 CLBLM_L_X8Y33/CLBLM_IMUX9 CLBLM_L_X8Y33/CLBLM_L_A5 CLBLM_L_X8Y33/CLBLM_L_B4 INT_L_X8Y32/LOGIC_OUTS_L14 INT_L_X8Y32/NL1BEG1 INT_L_X8Y33/IMUX_L26 INT_L_X8Y33/IMUX_L9 INT_L_X8Y33/NL1END1 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y32/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X8Y33/INT_L.NL1END1->>IMUX_L26 INT_L_X8Y33/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w19[2]_i_7_n_0 - 
wires: CLBLM_L_X8Y33/CLBLM_IMUX5 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y33/CLBLM_L_A6 CLBLM_L_X8Y33/CLBLM_L_C INT_L_X8Y33/IMUX_L5 INT_L_X8Y33/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y33/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y33/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[1]_i_3_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_ER1BEG1 CLBLM_L_X10Y33/CLBLM_IMUX11 CLBLM_L_X10Y33/CLBLM_M_A4 CLBLM_L_X8Y33/CLBLM_ER1BEG1 CLBLM_L_X8Y33/CLBLM_IMUX20 CLBLM_L_X8Y33/CLBLM_L_C2 CLBLM_R_X7Y33/CLBLM_ER1BEG1 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y33/CLBLM_L_A DSP_R_X9Y30/DSP_ER1BEG1_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_ER1BEG1 INT_L_X10Y33/ER1END1 INT_L_X10Y33/IMUX_L11 INT_L_X8Y33/EL1BEG0 INT_L_X8Y33/ER1END1 INT_L_X8Y33/IMUX_L20 INT_R_X7Y33/ER1BEG1 INT_R_X7Y33/LOGIC_OUTS8 INT_R_X9Y32/EL1END_S3_0 INT_R_X9Y33/EL1END0 INT_R_X9Y33/ER1BEG1 VBRK_X29Y35/VBRK_ER1BEG1 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y33/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y33/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y33/INT_L.ER1END1->>IMUX_L11 INT_L_X8Y33/INT_L.ER1END1->>EL1BEG0 INT_L_X8Y33/INT_L.ER1END1->>IMUX_L20 INT_R_X7Y33/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X9Y33/INT_R.EL1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w20[1]_i_2_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX1 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y33/CLBLM_L_D CLBLM_L_X10Y33/CLBLM_M_A3 INT_L_X10Y33/IMUX_L1 INT_L_X10Y33/LOGIC_OUTS_L11 INT_L_X10Y33/SR1BEG_S0 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y33/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y33/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X10Y33/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w20[0]_i_2_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_IMUX8 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y33/CLBLM_M_A5 CLBLM_L_X10Y33/CLBLM_M_C CLBLM_L_X10Y33/CLBLM_M_CMUX INT_L_X10Y33/IMUX_L8 INT_L_X10Y33/LOGIC_OUTS_L22 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y33/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[0]_i_3_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_EE2A3 CLBLM_L_X10Y33/CLBLM_IMUX7 CLBLM_L_X10Y33/CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y33/CLBLM_L_BMUX DSP_R_X9Y30/DSP_EE2A3_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EE2A3 INT_L_X10Y33/EE2END3 INT_L_X10Y33/IMUX_L7 INT_L_X8Y33/EE2BEG3 INT_L_X8Y33/LOGIC_OUTS_L17 INT_R_X9Y33/EE2A3 VBRK_X29Y35/VBRK_EE2A3 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y33/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y33/INT_L.EE2END3->>IMUX_L7 INT_L_X8Y33/INT_L.LOGIC_OUTS_L17->>EE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[0]_i_4_n_0 - 
wires: CLBLM_L_X10Y32/CLBLM_SW2A3 CLBLM_L_X10Y33/CLBLM_ER1BEG0 CLBLM_L_X10Y33/CLBLM_IMUX32 CLBLM_L_X10Y33/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y33/CLBLM_M_C1 CLBLM_L_X10Y33/CLBLM_M_D DSP_R_X9Y30/DSP_ER1BEG0_3 DSP_R_X9Y30/DSP_SW2A3_2 INT_INTERFACE_R_X9Y32/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_ER1BEG0 INT_L_X10Y32/SW2A3 INT_L_X10Y33/ER1END0 INT_L_X10Y33/IMUX_L32 INT_L_X10Y33/LOGIC_OUTS_L15 INT_L_X10Y33/SW2BEG3 INT_R_X9Y32/ER1BEG_S0 INT_R_X9Y32/SW2END3 INT_R_X9Y33/ER1BEG0 INT_R_X9Y33/SW2END_N0_3 VBRK_X29Y34/VBRK_SW2A3 VBRK_X29Y35/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y33/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y33/INT_L.ER1END0->>IMUX_L32 INT_L_X10Y33/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X9Y32/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[1]_i_4_n_0 - 
wires: CLBLM_L_X10Y33/CLBLM_EL1BEG1 CLBLM_L_X10Y33/CLBLM_IMUX2 CLBLM_L_X10Y33/CLBLM_M_A2 CLBLM_L_X8Y33/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y33/CLBLM_L_B DSP_R_X9Y30/DSP_EL1BEG1_3 INT_INTERFACE_R_X9Y33/INT_INTERFACE_EL1BEG1 INT_L_X10Y33/EL1END1 INT_L_X10Y33/IMUX_L2 INT_L_X8Y33/ER1BEG2 INT_L_X8Y33/LOGIC_OUTS_L9 INT_R_X9Y33/EL1BEG1 INT_R_X9Y33/ER1END2 VBRK_X29Y35/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y33/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y33/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y33/INT_L.EL1END1->>IMUX_L2 INT_L_X8Y33/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X9Y33/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[1]_i_5_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_IMUX10 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y33/CLBLM_L_A4 CLBLM_R_X7Y33/CLBLM_M_D INT_R_X7Y33/IMUX10 INT_R_X7Y33/LOGIC_OUTS15 INT_R_X7Y33/SR1BEG_S0 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y33/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X7Y33/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[1]_i_6_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_IMUX43 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y33/CLBLM_M_B CLBLM_R_X7Y33/CLBLM_M_D6 INT_R_X7Y33/IMUX43 INT_R_X7Y33/LOGIC_OUTS13 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y33/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[1]_i_7_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_IMUX44 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y33/CLBLM_M_C CLBLM_R_X7Y33/CLBLM_M_D4 INT_R_X7Y33/IMUX44 INT_R_X7Y33/LOGIC_OUTS14 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y33/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y33/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[2]_i_5_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_IMUX18 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y33/CLBLM_L_B CLBLM_R_X7Y33/CLBLM_M_B2 CLBLM_R_X7Y34/CLBLM_IMUX19 CLBLM_R_X7Y34/CLBLM_IMUX3 CLBLM_R_X7Y34/CLBLM_L_A2 CLBLM_R_X7Y34/CLBLM_L_B2 INT_R_X7Y33/IMUX18 INT_R_X7Y33/LOGIC_OUTS9 INT_R_X7Y33/NR1BEG1 INT_R_X7Y34/IMUX19 INT_R_X7Y34/IMUX3 INT_R_X7Y34/NR1END1 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y33/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X7Y33/INT_R.LOGIC_OUTS9->>IMUX18 INT_R_X7Y33/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X7Y34/INT_R.NR1END1->>IMUX19 INT_R_X7Y34/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w20[2]_i_3_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_IMUX32 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y33/CLBLM_M_A CLBLM_R_X7Y33/CLBLM_M_C1 CLBLM_R_X7Y34/CLBLM_IMUX10 CLBLM_R_X7Y34/CLBLM_IMUX26 CLBLM_R_X7Y34/CLBLM_L_A4 CLBLM_R_X7Y34/CLBLM_L_B4 INT_R_X7Y33/IMUX32 INT_R_X7Y33/LOGIC_OUTS12 INT_R_X7Y33/NN2BEG0 INT_R_X7Y34/IMUX10 INT_R_X7Y34/IMUX26 INT_R_X7Y34/NN2A0 INT_R_X7Y34/NN2END_S2_0 INT_R_X7Y34/SR1BEG_S0 INT_R_X7Y35/NN2END0 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y33/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X7Y33/INT_R.LOGIC_OUTS12->>IMUX32 INT_R_X7Y33/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X7Y34/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X7Y34/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y34/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w20[2]_i_2_n_0 - 
wires: CLBLM_R_X7Y34/CLBLM_IMUX13 CLBLM_R_X7Y34/CLBLM_IMUX5 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y34/CLBLM_L_A6 CLBLM_R_X7Y34/CLBLM_L_B6 CLBLM_R_X7Y34/CLBLM_L_C INT_R_X7Y34/IMUX13 INT_R_X7Y34/IMUX5 INT_R_X7Y34/LOGIC_OUTS10 
pips: CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y34/INT_R.LOGIC_OUTS10->>IMUX13 INT_R_X7Y34/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w20[2]_i_4_n_0 - 
wires: CLBLM_R_X7Y34/CLBLM_IMUX14 CLBLM_R_X7Y34/CLBLM_IMUX6 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y34/CLBLM_L_A1 CLBLM_R_X7Y34/CLBLM_L_B1 CLBLM_R_X7Y34/CLBLM_L_D INT_R_X7Y34/IMUX14 INT_R_X7Y34/IMUX6 INT_R_X7Y34/LOGIC_OUTS11 
pips: CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y34/INT_R.LOGIC_OUTS11->>IMUX14 INT_R_X7Y34/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w20[2]_i_6_n_0 - 
wires: CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y33/CLBLM_L_C CLBLM_R_X7Y34/CLBLM_IMUX25 CLBLM_R_X7Y34/CLBLM_IMUX9 CLBLM_R_X7Y34/CLBLM_L_A5 CLBLM_R_X7Y34/CLBLM_L_B5 INT_R_X7Y33/BYP_ALT3 INT_R_X7Y33/BYP_BOUNCE3 INT_R_X7Y33/LOGIC_OUTS10 INT_R_X7Y34/BYP_BOUNCE_N3_3 INT_R_X7Y34/IMUX25 INT_R_X7Y34/IMUX9 
pips: CLBLM_R_X7Y33/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X7Y33/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y33/INT_R.LOGIC_OUTS10->>BYP_ALT3 INT_R_X7Y34/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X7Y34/INT_R.BYP_BOUNCE_N3_3->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w20[2]_i_7_n_0 - 
wires: CLBLM_R_X7Y34/CLBLM_IMUX0 CLBLM_R_X7Y34/CLBLM_IMUX16 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y34/CLBLM_L_A3 CLBLM_R_X7Y34/CLBLM_L_B3 CLBLM_R_X7Y34/CLBLM_M_A INT_R_X7Y34/IMUX0 INT_R_X7Y34/IMUX16 INT_R_X7Y34/LOGIC_OUTS12 
pips: CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y34/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X7Y34/INT_R.LOGIC_OUTS12->>IMUX0 INT_R_X7Y34/INT_R.LOGIC_OUTS12->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w20[2]_i_8_n_0 - 
wires: CLBLM_R_X7Y34/CLBLM_IMUX11 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y34/CLBLM_M_A4 CLBLM_R_X7Y34/CLBLM_M_B INT_R_X7Y34/IMUX11 INT_R_X7Y34/LOGIC_OUTS13 
pips: CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y34/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y34/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w20[2]_i_9_n_0 - 
wires: CLBLM_R_X7Y34/CLBLM_IMUX12 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y34/CLBLM_M_B6 CLBLM_R_X7Y34/CLBLM_M_C INT_R_X7Y34/IMUX12 INT_R_X7Y34/LOGIC_OUTS14 
pips: CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y34/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y34/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w22[0]_i_2_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX15 CLBLM_R_X7Y32/CLBLM_IMUX7 CLBLM_R_X7Y32/CLBLM_M_A1 CLBLM_R_X7Y32/CLBLM_M_B1 CLBLM_R_X7Y34/CLBLM_IMUX15 CLBLM_R_X7Y34/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y34/CLBLM_M_B1 CLBLM_R_X7Y34/CLBLM_M_D INT_R_X7Y32/IMUX15 INT_R_X7Y32/IMUX7 INT_R_X7Y32/SS2END3 INT_R_X7Y33/SS2A3 INT_R_X7Y33/SS2END_N0_3 INT_R_X7Y34/IMUX15 INT_R_X7Y34/LOGIC_OUTS15 INT_R_X7Y34/SS2BEG3 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y34/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y32/INT_R.SS2END3->>IMUX15 INT_R_X7Y32/INT_R.SS2END3->>IMUX7 INT_R_X7Y34/INT_R.LOGIC_OUTS15->>IMUX15 INT_R_X7Y34/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w22[0]_i_5_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX11 CLBLM_R_X7Y32/CLBLM_IMUX27 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y32/CLBLM_M_A4 CLBLM_R_X7Y32/CLBLM_M_B4 CLBLM_R_X7Y32/CLBLM_M_D CLBLM_R_X7Y32/CLBLM_M_DMUX CLBLM_R_X7Y34/CLBLM_IMUX29 CLBLM_R_X7Y34/CLBLM_M_C2 INT_R_X7Y32/IMUX11 INT_R_X7Y32/IMUX27 INT_R_X7Y32/LOGIC_OUTS15 INT_R_X7Y32/LOGIC_OUTS23 INT_R_X7Y32/NN2BEG3 INT_R_X7Y33/NN2A3 INT_R_X7Y34/IMUX29 INT_R_X7Y34/NN2END3 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y34/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X7Y32/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X7Y32/INT_R.LOGIC_OUTS23->>IMUX11 INT_R_X7Y32/INT_R.LOGIC_OUTS23->>IMUX27 INT_R_X7Y34/INT_R.NN2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w22[0]_i_3_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX12 CLBLM_R_X7Y32/CLBLM_IMUX4 CLBLM_R_X7Y32/CLBLM_M_A6 CLBLM_R_X7Y32/CLBLM_M_B6 CLBLM_R_X7Y33/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y33/CLBLM_M_AMUX INT_R_X7Y32/IMUX12 INT_R_X7Y32/IMUX4 INT_R_X7Y32/SL1END2 INT_R_X7Y33/LOGIC_OUTS20 INT_R_X7Y33/SL1BEG2 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y33/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X7Y32/INT_R.SL1END2->>IMUX12 INT_R_X7Y32/INT_R.SL1END2->>IMUX4 INT_R_X7Y33/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[0]_i_4_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX24 CLBLM_R_X7Y32/CLBLM_IMUX8 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y32/CLBLM_M_A5 CLBLM_R_X7Y32/CLBLM_M_B5 CLBLM_R_X7Y32/CLBLM_M_C CLBLM_R_X7Y32/CLBLM_M_CMUX INT_R_X7Y32/IMUX24 INT_R_X7Y32/IMUX8 INT_R_X7Y32/LOGIC_OUTS22 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y32/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X7Y32/INT_R.LOGIC_OUTS22->>IMUX24 INT_R_X7Y32/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[0]_i_6_n_0 - 
wires: CLBLM_R_X7Y31/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y31/CLBLM_M_B CLBLM_R_X7Y32/CLBLM_IMUX18 CLBLM_R_X7Y32/CLBLM_IMUX2 CLBLM_R_X7Y32/CLBLM_M_A2 CLBLM_R_X7Y32/CLBLM_M_B2 INT_R_X7Y31/LOGIC_OUTS13 INT_R_X7Y31/NR1BEG1 INT_R_X7Y32/IMUX18 INT_R_X7Y32/IMUX2 INT_R_X7Y32/NR1END1 
pips: CLBLM_R_X7Y31/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X7Y31/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X7Y32/INT_R.NR1END1->>IMUX18 INT_R_X7Y32/INT_R.NR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[0]_i_7_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX1 CLBLM_R_X7Y32/CLBLM_IMUX17 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y32/CLBLM_L_A CLBLM_R_X7Y32/CLBLM_M_A3 CLBLM_R_X7Y32/CLBLM_M_B3 INT_R_X7Y32/IMUX1 INT_R_X7Y32/IMUX17 INT_R_X7Y32/LOGIC_OUTS8 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y32/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y32/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X7Y32/INT_R.LOGIC_OUTS8->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[0]_i_10_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y32/CLBLM_M_A CLBLM_L_X8Y32/CLBLM_WR1END1 CLBLM_R_X7Y32/CLBLM_IMUX41 CLBLM_R_X7Y32/CLBLM_L_D1 CLBLM_R_X7Y32/CLBLM_WR1END1 INT_L_X8Y32/LOGIC_OUTS_L12 INT_L_X8Y32/WR1BEG1 INT_R_X7Y32/IMUX41 INT_R_X7Y32/WR1END1 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y32/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y32/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w22[1]_i_3_n_0 - 
wires: CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y31/CLBLM_L_AMUX CLBLM_L_X8Y32/CLBLM_IMUX0 CLBLM_L_X8Y32/CLBLM_IMUX16 CLBLM_L_X8Y32/CLBLM_IMUX8 CLBLM_L_X8Y32/CLBLM_L_A3 CLBLM_L_X8Y32/CLBLM_L_B3 CLBLM_L_X8Y32/CLBLM_M_A5 INT_L_X8Y31/LOGIC_OUTS_L16 INT_L_X8Y31/NR1BEG2 INT_L_X8Y32/FAN_ALT7 INT_L_X8Y32/FAN_BOUNCE7 INT_L_X8Y32/IMUX_L0 INT_L_X8Y32/IMUX_L16 INT_L_X8Y32/IMUX_L8 INT_L_X8Y32/NR1END2 
pips: CLBLM_L_X8Y31/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y31/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X8Y32/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y32/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X8Y32/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X8Y32/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X8Y32/INT_L.NR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w22[0]_i_8_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX6 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y32/CLBLM_L_A1 CLBLM_R_X7Y32/CLBLM_L_D INT_R_X7Y32/IMUX6 INT_R_X7Y32/LOGIC_OUTS11 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y32/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y32/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w22[0]_i_9_n_0 - 
wires: CLBLM_R_X7Y32/CLBLM_IMUX42 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y32/CLBLM_L_B CLBLM_R_X7Y32/CLBLM_L_D6 INT_R_X7Y32/IMUX42 INT_R_X7Y32/LOGIC_OUTS9 
pips: CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y32/INT_R.LOGIC_OUTS9->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w22[1]_i_5_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_EL1BEG1 CLBLM_L_X8Y32/CLBLM_IMUX10 CLBLM_L_X8Y32/CLBLM_IMUX26 CLBLM_L_X8Y32/CLBLM_L_A4 CLBLM_L_X8Y32/CLBLM_L_B4 CLBLM_R_X7Y32/CLBLM_EL1BEG1 CLBLM_R_X7Y32/CLBLM_IMUX13 CLBLM_R_X7Y32/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y32/CLBLM_L_B6 CLBLM_R_X7Y32/CLBLM_L_C INT_L_X8Y32/EL1END1 INT_L_X8Y32/IMUX_L10 INT_L_X8Y32/IMUX_L26 INT_R_X7Y32/EL1BEG1 INT_R_X7Y32/IMUX13 INT_R_X7Y32/LOGIC_OUTS10 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y32/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y32/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y32/INT_L.EL1END1->>IMUX_L10 INT_L_X8Y32/INT_L.EL1END1->>IMUX_L26 INT_R_X7Y32/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X7Y32/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w22[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_IMUX13 CLBLM_L_X8Y32/CLBLM_IMUX5 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y32/CLBLM_L_A6 CLBLM_L_X8Y32/CLBLM_L_B6 CLBLM_L_X8Y32/CLBLM_L_C INT_L_X8Y32/IMUX_L13 INT_L_X8Y32/IMUX_L5 INT_L_X8Y32/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y32/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y32/INT_L.LOGIC_OUTS_L10->>IMUX_L13 INT_L_X8Y32/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[1]_i_4_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_IMUX14 CLBLM_L_X8Y32/CLBLM_IMUX6 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y32/CLBLM_L_A1 CLBLM_L_X8Y32/CLBLM_L_B1 CLBLM_L_X8Y32/CLBLM_L_D INT_L_X8Y32/IMUX_L14 INT_L_X8Y32/IMUX_L6 INT_L_X8Y32/LOGIC_OUTS_L11 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y32/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X8Y32/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[1]_i_6_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_IMUX25 CLBLM_L_X8Y32/CLBLM_IMUX9 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y32/CLBLM_L_A5 CLBLM_L_X8Y32/CLBLM_L_B5 CLBLM_L_X8Y32/CLBLM_M_D INT_L_X8Y32/IMUX_L25 INT_L_X8Y32/IMUX_L9 INT_L_X8Y32/LOGIC_OUTS_L15 INT_L_X8Y32/SR1BEG_S0 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y32/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y32/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X8Y32/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X8Y32/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[1]_i_7_n_0 - 
wires: CLBLM_L_X8Y32/CLBLM_IMUX19 CLBLM_L_X8Y32/CLBLM_IMUX3 CLBLM_L_X8Y32/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y32/CLBLM_L_A2 CLBLM_L_X8Y32/CLBLM_L_B2 CLBLM_L_X8Y32/CLBLM_M_B INT_L_X8Y32/IMUX_L19 INT_L_X8Y32/IMUX_L3 INT_L_X8Y32/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y32/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y32/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X8Y32/INT_L.LOGIC_OUTS_L13->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w22[1]_i_8_n_0 - 
wires: CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y31/CLBLM_M_A CLBLM_L_X8Y32/CLBLM_IMUX17 CLBLM_L_X8Y32/CLBLM_M_B3 INT_L_X8Y31/LOGIC_OUTS_L12 INT_L_X8Y31/NR1BEG0 INT_L_X8Y32/IMUX_L17 INT_L_X8Y32/NR1END0 
pips: CLBLM_L_X8Y31/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y32/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X8Y31/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y32/INT_L.NR1END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w22[1]_i_9_n_0 - 
wires: CLBLM_L_X8Y31/CLBLM_IMUX11 CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y31/CLBLM_M_A4 CLBLM_L_X8Y31/CLBLM_M_B INT_L_X8Y31/IMUX_L11 INT_L_X8Y31/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y31/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w23[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX24 CLBLM_L_X8Y30/CLBLM_IMUX7 CLBLM_L_X8Y30/CLBLM_M_A1 CLBLM_L_X8Y30/CLBLM_M_B5 CLBLM_L_X8Y30/CLBLM_SE2A0 CLBLM_L_X8Y30/CLBLM_WW2A3 CLBLM_L_X8Y31/CLBLM_IMUX4 CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y31/CLBLM_M_A6 CLBLM_L_X8Y31/CLBLM_M_C CLBLM_R_X7Y30/CLBLM_SE2A0 CLBLM_R_X7Y30/CLBLM_WW2A3 INT_L_X6Y30/ER1BEG_S0 INT_L_X6Y30/WW2END3 INT_L_X6Y31/ER1BEG0 INT_L_X6Y31/WW2END_N0_3 INT_L_X8Y30/IMUX_L24 INT_L_X8Y30/IMUX_L7 INT_L_X8Y30/SE2END0 INT_L_X8Y30/SR1END3 INT_L_X8Y30/WW2BEG3 INT_L_X8Y31/IMUX_L4 INT_L_X8Y31/LOGIC_OUTS_L14 INT_L_X8Y31/SR1BEG3 INT_L_X8Y31/SR1END_N3_3 INT_R_X7Y30/SE2A0 INT_R_X7Y30/WW2A3 INT_R_X7Y31/ER1END0 INT_R_X7Y31/SE2BEG0 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y31/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X6Y30/INT_L.WW2END3->>ER1BEG_S0 INT_L_X8Y30/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y30/INT_L.SR1END3->>IMUX_L7 INT_L_X8Y30/INT_L.SR1END3->>WW2BEG3 INT_L_X8Y31/INT_L.LOGIC_OUTS_L14->>IMUX_L4 INT_L_X8Y31/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X7Y31/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w23[1]_i_5_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX18 CLBLM_L_X8Y30/CLBLM_IMUX8 CLBLM_L_X8Y30/CLBLM_M_A5 CLBLM_L_X8Y30/CLBLM_M_B2 CLBLM_L_X8Y31/CLBLM_IMUX27 CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y31/CLBLM_M_B4 CLBLM_L_X8Y31/CLBLM_M_D INT_L_X8Y29/NR1BEG3 INT_L_X8Y29/SS2END3 INT_L_X8Y30/FAN_ALT1 INT_L_X8Y30/FAN_BOUNCE1 INT_L_X8Y30/IMUX_L18 INT_L_X8Y30/IMUX_L8 INT_L_X8Y30/NL1BEG2 INT_L_X8Y30/NR1END3 INT_L_X8Y30/SS2A3 INT_L_X8Y30/SS2END_N0_3 INT_L_X8Y31/IMUX_L27 INT_L_X8Y31/LOGIC_OUTS_L15 INT_L_X8Y31/NL1END2 INT_L_X8Y31/SS2BEG3 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y31/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y31/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y29/INT_L.SS2END3->>NR1BEG3 INT_L_X8Y30/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y30/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y30/INT_L.NR1END3->>FAN_ALT1 INT_L_X8Y30/INT_L.NR1END3->>NL1BEG2 INT_L_X8Y30/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X8Y31/INT_L.LOGIC_OUTS_L15->>SS2BEG3 INT_L_X8Y31/INT_L.NL1END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w23[1]_i_3_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX1 CLBLM_L_X8Y30/CLBLM_IMUX17 CLBLM_L_X8Y30/CLBLM_M_A3 CLBLM_L_X8Y30/CLBLM_M_B3 CLBLM_L_X8Y31/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y31/CLBLM_L_A INT_L_X8Y30/IMUX_L1 INT_L_X8Y30/IMUX_L17 INT_L_X8Y30/SL1END0 INT_L_X8Y31/LOGIC_OUTS_L8 INT_L_X8Y31/SL1BEG0 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y31/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y30/INT_L.SL1END0->>IMUX_L1 INT_L_X8Y30/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y31/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w23[1]_i_4_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX12 CLBLM_L_X8Y30/CLBLM_IMUX4 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y30/CLBLM_M_A6 CLBLM_L_X8Y30/CLBLM_M_B6 CLBLM_L_X8Y30/CLBLM_M_C INT_L_X8Y30/IMUX_L12 INT_L_X8Y30/IMUX_L4 INT_L_X8Y30/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y30/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y30/INT_L.LOGIC_OUTS_L14->>IMUX_L12 INT_L_X8Y30/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w23[1]_i_6_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_IMUX11 CLBLM_L_X8Y30/CLBLM_IMUX27 CLBLM_L_X8Y30/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y30/CLBLM_M_A4 CLBLM_L_X8Y30/CLBLM_M_B4 CLBLM_L_X8Y30/CLBLM_M_D CLBLM_L_X8Y30/CLBLM_M_DMUX INT_L_X8Y30/IMUX_L11 INT_L_X8Y30/IMUX_L27 INT_L_X8Y30/LOGIC_OUTS_L23 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y30/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X8Y30/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y30/INT_L.LOGIC_OUTS_L23->>IMUX_L11 INT_L_X8Y30/INT_L.LOGIC_OUTS_L23->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w23[1]_i_7_n_0 - 
wires: CLBLM_L_X8Y30/CLBLM_ER1BEG0 CLBLM_L_X8Y30/CLBLM_IMUX15 CLBLM_L_X8Y30/CLBLM_IMUX2 CLBLM_L_X8Y30/CLBLM_M_A2 CLBLM_L_X8Y30/CLBLM_M_B1 CLBLM_L_X8Y31/CLBLM_NE2A3 CLBLM_R_X7Y30/CLBLM_ER1BEG0 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y30/CLBLM_M_D CLBLM_R_X7Y31/CLBLM_NE2A3 INT_L_X8Y30/ER1END0 INT_L_X8Y30/IMUX_L15 INT_L_X8Y30/IMUX_L2 INT_L_X8Y30/SL1END3 INT_L_X8Y31/NE2END3 INT_L_X8Y31/SL1BEG3 INT_R_X7Y29/ER1BEG_S0 INT_R_X7Y29/SL1END3 INT_R_X7Y30/ER1BEG0 INT_R_X7Y30/LOGIC_OUTS15 INT_R_X7Y30/NE2BEG3 INT_R_X7Y30/SL1BEG3 INT_R_X7Y31/NE2A3 
pips: CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y30/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y30/INT_L.ER1END0->>IMUX_L2 INT_L_X8Y30/INT_L.SL1END3->>IMUX_L15 INT_L_X8Y31/INT_L.NE2END3->>SL1BEG3 INT_R_X7Y29/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y30/INT_R.LOGIC_OUTS15->>NE2BEG3 INT_R_X7Y30/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w23[1]_i_8_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX44 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y30/CLBLM_M_A CLBLM_R_X7Y30/CLBLM_M_AMUX CLBLM_R_X7Y30/CLBLM_M_D4 INT_R_X7Y30/IMUX44 INT_R_X7Y30/LOGIC_OUTS20 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X7Y30/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w23[1]_i_9_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX43 CLBLM_R_X7Y30/CLBLM_M_D6 CLBLM_R_X7Y31/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y31/CLBLM_M_A INT_L_X6Y30/ER1BEG1 INT_L_X6Y30/SW2END0 INT_R_X7Y30/ER1END1 INT_R_X7Y30/IMUX43 INT_R_X7Y30/SW2A0 INT_R_X7Y31/LOGIC_OUTS12 INT_R_X7Y31/SW2BEG0 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y31/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X6Y30/INT_L.SW2END0->>ER1BEG1 INT_R_X7Y30/INT_R.ER1END1->>IMUX43 INT_R_X7Y31/INT_R.LOGIC_OUTS12->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w25[0]_i_2_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX11 CLBLM_R_X7Y30/CLBLM_IMUX3 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y30/CLBLM_L_A2 CLBLM_R_X7Y30/CLBLM_M_A4 CLBLM_R_X7Y30/CLBLM_M_B INT_R_X7Y30/IMUX11 INT_R_X7Y30/IMUX3 INT_R_X7Y30/LOGIC_OUTS13 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y30/INT_R.LOGIC_OUTS13->>IMUX11 INT_R_X7Y30/INT_R.LOGIC_OUTS13->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w25[0]_i_3_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX10 CLBLM_R_X7Y30/CLBLM_L_A4 CLBLM_R_X7Y31/CLBLM_IMUX4 CLBLM_R_X7Y31/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y31/CLBLM_M_A6 CLBLM_R_X7Y31/CLBLM_M_C INT_R_X7Y30/IMUX10 INT_R_X7Y30/SR1BEG_S0 INT_R_X7Y30/SR1END3 INT_R_X7Y31/IMUX4 INT_R_X7Y31/LOGIC_OUTS14 INT_R_X7Y31/SR1BEG3 INT_R_X7Y31/SR1END_N3_3 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y31/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y31/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y30/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y30/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y31/INT_R.LOGIC_OUTS14->>IMUX4 INT_R_X7Y31/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w25[0]_i_4_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX9 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y30/CLBLM_L_A5 CLBLM_R_X7Y30/CLBLM_L_C CLBLM_R_X7Y30/CLBLM_L_CMUX INT_R_X7Y30/IMUX9 INT_R_X7Y30/LOGIC_OUTS18 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y30/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[0]_i_5_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX0 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y30/CLBLM_L_A3 CLBLM_R_X7Y30/CLBLM_M_C CLBLM_R_X7Y30/CLBLM_M_CMUX INT_R_X7Y30/IMUX0 INT_R_X7Y30/LOGIC_OUTS22 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y30/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X7Y30/INT_R.LOGIC_OUTS22->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[0]_i_6_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX6 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y30/CLBLM_L_A1 CLBLM_R_X7Y30/CLBLM_L_B CLBLM_R_X7Y30/CLBLM_L_BMUX INT_R_X7Y30/IMUX6 INT_R_X7Y30/LOGIC_OUTS17 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y30/INT_R.LOGIC_OUTS17->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[0]_i_7_n_0 - 
wires: CLBLM_R_X7Y30/CLBLM_IMUX14 CLBLM_R_X7Y30/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y30/CLBLM_L_B1 CLBLM_R_X7Y30/CLBLM_L_D INT_R_X7Y30/IMUX14 INT_R_X7Y30/LOGIC_OUTS11 
pips: CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y30/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X7Y30/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w25[1]_i_4_n_0 - 
wires: CLBLM_R_X7Y29/CLBLM_IMUX13 CLBLM_R_X7Y29/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y29/CLBLM_L_B6 CLBLM_R_X7Y29/CLBLM_L_C CLBLM_R_X7Y30/CLBLM_IMUX41 CLBLM_R_X7Y30/CLBLM_L_D1 INT_R_X7Y29/IMUX13 INT_R_X7Y29/LOGIC_OUTS10 INT_R_X7Y29/NL1BEG1 INT_R_X7Y30/IMUX41 INT_R_X7Y30/NL1END1 
pips: CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y30/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X7Y29/INT_R.LOGIC_OUTS10->>IMUX13 INT_R_X7Y29/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X7Y30/INT_R.NL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y29/CLBLM_IMUX10 CLBLM_R_X7Y29/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y29/CLBLM_L_A4 CLBLM_R_X7Y29/CLBLM_L_B INT_R_X7Y29/IMUX10 INT_R_X7Y29/LOGIC_OUTS9 
pips: CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y29/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y27/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y27/CLBLM_M_A CLBLM_R_X7Y29/CLBLM_IMUX0 CLBLM_R_X7Y29/CLBLM_L_A3 INT_R_X7Y27/LOGIC_OUTS12 INT_R_X7Y27/NN2BEG0 INT_R_X7Y28/NN2A0 INT_R_X7Y28/NN2END_S2_0 INT_R_X7Y29/IMUX0 INT_R_X7Y29/NN2END0 
pips: CLBLM_R_X7Y27/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y27/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X7Y29/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w25[1]_i_5_n_0 - 
wires: CLBLM_R_X7Y29/CLBLM_IMUX26 CLBLM_R_X7Y29/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y29/CLBLM_L_B4 CLBLM_R_X7Y29/CLBLM_L_D CLBLM_R_X7Y29/CLBLM_L_DMUX INT_R_X7Y29/IMUX26 INT_R_X7Y29/LOGIC_OUTS19 
pips: CLBLM_R_X7Y29/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X7Y29/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y29/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w25[1]_i_6_n_0 - 
wires: CLBLM_R_X7Y27/CLBLM_IMUX11 CLBLM_R_X7Y27/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y27/CLBLM_M_A4 CLBLM_R_X7Y27/CLBLM_M_B INT_R_X7Y27/IMUX11 INT_R_X7Y27/LOGIC_OUTS13 
pips: CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y27/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y27/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w26[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y27/CLBLM_IMUX12 CLBLM_R_X7Y27/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y27/CLBLM_M_B6 CLBLM_R_X7Y27/CLBLM_M_C CLBLM_R_X7Y28/CLBLM_IMUX1 CLBLM_R_X7Y28/CLBLM_M_A3 INT_R_X7Y27/IMUX12 INT_R_X7Y27/LOGIC_OUTS14 INT_R_X7Y27/NL1BEG1 INT_R_X7Y28/IMUX1 INT_R_X7Y28/NL1END1 
pips: CLBLM_R_X7Y27/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y27/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X7Y27/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X7Y27/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X7Y28/INT_R.NL1END1->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w26[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y28/CLBLM_IMUX11 CLBLM_R_X7Y28/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y28/CLBLM_M_A4 CLBLM_R_X7Y28/CLBLM_M_B INT_R_X7Y28/IMUX11 INT_R_X7Y28/LOGIC_OUTS13 
pips: CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y28/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y28/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w26[1]_i_4_n_0 - 
wires: CLBLM_R_X7Y28/CLBLM_IMUX4 CLBLM_R_X7Y28/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y28/CLBLM_M_A6 CLBLM_R_X7Y28/CLBLM_M_C INT_R_X7Y28/IMUX4 INT_R_X7Y28/LOGIC_OUTS14 
pips: CLBLM_R_X7Y28/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y28/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y28/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w26[2]_i_2_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_IMUX10 CLBLM_L_X10Y29/CLBLM_L_A4 CLBLM_L_X10Y31/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y31/CLBLM_L_A INT_L_X10Y29/IMUX_L10 INT_L_X10Y29/SS2END0 INT_L_X10Y30/SS2A0 INT_L_X10Y31/LOGIC_OUTS_L8 INT_L_X10Y31/SS2BEG0 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y31/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y29/INT_L.SS2END0->>IMUX_L10 INT_L_X10Y31/INT_L.LOGIC_OUTS_L8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w27[0]_i_2_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX5 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y30/CLBLM_L_A6 CLBLM_L_X10Y30/CLBLM_L_C CLBLM_L_X10Y31/CLBLM_IMUX9 CLBLM_L_X10Y31/CLBLM_L_A5 INT_L_X10Y30/IMUX_L5 INT_L_X10Y30/LOGIC_OUTS_L10 INT_L_X10Y30/NL1BEG1 INT_L_X10Y31/IMUX_L9 INT_L_X10Y31/NL1END1 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y30/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y31/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y30/INT_L.LOGIC_OUTS_L10->>IMUX_L5 INT_L_X10Y30/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X10Y31/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w27[0]_i_3_n_0 - 
wires: CLBLM_L_X10Y30/CLBLM_IMUX6 CLBLM_L_X10Y30/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y30/CLBLM_L_A1 CLBLM_L_X10Y30/CLBLM_L_D INT_L_X10Y30/IMUX_L6 INT_L_X10Y30/LOGIC_OUTS_L11 
pips: CLBLM_L_X10Y30/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y30/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y30/INT_L.LOGIC_OUTS_L11->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w27[1]_i_2_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX29 CLBLM_L_X10Y27/CLBLM_IMUX7 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y27/CLBLM_M_A1 CLBLM_L_X10Y27/CLBLM_M_C2 CLBLM_L_X10Y27/CLBLM_M_D INT_L_X10Y27/FAN_ALT3 INT_L_X10Y27/FAN_BOUNCE3 INT_L_X10Y27/IMUX_L29 INT_L_X10Y27/IMUX_L7 INT_L_X10Y27/LOGIC_OUTS_L15 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y27/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y27/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y27/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X10Y27/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X10Y27/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w28_i_2_n_0 - 
wires: CLBLM_L_X10Y28/CLBLM_IMUX6 CLBLM_L_X10Y28/CLBLM_L_A1 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y29/CLBLM_L_B INT_L_X10Y28/IMUX_L6 INT_L_X10Y28/SR1END2 INT_L_X10Y29/LOGIC_OUTS_L9 INT_L_X10Y29/SR1BEG2 
pips: CLBLM_L_X10Y28/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y29/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y28/INT_L.SR1END2->>IMUX_L6 INT_L_X10Y29/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w28_i_3_n_0 - 
wires: CLBLM_L_X10Y29/CLBLM_IMUX25 CLBLM_L_X10Y29/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y29/CLBLM_L_B5 CLBLM_L_X10Y29/CLBLM_L_C CLBLM_L_X10Y29/CLBLM_L_CMUX INT_L_X10Y29/IMUX_L25 INT_L_X10Y29/LOGIC_OUTS_L18 
pips: CLBLM_L_X10Y29/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y29/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y29/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y29/INT_L.LOGIC_OUTS_L18->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w29[0]_i_2_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX12 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y27/CLBLM_M_B6 CLBLM_L_X10Y27/CLBLM_M_C INT_L_X10Y27/IMUX_L12 INT_L_X10Y27/LOGIC_OUTS_L14 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y27/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y27/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w29[0]_i_3_n_0 - 
wires: CLBLM_L_X10Y27/CLBLM_IMUX18 CLBLM_L_X10Y27/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y27/CLBLM_L_D CLBLM_L_X10Y27/CLBLM_L_DMUX CLBLM_L_X10Y27/CLBLM_M_B2 INT_L_X10Y27/IMUX_L18 INT_L_X10Y27/LOGIC_OUTS_L19 
pips: CLBLM_L_X10Y27/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X10Y27/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y27/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w4[0]_i_2_n_0 - 
wires: CLBLL_R_X15Y28/CLBLL_IMUX12 CLBLL_R_X15Y28/CLBLL_LL_B6 CLBLL_R_X15Y28/CLBLL_LL_C CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS14 INT_R_X15Y28/IMUX12 INT_R_X15Y28/LOGIC_OUTS14 
pips: CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y28/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w5[0]_i_3_n_0 - 
wires: CLBLL_R_X15Y28/CLBLL_IMUX22 CLBLL_R_X15Y28/CLBLL_IMUX38 CLBLL_R_X15Y28/CLBLL_LL_C3 CLBLL_R_X15Y28/CLBLL_LL_D3 CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS17 CLBLL_R_X15Y28/CLBLL_L_B CLBLL_R_X15Y28/CLBLL_L_BMUX INT_R_X15Y28/IMUX22 INT_R_X15Y28/IMUX38 INT_R_X15Y28/LOGIC_OUTS17 
pips: CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X15Y28/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X15Y28/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X15Y28/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X15Y28/INT_R.LOGIC_OUTS17->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w5[0]_i_2_n_0 - 
wires: CLBLL_R_X15Y28/CLBLL_IMUX40 CLBLL_R_X15Y28/CLBLL_LL_CMUX CLBLL_R_X15Y28/CLBLL_LL_D1 CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS22 INT_R_X15Y28/IMUX40 INT_R_X15Y28/LOGIC_OUTS22 
pips: CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X15Y28/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X15Y28/INT_R.LOGIC_OUTS22->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w5[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX7 CLBLL_L_X14Y27/CLBLL_LL_A1 CLBLL_L_X14Y27/CLBLL_LL_D CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS15 INT_L_X14Y27/IMUX_L7 INT_L_X14Y27/LOGIC_OUTS_L15 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y27/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w6[0]_i_2_n_0 - 
wires: CLBLL_L_X14Y27/CLBLL_IMUX43 CLBLL_L_X14Y27/CLBLL_LL_B CLBLL_L_X14Y27/CLBLL_LL_D6 CLBLL_L_X14Y27/CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y28/CLBLL_IMUX9 CLBLL_R_X15Y28/CLBLL_L_A5 INT_L_X14Y27/EL1BEG0 INT_L_X14Y27/IMUX_L43 INT_L_X14Y27/LOGIC_OUTS_L13 INT_R_X15Y26/EL1END_S3_0 INT_R_X15Y27/EL1END0 INT_R_X15Y27/NR1BEG0 INT_R_X15Y28/IMUX9 INT_R_X15Y28/NR1END0 
pips: CLBLL_L_X14Y27/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X14Y27/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X14Y27/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X14Y27/INT_L.LOGIC_OUTS_L13->>IMUX_L43 INT_R_X15Y27/INT_R.EL1END0->>NR1BEG0 INT_R_X15Y28/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w6[0]_i_3_n_0 - 
wires: CLBLL_R_X15Y28/CLBLL_IMUX5 CLBLL_R_X15Y28/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y28/CLBLL_L_A6 CLBLL_R_X15Y28/CLBLL_L_C INT_R_X15Y28/IMUX5 INT_R_X15Y28/LOGIC_OUTS10 
pips: CLBLL_R_X15Y28/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X15Y28/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X15Y28/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w6[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_ER1BEG2 CLBLL_L_X14Y28/CLBLL_IMUX6 CLBLL_L_X14Y28/CLBLL_L_A1 CLBLL_L_X14Y29/CLBLL_IMUX10 CLBLL_L_X14Y29/CLBLL_IMUX25 CLBLL_L_X14Y29/CLBLL_L_A4 CLBLL_L_X14Y29/CLBLL_L_B5 CLBLL_L_X14Y29/CLBLL_NE2A1 CLBLL_R_X13Y28/CLBLL_ER1BEG2 CLBLL_R_X13Y28/CLBLL_LOGIC_OUTS9 CLBLL_R_X13Y28/CLBLL_L_B CLBLL_R_X13Y29/CLBLL_NE2A1 INT_L_X14Y28/ER1END2 INT_L_X14Y28/IMUX_L6 INT_L_X14Y29/IMUX_L10 INT_L_X14Y29/IMUX_L25 INT_L_X14Y29/NE2END1 INT_R_X13Y28/ER1BEG2 INT_R_X13Y28/LOGIC_OUTS9 INT_R_X13Y28/NE2BEG1 INT_R_X13Y29/NE2A1 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X13Y28/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y28/INT_L.ER1END2->>IMUX_L6 INT_L_X14Y29/INT_L.NE2END1->>IMUX_L10 INT_L_X14Y29/INT_L.NE2END1->>IMUX_L25 INT_R_X13Y28/INT_R.LOGIC_OUTS9->>ER1BEG2 INT_R_X13Y28/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w6[1]_i_3_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_IMUX10 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS9 CLBLL_L_X14Y28/CLBLL_L_A4 CLBLL_L_X14Y28/CLBLL_L_B INT_L_X14Y28/IMUX_L10 INT_L_X14Y28/LOGIC_OUTS_L9 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X14Y28/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w7[0]_i_2_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_IMUX14 CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y28/CLBLL_L_B1 CLBLL_L_X14Y28/CLBLL_L_D CLBLL_L_X14Y29/CLBLL_IMUX14 CLBLL_L_X14Y29/CLBLL_IMUX6 CLBLL_L_X14Y29/CLBLL_L_A1 CLBLL_L_X14Y29/CLBLL_L_B1 INT_L_X14Y28/IMUX_L14 INT_L_X14Y28/LOGIC_OUTS_L11 INT_L_X14Y28/NR1BEG3 INT_L_X14Y29/IMUX_L14 INT_L_X14Y29/IMUX_L6 INT_L_X14Y29/NR1END3 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X14Y28/INT_L.LOGIC_OUTS_L11->>IMUX_L14 INT_L_X14Y28/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X14Y29/INT_L.NR1END3->>IMUX_L14 INT_L_X14Y29/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

reg_layer_2_w7[0]_i_3_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y28/CLBLL_L_BMUX CLBLL_L_X14Y29/CLBLL_IMUX19 CLBLL_L_X14Y29/CLBLL_IMUX3 CLBLL_L_X14Y29/CLBLL_L_A2 CLBLL_L_X14Y29/CLBLL_L_B2 INT_L_X14Y28/LOGIC_OUTS_L17 INT_L_X14Y28/NL1BEG2 INT_L_X14Y29/IMUX_L19 INT_L_X14Y29/IMUX_L3 INT_L_X14Y29/NL1END2 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X14Y28/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X14Y29/INT_L.NL1END2->>IMUX_L19 INT_L_X14Y29/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w7[0]_i_4_n_0 - 
wires: CLBLL_L_X14Y28/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y28/CLBLL_L_C CLBLL_L_X14Y29/CLBLL_IMUX26 CLBLL_L_X14Y29/CLBLL_IMUX9 CLBLL_L_X14Y29/CLBLL_L_A5 CLBLL_L_X14Y29/CLBLL_L_B4 INT_L_X14Y28/LOGIC_OUTS_L10 INT_L_X14Y28/NL1BEG1 INT_L_X14Y29/IMUX_L26 INT_L_X14Y29/IMUX_L9 INT_L_X14Y29/NL1END1 
pips: CLBLL_L_X14Y28/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X14Y28/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X14Y29/INT_L.NL1END1->>IMUX_L26 INT_L_X14Y29/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w7[0]_i_5_n_0 - 
wires: CLBLL_L_X12Y31/CLBLL_LL_AMUX CLBLL_L_X12Y31/CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y29/CLBLL_EE2A2 CLBLL_L_X14Y29/CLBLL_IMUX0 CLBLL_L_X14Y29/CLBLL_IMUX16 CLBLL_L_X14Y29/CLBLL_L_A3 CLBLL_L_X14Y29/CLBLL_L_B3 CLBLL_R_X13Y29/CLBLL_EE2A2 INT_L_X12Y29/EE2BEG2 INT_L_X12Y29/SS2END2 INT_L_X12Y30/SS2A2 INT_L_X12Y31/LOGIC_OUTS_L20 INT_L_X12Y31/SS2BEG2 INT_L_X14Y29/EE2END2 INT_L_X14Y29/FAN_ALT7 INT_L_X14Y29/FAN_BOUNCE7 INT_L_X14Y29/IMUX_L0 INT_L_X14Y29/IMUX_L16 INT_R_X13Y29/EE2A2 
pips: CLBLL_L_X12Y31/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X12Y29/INT_L.SS2END2->>EE2BEG2 INT_L_X12Y31/INT_L.LOGIC_OUTS_L20->>SS2BEG2 INT_L_X14Y29/INT_L.EE2END2->>FAN_ALT7 INT_L_X14Y29/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X14Y29/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X14Y29/INT_L.FAN_BOUNCE7->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w7[0]_i_6_n_0 - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX13 CLBLL_L_X14Y29/CLBLL_IMUX5 CLBLL_L_X14Y29/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y29/CLBLL_L_A6 CLBLL_L_X14Y29/CLBLL_L_B6 CLBLL_L_X14Y29/CLBLL_L_C INT_L_X14Y29/IMUX_L13 INT_L_X14Y29/IMUX_L5 INT_L_X14Y29/LOGIC_OUTS_L10 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X14Y29/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y29/INT_L.LOGIC_OUTS_L10->>IMUX_L13 INT_L_X14Y29/INT_L.LOGIC_OUTS_L10->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w7[0]_i_7_n_0 - 
wires: CLBLL_L_X14Y29/CLBLL_IMUX23 CLBLL_L_X14Y29/CLBLL_L_C3 CLBLL_R_X15Y30/CLBLL_LL_D CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS15 INT_L_X14Y29/IMUX_L23 INT_L_X14Y29/SW2END3 INT_L_X14Y30/SW2END_N0_3 INT_R_X15Y29/SW2A3 INT_R_X15Y30/LOGIC_OUTS15 INT_R_X15Y30/SW2BEG3 
pips: CLBLL_L_X14Y29/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X15Y30/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y29/INT_L.SW2END3->>IMUX_L23 INT_R_X15Y30/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w8[1]_i_5_n_0 - 
wires: CLBLL_R_X15Y30/CLBLL_IMUX29 CLBLL_R_X15Y30/CLBLL_IMUX45 CLBLL_R_X15Y30/CLBLL_LL_C2 CLBLL_R_X15Y30/CLBLL_LL_D2 CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS16 CLBLL_R_X15Y30/CLBLL_L_A CLBLL_R_X15Y30/CLBLL_L_AMUX INT_R_X15Y30/IMUX29 INT_R_X15Y30/IMUX45 INT_R_X15Y30/LOGIC_OUTS16 
pips: CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X15Y30/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X15Y30/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X15Y30/INT_R.LOGIC_OUTS16->>IMUX29 INT_R_X15Y30/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w8[1]_i_2_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_LL_B CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y30/CLBLL_IMUX1 CLBLL_R_X15Y30/CLBLL_IMUX17 CLBLL_R_X15Y30/CLBLL_LL_A3 CLBLL_R_X15Y30/CLBLL_LL_B3 INT_L_X14Y30/EL1BEG0 INT_L_X14Y30/LOGIC_OUTS_L13 INT_R_X15Y29/EL1END_S3_0 INT_R_X15Y30/EL1END0 INT_R_X15Y30/IMUX1 INT_R_X15Y30/IMUX17 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X14Y30/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_R_X15Y30/INT_R.EL1END0->>IMUX1 INT_R_X15Y30/INT_R.EL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w8[1]_i_3_n_0 - 
wires: CLBLL_R_X15Y30/CLBLL_IMUX12 CLBLL_R_X15Y30/CLBLL_IMUX4 CLBLL_R_X15Y30/CLBLL_LL_A6 CLBLL_R_X15Y30/CLBLL_LL_B6 CLBLL_R_X15Y30/CLBLL_LL_C CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS14 INT_R_X15Y30/IMUX12 INT_R_X15Y30/IMUX4 INT_R_X15Y30/LOGIC_OUTS14 
pips: CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X15Y30/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X15Y30/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X15Y30/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

reg_layer_2_w8[1]_i_4_n_0 - 
wires: CLBLL_L_X14Y30/CLBLL_IMUX12 CLBLL_L_X14Y30/CLBLL_LL_B6 CLBLL_L_X14Y30/CLBLL_LL_C CLBLL_L_X14Y30/CLBLL_LOGIC_OUTS14 INT_L_X14Y30/IMUX_L12 INT_L_X14Y30/LOGIC_OUTS_L14 
pips: CLBLL_L_X14Y30/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X14Y30/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X14Y30/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w8[1]_i_6_n_0 - 
wires: CLBLL_R_X15Y30/CLBLL_IMUX22 CLBLL_R_X15Y30/CLBLL_LL_C3 CLBLL_R_X15Y30/CLBLL_LOGIC_OUTS17 CLBLL_R_X15Y30/CLBLL_L_B CLBLL_R_X15Y30/CLBLL_L_BMUX INT_R_X15Y30/IMUX22 INT_R_X15Y30/LOGIC_OUTS17 
pips: CLBLL_R_X15Y30/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X15Y30/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X15Y30/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X15Y30/INT_R.LOGIC_OUTS17->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w9[1]_i_8_n_0 - 
wires: CLBLL_R_X15Y31/CLBLL_IMUX10 CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS9 CLBLL_R_X15Y31/CLBLL_L_A4 CLBLL_R_X15Y31/CLBLL_L_B INT_R_X15Y31/IMUX10 INT_R_X15Y31/LOGIC_OUTS9 
pips: CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X15Y31/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X15Y31/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

reg_layer_2_w9[1]_i_9_n_0 - 
wires: CLBLL_R_X15Y31/CLBLL_IMUX13 CLBLL_R_X15Y31/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y31/CLBLL_L_B6 CLBLL_R_X15Y31/CLBLL_L_C INT_R_X15Y31/IMUX13 INT_R_X15Y31/LOGIC_OUTS10 
pips: CLBLL_R_X15Y31/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X15Y31/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X15Y31/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rla_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rla_i_2_n_0 - 
wires: CLBLL_L_X14Y18/CLBLL_WL1END3 CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS8 CLBLL_L_X14Y19/CLBLL_L_A CLBLL_R_X13Y18/CLBLL_WL1END3 CLBLL_R_X13Y19/CLBLL_IMUX6 CLBLL_R_X13Y19/CLBLL_L_A1 INT_L_X14Y18/WL1BEG3 INT_L_X14Y19/LOGIC_OUTS_L8 INT_L_X14Y19/WL1BEG_N3 INT_R_X13Y18/WL1END3 INT_R_X13Y19/IMUX6 INT_R_X13Y19/NL1BEG_N3 INT_R_X13Y19/WL1END_N1_3 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X14Y19/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X13Y19/INT_R.NL1BEG_N3->>IMUX6 INT_R_X13Y19/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rlb_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rlb_i_2_n_0 - 
wires: CLBLL_L_X14Y18/CLBLL_IMUX7 CLBLL_L_X14Y18/CLBLL_LL_A1 CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y19/CLBLL_L_C INT_L_X14Y18/IMUX_L7 INT_L_X14Y18/SR1END3 INT_L_X14Y19/LOGIC_OUTS_L10 INT_L_X14Y19/SR1BEG3 INT_L_X14Y19/SR1END_N3_3 
pips: CLBLL_L_X14Y18/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X14Y19/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y18/INT_L.SR1END3->>IMUX_L7 INT_L_X14Y19/INT_L.LOGIC_OUTS_L10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[11]_i_1_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_BYP1 CLBLL_L_X14Y21/CLBLL_LL_AX CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y21/CLBLL_L_AMUX INT_L_X14Y21/BYP_ALT1 INT_L_X14Y21/BYP_L1 INT_L_X14Y21/FAN_ALT5 INT_L_X14Y21/FAN_BOUNCE5 INT_L_X14Y21/LOGIC_OUTS_L16 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X14Y21/INT_L.BYP_ALT1->>BYP_L1 INT_L_X14Y21/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X14Y21/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X14Y21/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[27]_i_1_n_0 - 
wires: CLBLM_L_X10Y19/CLBLM_BYP5 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y19/CLBLM_L_BX CLBLM_L_X10Y19/CLBLM_L_CMUX INT_L_X10Y19/BYP_ALT1 INT_L_X10Y19/BYP_ALT5 INT_L_X10Y19/BYP_BOUNCE1 INT_L_X10Y19/BYP_L5 INT_L_X10Y19/GFAN0 INT_L_X10Y19/LOGIC_OUTS_L18 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y19/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y19/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y19/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X10Y19/INT_L.GFAN0->>BYP_ALT5 INT_L_X10Y19/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sigma[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sp[15]_i_1_n_0 - 
wires: CLBLL_L_X14Y24/CLBLL_FAN6 CLBLL_L_X14Y24/CLBLL_L_CE CLBLL_L_X16Y24/CLBLL_FAN6 CLBLL_L_X16Y24/CLBLL_L_CE CLBLL_L_X16Y24/CLBLL_SE2A1 CLBLL_R_X15Y23/CLBLL_FAN7 CLBLL_R_X15Y23/CLBLL_LL_CE CLBLL_R_X15Y24/CLBLL_SE2A1 CLBLL_R_X15Y25/CLBLL_LL_D CLBLL_R_X15Y25/CLBLL_LL_DMUX CLBLL_R_X15Y25/CLBLL_LOGIC_OUTS23 HCLK_R_X41Y26/HCLK_SE2A1 HCLK_R_X41Y26/HCLK_SS2A1 HCLK_R_X41Y26/HCLK_SW2END1 INT_L_X14Y24/FAN_ALT6 INT_L_X14Y24/FAN_L6 INT_L_X14Y24/SW2END1 INT_L_X16Y24/FAN_ALT6 INT_L_X16Y24/FAN_L6 INT_L_X16Y24/SE2END1 INT_R_X15Y23/FAN7 INT_R_X15Y23/FAN_ALT7 INT_R_X15Y23/SS2END1 INT_R_X15Y24/SE2A1 INT_R_X15Y24/SS2A1 INT_R_X15Y24/SW2A1 INT_R_X15Y25/LOGIC_OUTS23 INT_R_X15Y25/SE2BEG1 INT_R_X15Y25/SS2BEG1 INT_R_X15Y25/SW2BEG1 
pips: CLBLL_L_X14Y24/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X16Y24/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X15Y23/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X15Y25/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X14Y24/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y24/INT_L.SW2END1->>FAN_ALT6 INT_L_X16Y24/INT_L.FAN_ALT6->>FAN_L6 INT_L_X16Y24/INT_L.SE2END1->>FAN_ALT6 INT_R_X15Y23/INT_R.FAN_ALT7->>FAN7 INT_R_X15Y23/INT_R.SS2END1->>FAN_ALT7 INT_R_X15Y25/INT_R.LOGIC_OUTS23->>SE2BEG1 INT_R_X15Y25/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X15Y25/INT_R.LOGIC_OUTS23->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

start_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

start_i_2_n_0 - 
wires: CLBLL_R_X13Y17/CLBLL_LL_A CLBLL_R_X13Y17/CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y19/CLBLL_IMUX24 CLBLL_R_X13Y19/CLBLL_LL_B5 INT_R_X13Y17/LOGIC_OUTS12 INT_R_X13Y17/NN2BEG0 INT_R_X13Y18/NN2A0 INT_R_X13Y18/NN2END_S2_0 INT_R_X13Y19/IMUX24 INT_R_X13Y19/NN2END0 
pips: CLBLL_R_X13Y17/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X13Y17/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X13Y19/INT_R.NN2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_0_i_2_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y19/CLBLL_L_D CLBLL_L_X14Y20/CLBLL_IMUX10 CLBLL_L_X14Y20/CLBLL_L_A4 INT_L_X14Y19/LOGIC_OUTS_L11 INT_L_X14Y19/NL1BEG2 INT_L_X14Y20/FAN_ALT7 INT_L_X14Y20/FAN_BOUNCE7 INT_L_X14Y20/IMUX_L10 INT_L_X14Y20/NL1END2 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X14Y19/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X14Y20/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X14Y20/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X14Y20/INT_L.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_0_i_3_n_0 - 
wires: CLBLL_L_X14Y19/CLBLL_IMUX37 CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS16 CLBLL_L_X14Y19/CLBLL_L_AMUX CLBLL_L_X14Y19/CLBLL_L_D4 INT_L_X14Y19/IMUX_L37 INT_L_X14Y19/LOGIC_OUTS_L16 
pips: CLBLL_L_X14Y19/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X14Y19/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X14Y19/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[0]_i_1_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_BYP0 CLBLL_L_X12Y18/CLBLL_LL_B CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y18/CLBLL_L_AX CLBLL_L_X12Y19/CLBLL_IMUX42 CLBLL_L_X12Y19/CLBLL_L_D6 INT_L_X12Y16/NR1BEG1 INT_L_X12Y16/SS2END1 INT_L_X12Y17/NL1BEG0 INT_L_X12Y17/NL1END_S3_0 INT_L_X12Y17/NR1END1 INT_L_X12Y17/SS2A1 INT_L_X12Y18/BYP_ALT0 INT_L_X12Y18/BYP_L0 INT_L_X12Y18/LOGIC_OUTS_L13 INT_L_X12Y18/NL1END0 INT_L_X12Y18/NR1BEG1 INT_L_X12Y18/SS2BEG1 INT_L_X12Y19/IMUX_L42 INT_L_X12Y19/NR1END1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X12Y16/INT_L.SS2END1->>NR1BEG1 INT_L_X12Y17/INT_L.NR1END1->>NL1BEG0 INT_L_X12Y18/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y18/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X12Y18/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X12Y18/INT_L.NL1END0->>BYP_ALT0 INT_L_X12Y19/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state_1[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[3]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX5 CLBLL_L_X12Y18/CLBLL_L_A6 CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y22/CLBLL_L_C CLBLL_R_X13Y18/CLBLL_IMUX7 CLBLL_R_X13Y18/CLBLL_LL_A1 INT_L_X12Y18/ER1BEG3 INT_L_X12Y18/IMUX_L5 INT_L_X12Y18/SS2END2 INT_L_X12Y19/SS2A2 INT_L_X12Y20/SS2BEG2 INT_L_X12Y20/SS2END2 INT_L_X12Y21/SS2A2 INT_L_X12Y22/LOGIC_OUTS_L10 INT_L_X12Y22/SS2BEG2 INT_R_X13Y18/ER1END3 INT_R_X13Y18/IMUX7 INT_R_X13Y19/ER1END_N3_3 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X12Y18/INT_L.SS2END2->>ER1BEG3 INT_L_X12Y18/INT_L.SS2END2->>IMUX_L5 INT_L_X12Y20/INT_L.SS2END2->>SS2BEG2 INT_L_X12Y22/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X13Y18/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state_1[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[3]_i_3_n_0 - 
wires: CLBLL_R_X13Y18/CLBLL_IMUX11 CLBLL_R_X13Y18/CLBLL_LL_A4 CLBLL_R_X13Y18/CLBLL_LL_B CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS13 INT_R_X13Y18/IMUX11 INT_R_X13Y18/LOGIC_OUTS13 
pips: CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X13Y18/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1 - 
wires: CLBLL_L_X12Y17/CLBLL_FAN6 CLBLL_L_X12Y17/CLBLL_L_CE CLBLL_L_X12Y18/CLBLL_EL1BEG1 CLBLL_L_X12Y18/CLBLL_FAN6 CLBLL_L_X12Y18/CLBLL_L_CE CLBLL_L_X12Y18/CLBLL_NW2A2 CLBLL_R_X13Y18/CLBLL_FAN7 CLBLL_R_X13Y18/CLBLL_LL_C CLBLL_R_X13Y18/CLBLL_LL_CE CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS14 CLBLM_R_X11Y18/CLBLM_EL1BEG1 CLBLM_R_X11Y18/CLBLM_NW2A2 INT_L_X12Y17/FAN_ALT6 INT_L_X12Y17/FAN_L6 INT_L_X12Y17/NW2BEG2 INT_L_X12Y17/WL1END1 INT_L_X12Y18/EL1END1 INT_L_X12Y18/FAN_ALT6 INT_L_X12Y18/FAN_L6 INT_L_X12Y18/NW2A2 INT_R_X11Y18/EL1BEG1 INT_R_X11Y18/NW2END2 INT_R_X13Y17/SL1END2 INT_R_X13Y17/WL1BEG1 INT_R_X13Y18/FAN7 INT_R_X13Y18/FAN_ALT7 INT_R_X13Y18/LOGIC_OUTS14 INT_R_X13Y18/SL1BEG2 VBRK_X34Y19/VBRK_EL1BEG1 VBRK_X34Y19/VBRK_NW2A2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y18/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y18/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X12Y17/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y17/INT_L.WL1END1->>FAN_ALT6 INT_L_X12Y17/INT_L.WL1END1->>NW2BEG2 INT_L_X12Y18/INT_L.EL1END1->>FAN_ALT6 INT_L_X12Y18/INT_L.FAN_ALT6->>FAN_L6 INT_R_X11Y18/INT_R.NW2END2->>EL1BEG1 INT_R_X13Y17/INT_R.SL1END2->>WL1BEG1 INT_R_X13Y18/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y18/INT_R.LOGIC_OUTS14->>FAN_ALT7 INT_R_X13Y18/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

state_1[9]_i_3_n_0 - 
wires: CLBLL_R_X13Y18/CLBLL_IMUX35 CLBLL_R_X13Y18/CLBLL_LL_C6 CLBLL_R_X13Y18/CLBLL_LL_D CLBLL_R_X13Y18/CLBLL_LL_DMUX CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS23 INT_R_X13Y18/IMUX35 INT_R_X13Y18/LOGIC_OUTS23 
pips: CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X13Y18/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X13Y18/INT_R.LOGIC_OUTS23->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[9]_i_4_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y17/CLBLL_L_B CLBLL_L_X12Y17/CLBLL_L_BMUX CLBLL_R_X13Y18/CLBLL_IMUX29 CLBLL_R_X13Y18/CLBLL_LL_C2 INT_L_X12Y17/LOGIC_OUTS_L17 INT_L_X12Y17/NE2BEG3 INT_L_X12Y18/NE2A3 INT_R_X13Y18/IMUX29 INT_R_X13Y18/NE2END3 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X12Y17/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X12Y17/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X13Y18/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[9]_i_5_n_0 - 
wires: CLBLL_R_X13Y18/CLBLL_IMUX45 CLBLL_R_X13Y18/CLBLL_LL_D2 CLBLL_R_X13Y18/CLBLL_LOGIC_OUTS16 CLBLL_R_X13Y18/CLBLL_L_AMUX INT_R_X13Y18/IMUX45 INT_R_X13Y18/LOGIC_OUTS16 
pips: CLBLL_R_X13Y18/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X13Y18/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X13Y18/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[9]_i_6_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX25 CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS8 CLBLL_L_X12Y17/CLBLL_L_A CLBLL_L_X12Y17/CLBLL_L_B5 INT_L_X12Y17/IMUX_L25 INT_L_X12Y17/LOGIC_OUTS_L8 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y17/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X12Y17/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_1[9]_i_7_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX13 CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y17/CLBLL_L_AMUX CLBLL_L_X12Y17/CLBLL_L_B6 INT_L_X12Y17/IMUX_L13 INT_L_X12Y17/LOGIC_OUTS_L16 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X12Y17/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X12Y17/INT_L.LOGIC_OUTS_L16->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[11]_i_3_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX35 CLBLL_L_X14Y20/CLBLL_LL_C6 CLBLL_L_X16Y19/CLBLL_WL1END1 CLBLL_L_X16Y21/CLBLL_LL_C CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y19/CLBLL_WL1END1 CLBLL_R_X15Y20/CLBLL_IMUX18 CLBLL_R_X15Y20/CLBLL_LL_B2 INT_L_X14Y20/IMUX_L35 INT_L_X14Y20/NW2END2 INT_L_X16Y19/SS2END2 INT_L_X16Y19/WL1BEG1 INT_L_X16Y20/SS2A2 INT_L_X16Y21/LOGIC_OUTS_L14 INT_L_X16Y21/SS2BEG2 INT_R_X15Y19/NL1BEG1 INT_R_X15Y19/NW2BEG2 INT_R_X15Y19/WL1END1 INT_R_X15Y20/IMUX18 INT_R_X15Y20/NL1END1 INT_R_X15Y20/NW2A2 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X16Y21/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X15Y20/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X14Y20/INT_L.NW2END2->>IMUX_L35 INT_L_X16Y19/INT_L.SS2END2->>WL1BEG1 INT_L_X16Y21/INT_L.LOGIC_OUTS_L14->>SS2BEG2 INT_R_X15Y19/INT_R.WL1END1->>NL1BEG1 INT_R_X15Y19/INT_R.WL1END1->>NW2BEG2 INT_R_X15Y20/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[11]_i_8_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX22 CLBLL_L_X14Y21/CLBLL_LL_C3 CLBLL_L_X14Y21/CLBLL_SE2A3 CLBLL_R_X13Y21/CLBLL_SE2A3 CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y22/CLBLL_L_D INT_L_X14Y21/IMUX_L22 INT_L_X14Y21/SE2END3 INT_R_X13Y21/SE2A3 INT_R_X13Y22/LOGIC_OUTS11 INT_R_X13Y22/SE2BEG3 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X13Y22/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X14Y21/INT_L.SE2END3->>IMUX_L22 INT_R_X13Y22/INT_R.LOGIC_OUTS11->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[11]_i_9_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_ER1BEG1 CLBLL_L_X14Y21/CLBLL_IMUX35 CLBLL_L_X14Y21/CLBLL_IMUX40 CLBLL_L_X14Y21/CLBLL_LL_C6 CLBLL_L_X14Y21/CLBLL_LL_D1 CLBLL_L_X14Y21/CLBLL_SE2A0 CLBLL_R_X13Y21/CLBLL_ER1BEG1 CLBLL_R_X13Y21/CLBLL_SE2A0 CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS18 CLBLL_R_X13Y22/CLBLL_L_CMUX INT_L_X14Y21/ER1END1 INT_L_X14Y21/IMUX_L35 INT_L_X14Y21/IMUX_L40 INT_L_X14Y21/SE2END0 INT_R_X13Y21/ER1BEG1 INT_R_X13Y21/SE2A0 INT_R_X13Y21/SL1END0 INT_R_X13Y22/LOGIC_OUTS18 INT_R_X13Y22/SE2BEG0 INT_R_X13Y22/SL1BEG0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X13Y22/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X14Y21/INT_L.ER1END1->>IMUX_L35 INT_L_X14Y21/INT_L.SE2END0->>IMUX_L40 INT_R_X13Y21/INT_R.SL1END0->>ER1BEG1 INT_R_X13Y22/INT_R.LOGIC_OUTS18->>SE2BEG0 INT_R_X13Y22/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[31]_i_24_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX47 CLBLL_L_X14Y21/CLBLL_LL_BMUX CLBLL_L_X14Y21/CLBLL_LL_D5 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS21 CLBLL_L_X14Y22/CLBLL_NW2A3 CLBLL_R_X13Y22/CLBLL_IMUX46 CLBLL_R_X13Y22/CLBLL_L_D5 CLBLL_R_X13Y22/CLBLL_NW2A3 INT_L_X14Y21/IMUX_L47 INT_L_X14Y21/LOGIC_OUTS_L21 INT_L_X14Y21/NW2BEG3 INT_L_X14Y22/NW2A3 INT_R_X13Y22/IMUX46 INT_R_X13Y22/NW2END3 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X13Y22/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_L_X14Y21/INT_L.LOGIC_OUTS_L21->>IMUX_L47 INT_L_X14Y21/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X13Y22/INT_R.NW2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[24]_i_4_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_IMUX32 CLBLM_L_X10Y23/CLBLM_IMUX8 CLBLM_L_X10Y23/CLBLM_M_A5 CLBLM_L_X10Y23/CLBLM_M_C1 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y20/CLBLM_L_A CLBLM_R_X11Y22/CLBLM_IMUX40 CLBLM_R_X11Y22/CLBLM_M_D1 INT_L_X10Y22/NW2END_S0_0 INT_L_X10Y23/IMUX_L32 INT_L_X10Y23/IMUX_L8 INT_L_X10Y23/NW2END0 INT_R_X11Y20/LOGIC_OUTS8 INT_R_X11Y20/NN2BEG0 INT_R_X11Y21/NN2A0 INT_R_X11Y21/NN2END_S2_0 INT_R_X11Y22/IMUX40 INT_R_X11Y22/NN2END0 INT_R_X11Y22/NW2BEG0 INT_R_X11Y23/NW2A0 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X10Y23/INT_L.NW2END0->>IMUX_L32 INT_L_X10Y23/INT_L.NW2END0->>IMUX_L8 INT_R_X11Y20/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X11Y22/INT_R.NN2END0->>IMUX40 INT_R_X11Y22/INT_R.NN2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[21]_i_1_n_0 - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y19/CLBLM_M_C CLBLM_L_X10Y20/CLBLM_BYP1 CLBLM_L_X10Y20/CLBLM_M_AX INT_L_X10Y19/LOGIC_OUTS_L14 INT_L_X10Y19/NL1BEG1 INT_L_X10Y20/BYP_ALT1 INT_L_X10Y20/BYP_L1 INT_L_X10Y20/NL1END1 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y20/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X10Y19/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X10Y20/INT_L.BYP_ALT1->>BYP_L1 INT_L_X10Y20/INT_L.NL1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[24]_i_3_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_SW2A2 CLBLL_L_X12Y21/CLBLL_SE2A2 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y22/CLBLM_M_B CLBLM_R_X11Y19/CLBLM_IMUX44 CLBLM_R_X11Y19/CLBLM_M_D4 CLBLM_R_X11Y20/CLBLM_IMUX18 CLBLM_R_X11Y20/CLBLM_IMUX45 CLBLM_R_X11Y20/CLBLM_M_B2 CLBLM_R_X11Y20/CLBLM_M_D2 CLBLM_R_X11Y20/CLBLM_SW2A2 CLBLM_R_X11Y21/CLBLM_SE2A2 CLBLM_R_X11Y22/CLBLM_IMUX45 CLBLM_R_X11Y22/CLBLM_M_D2 INT_L_X10Y22/ER1BEG2 INT_L_X10Y22/LOGIC_OUTS_L13 INT_L_X12Y20/SW2A2 INT_L_X12Y21/SE2END2 INT_L_X12Y21/SW2BEG2 INT_R_X11Y19/IMUX44 INT_R_X11Y19/SL1END2 INT_R_X11Y20/FAN_ALT1 INT_R_X11Y20/FAN_BOUNCE1 INT_R_X11Y20/IMUX18 INT_R_X11Y20/IMUX45 INT_R_X11Y20/SL1BEG2 INT_R_X11Y20/SW2END2 INT_R_X11Y21/SE2A2 INT_R_X11Y22/ER1END2 INT_R_X11Y22/IMUX45 INT_R_X11Y22/SE2BEG2 VBRK_X34Y21/VBRK_SW2A2 VBRK_X34Y22/VBRK_SE2A2 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X10Y22/INT_L.LOGIC_OUTS_L13->>ER1BEG2 INT_L_X12Y21/INT_L.SE2END2->>SW2BEG2 INT_R_X11Y19/INT_R.SL1END2->>IMUX44 INT_R_X11Y20/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y20/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X11Y20/INT_R.SW2END2->>FAN_ALT1 INT_R_X11Y20/INT_R.SW2END2->>IMUX45 INT_R_X11Y20/INT_R.SW2END2->>SL1BEG2 INT_R_X11Y22/INT_R.ER1END2->>IMUX45 INT_R_X11Y22/INT_R.ER1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

un[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[24]_i_5_n_0 - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX15 CLBLM_L_X10Y22/CLBLM_M_B1 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y23/CLBLM_M_BMUX INT_L_X10Y22/IMUX_L15 INT_L_X10Y22/SL1END3 INT_L_X10Y23/LOGIC_OUTS_L21 INT_L_X10Y23/SL1BEG3 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y22/INT_L.SL1END3->>IMUX_L15 INT_L_X10Y23/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_18_n_0 - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX27 CLBLM_R_X11Y20/CLBLM_IMUX44 CLBLM_R_X11Y20/CLBLM_IMUX9 CLBLM_R_X11Y20/CLBLM_L_A5 CLBLM_R_X11Y20/CLBLM_M_B4 CLBLM_R_X11Y20/CLBLM_M_D4 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y21/CLBLM_M_C INT_R_X11Y20/FAN_ALT5 INT_R_X11Y20/FAN_BOUNCE5 INT_R_X11Y20/IMUX27 INT_R_X11Y20/IMUX44 INT_R_X11Y20/IMUX9 INT_R_X11Y20/SL1END2 INT_R_X11Y21/LOGIC_OUTS14 INT_R_X11Y21/SL1BEG2 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y20/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y20/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X11Y20/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X11Y20/INT_R.SL1END2->>FAN_ALT5 INT_R_X11Y20/INT_R.SL1END2->>IMUX44 INT_R_X11Y21/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[25]_i_3_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX13 CLBLM_L_X10Y17/CLBLM_L_B6 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y18/CLBLM_L_CMUX INT_L_X10Y17/BYP_ALT5 INT_L_X10Y17/BYP_BOUNCE5 INT_L_X10Y17/IMUX_L13 INT_L_X10Y17/SR1END1 INT_L_X10Y18/LOGIC_OUTS_L18 INT_L_X10Y18/SR1BEG1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y17/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y17/INT_L.BYP_BOUNCE5->>IMUX_L13 INT_L_X10Y17/INT_L.SR1END1->>BYP_ALT5 INT_L_X10Y18/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[26]_i_6_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX10 CLBLM_L_X10Y17/CLBLM_IMUX26 CLBLM_L_X10Y17/CLBLM_L_A4 CLBLM_L_X10Y17/CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y19/CLBLM_L_D CLBLM_R_X11Y19/CLBLM_IMUX28 CLBLM_R_X11Y19/CLBLM_M_C4 INT_L_X10Y17/IMUX_L10 INT_L_X10Y17/IMUX_L26 INT_L_X10Y17/SR1BEG_S0 INT_L_X10Y17/SS2END3 INT_L_X10Y18/SS2A3 INT_L_X10Y18/SS2END_N0_3 INT_L_X10Y19/EL1BEG2 INT_L_X10Y19/LOGIC_OUTS_L11 INT_L_X10Y19/SS2BEG3 INT_R_X11Y19/EL1END2 INT_R_X11Y19/IMUX28 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y17/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X10Y17/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X10Y17/INT_L.SS2END3->>SR1BEG_S0 INT_L_X10Y19/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_R_X11Y19/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

un[26]_i_3_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX19 CLBLM_L_X10Y17/CLBLM_IMUX3 CLBLM_L_X10Y17/CLBLM_L_A2 CLBLM_L_X10Y17/CLBLM_L_B2 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y20/CLBLM_L_B CLBLM_R_X11Y18/CLBLM_IMUX42 CLBLM_R_X11Y18/CLBLM_L_D6 CLBLM_R_X11Y19/CLBLM_IMUX35 CLBLM_R_X11Y19/CLBLM_M_C6 INT_L_X10Y17/IMUX_L19 INT_L_X10Y17/IMUX_L3 INT_L_X10Y17/SW2END1 INT_L_X10Y19/SE2A1 INT_L_X10Y20/LOGIC_OUTS_L9 INT_L_X10Y20/SE2BEG1 INT_R_X11Y17/SW2A1 INT_R_X11Y18/IMUX42 INT_R_X11Y18/SL1END1 INT_R_X11Y18/SW2BEG1 INT_R_X11Y19/IMUX35 INT_R_X11Y19/SE2END1 INT_R_X11Y19/SL1BEG1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X10Y17/INT_L.SW2END1->>IMUX_L19 INT_L_X10Y17/INT_L.SW2END1->>IMUX_L3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X11Y18/INT_R.SL1END1->>IMUX42 INT_R_X11Y18/INT_R.SL1END1->>SW2BEG1 INT_R_X11Y19/INT_R.SE2END1->>IMUX35 INT_R_X11Y19/INT_R.SE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[26]_i_10_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX27 CLBLL_L_X14Y20/CLBLL_LL_B4 CLBLL_R_X15Y20/CLBLL_LL_C CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS14 INT_L_X14Y20/IMUX_L27 INT_L_X14Y20/WL1END1 INT_R_X15Y20/LOGIC_OUTS14 INT_R_X15Y20/WL1BEG1 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X15Y20/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X14Y20/INT_L.WL1END1->>IMUX_L27 INT_R_X15Y20/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[26]_i_7_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX25 CLBLM_L_X10Y20/CLBLM_L_B5 CLBLM_L_X10Y20/CLBLM_SE2A0 CLBLM_L_X10Y21/CLBLM_SW2A0 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y22/CLBLM_M_CMUX DSP_R_X9Y20/DSP_SE2A0_0 DSP_R_X9Y20/DSP_SW2A0_1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y21/INT_INTERFACE_SW2A0 INT_L_X10Y20/IMUX_L25 INT_L_X10Y20/SE2END0 INT_L_X10Y21/SW2A0 INT_L_X10Y22/LOGIC_OUTS_L22 INT_L_X10Y22/SW2BEG0 INT_R_X9Y20/SE2A0 INT_R_X9Y21/SE2BEG0 INT_R_X9Y21/SW2END0 VBRK_X29Y21/VBRK_SE2A0 VBRK_X29Y22/VBRK_SW2A0 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y20/INT_L.SE2END0->>IMUX_L25 INT_L_X10Y22/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X9Y21/INT_R.SW2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[26]_i_8_n_0 - 
wires: CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y21/CLBLM_L_CMUX CLBLM_L_X10Y23/CLBLM_IMUX17 CLBLM_L_X10Y23/CLBLM_M_B3 INT_L_X10Y21/LOGIC_OUTS_L18 INT_L_X10Y21/NN2BEG0 INT_L_X10Y22/NN2A0 INT_L_X10Y22/NN2END_S2_0 INT_L_X10Y23/IMUX_L17 INT_L_X10Y23/NN2END0 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y21/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X10Y23/INT_L.NN2END0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_12_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX18 CLBLL_L_X12Y19/CLBLL_LL_B2 CLBLL_L_X12Y19/CLBLL_SE2A1 CLBLL_L_X12Y20/CLBLL_SW2A1 CLBLL_L_X12Y21/CLBLL_LL_B CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y20/CLBLL_IMUX17 CLBLL_L_X14Y20/CLBLL_LL_B3 CLBLL_L_X14Y20/CLBLL_SE2A0 CLBLL_R_X13Y20/CLBLL_SE2A0 CLBLM_R_X11Y19/CLBLM_SE2A1 CLBLM_R_X11Y20/CLBLM_SW2A1 INT_L_X12Y19/IMUX_L18 INT_L_X12Y19/SE2END1 INT_L_X12Y20/SW2A1 INT_L_X12Y21/EL1BEG0 INT_L_X12Y21/LOGIC_OUTS_L13 INT_L_X12Y21/SW2BEG1 INT_L_X14Y20/IMUX_L17 INT_L_X14Y20/SE2END0 INT_R_X11Y19/SE2A1 INT_R_X11Y20/SE2BEG1 INT_R_X11Y20/SW2END1 INT_R_X13Y20/EL1END_S3_0 INT_R_X13Y20/SE2A0 INT_R_X13Y21/EL1END0 INT_R_X13Y21/SE2BEG0 VBRK_X34Y20/VBRK_SE2A1 VBRK_X34Y21/VBRK_SW2A1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 INT_L_X12Y19/INT_L.SE2END1->>IMUX_L18 INT_L_X12Y21/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X12Y21/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X14Y20/INT_L.SE2END0->>IMUX_L17 INT_R_X11Y20/INT_R.SW2END1->>SE2BEG1 INT_R_X13Y21/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[29]_i_4_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX17 CLBLL_L_X12Y19/CLBLL_IMUX29 CLBLL_L_X12Y19/CLBLL_LL_B3 CLBLL_L_X12Y19/CLBLL_LL_C2 CLBLL_L_X12Y21/CLBLL_LL_C CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y20/CLBLL_IMUX24 CLBLL_L_X14Y20/CLBLL_LL_B5 CLBLL_L_X14Y20/CLBLL_NE2A0 CLBLL_R_X13Y20/CLBLL_NE2A0 INT_L_X12Y18/ER1BEG_S0 INT_L_X12Y18/SR1END3 INT_L_X12Y19/ER1BEG0 INT_L_X12Y19/FAN_ALT5 INT_L_X12Y19/FAN_BOUNCE5 INT_L_X12Y19/IMUX_L17 INT_L_X12Y19/IMUX_L29 INT_L_X12Y19/SL1END2 INT_L_X12Y19/SR1BEG3 INT_L_X12Y19/SR1END_N3_3 INT_L_X12Y20/SL1BEG2 INT_L_X12Y20/SL1END2 INT_L_X12Y21/LOGIC_OUTS_L14 INT_L_X12Y21/SL1BEG2 INT_L_X14Y19/NE2END_S3_0 INT_L_X14Y20/IMUX_L24 INT_L_X14Y20/NE2END0 INT_R_X13Y19/ER1END0 INT_R_X13Y19/NE2BEG0 INT_R_X13Y20/NE2A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X12Y18/INT_L.SR1END3->>ER1BEG_S0 INT_L_X12Y19/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y19/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X12Y19/INT_L.SL1END2->>FAN_ALT5 INT_L_X12Y19/INT_L.SL1END2->>IMUX_L29 INT_L_X12Y19/INT_L.SL1END2->>SR1BEG3 INT_L_X12Y20/INT_L.SL1END2->>SL1BEG2 INT_L_X12Y21/INT_L.LOGIC_OUTS_L14->>SL1BEG2 INT_L_X14Y20/INT_L.NE2END0->>IMUX_L24 INT_R_X13Y19/INT_R.ER1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

un[26]_i_9_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX15 CLBLL_L_X14Y20/CLBLL_LL_B1 CLBLL_R_X15Y20/CLBLL_LOGIC_OUTS10 CLBLL_R_X15Y20/CLBLL_L_C INT_L_X14Y20/IMUX_L15 INT_L_X14Y20/SR1END3 INT_L_X14Y21/SR1BEG3 INT_L_X14Y21/SR1END_N3_3 INT_L_X14Y21/WR1END3 INT_R_X15Y20/LOGIC_OUTS10 INT_R_X15Y20/NR1BEG2 INT_R_X15Y21/NR1END2 INT_R_X15Y21/WR1BEG3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X15Y20/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y20/INT_L.SR1END3->>IMUX_L15 INT_L_X14Y21/INT_L.WR1END3->>SR1BEG3 INT_R_X15Y20/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X15Y21/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_13_n_0 - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX46 CLBLM_L_X10Y19/CLBLM_L_D5 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y22/CLBLM_M_BMUX CLBLM_R_X11Y19/CLBLM_IMUX17 CLBLM_R_X11Y19/CLBLM_M_B3 INT_L_X10Y19/ER1BEG_S0 INT_L_X10Y19/IMUX_L46 INT_L_X10Y19/SS2END3 INT_L_X10Y20/ER1BEG0 INT_L_X10Y20/SS2A3 INT_L_X10Y20/SS2END_N0_3 INT_L_X10Y21/SL1END3 INT_L_X10Y21/SS2BEG3 INT_L_X10Y22/LOGIC_OUTS_L21 INT_L_X10Y22/SL1BEG3 INT_R_X11Y19/IMUX17 INT_R_X11Y19/SL1END0 INT_R_X11Y20/ER1END0 INT_R_X11Y20/SL1BEG0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y19/INT_L.SS2END3->>ER1BEG_S0 INT_L_X10Y19/INT_L.SS2END3->>IMUX_L46 INT_L_X10Y21/INT_L.SL1END3->>SS2BEG3 INT_L_X10Y22/INT_L.LOGIC_OUTS_L21->>SL1BEG3 INT_R_X11Y19/INT_R.SL1END0->>IMUX17 INT_R_X11Y20/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[27]_i_1_n_0 - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y19/CLBLM_L_B CLBLM_R_X11Y20/CLBLM_BYP0 CLBLM_R_X11Y20/CLBLM_L_AX INT_L_X10Y19/LOGIC_OUTS_L9 INT_L_X10Y19/NR1BEG1 INT_L_X10Y20/EL1BEG0 INT_L_X10Y20/NR1END1 INT_R_X11Y19/EL1END_S3_0 INT_R_X11Y20/BYP0 INT_R_X11Y20/BYP_ALT0 INT_R_X11Y20/EL1END0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y20/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X10Y19/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X10Y20/INT_L.NR1END1->>EL1BEG0 INT_R_X11Y20/INT_R.BYP_ALT0->>BYP0 INT_R_X11Y20/INT_R.EL1END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[27]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_SW2A2 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS10 CLBLL_L_X12Y21/CLBLL_L_C CLBLL_L_X14Y20/CLBLL_ER1BEG0 CLBLL_L_X14Y20/CLBLL_IMUX32 CLBLL_L_X14Y20/CLBLL_LL_C1 CLBLL_R_X13Y20/CLBLL_ER1BEG0 CLBLM_L_X10Y18/CLBLM_IMUX42 CLBLM_L_X10Y18/CLBLM_L_D6 CLBLM_R_X11Y18/CLBLM_IMUX22 CLBLM_R_X11Y18/CLBLM_M_C3 CLBLM_R_X11Y18/CLBLM_SW2A2 INT_L_X10Y18/IMUX_L42 INT_L_X10Y18/WL1END1 INT_L_X12Y18/SW2A2 INT_L_X12Y19/ER1BEG3 INT_L_X12Y19/SS2END2 INT_L_X12Y19/SW2BEG2 INT_L_X12Y20/SS2A2 INT_L_X12Y21/LOGIC_OUTS_L10 INT_L_X12Y21/SS2BEG2 INT_L_X14Y20/ER1END0 INT_L_X14Y20/IMUX_L32 INT_R_X11Y18/IMUX22 INT_R_X11Y18/SW2END2 INT_R_X11Y18/WL1BEG1 INT_R_X13Y19/ER1BEG_S0 INT_R_X13Y19/ER1END3 INT_R_X13Y20/ER1BEG0 INT_R_X13Y20/ER1END_N3_3 VBRK_X34Y19/VBRK_SW2A2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y18/INT_L.WL1END1->>IMUX_L42 INT_L_X12Y19/INT_L.SS2END2->>ER1BEG3 INT_L_X12Y19/INT_L.SS2END2->>SW2BEG2 INT_L_X12Y21/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_L_X14Y20/INT_L.ER1END0->>IMUX_L32 INT_R_X11Y18/INT_R.SW2END2->>IMUX22 INT_R_X11Y18/INT_R.SW2END2->>WL1BEG1 INT_R_X13Y19/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

un[27]_i_4_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX39 CLBLM_L_X10Y18/CLBLM_L_D3 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y19/CLBLM_M_D INT_L_X10Y18/IMUX_L39 INT_L_X10Y18/SW2END3 INT_L_X10Y19/SW2END_N0_3 INT_R_X11Y18/SW2A3 INT_R_X11Y19/LOGIC_OUTS15 INT_R_X11Y19/SW2BEG3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y18/INT_L.SW2END3->>IMUX_L39 INT_R_X11Y19/INT_R.LOGIC_OUTS15->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[27]_i_5_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_SW4END1 CLBLM_L_X10Y18/CLBLM_IMUX41 CLBLM_L_X10Y18/CLBLM_L_D1 CLBLM_L_X10Y18/CLBLM_NE2A1 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y20/CLBLM_M_B DSP_R_X9Y15/DSP_NE2A1_3 DSP_R_X9Y15/DSP_SW4END1_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SW4END1 INT_INTERFACE_R_X9Y18/INT_INTERFACE_NE2A1 INT_L_X10Y16/SW6E1 INT_L_X10Y17/SW6D1 INT_L_X10Y18/IMUX_L41 INT_L_X10Y18/NE2END1 INT_L_X10Y18/SW6C1 INT_L_X10Y19/SW6B1 INT_L_X10Y20/SW6A1 INT_R_X11Y20/LOGIC_OUTS13 INT_R_X11Y20/SW6BEG1 INT_R_X9Y16/NL1BEG1 INT_R_X9Y16/SW6END1 INT_R_X9Y17/NE2BEG1 INT_R_X9Y17/NL1END1 INT_R_X9Y18/NE2A1 VBRK_X29Y17/VBRK_SW4END1 VBRK_X29Y19/VBRK_NE2A1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y18/INT_L.NE2END1->>IMUX_L41 INT_R_X11Y20/INT_R.LOGIC_OUTS13->>SW6BEG1 INT_R_X9Y16/INT_R.SW6END1->>NL1BEG1 INT_R_X9Y17/INT_R.NL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[27]_i_6_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y17/CLBLM_L_C CLBLM_L_X10Y18/CLBLM_IMUX37 CLBLM_L_X10Y18/CLBLM_L_D4 INT_L_X10Y17/LOGIC_OUTS_L10 INT_L_X10Y17/NR1BEG2 INT_L_X10Y18/IMUX_L37 INT_L_X10Y18/NR1END2 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y17/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X10Y18/INT_L.NR1END2->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[27]_i_7_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX23 CLBLL_L_X12Y21/CLBLL_L_C3 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS17 CLBLL_L_X14Y21/CLBLL_L_BMUX CLBLL_L_X14Y21/CLBLL_WW2A3 CLBLL_R_X13Y21/CLBLL_WW2A3 INT_L_X12Y21/IMUX_L23 INT_L_X12Y21/WW2END3 INT_L_X12Y22/WW2END_N0_3 INT_L_X14Y21/LOGIC_OUTS_L17 INT_L_X14Y21/WW2BEG3 INT_R_X13Y21/WW2A3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X12Y21/INT_L.WW2END3->>IMUX_L23 INT_L_X14Y21/INT_L.LOGIC_OUTS_L17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_17_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_SE2A2 CLBLL_L_X14Y20/CLBLL_EE2A2 CLBLL_L_X14Y20/CLBLL_IMUX29 CLBLL_L_X14Y20/CLBLL_LL_C2 CLBLL_R_X13Y20/CLBLL_EE2A2 CLBLM_R_X11Y20/CLBLM_IMUX24 CLBLM_R_X11Y20/CLBLM_M_B5 CLBLM_R_X11Y20/CLBLM_SE2A2 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y21/CLBLM_L_C CLBLM_R_X11Y21/CLBLM_L_CMUX INT_L_X12Y20/EE2BEG2 INT_L_X12Y20/SE2END2 INT_L_X14Y20/EE2END2 INT_L_X14Y20/IMUX_L29 INT_R_X11Y20/IMUX24 INT_R_X11Y20/SE2A2 INT_R_X11Y20/SL1END0 INT_R_X11Y21/LOGIC_OUTS10 INT_R_X11Y21/LOGIC_OUTS18 INT_R_X11Y21/SE2BEG2 INT_R_X11Y21/SL1BEG0 INT_R_X13Y20/EE2A2 VBRK_X34Y21/VBRK_SE2A2 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X12Y20/INT_L.SE2END2->>EE2BEG2 INT_L_X14Y20/INT_L.EE2END2->>IMUX_L29 INT_R_X11Y20/INT_R.SL1END0->>IMUX24 INT_R_X11Y21/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X11Y21/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[29]_i_11_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX23 CLBLM_L_X10Y17/CLBLM_L_C3 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y18/CLBLM_L_C CLBLM_R_X11Y17/CLBLM_IMUX7 CLBLM_R_X11Y17/CLBLM_M_A1 CLBLM_R_X11Y18/CLBLM_IMUX14 CLBLM_R_X11Y18/CLBLM_IMUX39 CLBLM_R_X11Y18/CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_L_D3 INT_L_X10Y17/IMUX_L23 INT_L_X10Y17/SR1END3 INT_L_X10Y18/ER1BEG3 INT_L_X10Y18/LOGIC_OUTS_L10 INT_L_X10Y18/SR1BEG3 INT_L_X10Y18/SR1END_N3_3 INT_R_X11Y16/NR1BEG3 INT_R_X11Y16/SS2END3 INT_R_X11Y17/IMUX7 INT_R_X11Y17/NR1BEG3 INT_R_X11Y17/NR1END3 INT_R_X11Y17/SS2A3 INT_R_X11Y17/SS2END_N0_3 INT_R_X11Y18/ER1END3 INT_R_X11Y18/IMUX14 INT_R_X11Y18/IMUX39 INT_R_X11Y18/NR1END3 INT_R_X11Y18/SS2BEG3 INT_R_X11Y19/ER1END_N3_3 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X10Y17/INT_L.SR1END3->>IMUX_L23 INT_L_X10Y18/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_L_X10Y18/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_R_X11Y16/INT_R.SS2END3->>NR1BEG3 INT_R_X11Y17/INT_R.NR1END3->>IMUX7 INT_R_X11Y17/INT_R.NR1END3->>NR1BEG3 INT_R_X11Y18/INT_R.ER1END3->>IMUX39 INT_R_X11Y18/INT_R.ER1END3->>SS2BEG3 INT_R_X11Y18/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

un[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[28]_i_3_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX27 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y18/CLBLM_M_B4 CLBLM_R_X11Y18/CLBLM_M_D CLBLM_R_X11Y18/CLBLM_M_DMUX INT_R_X11Y18/IMUX27 INT_R_X11Y18/LOGIC_OUTS23 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X11Y18/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[28]_i_4_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_EE2BEG3 CLBLM_L_X10Y20/CLBLM_WW2END3 CLBLM_R_X11Y18/CLBLM_IMUX15 CLBLM_R_X11Y18/CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y20/CLBLM_M_D DSP_R_X9Y15/DSP_EE2BEG3_3 DSP_R_X9Y20/DSP_WW2END3_0 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE2BEG3 INT_INTERFACE_R_X9Y20/INT_INTERFACE_WW2END3 INT_L_X10Y18/EE2A3 INT_L_X10Y20/WW2A3 INT_R_X11Y18/EE2END3 INT_R_X11Y18/IMUX15 INT_R_X11Y20/LOGIC_OUTS15 INT_R_X11Y20/WW2BEG3 INT_R_X9Y18/EE2BEG3 INT_R_X9Y18/SS2END3 INT_R_X9Y19/SS2A3 INT_R_X9Y19/SS2END_N0_3 INT_R_X9Y20/SS2BEG3 INT_R_X9Y20/WW2END3 INT_R_X9Y21/WW2END_N0_3 VBRK_X29Y19/VBRK_EE2BEG3 VBRK_X29Y21/VBRK_WW2END3 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y18/INT_R.EE2END3->>IMUX15 INT_R_X11Y20/INT_R.LOGIC_OUTS15->>WW2BEG3 INT_R_X9Y18/INT_R.SS2END3->>EE2BEG3 INT_R_X9Y20/INT_R.WW2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[28]_i_5_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX12 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y18/CLBLM_M_B6 CLBLM_R_X11Y18/CLBLM_M_C INT_R_X11Y18/IMUX12 INT_R_X11Y18/LOGIC_OUTS14 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y18/INT_R.LOGIC_OUTS14->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[28]_i_6_n_0 - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX43 CLBLM_R_X11Y20/CLBLM_M_D6 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y21/CLBLM_L_B INT_R_X11Y20/IMUX43 INT_R_X11Y20/SL1END1 INT_R_X11Y21/LOGIC_OUTS9 INT_R_X11Y21/SL1BEG1 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y20/INT_R.SL1END1->>IMUX43 INT_R_X11Y21/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_26_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_WW4C0 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS18 CLBLL_L_X14Y21/CLBLL_L_CMUX CLBLL_L_X14Y21/CLBLL_WW4A0 CLBLL_R_X13Y21/CLBLL_WW4A0 CLBLM_R_X11Y21/CLBLM_IMUX25 CLBLM_R_X11Y21/CLBLM_IMUX33 CLBLM_R_X11Y21/CLBLM_L_B5 CLBLM_R_X11Y21/CLBLM_L_C1 CLBLM_R_X11Y21/CLBLM_WW4C0 INT_L_X10Y20/ER1BEG_S0 INT_L_X10Y20/WW4END_S0_0 INT_L_X10Y21/ER1BEG0 INT_L_X10Y21/WW4END0 INT_L_X12Y21/WW4B0 INT_L_X14Y21/LOGIC_OUTS_L18 INT_L_X14Y21/WW4BEG0 INT_R_X11Y21/ER1END0 INT_R_X11Y21/IMUX25 INT_R_X11Y21/IMUX33 INT_R_X11Y21/WW4C0 INT_R_X13Y21/WW4A0 VBRK_X34Y22/VBRK_WW4C0 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X10Y20/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X14Y21/INT_L.LOGIC_OUTS_L18->>WW4BEG0 INT_R_X11Y21/INT_R.ER1END0->>IMUX25 INT_R_X11Y21/INT_R.ER1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[28]_i_8_n_0 - 
wires: CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y17/CLBLM_M_AMUX CLBLM_R_X11Y18/CLBLM_IMUX2 CLBLM_R_X11Y18/CLBLM_M_A2 INT_R_X11Y17/LOGIC_OUTS20 INT_R_X11Y17/NL1BEG1 INT_R_X11Y18/IMUX2 INT_R_X11Y18/NL1END1 
pips: CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X11Y17/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X11Y18/INT_R.NL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_1_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y19/CLBLL_L_BMUX CLBLL_L_X12Y19/CLBLL_WW4A3 CLBLM_L_X10Y19/CLBLM_WW4C3 CLBLM_L_X10Y20/CLBLM_EE2BEG1 CLBLM_R_X11Y19/CLBLM_WW4A3 CLBLM_R_X11Y20/CLBLM_BYP5 CLBLM_R_X11Y20/CLBLM_L_BX DSP_R_X9Y15/DSP_WW4C3_4 DSP_R_X9Y20/DSP_EE2BEG1_0 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW4C3 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EE2BEG1 INT_L_X10Y19/WW4B3 INT_L_X10Y20/EE2A1 INT_L_X12Y19/LOGIC_OUTS_L17 INT_L_X12Y19/WW4BEG3 INT_L_X8Y19/NL1BEG2 INT_L_X8Y19/WW4END3 INT_L_X8Y20/EL1BEG1 INT_L_X8Y20/NL1END2 INT_R_X11Y19/WW4A3 INT_R_X11Y20/BYP5 INT_R_X11Y20/BYP_ALT5 INT_R_X11Y20/EE2END1 INT_R_X9Y19/WW4C3 INT_R_X9Y20/EE2BEG1 INT_R_X9Y20/EL1END1 VBRK_X29Y20/VBRK_WW4C3 VBRK_X29Y21/VBRK_EE2BEG1 VBRK_X34Y20/VBRK_WW4A3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X11Y20/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X12Y19/INT_L.LOGIC_OUTS_L17->>WW4BEG3 INT_L_X8Y19/INT_L.WW4END3->>NL1BEG2 INT_L_X8Y20/INT_L.NL1END2->>EL1BEG1 INT_R_X11Y20/INT_R.BYP_ALT5->>BYP5 INT_R_X11Y20/INT_R.EE2END1->>BYP_ALT5 INT_R_X9Y20/INT_R.EL1END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_10_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX20 CLBLM_R_X11Y18/CLBLM_IMUX36 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y18/CLBLM_L_C2 CLBLM_R_X11Y18/CLBLM_L_D2 CLBLM_R_X11Y18/CLBLM_M_AMUX INT_R_X11Y18/IMUX20 INT_R_X11Y18/IMUX36 INT_R_X11Y18/LOGIC_OUTS20 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X11Y18/INT_R.LOGIC_OUTS20->>IMUX20 INT_R_X11Y18/INT_R.LOGIC_OUTS20->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[30]_i_9_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX27 CLBLL_L_X12Y21/CLBLL_IMUX44 CLBLL_L_X12Y21/CLBLL_LL_AMUX CLBLL_L_X12Y21/CLBLL_LL_B4 CLBLL_L_X12Y21/CLBLL_LL_D4 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS20 INT_L_X12Y20/BYP_ALT7 INT_L_X12Y20/BYP_BOUNCE7 INT_L_X12Y20/SR1END3 INT_L_X12Y21/BYP_BOUNCE_N3_7 INT_L_X12Y21/IMUX_L27 INT_L_X12Y21/IMUX_L44 INT_L_X12Y21/LOGIC_OUTS_L20 INT_L_X12Y21/SR1BEG3 INT_L_X12Y21/SR1END_N3_3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X12Y20/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X12Y20/INT_L.SR1END3->>BYP_ALT7 INT_L_X12Y21/INT_L.BYP_BOUNCE_N3_7->>IMUX_L27 INT_L_X12Y21/INT_L.LOGIC_OUTS_L20->>IMUX_L44 INT_L_X12Y21/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[29]_i_5_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_ER1BEG0 CLBLL_L_X12Y19/CLBLL_IMUX32 CLBLL_L_X12Y19/CLBLL_LL_C1 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y18/CLBLM_L_D CLBLM_R_X11Y19/CLBLM_ER1BEG0 INT_L_X12Y19/ER1END0 INT_L_X12Y19/IMUX_L32 INT_R_X11Y18/ER1BEG_S0 INT_R_X11Y18/LOGIC_OUTS11 INT_R_X11Y19/ER1BEG0 VBRK_X34Y20/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X12Y19/INT_L.ER1END0->>IMUX_L32 INT_R_X11Y18/INT_R.LOGIC_OUTS11->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_6_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX31 CLBLL_L_X12Y19/CLBLL_LL_BMUX CLBLL_L_X12Y19/CLBLL_LL_C5 CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS21 INT_L_X12Y19/IMUX_L31 INT_L_X12Y19/LOGIC_OUTS_L21 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X12Y19/INT_L.LOGIC_OUTS_L21->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_7_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_EL1BEG0 CLBLL_L_X12Y19/CLBLL_IMUX24 CLBLL_L_X12Y19/CLBLL_IMUX28 CLBLL_L_X12Y19/CLBLL_LL_B5 CLBLL_L_X12Y19/CLBLL_LL_C4 CLBLM_R_X11Y19/CLBLM_EL1BEG0 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y19/CLBLM_M_B INT_L_X12Y18/EL1END_S3_0 INT_L_X12Y19/BYP_ALT0 INT_L_X12Y19/BYP_BOUNCE0 INT_L_X12Y19/EL1END0 INT_L_X12Y19/IMUX_L24 INT_L_X12Y19/IMUX_L28 INT_R_X11Y19/EL1BEG0 INT_R_X11Y19/LOGIC_OUTS13 VBRK_X34Y20/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X12Y19/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X12Y19/INT_L.BYP_BOUNCE0->>IMUX_L28 INT_L_X12Y19/INT_L.EL1END0->>BYP_ALT0 INT_L_X12Y19/INT_L.EL1END0->>IMUX_L24 INT_R_X11Y19/INT_R.LOGIC_OUTS13->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[29]_i_8_n_0 - 
wires: CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y22/CLBLM_L_CMUX CLBLM_L_X10Y23/CLBLM_IMUX41 CLBLM_L_X10Y23/CLBLM_L_D1 INT_L_X10Y22/LOGIC_OUTS_L18 INT_L_X10Y22/NR1BEG0 INT_L_X10Y23/IMUX_L41 INT_L_X10Y23/NR1END0 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y22/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X10Y23/INT_L.NR1END0->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[29]_i_9_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX29 CLBLL_L_X12Y21/CLBLL_LL_C2 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS18 CLBLL_L_X12Y21/CLBLL_L_CMUX INT_L_X12Y21/IMUX_L29 INT_L_X12Y21/LOGIC_OUTS_L18 INT_L_X12Y21/NL1BEG_N3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X12Y21/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X12Y21/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_7_n_0 - 
wires: CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y18/CLBLM_L_B CLBLM_R_X11Y19/CLBLM_IMUX24 CLBLM_R_X11Y19/CLBLM_IMUX32 CLBLM_R_X11Y19/CLBLM_M_B5 CLBLM_R_X11Y19/CLBLM_M_C1 INT_R_X11Y18/LOGIC_OUTS9 INT_R_X11Y18/NL1BEG0 INT_R_X11Y18/NL1END_S3_0 INT_R_X11Y19/IMUX24 INT_R_X11Y19/IMUX32 INT_R_X11Y19/NL1END0 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X11Y18/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X11Y19/INT_R.NL1END0->>IMUX24 INT_R_X11Y19/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

un[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_3_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_ER1BEG1 CLBLL_L_X12Y19/CLBLL_IMUX20 CLBLL_L_X12Y19/CLBLL_L_C2 CLBLM_R_X11Y19/CLBLM_ER1BEG1 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y19/CLBLM_L_A INT_L_X12Y19/ER1END1 INT_L_X12Y19/IMUX_L20 INT_R_X11Y19/ER1BEG1 INT_R_X11Y19/LOGIC_OUTS8 VBRK_X34Y20/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X12Y19/INT_L.ER1END1->>IMUX_L20 INT_R_X11Y19/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_4_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_EL1BEG1 CLBLL_L_X12Y19/CLBLL_IMUX34 CLBLL_L_X12Y19/CLBLL_L_C6 CLBLM_R_X11Y19/CLBLM_EL1BEG1 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y19/CLBLM_M_C INT_L_X12Y19/EL1END1 INT_L_X12Y19/IMUX_L34 INT_R_X11Y19/EL1BEG1 INT_R_X11Y19/LOGIC_OUTS14 VBRK_X34Y20/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X12Y19/INT_L.EL1END1->>IMUX_L34 INT_R_X11Y19/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_5_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX23 CLBLL_L_X12Y19/CLBLL_LL_B CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y19/CLBLL_L_C3 INT_L_X12Y19/BYP_ALT5 INT_L_X12Y19/BYP_BOUNCE5 INT_L_X12Y19/IMUX_L23 INT_L_X12Y19/LOGIC_OUTS_L13 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y19/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X12Y19/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X12Y19/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_6_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_LL_D CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS15 CLBLL_L_X12Y21/CLBLL_SW4A3 CLBLM_R_X11Y19/CLBLM_IMUX29 CLBLM_R_X11Y19/CLBLM_M_C2 CLBLM_R_X11Y21/CLBLM_SW4A3 INT_L_X10Y17/SW6END3 INT_L_X10Y18/NE2BEG3 INT_L_X10Y18/NL1BEG_N3 INT_L_X10Y18/SW6END_N0_3 INT_L_X10Y19/NE2A3 INT_L_X12Y21/LOGIC_OUTS_L15 INT_L_X12Y21/SW6BEG3 INT_R_X11Y17/SW6E3 INT_R_X11Y18/SW6D3 INT_R_X11Y19/IMUX29 INT_R_X11Y19/NE2END3 INT_R_X11Y19/SW6C3 INT_R_X11Y20/SW6B3 INT_R_X11Y21/SW6A3 VBRK_X34Y22/VBRK_SW4A3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X10Y18/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X10Y18/INT_L.SW6END_N0_3->>NL1BEG_N3 INT_L_X12Y21/INT_L.LOGIC_OUTS_L15->>SW6BEG3 INT_R_X11Y19/INT_R.NE2END3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[30]_i_8_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_NE2A2 CLBLL_L_X12Y19/CLBLL_WR1END3 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y18/CLBLM_L_C CLBLM_R_X11Y19/CLBLM_IMUX22 CLBLM_R_X11Y19/CLBLM_M_C3 CLBLM_R_X11Y19/CLBLM_NE2A2 CLBLM_R_X11Y19/CLBLM_WR1END3 INT_L_X12Y19/NE2END2 INT_L_X12Y19/WR1BEG3 INT_R_X11Y18/LOGIC_OUTS10 INT_R_X11Y18/NE2BEG2 INT_R_X11Y19/IMUX22 INT_R_X11Y19/NE2A2 INT_R_X11Y19/WR1END3 VBRK_X34Y20/VBRK_NE2A2 VBRK_X34Y20/VBRK_WR1END3 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X12Y19/INT_L.NE2END2->>WR1BEG3 INT_R_X11Y18/INT_R.LOGIC_OUTS10->>NE2BEG2 INT_R_X11Y19/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un - 
wires: CLBLL_L_X12Y20/CLBLL_WW2END1 CLBLL_L_X12Y21/CLBLL_EE2BEG1 CLBLL_L_X12Y22/CLBLL_FAN7 CLBLL_L_X12Y22/CLBLL_LL_CE CLBLL_L_X12Y22/CLBLL_WW2END1 CLBLL_L_X12Y23/CLBLL_FAN7 CLBLL_L_X12Y23/CLBLL_LL_CE CLBLL_L_X14Y19/CLBLL_FAN7 CLBLL_L_X14Y19/CLBLL_LL_C CLBLL_L_X14Y19/CLBLL_LL_CE CLBLL_L_X14Y19/CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y20/CLBLL_NW2A2 CLBLL_L_X14Y23/CLBLL_FAN6 CLBLL_L_X14Y23/CLBLL_L_CE CLBLL_L_X14Y25/CLBLL_FAN6 CLBLL_L_X14Y25/CLBLL_L_CE CLBLL_R_X13Y20/CLBLL_FAN6 CLBLL_R_X13Y20/CLBLL_L_CE CLBLL_R_X13Y20/CLBLL_NW2A2 CLBLL_R_X13Y21/CLBLL_FAN6 CLBLL_R_X13Y21/CLBLL_L_CE CLBLL_R_X13Y22/CLBLL_FAN7 CLBLL_R_X13Y22/CLBLL_LL_CE CLBLM_L_X10Y18/CLBLM_FAN6 CLBLM_L_X10Y18/CLBLM_L_CE CLBLM_L_X10Y20/CLBLM_FAN7 CLBLM_L_X10Y20/CLBLM_M_CE CLBLM_L_X10Y21/CLBLM_FAN7 CLBLM_L_X10Y21/CLBLM_M_CE CLBLM_L_X10Y24/CLBLM_FAN6 CLBLM_L_X10Y24/CLBLM_L_CE CLBLM_R_X11Y20/CLBLM_FAN6 CLBLM_R_X11Y20/CLBLM_FAN7 CLBLM_R_X11Y20/CLBLM_L_CE CLBLM_R_X11Y20/CLBLM_M_CE CLBLM_R_X11Y20/CLBLM_WW2END1 CLBLM_R_X11Y21/CLBLM_EE2BEG1 CLBLM_R_X11Y22/CLBLM_FAN6 CLBLM_R_X11Y22/CLBLM_L_CE CLBLM_R_X11Y22/CLBLM_WW2END1 CLBLM_R_X11Y23/CLBLM_FAN6 CLBLM_R_X11Y23/CLBLM_L_CE HCLK_L_X40Y26/HCLK_NN2A1 INT_L_X10Y16/NN2BEG1 INT_L_X10Y16/WL1END0 INT_L_X10Y17/NN2A1 INT_L_X10Y18/FAN_ALT6 INT_L_X10Y18/FAN_L6 INT_L_X10Y18/NN2END1 INT_L_X10Y20/FAN_ALT3 INT_L_X10Y20/FAN_ALT7 INT_L_X10Y20/FAN_BOUNCE3 INT_L_X10Y20/FAN_L7 INT_L_X10Y20/WR1END3 INT_L_X10Y21/FAN_ALT7 INT_L_X10Y21/FAN_L7 INT_L_X10Y21/NW2END2 INT_L_X10Y24/FAN_ALT6 INT_L_X10Y24/FAN_L6 INT_L_X10Y24/WR1END1 INT_L_X12Y20/WW2A1 INT_L_X12Y21/EE2A1 INT_L_X12Y22/FAN_ALT5 INT_L_X12Y22/FAN_ALT7 INT_L_X12Y22/FAN_BOUNCE5 INT_L_X12Y22/FAN_L7 INT_L_X12Y22/SR1END2 INT_L_X12Y22/WW2A1 INT_L_X12Y23/FAN_ALT7 INT_L_X12Y23/FAN_L7 INT_L_X12Y23/NW2END2 INT_L_X12Y23/SR1BEG2 INT_L_X14Y19/FAN_ALT7 INT_L_X14Y19/FAN_L7 INT_L_X14Y19/LOGIC_OUTS_L14 INT_L_X14Y19/NR1BEG2 INT_L_X14Y19/NW2BEG2 INT_L_X14Y20/NL1BEG1 INT_L_X14Y20/NR1END2 INT_L_X14Y20/NW2A2 INT_L_X14Y21/NL1END1 INT_L_X14Y21/NN2BEG1 INT_L_X14Y22/NN2A1 INT_L_X14Y23/FAN_ALT6 INT_L_X14Y23/FAN_L6 INT_L_X14Y23/NN2BEG1 INT_L_X14Y23/NN2END1 INT_L_X14Y24/NN2A1 INT_L_X14Y25/FAN_ALT6 INT_L_X14Y25/FAN_L6 INT_L_X14Y25/NN2END1 INT_R_X11Y16/SS6END1 INT_R_X11Y16/WL1BEG0 INT_R_X11Y17/SS6E1 INT_R_X11Y18/SS6D1 INT_R_X11Y19/SS6C1 INT_R_X11Y20/FAN6 INT_R_X11Y20/FAN7 INT_R_X11Y20/FAN_ALT6 INT_R_X11Y20/FAN_ALT7 INT_R_X11Y20/NL1BEG1 INT_R_X11Y20/NW2BEG2 INT_R_X11Y20/SS6B1 INT_R_X11Y20/WR1BEG3 INT_R_X11Y20/WW2END1 INT_R_X11Y21/EE2BEG1 INT_R_X11Y21/NL1END1 INT_R_X11Y21/NN2BEG1 INT_R_X11Y21/NW2A2 INT_R_X11Y21/SS6A1 INT_R_X11Y22/FAN6 INT_R_X11Y22/FAN_ALT6 INT_R_X11Y22/NN2A1 INT_R_X11Y22/SS6BEG1 INT_R_X11Y22/WW2END1 INT_R_X11Y23/FAN6 INT_R_X11Y23/FAN_ALT6 INT_R_X11Y23/NL1BEG0 INT_R_X11Y23/NL1END_S3_0 INT_R_X11Y23/NN2END1 INT_R_X11Y24/NL1END0 INT_R_X11Y24/WR1BEG1 INT_R_X13Y20/FAN6 INT_R_X13Y20/FAN_ALT6 INT_R_X13Y20/NN2BEG2 INT_R_X13Y20/NW2END2 INT_R_X13Y20/WW2BEG1 INT_R_X13Y21/EE2END1 INT_R_X13Y21/FAN6 INT_R_X13Y21/FAN_ALT6 INT_R_X13Y21/NN2A2 INT_R_X13Y22/FAN7 INT_R_X13Y22/FAN_ALT7 INT_R_X13Y22/NN2END2 INT_R_X13Y22/NW2BEG2 INT_R_X13Y22/WW2BEG1 INT_R_X13Y23/NW2A2 VBRK_X34Y21/VBRK_WW2END1 VBRK_X34Y22/VBRK_EE2BEG1 VBRK_X34Y23/VBRK_WW2END1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y23/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y19/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X14Y19/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X14Y23/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X14Y25/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y20/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y21/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X13Y22/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y18/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y20/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y21/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y24/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y20/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y20/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y23/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y16/INT_L.WL1END0->>NN2BEG1 INT_L_X10Y18/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y18/INT_L.NN2END1->>FAN_ALT6 INT_L_X10Y20/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y20/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X10Y20/INT_L.WR1END3->>FAN_ALT3 INT_L_X10Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y21/INT_L.NW2END2->>FAN_ALT7 INT_L_X10Y24/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y24/INT_L.WR1END1->>FAN_ALT6 INT_L_X12Y22/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y22/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X12Y22/INT_L.SR1END2->>FAN_ALT5 INT_L_X12Y23/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y23/INT_L.NW2END2->>FAN_ALT7 INT_L_X12Y23/INT_L.NW2END2->>SR1BEG2 INT_L_X14Y19/INT_L.FAN_ALT7->>FAN_L7 INT_L_X14Y19/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X14Y19/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X14Y19/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X14Y20/INT_L.NR1END2->>NL1BEG1 INT_L_X14Y21/INT_L.NL1END1->>NN2BEG1 INT_L_X14Y23/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y23/INT_L.NN2END1->>FAN_ALT6 INT_L_X14Y23/INT_L.NN2END1->>NN2BEG1 INT_L_X14Y25/INT_L.FAN_ALT6->>FAN_L6 INT_L_X14Y25/INT_L.NN2END1->>FAN_ALT6 INT_R_X11Y16/INT_R.SS6END1->>WL1BEG0 INT_R_X11Y20/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y20/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y20/INT_R.WW2END1->>FAN_ALT6 INT_R_X11Y20/INT_R.WW2END1->>FAN_ALT7 INT_R_X11Y20/INT_R.WW2END1->>NL1BEG1 INT_R_X11Y20/INT_R.WW2END1->>NW2BEG2 INT_R_X11Y20/INT_R.WW2END1->>WR1BEG3 INT_R_X11Y21/INT_R.NL1END1->>EE2BEG1 INT_R_X11Y21/INT_R.NL1END1->>NN2BEG1 INT_R_X11Y22/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y22/INT_R.WW2END1->>FAN_ALT6 INT_R_X11Y22/INT_R.WW2END1->>SS6BEG1 INT_R_X11Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y23/INT_R.NN2END1->>FAN_ALT6 INT_R_X11Y23/INT_R.NN2END1->>NL1BEG0 INT_R_X11Y24/INT_R.NL1END0->>WR1BEG1 INT_R_X13Y20/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y20/INT_R.NW2END2->>FAN_ALT6 INT_R_X13Y20/INT_R.NW2END2->>NN2BEG2 INT_R_X13Y20/INT_R.NW2END2->>WW2BEG1 INT_R_X13Y21/INT_R.EE2END1->>FAN_ALT6 INT_R_X13Y21/INT_R.FAN_ALT6->>FAN6 INT_R_X13Y22/INT_R.FAN_ALT7->>FAN7 INT_R_X13Y22/INT_R.NN2END2->>FAN_ALT7 INT_R_X13Y22/INT_R.NN2END2->>NW2BEG2 INT_R_X13Y22/INT_R.NN2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

un[31]_i_12_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y19/CLBLM_L_B CLBLM_R_X11Y20/CLBLM_IMUX41 CLBLM_R_X11Y20/CLBLM_L_D1 INT_R_X11Y19/LOGIC_OUTS9 INT_R_X11Y19/NR1BEG1 INT_R_X11Y20/GFAN0 INT_R_X11Y20/IMUX41 INT_R_X11Y20/NR1END1 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_R_X11Y19/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X11Y20/INT_R.GFAN0->>IMUX41 INT_R_X11Y20/INT_R.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_22_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_IMUX13 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y19/CLBLM_L_B6 CLBLM_R_X11Y19/CLBLM_L_C INT_R_X11Y19/IMUX13 INT_R_X11Y19/LOGIC_OUTS10 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y19/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_13_n_0 - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX31 CLBLM_L_X10Y22/CLBLM_M_C5 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y23/CLBLM_M_AMUX INT_L_X10Y22/IMUX_L31 INT_L_X10Y22/SR1END3 INT_L_X10Y23/LOGIC_OUTS_L20 INT_L_X10Y23/SR1BEG3 INT_L_X10Y23/SR1END_N3_3 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y22/INT_L.SR1END3->>IMUX_L31 INT_L_X10Y23/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_14_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_LL_CMUX CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS22 CLBLL_L_X12Y21/CLBLL_WW2A0 CLBLM_L_X10Y21/CLBLM_IMUX33 CLBLM_L_X10Y21/CLBLM_L_C1 CLBLM_R_X11Y21/CLBLM_WW2A0 INT_L_X10Y21/IMUX_L33 INT_L_X10Y21/WW2END0 INT_L_X12Y21/LOGIC_OUTS_L22 INT_L_X12Y21/WW2BEG0 INT_R_X11Y21/WW2A0 VBRK_X34Y22/VBRK_WW2A0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X10Y21/INT_L.WW2END0->>IMUX_L33 INT_L_X12Y21/INT_L.LOGIC_OUTS_L22->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_15_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX28 CLBLL_L_X14Y20/CLBLL_LL_C4 CLBLL_L_X16Y20/CLBLL_WW2A1 CLBLL_L_X16Y21/CLBLL_LOGIC_OUTS8 CLBLL_L_X16Y21/CLBLL_L_A CLBLL_R_X15Y20/CLBLL_WW2A1 INT_L_X14Y20/IMUX_L28 INT_L_X14Y20/WW2END1 INT_L_X16Y20/SR1END1 INT_L_X16Y20/WW2BEG1 INT_L_X16Y21/LOGIC_OUTS_L8 INT_L_X16Y21/SR1BEG1 INT_R_X15Y20/WW2A1 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X16Y21/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X14Y20/INT_L.WW2END1->>IMUX_L28 INT_L_X16Y20/INT_L.SR1END1->>WW2BEG1 INT_L_X16Y21/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_16_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX31 CLBLL_L_X14Y20/CLBLL_LL_C5 CLBLL_L_X14Y21/CLBLL_LL_D CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS15 INT_L_X14Y20/IMUX_L31 INT_L_X14Y20/SL1END3 INT_L_X14Y21/LOGIC_OUTS_L15 INT_L_X14Y21/SL1BEG3 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X14Y20/INT_L.SL1END3->>IMUX_L31 INT_L_X14Y21/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_23_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX44 CLBLL_L_X14Y21/CLBLL_LL_AMUX CLBLL_L_X14Y21/CLBLL_LL_D4 CLBLL_L_X14Y21/CLBLL_LOGIC_OUTS20 INT_L_X14Y21/IMUX_L44 INT_L_X14Y21/LOGIC_OUTS_L20 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X14Y21/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X14Y21/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_25_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_IMUX43 CLBLL_L_X14Y21/CLBLL_LL_D6 CLBLL_L_X14Y21/CLBLL_SE2A1 CLBLL_R_X13Y21/CLBLL_SE2A1 CLBLL_R_X13Y23/CLBLL_LOGIC_OUTS19 CLBLL_R_X13Y23/CLBLL_L_D CLBLL_R_X13Y23/CLBLL_L_DMUX INT_L_X14Y21/IMUX_L43 INT_L_X14Y21/SE2END1 INT_R_X13Y21/SE2A1 INT_R_X13Y22/SE2BEG1 INT_R_X13Y22/SL1END1 INT_R_X13Y23/LOGIC_OUTS19 INT_R_X13Y23/SL1BEG1 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X13Y23/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X14Y21/INT_L.SE2END1->>IMUX_L43 INT_R_X13Y22/INT_R.SL1END1->>SE2BEG1 INT_R_X13Y23/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_27_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_LL_BMUX CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS21 CLBLL_L_X12Y21/CLBLL_WL1END2 CLBLM_R_X11Y21/CLBLM_IMUX28 CLBLM_R_X11Y21/CLBLM_M_C4 CLBLM_R_X11Y21/CLBLM_WL1END2 INT_L_X12Y21/LOGIC_OUTS_L21 INT_L_X12Y21/WL1BEG2 INT_R_X11Y21/IMUX28 INT_R_X11Y21/WL1END2 VBRK_X34Y22/VBRK_WL1END2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X12Y21/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X11Y21/INT_R.WL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[31]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_LL_BMUX CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS21 CLBLL_L_X12Y19/CLBLL_NW2A3 CLBLM_R_X11Y19/CLBLM_NW2A3 CLBLM_R_X11Y20/CLBLM_BYP2 CLBLM_R_X11Y20/CLBLM_L_CX INT_L_X12Y18/LOGIC_OUTS_L21 INT_L_X12Y18/NW2BEG3 INT_L_X12Y19/NW2A3 INT_R_X11Y19/BYP_ALT6 INT_R_X11Y19/BYP_BOUNCE6 INT_R_X11Y19/NW2END3 INT_R_X11Y20/BYP2 INT_R_X11Y20/BYP_ALT1 INT_R_X11Y20/BYP_ALT2 INT_R_X11Y20/BYP_BOUNCE1 INT_R_X11Y20/BYP_BOUNCE_N3_6 VBRK_X34Y20/VBRK_NW2A3 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X11Y20/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X12Y18/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X11Y19/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X11Y19/INT_R.NW2END3->>BYP_ALT6 INT_R_X11Y20/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y20/INT_R.BYP_ALT2->>BYP2 INT_R_X11Y20/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X11Y20/INT_R.BYP_BOUNCE_N3_6->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[4]_i_3_n_0 - 
wires: CLBLL_L_X14Y21/CLBLL_ER1BEG3 CLBLL_L_X14Y21/CLBLL_IMUX27 CLBLL_L_X14Y21/CLBLL_LL_B4 CLBLL_R_X13Y21/CLBLL_ER1BEG3 CLBLL_R_X13Y22/CLBLL_LOGIC_OUTS10 CLBLL_R_X13Y22/CLBLL_L_C INT_L_X14Y21/ER1END3 INT_L_X14Y21/FAN_ALT3 INT_L_X14Y21/FAN_BOUNCE3 INT_L_X14Y21/IMUX_L27 INT_L_X14Y22/ER1END_N3_3 INT_R_X13Y21/ER1BEG3 INT_R_X13Y21/SL1END2 INT_R_X13Y22/LOGIC_OUTS10 INT_R_X13Y22/SL1BEG2 
pips: CLBLL_L_X14Y21/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X13Y22/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X14Y21/INT_L.ER1END3->>FAN_ALT3 INT_L_X14Y21/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X14Y21/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_R_X13Y21/INT_R.SL1END2->>ER1BEG3 INT_R_X13Y22/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

un[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wack_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wack_i_2_n_0 - 
wires: CLBLL_L_X14Y20/CLBLL_IMUX19 CLBLL_L_X14Y20/CLBLL_LL_D CLBLL_L_X14Y20/CLBLL_LL_DMUX CLBLL_L_X14Y20/CLBLL_LOGIC_OUTS23 CLBLL_L_X14Y20/CLBLL_L_B2 INT_L_X14Y20/IMUX_L19 INT_L_X14Y20/LOGIC_OUTS_L23 
pips: CLBLL_L_X14Y20/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X14Y20/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X14Y20/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X14Y20/INT_L.LOGIC_OUTS_L23->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wla_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wla_i_2_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y19/CLBLL_L_D CLBLL_R_X13Y19/CLBLL_IMUX23 CLBLL_R_X13Y19/CLBLL_L_C3 INT_L_X12Y19/LOGIC_OUTS_L11 INT_L_X12Y19/NE2BEG3 INT_L_X12Y20/NE2A3 INT_R_X13Y19/IMUX23 INT_R_X13Y19/SL1END3 INT_R_X13Y20/NE2END3 INT_R_X13Y20/SL1BEG3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X13Y19/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 INT_L_X12Y19/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_R_X13Y19/INT_R.SL1END3->>IMUX23 INT_R_X13Y20/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wla_i_3_n_0 - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX39 CLBLL_L_X12Y19/CLBLL_L_D3 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS11 CLBLL_L_X12Y20/CLBLL_L_D INT_L_X12Y19/IMUX_L39 INT_L_X12Y19/SL1END3 INT_L_X12Y20/LOGIC_OUTS_L11 INT_L_X12Y20/SL1BEG3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X12Y19/INT_L.SL1END3->>IMUX_L39 INT_L_X12Y20/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X20Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A5)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X20Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A5)+((~A2)*(~A5)*A4)+((~A2)*(~A5)*(~A4)*A3)) , 
NAME: SLICE_X23Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A6)+((~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X19Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X24Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A1)*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X24Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A1)+((~A2)*(~A4)*(~A1)*A6)+((~A2)*(~A4)*(~A1)*(~A6)*A3)+((~A2)*(~A4)*(~A1)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X21Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X27Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1)+((~A3)*(~A1)*A2)+((~A3)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X27Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A1)+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*A4)) , 
NAME: SLICE_X22Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A1*A4)+((~A6)*A1*(~A4)*A5)+((~A6)*A1*(~A4)*(~A5)*A2)+((~A6)*A1*(~A4)*(~A5)*(~A2)*A3)+((~A6)*(~A1)) , 
NAME: SLICE_X21Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A2)+((~A3)*(~A2)*A5*A4)+((~A3)*(~A2)*(~A5))) , 
NAME: SLICE_X20Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A3)+((~A5)*(~A4)*(~A3)*A6)+((~A5)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X23Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A2)+(A5*(~A6)*(~A2)*A1*A3*A4)+(A5*(~A6)*(~A2)*(~A1)*A4)+((~A5)*(~A6)*(~A2)*A1*A3*A4)+((~A5)*(~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X14Y25/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A6)+(A4*A3*A5*(~A6)*A2)+(A4*A3*(~A5))+(A4*(~A3))+((~A4)*A3*A6)+((~A4)*A3*(~A6)*A2)+((~A4)*(~A3)*A5)+((~A4)*(~A3)*(~A5)*A6)+((~A4)*(~A3)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X14Y24/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X26Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*(~A1)*A2*A4)+(A6*(~A1)*(~A2))+((~A6)*A1*A4)+((~A6)*(~A1)*A2*A4) , 
NAME: SLICE_X26Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X26Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A4*(~A2)*A5)+(A1*(~A3)*(~A6)*(~A4)*A2)+(A1*(~A3)*(~A6)*(~A4)*(~A2)*A5)+((~A1)*(~A3)*(~A6)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A6)*(~A4)*A2)+((~A1)*(~A3)*(~A6)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X26Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*(~A3)*A2*A1)+(A4*(~A3)*(~A2))+((~A4)*A3*A1)+((~A4)*(~A3)*A2*A1) , 
NAME: SLICE_X24Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X25Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A6)+(A3*(~A5)*A1*A4*A6)+(A3*(~A5)*(~A1)*A4)+(A3*(~A5)*(~A1)*(~A4)*(~A6))+((~A3)*A1*A4*A6)+((~A3)*(~A1)*A2*A4)+((~A3)*(~A1)*A2*(~A4)*(~A6))+((~A3)*(~A1)*(~A2)*A4*A6) , 
NAME: SLICE_X25Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*(~A3)*A6*A1)+(A4*(~A3)*(~A6))+((~A4)*A3*A1)+((~A4)*(~A3)*A6*A1) , 
NAME: SLICE_X22Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*(~A1)*A4)+(A5*(~A1)*(~A4)*A2*(~A3)*A6)+(A5*(~A1)*(~A4)*(~A2)*A3)+(A5*(~A1)*(~A4)*(~A2)*(~A3)*A6)+((~A5)*(~A1)*(~A4)*A2*(~A3)*A6)+((~A5)*(~A1)*(~A4)*(~A2)*A3)+((~A5)*(~A1)*(~A4)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X22Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*(~A5)*A4*A1)+(A3*(~A5)*(~A4))+((~A3)*A5*A1)+((~A3)*(~A5)*A4*A1) , 
NAME: SLICE_X19Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5)+(A4*(~A3)*A1*A2*A5)+(A4*(~A3)*(~A1)*A2)+(A4*(~A3)*(~A1)*(~A2)*(~A5))+((~A4)*A1*A2*A5)+((~A4)*(~A1)*A6*A2)+((~A4)*(~A1)*A6*(~A2)*(~A5))+((~A4)*(~A1)*(~A6)*A2*A5) , 
NAME: SLICE_X18Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*(~A4)*A2*A3)+(A6*(~A4)*(~A2))+((~A6)*A4*A3)+((~A6)*(~A4)*A2*A3) , 
NAME: SLICE_X13Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*(~A3)*A4)+(A6*(~A3)*(~A4)*A2*(~A5)*A1)+(A6*(~A3)*(~A4)*(~A2)*A5)+(A6*(~A3)*(~A4)*(~A2)*(~A5)*A1)+((~A6)*(~A3)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A3)*(~A4)*(~A2)*A5)+((~A6)*(~A3)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X14Y24/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2)+(A4*A5*(~A3)*A1*A2)+(A4*A5*(~A3)*(~A1))+(A4*(~A5)*A6*A3*A2)+(A4*(~A5)*A6*(~A3)*A1*A2)+(A4*(~A5)*A6*(~A3)*(~A1))+((~A4)*A6*A3*A2)+((~A4)*A6*(~A3)*A1*A2)+((~A4)*A6*(~A3)*(~A1)) , 
NAME: SLICE_X14Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A2))+(A6*A3*(~A5)*A1*(~A2))+(A6*A3*(~A5)*(~A1))+(A6*(~A3)*A4*A5*(~A2))+(A6*(~A3)*A4*(~A5)*A1*(~A2))+(A6*(~A3)*A4*(~A5)*(~A1))+((~A6)*A4*A5*(~A2))+((~A6)*A4*(~A5)*A1*(~A2))+((~A6)*A4*(~A5)*(~A1)) , 
NAME: SLICE_X14Y21/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*(~A1))+(A4*A5*(~A2)*A3*(~A1))+(A4*A5*(~A2)*(~A3))+(A4*(~A5)*A6*A2*(~A1))+(A4*(~A5)*A6*(~A2)*A3*(~A1))+(A4*(~A5)*A6*(~A2)*(~A3))+((~A4)*A6*A2*(~A1))+((~A4)*A6*(~A2)*A3*(~A1))+((~A4)*A6*(~A2)*(~A3)) , 
NAME: SLICE_X13Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*(~A3))+(A4*A5*(~A1)*A6*(~A3))+(A4*A5*(~A1)*(~A6))+(A4*(~A5)*A2*A1*(~A3))+(A4*(~A5)*A2*(~A1)*A6*(~A3))+(A4*(~A5)*A2*(~A1)*(~A6))+((~A4)*A2*A1*(~A3))+((~A4)*A2*(~A1)*A6*(~A3))+((~A4)*A2*(~A1)*(~A6)) , 
NAME: SLICE_X13Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A4))+(A6*A3*(~A5)*A1*(~A4))+(A6*A3*(~A5)*(~A1))+(A6*(~A3)*A2*A5*(~A4))+(A6*(~A3)*A2*(~A5)*A1*(~A4))+(A6*(~A3)*A2*(~A5)*(~A1))+((~A6)*A2*A5*(~A4))+((~A6)*A2*(~A5)*A1*(~A4))+((~A6)*A2*(~A5)*(~A1)) , 
NAME: SLICE_X13Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*(~A2)*A4*A5)+(A6*(~A2)*(~A4))+((~A6)*A2*A5)+((~A6)*(~A2)*A4*A5) , 
NAME: SLICE_X14Y25/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+((~A6)*A3*A2*A1*A4)+((~A6)*A3*(~A2)*A5*A1)+((~A6)*A3*(~A2)*A5*(~A1)*(~A4))+((~A6)*A3*(~A2)*(~A5)*A1*A4)+((~A6)*(~A3)*A2*A1)+((~A6)*(~A3)*A2*(~A1)*(~A4))+((~A6)*(~A3)*(~A2)*A5*A1)+((~A6)*(~A3)*(~A2)*A5*(~A1)*(~A4))+((~A6)*(~A3)*(~A2)*(~A5)*A1*A4) , 
NAME: SLICE_X14Y25/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*(~A1)*(~A5))+(A3*(~A2)*A6*A4)+(A3*(~A2)*A6*(~A4)*(~A1)*(~A5))+((~A3)*A6*A4)+((~A3)*A6*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X13Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A5*A2)+(A3*A1*(~A6)*(~A5)*(~A2))+(A3*(~A1)*A4*A6)+(A3*(~A1)*A4*(~A6)*A5*A2)+(A3*(~A1)*A4*(~A6)*(~A5)*(~A2))+((~A3)*A4*A6)+((~A3)*A4*(~A6)*A5*A2)+((~A3)*A4*(~A6)*(~A5)*(~A2)) , 
NAME: SLICE_X12Y18/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y19/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X12Y19/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3)+(A6*A5*(~A3)*(~A1)*(~A2))+(A6*(~A5)*A4*A3)+(A6*(~A5)*A4*(~A3)*(~A1)*(~A2))+((~A6)*A4*A3)+((~A6)*A4*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X13Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A4*A1*A6)+(A3*A5*(~A2)*(~A4)*A6)+(A3*(~A5)*A2*A4*A1*A6)+(A3*(~A5)*A2*(~A4)*A6)+(A3*(~A5)*(~A2))+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A4*A1*(~A6))+((~A3)*A5*(~A2)*A4*(~A1))+((~A3)*A5*(~A2)*(~A4)*(~A6))+((~A3)*(~A5)*A2*A4*A1*(~A6))+((~A3)*(~A5)*A2*A4*(~A1))+((~A3)*(~A5)*A2*(~A4)*(~A6)) , 
NAME: SLICE_X13Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X12Y22/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1*(~A4))+(A3*A6*(~A1)*A2*(~A4))+(A3*A6*(~A1)*(~A2))+(A3*(~A6)*A5*A1*(~A4))+(A3*(~A6)*A5*(~A1)*A2*(~A4))+(A3*(~A6)*A5*(~A1)*(~A2))+((~A3)*A5*A1*(~A4))+((~A3)*A5*(~A1)*A2*(~A4))+((~A3)*A5*(~A1)*(~A2)) , 
NAME: SLICE_X13Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A1*A2*(~A3)*A4)+(A6*(~A5)*A1*(~A2)*A3*A4)+(A6*(~A5)*A1*(~A2)*(~A3))+(A6*(~A5)*(~A1)*A2*A3)+(A6*(~A5)*(~A1)*A2*(~A3)*(~A4))+(A6*(~A5)*(~A1)*(~A2)*A3*(~A4)) , 
NAME: SLICE_X13Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A6*A1) , 
NAME: SLICE_X13Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y20/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X13Y20/B5LUT, 
TYPE: LUT5, 

SLICE_X14Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*(~A3))+(A2*A5*(~A6)*A1*(~A3))+(A2*A5*(~A6)*(~A1))+(A2*(~A5)*A4*A6*(~A3))+(A2*(~A5)*A4*(~A6)*A1*(~A3))+(A2*(~A5)*A4*(~A6)*(~A1))+((~A2)*A4*A6*(~A3))+((~A2)*A4*(~A6)*A1*(~A3))+((~A2)*A4*(~A6)*(~A1)) , 
NAME: SLICE_X14Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4*A1*(~A2)*A5)+(A3*(~A6)*A4*(~A1)*A2*A5)+(A3*(~A6)*A4*(~A1)*(~A2))+(A3*(~A6)*(~A4)*A1*A2)+(A3*(~A6)*(~A4)*A1*(~A2)*(~A5))+(A3*(~A6)*(~A4)*(~A1)*A2*(~A5)) , 
NAME: SLICE_X12Y18/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A4*A5)) , 
NAME: SLICE_X13Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)*A3) , 
NAME: SLICE_X12Y18/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A5*A3)+(A1*A2*(~A4)*(~A5)*(~A3))+(A1*(~A2)*A6*A4)+(A1*(~A2)*A6*(~A4)*A5*A3)+(A1*(~A2)*A6*(~A4)*(~A5)*(~A3))+((~A1)*A6*A4)+((~A1)*A6*(~A4)*A5*A3)+((~A1)*A6*(~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X12Y18/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y19/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)*A4) , 
NAME: SLICE_X13Y19/B5LUT, 
TYPE: LUT5, 

SLICE_X15Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4)+(A5*A6*(~A4)*(~A3)*(~A1))+(A5*(~A6)*A2*A4)+(A5*(~A6)*A2*(~A4)*(~A3)*(~A1))+((~A5)*A2*A4)+((~A5)*A2*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X15Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2)+(A6*A1*(~A2)*A3*A5)+(A6*A1*(~A2)*(~A3)*(~A5))+(A6*(~A1)*A4*A2)+(A6*(~A1)*A4*(~A2)*A3*A5)+(A6*(~A1)*A4*(~A2)*(~A3)*(~A5))+((~A6)*A4*A2)+((~A6)*A4*(~A2)*A3*A5)+((~A6)*A4*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X16Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X16Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*(~A1))+(A3*A6*(~A5)*A4*(~A1))+(A3*A6*(~A5)*(~A4))+(A3*(~A6)*A2*A5*(~A1))+(A3*(~A6)*A2*(~A5)*A4*(~A1))+(A3*(~A6)*A2*(~A5)*(~A4))+(A3*(~A6)*(~A2)*A5*(~A1))+(A3*(~A6)*(~A2)*(~A5)*A4*(~A1))+((~A3)*A2*A5*(~A1))+((~A3)*A2*(~A5)*A4*(~A1))+((~A3)*A2*(~A5)*(~A4))+((~A3)*(~A2)*A5*(~A1))+((~A3)*(~A2)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X19Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2)*(~A6)*(~A3))+(A1*(~A5)*(~A6)*(~A3))+((~A1)*A5*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X19Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*(~A6))+(A5*A3*(~A4)*A1*(~A6))+(A5*A3*(~A4)*(~A1))+(A5*(~A3)*A2*A4*(~A6))+(A5*(~A3)*A2*(~A4)*A1*(~A6))+(A5*(~A3)*A2*(~A4)*(~A1))+((~A5)*A2*A4*(~A6))+((~A5)*A2*(~A4)*A1*(~A6))+((~A5)*A2*(~A4)*(~A1)) , 
NAME: SLICE_X16Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A6*(~A4))+((~A3)*(~A6)*A1*A2*A5*(~A4))+((~A3)*(~A6)*A1*A2*(~A5))+((~A3)*(~A6)*A1*(~A2))+((~A3)*(~A6)*(~A1)*A2*A5*(~A4))+((~A3)*(~A6)*(~A1)*A2*(~A5))+((~A3)*(~A6)*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X16Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*(~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X16Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A1*A2)+(A3*A4*A5*(~A1)*(~A2))+(A3*A4*(~A5)*A1*(~A2))+(A3*A4*(~A5)*(~A1)*A2)+(A3*(~A4)*A6*A5*A1*A2)+(A3*(~A4)*A6*A5*(~A1)*(~A2))+(A3*(~A4)*A6*(~A5)*A1*(~A2))+(A3*(~A4)*A6*(~A5)*(~A1)*A2)+(A3*(~A4)*(~A6)) , 
NAME: SLICE_X15Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)*(~A2)*(~A1)*(~A5)*(~A6))+((~A3)*A4*(~A2)*(~A1)*(~A5)*(~A6))+((~A3)*(~A4)*A2*(~A1)*(~A5)*(~A6))+((~A3)*(~A4)*(~A2)*A1*(~A5)*(~A6))+((~A3)*(~A4)*(~A2)*(~A1)*A5*(~A6))+((~A3)*(~A4)*(~A2)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X16Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A2)+((~A1)*A2) , 
NAME: SLICE_X13Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X22Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*(~A5)*A6*A4)+(A1*(~A5)*(~A6))+((~A1)*A5*A4)+((~A1)*(~A5)*A6*A4) , 
NAME: SLICE_X22Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+((~A3)*A2*A4*A1*A6*A5)+((~A3)*A2*A4*(~A1)*A6)+((~A3)*A2*A4*(~A1)*(~A6)*(~A5))+((~A3)*A2*(~A4)*A6)+((~A3)*A2*(~A4)*(~A6)*(~A5))+((~A3)*(~A2)*A4*A1*A6*A5)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*A4*(~A1)*(~A6)*(~A5))+((~A3)*(~A2)*(~A4)*A6*A5) , 
NAME: SLICE_X22Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*A4*(~A1)*A6*A5)+(A3*A4*(~A1)*(~A6))+(A3*(~A4)*A2*A1*A5)+(A3*(~A4)*A2*(~A1)*A6*A5)+(A3*(~A4)*A2*(~A1)*(~A6))+(A3*(~A4)*(~A2)*A1*A5)+(A3*(~A4)*(~A2)*(~A1)*A6*A5)+((~A3)*A2*A1*A5)+((~A3)*A2*(~A1)*A6*A5)+((~A3)*A2*(~A1)*(~A6))+((~A3)*(~A2)*A1*A5)+((~A3)*(~A2)*(~A1)*A6*A5) , 
NAME: SLICE_X22Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*A2*(~A6)*(~A4))+((~A3)*A1*(~A6)*(~A4))+((~A3)*(~A1)*A2*(~A6)*(~A4)) , 
NAME: SLICE_X20Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A5)+(A2*(~A4)*(~A5)*A3)+((~A2)*A4*(~A5)*(~A3)) , 
NAME: SLICE_X22Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+((~A2)*A1*A5*A3*A4*A6)+((~A2)*A1*A5*(~A3)*A4)+((~A2)*A1*A5*(~A3)*(~A4)*(~A6))+((~A2)*A1*(~A5)*A4)+((~A2)*A1*(~A5)*(~A4)*(~A6))+((~A2)*(~A1)*A5*A3*A4*A6)+((~A2)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A1)*A5*(~A3)*(~A4)*(~A6))+((~A2)*(~A1)*(~A5)*A4*A6) , 
NAME: SLICE_X22Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3)+(A2*A6*(~A1)*A4*A3)+(A2*A6*(~A1)*(~A4))+(A2*(~A6)*A5*A1*A3)+(A2*(~A6)*A5*(~A1)*A4*A3)+(A2*(~A6)*A5*(~A1)*(~A4))+(A2*(~A6)*(~A5)*A1*A3)+(A2*(~A6)*(~A5)*(~A1)*A4*A3)+((~A2)*A5*A1*A3)+((~A2)*A5*(~A1)*A4*A3)+((~A2)*A5*(~A1)*(~A4))+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*(~A1)*A4*A3) , 
NAME: SLICE_X22Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X24Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)*(~A5)*A1*(~A6))+(A3*(~A2)*(~A5)*(~A1))+((~A3)*(~A2)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X24Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X24Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*(~A3)*A2*A6)+(A4*(~A3)*(~A2))+((~A4)*A3*A6)+((~A4)*(~A3)*A2*A6) , 
NAME: SLICE_X24Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A4)+(A2*(~A3)*A1*A5*A4)+(A2*(~A3)*(~A1)*A5)+(A2*(~A3)*(~A1)*(~A5)*(~A4))+((~A2)*A1*A5*A4)+((~A2)*(~A1)*A6*A5)+((~A2)*(~A1)*A6*(~A5)*(~A4))+((~A2)*(~A1)*(~A6)*A5*A4) , 
NAME: SLICE_X24Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2)+(A6*A1*(~A5)*A3*A2)+(A6*A1*(~A5)*(~A3))+(A6*(~A1)*A4*A5*A2)+(A6*(~A1)*A4*(~A5)*A3*A2)+(A6*(~A1)*A4*(~A5)*(~A3))+(A6*(~A1)*(~A4)*A5*A2)+(A6*(~A1)*(~A4)*(~A5)*A3*A2)+((~A6)*A4*A5*A2)+((~A6)*A4*(~A5)*A3*A2)+((~A6)*A4*(~A5)*(~A3))+((~A6)*(~A4)*A5*A2)+((~A6)*(~A4)*(~A5)*A3*A2) , 
NAME: SLICE_X22Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A3)*(~A6)*(~A2))+(A4*(~A5)*(~A6)*(~A2))+((~A4)*A5*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X23Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X27Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*(~A1)*A3*A6)+(A5*(~A1)*(~A3))+((~A5)*A1*A6)+((~A5)*(~A1)*A3*A6) , 
NAME: SLICE_X27Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A1)+(A2*(~A5)*A3*A6*A1)+(A2*(~A5)*(~A3)*A6)+(A2*(~A5)*(~A3)*(~A6)*(~A1))+((~A2)*A3*A6*A1)+((~A2)*(~A3)*A4*A6)+((~A2)*(~A3)*A4*(~A6)*(~A1))+((~A2)*(~A3)*(~A4)*A6*A1) , 
NAME: SLICE_X23Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X26Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X12Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y18/CFF - 
CLASS: bel, 
NAME: SLICE_X12Y18/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X22Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X24Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X24Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X27Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+((~A1)*A5*A2*A3)+((~A1)*A5*(~A2)*A4*A3)+((~A1)*(~A5)*A2*A4*A3)+((~A1)*(~A5)*A2*(~A4))+((~A1)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X16Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A6)+((~A3)*(~A2)*(~A6)*A5)+((~A3)*(~A2)*(~A6)*(~A5)*A1)+((~A3)*(~A2)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X17Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*A1)+(A3*(~A2)*(~A5)*A1)+((~A3)*A2*(~A5)*A1)+((~A3)*(~A2)*A5*A1)) , 
NAME: SLICE_X16Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)) , 
NAME: SLICE_X16Y24/A5LUT, 
TYPE: LUT5, 

SLICE_X18Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A3)*A5)+(A2*(~A1)*A3*A5)+((~A2)*A1*A3*A5)+((~A2)*(~A1)*(~A3)*A5)) , 
NAME: SLICE_X18Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4) , 
NAME: SLICE_X18Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X18Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)) , 
NAME: SLICE_X18Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)) , 
NAME: SLICE_X17Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)*(~A6)*A1*(~A4)*(~A2))+(A5*(~A3)*(~A6)*(~A1)*(~A2))+((~A5)*(~A3)*(~A6)*A1*(~A4)*(~A2)) , 
NAME: SLICE_X18Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y20/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5) , 
NAME: SLICE_X17Y20/D5LUT, 
TYPE: LUT5, 

SLICE_X16Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A5)+((~A2)*(~A5)*A4)+((~A2)*(~A5)*(~A4)*A3)+((~A2)*(~A5)*(~A4)*(~A3)*A1)+((~A2)*(~A5)*(~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X16Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A6*A2)+(A1*A4*A3*(~A6)*A5*A2)+(A1*A4*(~A3)*A6*A5*A2)+(A1*(~A4)*A3*(~A6)*(~A5)*A2)+(A1*(~A4)*(~A3)*A6*(~A5)*A2)+(A1*(~A4)*(~A3)*(~A6)*A2)+((~A1)*A4*A3*(~A6)*(~A5)*A2)+((~A1)*A4*(~A3)*A6*(~A5)*A2)+((~A1)*A4*(~A3)*(~A6)*A2)+((~A1)*(~A4)*A3*A6*A2)+((~A1)*(~A4)*A3*(~A6)*A5*A2)+((~A1)*(~A4)*(~A3)*A6*A5*A2) , 
NAME: SLICE_X16Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*A1*A2)+(A6*A5*A3*(~A1)*(~A2))+(A6*A5*(~A3)*A4*A1*A2)+(A6*A5*(~A3)*A4*(~A1)*(~A2))+(A6*A5*(~A3)*(~A4)*A1*(~A2))+(A6*A5*(~A3)*(~A4)*(~A1)*A2)+(A6*(~A5)*A3*A4*A1*A2)+(A6*(~A5)*A3*A4*(~A1)*(~A2))+(A6*(~A5)*A3*(~A4)*A1*(~A2))+(A6*(~A5)*A3*(~A4)*(~A1)*A2)+(A6*(~A5)*(~A3)*A1*(~A2))+(A6*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X16Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X27Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X27Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)) , 
NAME: SLICE_X18Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)) , 
NAME: SLICE_X24Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X17Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X27Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X27Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X24Y25/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4) , 
NAME: SLICE_X24Y25/A5LUT, 
TYPE: LUT5, 

SLICE_X18Y26/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2) , 
NAME: SLICE_X18Y26/A5LUT, 
TYPE: LUT5, 

SLICE_X18Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X18Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X18Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X27Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X24Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X27Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X27Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y25/A5FF - 
CLASS: bel, 
NAME: SLICE_X24Y25/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y26/A5FF - 
CLASS: bel, 
NAME: SLICE_X18Y26/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X25Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y25/CFF - 
CLASS: bel, 
NAME: SLICE_X18Y25/CFF, 
TYPE: REG_INIT, 

SLICE_X18Y25/DFF - 
CLASS: bel, 
NAME: SLICE_X18Y25/DFF, 
TYPE: REG_INIT, 

SLICE_X22Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X21Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X21Y21/DFF - 
CLASS: bel, 
NAME: SLICE_X21Y21/DFF, 
TYPE: REG_INIT, 

SLICE_X25Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X25Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X25Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y25/CFF - 
CLASS: bel, 
NAME: SLICE_X22Y25/CFF, 
TYPE: REG_INIT, 

SLICE_X21Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*(~A4)*(~A1)*A3*A6) , 
NAME: SLICE_X21Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6)+(A5*A4*(~A6)*A2)+(A5*A4*(~A6)*(~A2)*(~A3))+(A5*(~A4)*A1*A6*A2*(~A3))+(A5*(~A4)*(~A1)*A6*A2*(~A3))+(A5*(~A4)*(~A1)*A6*(~A2))+(A5*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X20Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X24Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X23Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X23Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X20Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X20Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X20Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X24Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X23Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X23Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X23Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X23Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X24Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X24Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X24Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X24Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X23Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X23Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X20Y24/B5FF - 
CLASS: bel, 
NAME: SLICE_X20Y24/B5FF, 
TYPE: FF_INIT, 

SLICE_X20Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*A5*(~A6)*(~A3)*A4) , 
NAME: SLICE_X20Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X24Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X24Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X24Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X24Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X24Y23/DFF - 
CLASS: bel, 
NAME: SLICE_X24Y23/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y25/CFF - 
CLASS: bel, 
NAME: SLICE_X20Y25/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y25/DFF - 
CLASS: bel, 
NAME: SLICE_X20Y25/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y25/A5FF - 
CLASS: bel, 
NAME: SLICE_X20Y25/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X24Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y23/B5FF - 
CLASS: bel, 
NAME: SLICE_X24Y23/B5FF, 
TYPE: FF_INIT, 

SLICE_X20Y25/B5FF - 
CLASS: bel, 
NAME: SLICE_X20Y25/B5FF, 
TYPE: FF_INIT, 

SLICE_X24Y23/C5FF - 
CLASS: bel, 
NAME: SLICE_X24Y23/C5FF, 
TYPE: FF_INIT, 

SLICE_X24Y23/D5FF - 
CLASS: bel, 
NAME: SLICE_X24Y23/D5FF, 
TYPE: FF_INIT, 

SLICE_X20Y25/C5FF - 
CLASS: bel, 
NAME: SLICE_X20Y25/C5FF, 
TYPE: FF_INIT, 

SLICE_X20Y25/D5FF - 
CLASS: bel, 
NAME: SLICE_X20Y25/D5FF, 
TYPE: FF_INIT, 

SLICE_X22Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A3*A4*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X22Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X24Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X24Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X24Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X24Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X20Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y23/DFF - 
CLASS: bel, 
NAME: SLICE_X20Y23/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X20Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X24Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X24Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X24Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X20Y23/B5FF - 
CLASS: bel, 
NAME: SLICE_X20Y23/B5FF, 
TYPE: FF_INIT, 

SLICE_X20Y23/C5FF - 
CLASS: bel, 
NAME: SLICE_X20Y23/C5FF, 
TYPE: FF_INIT, 

SLICE_X23Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X24Y24/B5FF - 
CLASS: bel, 
NAME: SLICE_X24Y24/B5FF, 
TYPE: FF_INIT, 

SLICE_X14Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A1)+(A5*(~A3)*(~A1))+((~A5)*A3*(~A1))+((~A5)*(~A3)*A1) , 
NAME: SLICE_X14Y24/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X25Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*A5*(~A3))+(A4*A6*A1*(~A5)*A3)+(A4*A6*(~A1)*A3)+(A4*(~A6)*A2*A1*A5*(~A3))+(A4*(~A6)*A2*A1*(~A5)*A3)+(A4*(~A6)*A2*(~A1)*A3)+(A4*(~A6)*(~A2)*A1*(~A3))+(A4*(~A6)*(~A2)*(~A1)*A5*(~A3))+(A4*(~A6)*(~A2)*(~A1)*(~A5)*A3)+((~A4)*A2*A1*A5*(~A3))+((~A4)*A2*A1*(~A5)*A3)+((~A4)*A2*(~A1)*A3)+((~A4)*(~A2)*A1*(~A3))+((~A4)*(~A2)*(~A1)*A5*(~A3))+((~A4)*(~A2)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X25Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2*A1)+(A4*(~A5)*(~A2)*(~A1))+((~A4)*A5*A2*A1)+((~A4)*A5*(~A2)*(~A1))+((~A4)*(~A5)) , 
NAME: SLICE_X22Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X23Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*(~A4)*(~A3))+(A2*(~A5)*A4*(~A3))+(A2*(~A5)*(~A4))+((~A2)*A4*(~A3))+((~A2)*(~A4)) , 
NAME: SLICE_X23Y22/B5LUT, 
TYPE: LUT5, 

SLICE_X23Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A6)*A2*(~A3))+(A5*A1*A4*(~A6)*(~A2))+(A5*A1*(~A4)*A6*A2*(~A3))+(A5*A1*(~A4)*A6*(~A2))+(A5*A1*(~A4)*(~A6))+(A5*(~A1)*A4*(~A6)*(~A2)*(~A3))+(A5*(~A1)*(~A4)*A6*(~A2)*(~A3))+(A5*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X23Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X25Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A5))+(A4*(~A3)*A5)+((~A4)*A3*A5)+((~A4)*(~A3)*(~A5))) , 
NAME: SLICE_X21Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4)+(A1*(~A6)*(~A4))+((~A1)*A6*(~A4))+((~A1)*(~A6)*A4) , 
NAME: SLICE_X18Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6)+(A3*A2*(~A1))+(A3*(~A2)*A6)+((~A3)*A5*A2*A1*A6)+((~A3)*A5*A2*(~A1))+((~A3)*A5*(~A2)*A6)+((~A3)*(~A5)*A4*A2*A1*A6)+((~A3)*(~A5)*A4*A2*(~A1))+((~A3)*(~A5)*A4*(~A2)*A6)+((~A3)*(~A5)*(~A4)*A2)+((~A3)*(~A5)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X21Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*A6*(~A5)*(~A4))+(A2*(~A1)*(~A6)*A5*(~A4))+((~A2)*A1*A6*(~A5)*(~A4))+((~A2)*A1*(~A6)*A5*(~A4)) , 
NAME: SLICE_X21Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*A2*(~A1)*(~A3))+(A4*(~A5)*(~A2)*A1*(~A3))+(A4*(~A5)*(~A2)*(~A1))+((~A4)*A5*A2*(~A1)*(~A3))+((~A4)*A5*(~A2)*A1*(~A3))+((~A4)*A5*(~A2)*(~A1))+((~A4)*(~A5))) , 
NAME: SLICE_X22Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A3*A5)+(A1*(~A2)*A3*(~A5)*A4)+(A1*(~A2)*(~A3)*A5*A4)+((~A1)*A2*A3*A5)+((~A1)*A2*A3*(~A5)*A4)+((~A1)*A2*(~A3)*A5*A4)) , 
NAME: SLICE_X21Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y21/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*A4*(~A2)*A5)+(A3*(~A4)*A2*A5)+((~A3)*A2*A5) , 
NAME: SLICE_X24Y21/C5LUT, 
TYPE: LUT5, 

SLICE_X18Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A6)*A2*(~A4)*A1*(~A3)) , 
NAME: SLICE_X18Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)+((~A1)*(~A4)*A3)+((~A1)*(~A4)*(~A3)*A5)) , 
NAME: SLICE_X19Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A2)+(A5*A3*(~A4)*(~A2))+(A5*(~A3)*A1*A4*A2)+(A5*(~A3)*A1*(~A4)*(~A2))+(A5*(~A3)*(~A1)*A4*(~A2))+(A5*(~A3)*(~A1)*(~A4)*A2)+((~A5)*A3*A1*A4*A2)+((~A5)*A3*A1*(~A4)*(~A2))+((~A5)*A3*(~A1)*A4*(~A2))+((~A5)*A3*(~A1)*(~A4)*A2)+((~A5)*(~A3)*A4*(~A2))+((~A5)*(~A3)*(~A4)*A2)) , 
NAME: SLICE_X14Y24/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X18Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3*A5)+(A1*A4*(~A3)*(~A5))+(A1*(~A4)*A2*A3*A5)+(A1*(~A4)*A2*(~A3)*(~A5))+(A1*(~A4)*(~A2)*A3*(~A5))+(A1*(~A4)*(~A2)*(~A3)*A5)+((~A1)*A4*A2*A3*A5)+((~A1)*A4*A2*(~A3)*(~A5))+((~A1)*A4*(~A2)*A3*(~A5))+((~A1)*A4*(~A2)*(~A3)*A5)+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A5)) , 
NAME: SLICE_X18Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*(~A6))+(A3*A1*(~A4)*A2*(~A6))+(A3*A1*(~A4)*(~A2)*A6)+(A3*(~A1)*A4*A2*(~A6))+(A3*(~A1)*A4*(~A2)*A5*(~A6))+(A3*(~A1)*A4*(~A2)*(~A5)*A6)+(A3*(~A1)*(~A4)*A2*A5*(~A6))+(A3*(~A1)*(~A4)*A2*(~A5)*A6)+(A3*(~A1)*(~A4)*(~A2)*A6)+((~A3)*A1*A4*A2*(~A6))+((~A3)*A1*A4*(~A2)*A5*(~A6))+((~A3)*A1*A4*(~A2)*(~A5)*A6)+((~A3)*A1*(~A4)*A2*A5*(~A6))+((~A3)*A1*(~A4)*A2*(~A5)*A6)+((~A3)*A1*(~A4)*(~A2)*A6)+((~A3)*(~A1)*A4*A2*(~A6))+((~A3)*(~A1)*A4*(~A2)*A6)+((~A3)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X19Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A4))+((~A1)*A4)) , 
NAME: SLICE_X20Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X24Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*(~A3)*(~A2))+((~A4)*A3*(~A2))+((~A4)*(~A3)*A2) , 
NAME: SLICE_X24Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y20/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A2)+(A3*A5*(~A2)*A4*A1)+(A3*(~A5)*A2*A4*A1)+((~A3)*A5*A2)+((~A3)*A5*(~A2)*A4)+((~A3)*A5*(~A2)*(~A4)*A1)+((~A3)*(~A5)*A2*A4)+((~A3)*(~A5)*A2*(~A4)*A1) , 
NAME: SLICE_X23Y20/B5LUT, 
TYPE: LUT5, 

SLICE_X23Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A5*(~A3)*(~A6))+(A4*(~A2)*(~A5)*A1*(~A3)*(~A6))+(A4*(~A2)*(~A5)*(~A1)*A3*(~A6))+(A4*(~A2)*(~A5)*(~A1)*(~A3))+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*A5*(~A3)*A6)+((~A4)*(~A2)*(~A5)*A1*A3)+((~A4)*(~A2)*(~A5)*A1*(~A3)*A6)+((~A4)*(~A2)*(~A5)*(~A1)*A3*A6) , 
NAME: SLICE_X23Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X25Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X25Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X18Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X25Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X25Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X18Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X25Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X25Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X25Y23/DFF - 
CLASS: bel, 
NAME: SLICE_X25Y23/DFF, 
TYPE: REG_INIT, 

SLICE_X25Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X25Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6)+(A1*A4*(~A5))+(A1*(~A4)*A3*A5)+(A1*(~A4)*A3*(~A5)*A6)+(A1*(~A4)*(~A3)*(~A5)*A6)+((~A1)*A4*A5*A6)+((~A1)*(~A4)*A3*A5)+((~A1)*(~A4)*A3*(~A5)*A6)+((~A1)*(~A4)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X17Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X25Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A4)+(A6*A3*(~A1))+(A6*(~A3)*A5*A1)+(A6*(~A3)*A5*(~A1)*A4)+(A6*(~A3)*(~A5)*(~A1)*A4)+((~A6)*A3*A1*A4)+((~A6)*(~A3)*A5*A1)+((~A6)*(~A3)*A5*(~A1)*A4)+((~A6)*(~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X25Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A1)+(A3*A4*(~A6))+(A3*(~A4)*A2*A6)+(A3*(~A4)*A2*(~A6)*A1)+(A3*(~A4)*(~A2)*(~A6)*A1)+((~A3)*A4*A6*A1)+((~A3)*(~A4)*A2*A6)+((~A3)*(~A4)*A2*(~A6)*A1)+((~A3)*(~A4)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X23Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A2)+(A6*A1*(~A3))+(A6*(~A1)*A4*A3)+(A6*(~A1)*A4*(~A3)*A2)+(A6*(~A1)*(~A4)*(~A3)*A2)+((~A6)*A1*A3*A2)+((~A6)*(~A1)*A4*A3)+((~A6)*(~A1)*A4*(~A3)*A2)+((~A6)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X19Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1)+(A5*A4*(~A6))+(A5*(~A4)*A3*A6)+(A5*(~A4)*A3*(~A6)*A1)+(A5*(~A4)*(~A3)*(~A6)*A1)+((~A5)*A4*A6*A1)+((~A5)*(~A4)*A3*A6)+((~A5)*(~A4)*A3*(~A6)*A1)+((~A5)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X19Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6)+(A3*A1*(~A2))+(A3*(~A1)*A5*A2)+(A3*(~A1)*A5*(~A2)*A6)+(A3*(~A1)*(~A5)*(~A2)*A6)+((~A3)*A1*A2*A6)+((~A3)*(~A1)*A5*A2)+((~A3)*(~A1)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X15Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A2)+(A1*A3*(~A4)*(~A2)*(~A5))+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*A2)+(A1*(~A3)*(~A4)*(~A2)*(~A5))+((~A1)*A3*A4*(~A5))+((~A1)*A3*(~A4)*A2*A5)+((~A1)*(~A3)*(~A4)*A2*A5) , 
NAME: SLICE_X17Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1)+(A4*A3*(~A2))+(A4*(~A3)*A6*A2)+(A4*(~A3)*A6*(~A2)*A1)+(A4*(~A3)*(~A6)*(~A2)*A1)+((~A4)*A3*A2*A1)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A1)+((~A4)*(~A3)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X16Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A6))+(A3*A5*(~A1))+(A3*(~A5)*A2*A1)+(A3*(~A5)*A2*(~A1)*(~A6))+(A3*(~A5)*(~A2)*(~A1)*(~A6))+((~A3)*A5*A1*(~A6))+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*A2*(~A1)*(~A6))+((~A3)*(~A5)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X19Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A2*(~A4)*(~A1))+(A5*A3*(~A2)*A4*(~A1))+(A5*A3*(~A2)*(~A4))+(A5*(~A3)*A2*A4)+(A5*(~A3)*A2*(~A4)*A1)+(A5*(~A3)*(~A2)*A4*A1)+((~A5)*A3*A2*A4)+((~A5)*A3*A2*(~A4)*A1)+((~A5)*A3*(~A2)*A4*A1)+((~A5)*(~A3)*A2*(~A4)*(~A1))+((~A5)*(~A3)*(~A2)*A4*(~A1))+((~A5)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X18Y24/A5LUT, 
TYPE: LUT5, 

SLICE_X22Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*A4*(~A5))+(A3*(~A4)*A2*A5)+(A3*(~A4)*A2*(~A5)*A6)+(A3*(~A4)*(~A2)*(~A5)*A6)+((~A3)*A4*A5*A6)+((~A3)*(~A4)*A2*A5)+((~A3)*(~A4)*A2*(~A5)*A6)+((~A3)*(~A4)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X22Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A5)+(A2*A4*(~A3))+(A2*(~A4)*A1*A3)+(A2*(~A4)*A1*(~A3)*A5)+(A2*(~A4)*(~A1)*(~A3)*A5)+((~A2)*A4*A3*A5)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*A1*(~A3)*A5)+((~A2)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X17Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A2)+(A1*A6*(~A5)*(~A2)*(~A4))+(A1*(~A6)*A5*A4)+(A1*(~A6)*(~A5)*A2)+(A1*(~A6)*(~A5)*(~A2)*(~A4))+((~A1)*A6*A5*(~A4))+((~A1)*A6*(~A5)*A2*A4)+((~A1)*(~A6)*(~A5)*A2*A4) , 
NAME: SLICE_X23Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A5)+(A6*A2*(~A4)*(~A5)*(~A3))+(A6*(~A2)*A4*A3)+(A6*(~A2)*(~A4)*A5)+(A6*(~A2)*(~A4)*(~A5)*(~A3))+((~A6)*A2*A4*(~A3))+((~A6)*A2*(~A4)*A5*A3)+((~A6)*(~A2)*(~A4)*A5*A3) , 
NAME: SLICE_X23Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X26Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A2)+(A5*A3*(~A6))+(A5*(~A3)*A4*A6)+(A5*(~A3)*A4*(~A6)*A2)+(A5*(~A3)*(~A4)*(~A6)*A2)+((~A5)*A3*A6*A2)+((~A5)*(~A3)*A4*A6)+((~A5)*(~A3)*A4*(~A6)*A2)+((~A5)*(~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X26Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A4)+(A6*A2*(~A3))+(A6*(~A2)*A5*A3)+(A6*(~A2)*A5*(~A3)*A4)+(A6*(~A2)*(~A5)*(~A3)*A4)+((~A6)*A2*A3*A4)+((~A6)*(~A2)*A5*A3)+((~A6)*(~A2)*A5*(~A3)*A4)+((~A6)*(~A2)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X22Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A2)+(A6*A4*(~A3))+(A6*(~A4)*A5*A3)+(A6*(~A4)*A5*(~A3)*A2)+(A6*(~A4)*(~A5)*(~A3)*A2)+((~A6)*A4*A3*A2)+((~A6)*(~A4)*A5*A3)+((~A6)*(~A4)*A5*(~A3)*A2)+((~A6)*(~A4)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X23Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4)+(A1*A2*(~A3))+(A1*(~A2)*A5*A3)+(A1*(~A2)*A5*(~A3)*A4)+(A1*(~A2)*(~A5)*(~A3)*A4)+((~A1)*A2*A3*A4)+((~A1)*(~A2)*A5*A3)+((~A1)*(~A2)*A5*(~A3)*A4)+((~A1)*(~A2)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X17Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X26Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A4)+(A3*A2*(~A5))+(A3*(~A2)*A6*A5)+(A3*(~A2)*A6*(~A5)*A4)+(A3*(~A2)*(~A6)*(~A5)*A4)+((~A3)*A2*A5*A4)+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*A6*(~A5)*A4)+((~A3)*(~A2)*(~A6)*(~A5)*A4) , 
NAME: SLICE_X26Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A6)+(A3*A2*(~A1))+(A3*(~A2)*A5*A1)+(A3*(~A2)*A5*(~A1)*A6)+(A3*(~A2)*(~A5)*(~A1)*A6)+((~A3)*A2*A1*A6)+((~A3)*(~A2)*A5*A1)+((~A3)*(~A2)*A5*(~A1)*A6)+((~A3)*(~A2)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X23Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4)+(A5*A1*(~A3))+(A5*(~A1)*A2*A3)+(A5*(~A1)*A2*(~A3)*A4)+(A5*(~A1)*(~A2)*(~A3)*A4)+((~A5)*A1*A3*A4)+((~A5)*(~A1)*A2*A3)+((~A5)*(~A1)*A2*(~A3)*A4)+((~A5)*(~A1)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X19Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4)+(A3*A1*(~A2))+(A3*(~A1)*A6*A2)+(A3*(~A1)*A6*(~A2)*A4)+(A3*(~A1)*(~A6)*(~A2)*A4)+((~A3)*A1*A2*A4)+((~A3)*(~A1)*A6*A2)+((~A3)*(~A1)*A6*(~A2)*A4)+((~A3)*(~A1)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X19Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5)+(A4*A1*(~A2))+(A4*(~A1)*A6*A2)+(A4*(~A1)*A6*(~A2)*A5)+(A4*(~A1)*(~A6)*(~A2)*A5)+((~A4)*A1*A2*A5)+((~A4)*(~A1)*A6*A2)+((~A4)*(~A1)*A6*(~A2)*A5)+((~A4)*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X15Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A1)+(A2*A3*(~A6))+(A2*(~A3)*A5*A6)+(A2*(~A3)*A5*(~A6)*A1)+(A2*(~A3)*(~A5)*(~A6)*A1)+((~A2)*A3*A6*A1)+((~A2)*(~A3)*A5*A6)+((~A2)*(~A3)*A5*(~A6)*A1)+((~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X16Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A5)+(A1*A4*(~A3))+(A1*(~A4)*A2*A3)+(A1*(~A4)*A2*(~A3)*A5)+(A1*(~A4)*(~A2)*(~A3)*A5)+((~A1)*A4*A3*A5)+((~A1)*(~A4)*A2*A3)+((~A1)*(~A4)*A2*(~A3)*A5)+((~A1)*(~A4)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X16Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A3)+(A6*A1*(~A2))+(A6*(~A1)*A4*A2)+(A6*(~A1)*A4*(~A2)*A3)+(A6*(~A1)*(~A4)*(~A2)*A3)+((~A6)*A1*A2*A3)+((~A6)*(~A1)*A4*A2)+((~A6)*(~A1)*A4*(~A2)*A3)+((~A6)*(~A1)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X19Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A1)+(A6*A3*(~A4))+(A6*(~A3)*A2*A4)+(A6*(~A3)*A2*(~A4)*A1)+(A6*(~A3)*(~A2)*(~A4)*A1)+((~A6)*A3*A4*A1)+((~A6)*(~A3)*A2*A4)+((~A6)*(~A3)*A2*(~A4)*A1)+((~A6)*(~A3)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X23Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X26Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3)+(A6*A2*(~A5))+(A6*(~A2)*A4*A5)+(A6*(~A2)*A4*(~A5)*A3)+(A6*(~A2)*(~A4)*(~A5)*A3)+((~A6)*A2*A5*A3)+((~A6)*(~A2)*A4*A5)+((~A6)*(~A2)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X26Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1)+(A4*A6*(~A2))+(A4*(~A6)*A3*A2)+(A4*(~A6)*A3*(~A2)*A1)+(A4*(~A6)*(~A3)*(~A2)*A1)+((~A4)*A6*A2*A1)+((~A4)*(~A6)*A3*A2)+((~A4)*(~A6)*A3*(~A2)*A1)+((~A4)*(~A6)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X22Y26/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A6)+(A4*A2*(~A1))+(A4*(~A2)*A5*A1)+(A4*(~A2)*A5*(~A1)*A6)+(A4*(~A2)*(~A5)*(~A1)*A6)+((~A4)*A2*A1*A6)+((~A4)*(~A2)*A5*A1)+((~A4)*(~A2)*A5*(~A1)*A6)+((~A4)*(~A2)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X23Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3)+(A6*A5*(~A2))+(A6*(~A5)*A1*A2)+(A6*(~A5)*A1*(~A2)*A3)+(A6*(~A5)*(~A1)*(~A2)*A3)+((~A6)*A5*A2*A3)+((~A6)*(~A5)*A1*A2)+((~A6)*(~A5)*A1*(~A2)*A3)+((~A6)*(~A5)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X25Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A3)+(A5*A1*(~A4))+(A5*(~A1)*A6*A4)+(A5*(~A1)*A6*(~A4)*A3)+(A5*(~A1)*(~A6)*(~A4)*A3)+((~A5)*A1*A4*A3)+((~A5)*(~A1)*A6*A4)+((~A5)*(~A1)*A6*(~A4)*A3)+((~A5)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X23Y26/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y26/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A4)+(A1*A6*(~A2))+(A1*(~A6)*A3*A2)+(A1*(~A6)*A3*(~A2)*A4)+(A1*(~A6)*(~A3)*(~A2)*A4)+((~A1)*A6*A2*A4)+((~A1)*(~A6)*A3*A2)+((~A1)*(~A6)*A3*(~A2)*A4)+((~A1)*(~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X22Y26/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*A2*A6*A3)+((~A1)*A2*(~A6)*A5*A3)+((~A1)*A2*(~A6)*(~A5)*A4*A3)+((~A1)*(~A2)*A6*A5*A3)+((~A1)*(~A2)*A6*(~A5)*A4*A3)+((~A1)*(~A2)*A6*(~A5)*(~A4))+((~A1)*(~A2)*(~A6)*A5*A4*A3)+((~A1)*(~A2)*(~A6)*(~A5)*A3) , 
NAME: SLICE_X16Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*A2*A1*A3)+((~A6)*A2*(~A1)*A5*A3)+((~A6)*A2*(~A1)*(~A5)*A4*A3)+((~A6)*(~A2)*A1*A5*A3)+((~A6)*(~A2)*A1*(~A5)*A4*A3)+((~A6)*(~A2)*(~A1)*A5*A4*A3)+((~A6)*(~A2)*(~A1)*A5*(~A4))+((~A6)*(~A2)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X18Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X25Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X23Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X26Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X23Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X23Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X26Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X23Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X19Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X19Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y25/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y25/CFF, 
TYPE: REG_INIT, 

SLICE_X19Y25/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y25/BFF, 
TYPE: REG_INIT, 

SLICE_X23Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X23Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X26Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X26Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y26/CFF - 
CLASS: bel, 
NAME: SLICE_X22Y26/CFF, 
TYPE: REG_INIT, 

SLICE_X23Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X23Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X25Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y26/CFF - 
CLASS: bel, 
NAME: SLICE_X23Y26/CFF, 
TYPE: REG_INIT, 

SLICE_X22Y26/DFF - 
CLASS: bel, 
NAME: SLICE_X22Y26/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y31/CFF - 
CLASS: bel, 
NAME: SLICE_X21Y31/CFF, 
TYPE: REG_INIT, 

SLICE_X22Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X19Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X18Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y31/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y31/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y32/CFF - 
CLASS: bel, 
NAME: SLICE_X20Y32/CFF, 
TYPE: REG_INIT, 

SLICE_X19Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y33/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y33/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y34/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y34/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y34/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y34/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y32/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y32/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y34/C5FF - 
CLASS: bel, 
NAME: SLICE_X15Y34/C5FF, 
TYPE: FF_INIT, 

SLICE_X14Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y32/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y32/A5FF, 
TYPE: FF_INIT, 

SLICE_X13Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y31/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y31/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y33/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y33/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y33/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y33/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y34/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y34/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y34/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y34/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y32/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y32/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y32/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y32/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y30/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y30/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y29/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y29/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y27/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y27/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y26/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y26/A5FF, 
TYPE: FF_INIT, 

SLICE_X19Y27/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y27/BFF, 
TYPE: REG_INIT, 

SLICE_X19Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y27/C5FF - 
CLASS: bel, 
NAME: SLICE_X13Y27/C5FF, 
TYPE: FF_INIT, 

SLICE_X13Y28/A5FF - 
CLASS: bel, 
NAME: SLICE_X13Y28/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y26/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y26/A5FF, 
TYPE: FF_INIT, 

SLICE_X19Y27/B5FF - 
CLASS: bel, 
NAME: SLICE_X19Y27/B5FF, 
TYPE: FF_INIT, 

SLICE_X22Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y28/DFF - 
CLASS: bel, 
NAME: SLICE_X22Y28/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X23Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y28/A5FF - 
CLASS: bel, 
NAME: SLICE_X21Y28/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y30/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y30/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y30/CFF - 
CLASS: bel, 
NAME: SLICE_X21Y30/CFF, 
TYPE: REG_INIT, 

SLICE_X18Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X22Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*A2*A3)+(A6*A1*A4*A5*(~A2))+(A6*A1*A4*(~A5)*A3)+(A6*A1*(~A4)*A3)+(A6*(~A1)*A5*A2*A3)+(A6*(~A1)*A5*(~A2))+(A6*(~A1)*(~A5)*A3) , 
NAME: SLICE_X21Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X26Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A2)*(~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X26Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A2*(~A4))+(A6*A5*(~A1)*(~A2))+(A6*(~A5)*A1*A2)+(A6*(~A5)*A1*(~A2)*(~A4))+(A6*(~A5)*(~A1)*A2*(~A3))+(A6*(~A5)*(~A1)*(~A2))+((~A6)*A5*A1*A2)+((~A6)*A5*A1*(~A2)*(~A4)*(~A3))+((~A6)*A5*(~A1)*A2*(~A4))+((~A6)*A5*(~A1)*(~A2))+((~A6)*(~A5)*A1*A2)+((~A6)*(~A5)*A1*(~A2)*(~A4))+((~A6)*(~A5)*(~A1)) , 
NAME: SLICE_X19Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X25Y8/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A5)+((~A2)*(~A3)*(~A5)*A1)+((~A2)*(~A3)*(~A5)*(~A1)*A6)+((~A2)*(~A3)*(~A5)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X25Y8/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A1*A6*A4)+(A5*A2*A3*A1*(~A6))+(A5*A2*A3*(~A1)*A6*A4)+(A5*A2*(~A3)*A6*A4)+(A5*A2*(~A3)*(~A6))+(A5*(~A2)*A3*A1*A6*A4)+(A5*(~A2)*A3*A1*(~A6))+(A5*(~A2)*A3*(~A1)*A6*A4)+(A5*(~A2)*(~A3)*A6*A4) , 
NAME: SLICE_X15Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A3*A6)+(A2*A1*(~A5)*A3*(~A6)*A4)+(A2*A1*(~A5)*(~A3)*(~A6)*A4)+(A2*(~A1)*A5*A6)+(A2*(~A1)*(~A5)*A3*A6)+(A2*(~A1)*(~A5)*A3*(~A6)*A4)+(A2*(~A1)*(~A5)*(~A3)*(~A6)*A4)+((~A2)*A1*A5*(~A6))+((~A2)*A1*(~A5)*A3*A6)+((~A2)*A1*(~A5)*A3*(~A6)*A4)+((~A2)*A1*(~A5)*(~A3)*(~A6)*A4)+((~A2)*(~A1)*(~A5)*A3*A6)+((~A2)*(~A1)*(~A5)*A3*(~A6)*A4)+((~A2)*(~A1)*(~A5)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X15Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A3*A5)+(A6*A2*(~A4)*A3*(~A5)*A1)+(A6*A2*(~A4)*(~A3)*(~A5)*A1)+(A6*(~A2)*A4*A5)+(A6*(~A2)*(~A4)*A3*A5)+(A6*(~A2)*(~A4)*A3*(~A5)*A1)+(A6*(~A2)*(~A4)*(~A3)*(~A5)*A1)+((~A6)*A2*A4*(~A5))+((~A6)*A2*(~A4)*A3*A5)+((~A6)*A2*(~A4)*A3*(~A5)*A1)+((~A6)*A2*(~A4)*(~A3)*(~A5)*A1)+((~A6)*(~A2)*(~A4)*A3*A5)+((~A6)*(~A2)*(~A4)*A3*(~A5)*A1)+((~A6)*(~A2)*(~A4)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X17Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*(~A4)*(~A5))+(A6*(~A1)*A4*A3*(~A5))+(A6*(~A1)*(~A4)*(~A5))+((~A6)*A1*A2*(~A4)*(~A5))+((~A6)*(~A1)*A4*A3*(~A5)) , 
NAME: SLICE_X15Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X24Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A2)+(A6*(~A5)*(~A3)*A1)+(A6*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X24Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A2*A1)+(A3*A5*(~A6)*A2*(~A1)*A4)+(A3*A5*(~A6)*(~A2)*(~A1)*A4)+(A3*(~A5)*A6*A1)+(A3*(~A5)*(~A6)*A2*A1)+(A3*(~A5)*(~A6)*A2*(~A1)*A4)+(A3*(~A5)*(~A6)*(~A2)*(~A1)*A4)+((~A3)*A5*A6*(~A1))+((~A3)*A5*(~A6)*A2*A1)+((~A3)*A5*(~A6)*A2*(~A1)*A4)+((~A3)*A5*(~A6)*(~A2)*(~A1)*A4)+((~A3)*(~A5)*(~A6)*A2*A1)+((~A3)*(~A5)*(~A6)*A2*(~A1)*A4)+((~A3)*(~A5)*(~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X25Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A6)*A4*(~A2))+(A1*(~A3)*(~A6)*A4*(~A2))+((~A1)*A3*A5*(~A6)*A4*(~A2)) , 
NAME: SLICE_X16Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6*A5)+(A1*A4*(~A3)*A6*(~A5)*A2)+(A1*A4*(~A3)*(~A6)*(~A5)*A2)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3)*A6*A5)+(A1*(~A4)*(~A3)*A6*(~A5)*A2)+(A1*(~A4)*(~A3)*(~A6)*(~A5)*A2)+((~A1)*A4*A3*(~A5))+((~A1)*A4*(~A3)*A6*A5)+((~A1)*A4*(~A3)*A6*(~A5)*A2)+((~A1)*A4*(~A3)*(~A6)*(~A5)*A2)+((~A1)*(~A4)*(~A3)*A6*A5)+((~A1)*(~A4)*(~A3)*A6*(~A5)*A2)+((~A1)*(~A4)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X25Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A3*(~A5)*A4)+(A2*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X23Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2*(~A4)*A1*(~A3))+(A5*(~A6)*(~A4)*A1*(~A3))+((~A5)*A6*A2*(~A4)*A1*(~A3)) , 
NAME: SLICE_X21Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3)+(A6*A4*(~A3)*A1*A5)+(A6*A4*(~A3)*A1*(~A5)*A2)+(A6*A4*(~A3)*(~A1)*(~A5)*A2)+(A6*(~A4)*A3*A5)+(A6*(~A4)*(~A3)*A1*A5)+(A6*(~A4)*(~A3)*A1*(~A5)*A2)+(A6*(~A4)*(~A3)*(~A1)*(~A5)*A2)+((~A6)*A4*A3*(~A5))+((~A6)*A4*(~A3)*A1*A5)+((~A6)*A4*(~A3)*A1*(~A5)*A2)+((~A6)*A4*(~A3)*(~A1)*(~A5)*A2)+((~A6)*(~A4)*(~A3)*A1*A5)+((~A6)*(~A4)*(~A3)*A1*(~A5)*A2)+((~A6)*(~A4)*(~A3)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X23Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X24Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A5*A1)+(A6*A2*(~A4)*A5*(~A1)*A3)+(A6*A2*(~A4)*(~A5)*(~A1)*A3)+(A6*(~A2)*A4*A1)+(A6*(~A2)*(~A4)*A5*A1)+(A6*(~A2)*(~A4)*A5*(~A1)*A3)+(A6*(~A2)*(~A4)*(~A5)*(~A1)*A3)+((~A6)*A2*A4*(~A1))+((~A6)*A2*(~A4)*A5*A1)+((~A6)*A2*(~A4)*A5*(~A1)*A3)+((~A6)*A2*(~A4)*(~A5)*(~A1)*A3)+((~A6)*(~A2)*(~A4)*A5*A1)+((~A6)*(~A2)*(~A4)*A5*(~A1)*A3)+((~A6)*(~A2)*(~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X24Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4)+(A2*(~A1)*A5*A4)+(A2*(~A1)*A5*(~A4)*A6)+(A2*(~A1)*(~A5)*A3)+(A2*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X18Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A5*A6)+(A4*A1*(~A2)*A5*(~A6)*A3)+(A4*A1*(~A2)*(~A5)*(~A6)*A3)+(A4*(~A1)*A2*A6)+(A4*(~A1)*(~A2)*A5*A6)+(A4*(~A1)*(~A2)*A5*(~A6)*A3)+(A4*(~A1)*(~A2)*(~A5)*(~A6)*A3)+((~A4)*A1*A2*(~A6))+((~A4)*A1*(~A2)*A5*A6)+((~A4)*A1*(~A2)*A5*(~A6)*A3)+((~A4)*A1*(~A2)*(~A5)*(~A6)*A3)+((~A4)*(~A1)*(~A2)*A5*A6)+((~A4)*(~A1)*(~A2)*A5*(~A6)*A3)+((~A4)*(~A1)*(~A2)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X22Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*(~A4)*A3*(~A5))+(A2*(~A1)*(~A4)*A3*(~A5))+((~A2)*A1*A6*(~A4)*A3*(~A5)) , 
NAME: SLICE_X16Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A1*A5)+(A3*A2*(~A4)*A1*(~A5)*A6)+(A3*A2*(~A4)*(~A1)*(~A5)*A6)+(A3*(~A2)*A4*A5)+(A3*(~A2)*(~A4)*A1*A5)+(A3*(~A2)*(~A4)*A1*(~A5)*A6)+(A3*(~A2)*(~A4)*(~A1)*(~A5)*A6)+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A1*A5)+((~A3)*A2*(~A4)*A1*(~A5)*A6)+((~A3)*A2*(~A4)*(~A1)*(~A5)*A6)+((~A3)*(~A2)*(~A4)*A1*A5)+((~A3)*(~A2)*(~A4)*A1*(~A5)*A6)+((~A3)*(~A2)*(~A4)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X18Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A5*(~A6)*A4)+(A2*(~A1)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X18Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A4)*A1*(~A5))+(A3*(~A2)*(~A4)*A1*(~A5))+((~A3)*A2*A6*(~A4)*A1*(~A5)) , 
NAME: SLICE_X18Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X18Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6)+(A3*A1*(~A6)*A5*A2)+(A3*A1*(~A6)*A5*(~A2)*A4)+(A3*A1*(~A6)*(~A5)*(~A2)*A4)+(A3*(~A1)*A6*A2)+(A3*(~A1)*(~A6)*A5*A2)+(A3*(~A1)*(~A6)*A5*(~A2)*A4)+(A3*(~A1)*(~A6)*(~A5)*(~A2)*A4)+((~A3)*A1*A6*(~A2))+((~A3)*A1*(~A6)*A5*A2)+((~A3)*A1*(~A6)*A5*(~A2)*A4)+((~A3)*A1*(~A6)*(~A5)*(~A2)*A4)+((~A3)*(~A1)*(~A6)*A5*A2)+((~A3)*(~A1)*(~A6)*A5*(~A2)*A4)+((~A3)*(~A1)*(~A6)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X18Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2)+(A3*A4*(~A2)*A1*A5)+(A3*A4*(~A2)*A1*(~A5)*A6)+(A3*A4*(~A2)*(~A1)*(~A5)*A6)+(A3*(~A4)*A2*A5)+(A3*(~A4)*(~A2)*A1*A5)+(A3*(~A4)*(~A2)*A1*(~A5)*A6)+(A3*(~A4)*(~A2)*(~A1)*(~A5)*A6)+((~A3)*A4*A2*(~A5))+((~A3)*A4*(~A2)*A1*A5)+((~A3)*A4*(~A2)*A1*(~A5)*A6)+((~A3)*A4*(~A2)*(~A1)*(~A5)*A6)+((~A3)*(~A4)*(~A2)*A1*A5)+((~A3)*(~A4)*(~A2)*A1*(~A5)*A6)+((~A3)*(~A4)*(~A2)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X19Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*(~A4)*A1*A2)+(A5*(~A4)*A1*(~A2)*A6)+(A5*(~A4)*(~A1)*A3)+(A5*(~A4)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X15Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A2*A3)+(A5*A6*(~A1)*A2*(~A3)*A4)+(A5*A6*(~A1)*(~A2)*(~A3)*A4)+(A5*(~A6)*A1*A3)+(A5*(~A6)*(~A1)*A2*A3)+(A5*(~A6)*(~A1)*A2*(~A3)*A4)+(A5*(~A6)*(~A1)*(~A2)*(~A3)*A4)+((~A5)*A6*A1*(~A3))+((~A5)*A6*(~A1)*A2*A3)+((~A5)*A6*(~A1)*A2*(~A3)*A4)+((~A5)*A6*(~A1)*(~A2)*(~A3)*A4)+((~A5)*(~A6)*(~A1)*A2*A3)+((~A5)*(~A6)*(~A1)*A2*(~A3)*A4)+((~A5)*(~A6)*(~A1)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X17Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*(~A1)*A4*(~A2))+(A6*(~A5)*(~A1)*A4*(~A2))+((~A6)*A5*A3*(~A1)*A4*(~A2)) , 
NAME: SLICE_X15Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3)+(A2*A4*(~A3)*A6*A1)+(A2*A4*(~A3)*A6*(~A1)*A5)+(A2*A4*(~A3)*(~A6)*(~A1)*A5)+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*A6*A1)+(A2*(~A4)*(~A3)*A6*(~A1)*A5)+(A2*(~A4)*(~A3)*(~A6)*(~A1)*A5)+((~A2)*A4*A3*(~A1))+((~A2)*A4*(~A3)*A6*A1)+((~A2)*A4*(~A3)*A6*(~A1)*A5)+((~A2)*A4*(~A3)*(~A6)*(~A1)*A5)+((~A2)*(~A4)*(~A3)*A6*A1)+((~A2)*(~A4)*(~A3)*A6*(~A1)*A5)+((~A2)*(~A4)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X15Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A3*A2*(~A5))+(A1*A4*A6*A3*(~A2))+(A1*A4*A6*(~A3)*(~A5))+(A1*A4*(~A6)*A2*(~A5))+(A1*A4*(~A6)*(~A2))+(A1*(~A4)*A6*A3*A2*(~A5))+(A1*(~A4)*A6*A3*(~A2))+(A1*(~A4)*A6*(~A3)*(~A5))+(A1*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X15Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X18Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A1*A2*(~A6))+(A5*A3*A4*A1*(~A2))+(A5*A3*A4*(~A1)*(~A6))+(A5*A3*(~A4)*A2*(~A6))+(A5*A3*(~A4)*(~A2))+(A5*(~A3)*A4*A1*A2*(~A6))+(A5*(~A3)*A4*A1*(~A2))+(A5*(~A3)*A4*(~A1)*(~A6))+(A5*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X18Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2*A4*A6*(~A1))+(A5*A3*A2*A4*(~A6))+(A5*A3*A2*(~A4)*(~A1))+(A5*A3*(~A2)*A6*(~A1))+(A5*A3*(~A2)*(~A6))+(A5*(~A3)*A2*A4*A6*(~A1))+(A5*(~A3)*A2*A4*(~A6))+(A5*(~A3)*A2*(~A4)*(~A1))+(A5*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X12Y21/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A6*A2*(~A3))+(A5*A4*A1*A6*(~A2))+(A5*A4*A1*(~A6)*(~A3))+(A5*A4*(~A1)*A2*(~A3))+(A5*A4*(~A1)*(~A2))+(A5*(~A4)*A1*A6*A2*(~A3))+(A5*(~A4)*A1*A6*(~A2))+(A5*(~A4)*A1*(~A6)*(~A3))+(A5*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X16Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5*A1*(~A6))+(A4*A3*A2*A5*(~A1))+(A4*A3*A2*(~A5)*(~A6))+(A4*A3*(~A2)*A1*(~A6))+(A4*A3*(~A2)*(~A1))+(A4*(~A3)*A2*A5*A1*(~A6))+(A4*(~A3)*A2*A5*(~A1))+(A4*(~A3)*A2*(~A5)*(~A6))+(A4*(~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X13Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*(~A3)*(~A4)*A5*(~A1))+(A2*(~A6)*A3*A5*(~A1))+(A2*(~A6)*(~A3)*(~A4)*A5*(~A1))+((~A2)*A5) , 
NAME: SLICE_X17Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6*(~A4)*(~A1))+(A3*A2*(~A5)*(~A6)*A4)+(A3*A2*(~A5)*(~A6)*(~A4)*(~A1))+((~A3)*A5)+((~A3)*(~A5)*A6*(~A4)*(~A1))+((~A3)*(~A5)*(~A6)*A4)+((~A3)*(~A5)*(~A6)*(~A4)*(~A1)) , 
NAME: SLICE_X16Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A5*(~A6)*(~A4))+(A1*A2*A3*(~A5)*A6)+(A1*A2*A3*(~A5)*(~A6)*(~A4))+(A1*(~A2)*A3*A5*(~A6)*(~A4))+(A1*(~A2)*A3*(~A5)*A6)+(A1*(~A2)*A3*(~A5)*(~A6)*(~A4))+(A1*(~A2)*(~A3)*(~A6))+((~A1)*A2*A3*A5*(~A6)*(~A4))+((~A1)*A2*A3*(~A5)*A6)+((~A1)*A2*A3*(~A5)*(~A6)*(~A4))+((~A1)*A2*(~A3)*A6)+((~A1)*(~A2)*A3*A5*(~A6)*(~A4))+((~A1)*(~A2)*A3*(~A5)*A6)+((~A1)*(~A2)*A3*(~A5)*(~A6)*(~A4))+((~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X17Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5*(~A1)*(~A4))+(A2*A6*A3*(~A5)*A1)+(A2*A6*A3*(~A5)*(~A1)*(~A4))+(A2*(~A6)*A3*A5*(~A1)*(~A4))+(A2*(~A6)*A3*(~A5)*A1)+(A2*(~A6)*A3*(~A5)*(~A1)*(~A4))+(A2*(~A6)*(~A3)*(~A1))+((~A2)*A6*A3*A5*(~A1)*(~A4))+((~A2)*A6*A3*(~A5)*A1)+((~A2)*A6*A3*(~A5)*(~A1)*(~A4))+((~A2)*A6*(~A3)*A1)+((~A2)*(~A6)*A3*A5*(~A1)*(~A4))+((~A2)*(~A6)*A3*(~A5)*A1)+((~A2)*(~A6)*A3*(~A5)*(~A1)*(~A4))+((~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X17Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6*A5*(~A4))+(A3*A1*A2*A6*(~A5))+(A3*A1*A2*(~A6)*(~A4))+(A3*A1*(~A2)*A5*(~A4))+(A3*A1*(~A2)*(~A5))+(A3*(~A1)*A2*A6*A5*(~A4))+(A3*(~A1)*A2*A6*(~A5))+(A3*(~A1)*A2*(~A6)*(~A4))+(A3*(~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X15Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A2*A5*(~A3))+(A1*A6*A4*A2*(~A5))+(A1*A6*A4*(~A2)*(~A3))+(A1*A6*(~A4)*A5*(~A3))+(A1*A6*(~A4)*(~A5))+(A1*(~A6)*A4*A2*A5*(~A3))+(A1*(~A6)*A4*A2*(~A5))+(A1*(~A6)*A4*(~A2)*(~A3))+(A1*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X12Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*A1*A4*(~A3))+(A5*A2*A6*A1*(~A4))+(A5*A2*A6*(~A1)*(~A3))+(A5*A2*(~A6)*A4*(~A3))+(A5*A2*(~A6)*(~A4))+(A5*(~A2)*A6*A1*A4*(~A3))+(A5*(~A2)*A6*A1*(~A4))+(A5*(~A2)*A6*(~A1)*(~A3))+(A5*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X12Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A2*A6*(~A5))+(A1*A4*A3*A2*(~A6))+(A1*A4*A3*(~A2)*(~A5))+(A1*A4*(~A3)*A6*(~A5))+(A1*A4*(~A3)*(~A6))+(A1*(~A4)*A3*A2*A6*(~A5))+(A1*(~A4)*A3*A2*(~A6))+(A1*(~A4)*A3*(~A2)*(~A5))+(A1*(~A4)*(~A3)*(~A5)) , 
NAME: SLICE_X12Y21/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A4*A5*(~A3))+(A6*A2*A1*A4*(~A5))+(A6*A2*A1*(~A4)*(~A3))+(A6*A2*(~A1)*A5*(~A3))+(A6*A2*(~A1)*(~A5))+(A6*(~A2)*A1*A4*A5*(~A3))+(A6*(~A2)*A1*A4*(~A5))+(A6*(~A2)*A1*(~A4)*(~A3))+(A6*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X14Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X19Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A3*A1*(~A6))+(A4*A5*A2*A3*(~A1))+(A4*A5*A2*(~A3)*(~A6))+(A4*A5*(~A2)*A1*(~A6))+(A4*A5*(~A2)*(~A1))+(A4*(~A5)*A2*A3*A1*(~A6))+(A4*(~A5)*A2*A3*(~A1))+(A4*(~A5)*A2*(~A3)*(~A6))+(A4*(~A5)*(~A2)*(~A6)) , 
NAME: SLICE_X19Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A1*A5*(~A2))+(A4*A6*A3*A1*(~A5))+(A4*A6*A3*(~A1)*(~A2))+(A4*A6*(~A3)*A5*(~A2))+(A4*A6*(~A3)*(~A5))+(A4*(~A6)*A3*A1*A5*(~A2))+(A4*(~A6)*A3*A1*(~A5))+(A4*(~A6)*A3*(~A1)*(~A2))+(A4*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X12Y19/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*A2*(~A1))+(A6*A3*A5*A4*(~A2))+(A6*A3*A5*(~A4)*(~A1))+(A6*A3*(~A5)*A2*(~A1))+(A6*A3*(~A5)*(~A2))+(A6*(~A3)*A5*A4*A2*(~A1))+(A6*(~A3)*A5*A4*(~A2))+(A6*(~A3)*A5*(~A4)*(~A1))+(A6*(~A3)*(~A5)*(~A1)) , 
NAME: SLICE_X15Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*A5*(~A6))+(A3*A1*A4*A2*(~A5))+(A3*A1*A4*(~A2)*(~A6))+(A3*A1*(~A4)*A5*(~A6))+(A3*A1*(~A4)*(~A5))+(A3*(~A1)*A4*A2*A5*(~A6))+(A3*(~A1)*A4*A2*(~A5))+(A3*(~A1)*A4*(~A2)*(~A6))+(A3*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X18Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A2*A1*(~A4))+(A5*A3*A6*A2*(~A1))+(A5*A3*A6*(~A2)*(~A4))+(A5*A3*(~A6)*A1*(~A4))+(A5*A3*(~A6)*(~A1))+(A5*(~A3)*A6*A2*A1*(~A4))+(A5*(~A3)*A6*A2*(~A1))+(A5*(~A3)*A6*(~A2)*(~A4))+(A5*(~A3)*(~A6)*(~A4)) , 
NAME: SLICE_X16Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A6)*(~A5)*A4*(~A2))+(A3*(~A1)*A6*A4*(~A2))+(A3*(~A1)*(~A6)*(~A5)*A4*(~A2))+((~A3)*A4) , 
NAME: SLICE_X15Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A2*(~A6)*(~A1))+(A3*A5*(~A4)*(~A2)*A6)+(A3*A5*(~A4)*(~A2)*(~A6)*(~A1))+((~A3)*A4)+((~A3)*(~A4)*A2*(~A6)*(~A1))+((~A3)*(~A4)*(~A2)*A6)+((~A3)*(~A4)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X17Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X18Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A3*(~A1)*(~A5))+(A2*A4*A6*(~A3)*A1)+(A2*A4*A6*(~A3)*(~A1)*(~A5))+(A2*(~A4)*A6*A3*(~A1)*(~A5))+(A2*(~A4)*A6*(~A3)*A1)+(A2*(~A4)*A6*(~A3)*(~A1)*(~A5))+(A2*(~A4)*(~A6)*(~A1))+((~A2)*A4*A6*A3*(~A1)*(~A5))+((~A2)*A4*A6*(~A3)*A1)+((~A2)*A4*A6*(~A3)*(~A1)*(~A5))+((~A2)*A4*(~A6)*A1)+((~A2)*(~A4)*A6*A3*(~A1)*(~A5))+((~A2)*(~A4)*A6*(~A3)*A1)+((~A2)*(~A4)*A6*(~A3)*(~A1)*(~A5))+((~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X18Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A4*(~A1)*(~A6))+(A3*A5*A2*(~A4)*A1)+(A3*A5*A2*(~A4)*(~A1)*(~A6))+(A3*(~A5)*A2*A4*(~A1)*(~A6))+(A3*(~A5)*A2*(~A4)*A1)+(A3*(~A5)*A2*(~A4)*(~A1)*(~A6))+(A3*(~A5)*(~A2)*(~A1))+((~A3)*A5*A2*A4*(~A1)*(~A6))+((~A3)*A5*A2*(~A4)*A1)+((~A3)*A5*A2*(~A4)*(~A1)*(~A6))+((~A3)*A5*(~A2)*A1)+((~A3)*(~A5)*A2*A4*(~A1)*(~A6))+((~A3)*(~A5)*A2*(~A4)*A1)+((~A3)*(~A5)*A2*(~A4)*(~A1)*(~A6))+((~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X19Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A6*A4*(~A3))+(A2*A1*A5*A6*(~A4))+(A2*A1*A5*(~A6)*(~A3))+(A2*A1*(~A5)*A4*(~A3))+(A2*A1*(~A5)*(~A4))+(A2*(~A1)*A5*A6*A4*(~A3))+(A2*(~A1)*A5*A6*(~A4))+(A2*(~A1)*A5*(~A6)*(~A3))+(A2*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X15Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*A4*A3*(~A6))+(A5*A2*A1*A4*(~A3))+(A5*A2*A1*(~A4)*(~A6))+(A5*A2*(~A1)*A3*(~A6))+(A5*A2*(~A1)*(~A3))+(A5*(~A2)*A1*A4*A3*(~A6))+(A5*(~A2)*A1*A4*(~A3))+(A5*(~A2)*A1*(~A4)*(~A6))+(A5*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X15Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3*A4)+((~A1)*(~A3))) , 
NAME: SLICE_X17Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A2)+(A1*A4*(~A2)*(~A5))+(A1*(~A4)*A2)+((~A1)*A4*A2)+((~A1)*A4*(~A2)*(~A5))+((~A1)*(~A4)) , 
NAME: SLICE_X17Y22/C5LUT, 
TYPE: LUT5, 

SLICE_X17Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A5*A3)+(A6*A2*(~A1)*A5*(~A3)*A4)+(A6*A2*(~A1)*(~A5)*(~A3)*A4)+(A6*(~A2)*A1*A3)+(A6*(~A2)*(~A1)*A5*A3)+(A6*(~A2)*(~A1)*A5*(~A3)*A4)+(A6*(~A2)*(~A1)*(~A5)*(~A3)*A4)+((~A6)*A2*A1*(~A3))+((~A6)*A2*(~A1)*A5*A3)+((~A6)*A2*(~A1)*A5*(~A3)*A4)+((~A6)*A2*(~A1)*(~A5)*(~A3)*A4)+((~A6)*(~A2)*(~A1)*A5*A3)+((~A6)*(~A2)*(~A1)*A5*(~A3)*A4)+((~A6)*(~A2)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X17Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3)+(A4*A1*(~A3)*A6*A2)+(A4*A1*(~A3)*A6*(~A2)*A5)+(A4*A1*(~A3)*(~A6)*(~A2)*A5)+(A4*(~A1)*A3*A2)+(A4*(~A1)*(~A3)*A6*A2)+(A4*(~A1)*(~A3)*A6*(~A2)*A5)+(A4*(~A1)*(~A3)*(~A6)*(~A2)*A5)+((~A4)*A1*A3*(~A2))+((~A4)*A1*(~A3)*A6*A2)+((~A4)*A1*(~A3)*A6*(~A2)*A5)+((~A4)*A1*(~A3)*(~A6)*(~A2)*A5)+((~A4)*(~A1)*(~A3)*A6*A2)+((~A4)*(~A1)*(~A3)*A6*(~A2)*A5)+((~A4)*(~A1)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X17Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A5)*(~A6)*A3*(~A2))+(A1*(~A4)*A5*A3*(~A2))+(A1*(~A4)*(~A5)*(~A6)*A3*(~A2))+((~A1)*A3) , 
NAME: SLICE_X22Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2)+(A1*A5*(~A2)*A4*(~A6)*(~A3))+(A1*A5*(~A2)*(~A4)*A6)+(A1*A5*(~A2)*(~A4)*(~A6)*(~A3))+((~A1)*A2)+((~A1)*(~A2)*A4*(~A6)*(~A3))+((~A1)*(~A2)*(~A4)*A6)+((~A1)*(~A2)*(~A4)*(~A6)*(~A3)) , 
NAME: SLICE_X18Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A2*(~A4)*(~A3))+(A6*A5*A1*(~A2)*A4)+(A6*A5*A1*(~A2)*(~A4)*(~A3))+(A6*(~A5)*A1*A2*(~A4)*(~A3))+(A6*(~A5)*A1*(~A2)*A4)+(A6*(~A5)*A1*(~A2)*(~A4)*(~A3))+(A6*(~A5)*(~A1)*(~A4))+((~A6)*A5*A1*A2*(~A4)*(~A3))+((~A6)*A5*A1*(~A2)*A4)+((~A6)*A5*A1*(~A2)*(~A4)*(~A3))+((~A6)*A5*(~A1)*A4)+((~A6)*(~A5)*A1*A2*(~A4)*(~A3))+((~A6)*(~A5)*A1*(~A2)*A4)+((~A6)*(~A5)*A1*(~A2)*(~A4)*(~A3))+((~A6)*(~A5)*(~A1)) , 
NAME: SLICE_X22Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1*(~A6)*(~A4))+(A2*A5*A3*(~A1)*A6)+(A2*A5*A3*(~A1)*(~A6)*(~A4))+(A2*(~A5)*A3*A1*(~A6)*(~A4))+(A2*(~A5)*A3*(~A1)*A6)+(A2*(~A5)*A3*(~A1)*(~A6)*(~A4))+(A2*(~A5)*(~A3)*(~A6))+((~A2)*A5*A3*A1*(~A6)*(~A4))+((~A2)*A5*A3*(~A1)*A6)+((~A2)*A5*A3*(~A1)*(~A6)*(~A4))+((~A2)*A5*(~A3)*A6)+((~A2)*(~A5)*A3*A1*(~A6)*(~A4))+((~A2)*(~A5)*A3*(~A1)*A6)+((~A2)*(~A5)*A3*(~A1)*(~A6)*(~A4))+((~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X22Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*A2)+(A5*A3*(~A4)*A6)+(A5*A3*(~A4)*(~A6)*A2)+(A5*(~A3)*A4*A2)+(A5*(~A3)*(~A4)*A2)+(A5*(~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X18Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A3*A6)+(A4*A1*(~A5)*A3*(~A6)*A2)+(A4*A1*(~A5)*(~A3)*(~A6)*A2)+(A4*(~A1)*A5*A6)+(A4*(~A1)*(~A5)*A3*A6)+(A4*(~A1)*(~A5)*A3*(~A6)*A2)+(A4*(~A1)*(~A5)*(~A3)*(~A6)*A2)+((~A4)*A1*A5*(~A6))+((~A4)*A1*(~A5)*A3*A6)+((~A4)*A1*(~A5)*A3*(~A6)*A2)+((~A4)*A1*(~A5)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*(~A5)*A3*A6)+((~A4)*(~A1)*(~A5)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X18Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*A4*A3)+(A5*(~A1)*A4*(~A3)*A2)+(A5*(~A1)*(~A4)*(~A3)*A2)+((~A5)*A6)+((~A5)*(~A6)*(~A1)*A4*A3)+((~A5)*(~A6)*(~A1)*A4*(~A3)*A2)+((~A5)*(~A6)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X18Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A6*A1)+(A2*A3*(~A4)*A6*(~A1)*A5)+(A2*A3*(~A4)*(~A6)*(~A1)*A5)+(A2*(~A3)*A4*A1)+(A2*(~A3)*(~A4)*A6*A1)+(A2*(~A3)*(~A4)*A6*(~A1)*A5)+(A2*(~A3)*(~A4)*(~A6)*(~A1)*A5)+((~A2)*A3*A4*(~A1))+((~A2)*A3*(~A4)*A6*A1)+((~A2)*A3*(~A4)*A6*(~A1)*A5)+((~A2)*A3*(~A4)*(~A6)*(~A1)*A5)+((~A2)*(~A3)*(~A4)*A6*A1)+((~A2)*(~A3)*(~A4)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X25Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1*A2)+(A3*(~A4)*(~A1))+((~A3)) , 
NAME: SLICE_X17Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*(~A3)*A2)+(A4*(~A5)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X21Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*(~A3)*A2*(~A4))+(A1*(~A6)*(~A3)*A2*(~A4))+((~A1)*A6*A5*(~A3)*A2*(~A4)) , 
NAME: SLICE_X21Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*A2*(~A3)*A6*A1)+(A4*A2*(~A3)*A6*(~A1)*A5)+(A4*A2*(~A3)*(~A6)*(~A1)*A5)+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A6*A1)+(A4*(~A2)*(~A3)*A6*(~A1)*A5)+(A4*(~A2)*(~A3)*(~A6)*(~A1)*A5)+((~A4)*A2*A3*(~A1))+((~A4)*A2*(~A3)*A6*A1)+((~A4)*A2*(~A3)*A6*(~A1)*A5)+((~A4)*A2*(~A3)*(~A6)*(~A1)*A5)+((~A4)*(~A2)*(~A3)*A6*A1)+((~A4)*(~A2)*(~A3)*A6*(~A1)*A5)+((~A4)*(~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X22Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A1*A5)+(A3*A4*(~A6)*A1*(~A5)*A2)+(A3*A4*(~A6)*(~A1)*(~A5)*A2)+(A3*(~A4)*A6*A5)+(A3*(~A4)*(~A6)*A1*A5)+(A3*(~A4)*(~A6)*A1*(~A5)*A2)+(A3*(~A4)*(~A6)*(~A1)*(~A5)*A2)+((~A3)*A4*A6*(~A5))+((~A3)*A4*(~A6)*A1*A5)+((~A3)*A4*(~A6)*A1*(~A5)*A2)+((~A3)*A4*(~A6)*(~A1)*(~A5)*A2)+((~A3)*(~A4)*(~A6)*A1*A5)+((~A3)*(~A4)*(~A6)*A1*(~A5)*A2)+((~A3)*(~A4)*(~A6)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X21Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A5)+(A1*(~A2)*(~A4)*A3)+(A1*(~A2)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X20Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2)+(A4*A3*(~A2)*A5*A6)+(A4*A3*(~A2)*A5*(~A6)*A1)+(A4*A3*(~A2)*(~A5)*(~A6)*A1)+(A4*(~A3)*A2*A6)+(A4*(~A3)*(~A2)*A5*A6)+(A4*(~A3)*(~A2)*A5*(~A6)*A1)+(A4*(~A3)*(~A2)*(~A5)*(~A6)*A1)+((~A4)*A3*A2*(~A6))+((~A4)*A3*(~A2)*A5*A6)+((~A4)*A3*(~A2)*A5*(~A6)*A1)+((~A4)*A3*(~A2)*(~A5)*(~A6)*A1)+((~A4)*(~A3)*(~A2)*A5*A6)+((~A4)*(~A3)*(~A2)*A5*(~A6)*A1)+((~A4)*(~A3)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X23Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*(~A6)*A2*(~A1))+(A4*(~A5)*(~A6)*A2*(~A1))+((~A4)*A5*A3*(~A6)*A2*(~A1)) , 
NAME: SLICE_X19Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X23Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A2*A5)+(A4*A6*(~A3)*A2*(~A5)*A1)+(A4*A6*(~A3)*(~A2)*(~A5)*A1)+(A4*(~A6)*A3*A5)+(A4*(~A6)*(~A3)*A2*A5)+(A4*(~A6)*(~A3)*A2*(~A5)*A1)+(A4*(~A6)*(~A3)*(~A2)*(~A5)*A1)+((~A4)*A6*A3*(~A5))+((~A4)*A6*(~A3)*A2*A5)+((~A4)*A6*(~A3)*A2*(~A5)*A1)+((~A4)*A6*(~A3)*(~A2)*(~A5)*A1)+((~A4)*(~A6)*(~A3)*A2*A5)+((~A4)*(~A6)*(~A3)*A2*(~A5)*A1)+((~A4)*(~A6)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X23Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X23Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*(~A1)*A5)+(A2*(~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X23Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A5)*A4*(~A1))+(A3*(~A6)*(~A5)*A4*(~A1))+((~A3)*A6*A2*(~A5)*A4*(~A1)) , 
NAME: SLICE_X21Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X25Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A6*A2)+(A3*A1*(~A4)*A6*(~A2)*A5)+(A3*A1*(~A4)*(~A6)*(~A2)*A5)+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*A6*A2)+(A3*(~A1)*(~A4)*A6*(~A2)*A5)+(A3*(~A1)*(~A4)*(~A6)*(~A2)*A5)+((~A3)*A1*A4*(~A2))+((~A3)*A1*(~A4)*A6*A2)+((~A3)*A1*(~A4)*A6*(~A2)*A5)+((~A3)*A1*(~A4)*(~A6)*(~A2)*A5)+((~A3)*(~A1)*(~A4)*A6*A2)+((~A3)*(~A1)*(~A4)*A6*(~A2)*A5)+((~A3)*(~A1)*(~A4)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X25Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X25Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A4*A6)+(A3*A1*(~A2)*A4*(~A6)*A5)+(A3*A1*(~A2)*(~A4)*(~A6)*A5)+(A3*(~A1)*A2*A6)+(A3*(~A1)*(~A2)*A4*A6)+(A3*(~A1)*(~A2)*A4*(~A6)*A5)+(A3*(~A1)*(~A2)*(~A4)*(~A6)*A5)+((~A3)*A1*A2*(~A6))+((~A3)*A1*(~A2)*A4*A6)+((~A3)*A1*(~A2)*A4*(~A6)*A5)+((~A3)*A1*(~A2)*(~A4)*(~A6)*A5)+((~A3)*(~A1)*(~A2)*A4*A6)+((~A3)*(~A1)*(~A2)*A4*(~A6)*A5)+((~A3)*(~A1)*(~A2)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X25Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*A6)+(A3*(~A1)*(~A5)*A2)+(A3*(~A1)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X22Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y25/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A1*A6)+(A2*A5*(~A4)*A1*(~A6)*A3)+(A2*A5*(~A4)*(~A1)*(~A6)*A3)+(A2*(~A5)*A4*A6)+(A2*(~A5)*(~A4)*A1*A6)+(A2*(~A5)*(~A4)*A1*(~A6)*A3)+(A2*(~A5)*(~A4)*(~A1)*(~A6)*A3)+((~A2)*A5*A4*(~A6))+((~A2)*A5*(~A4)*A1*A6)+((~A2)*A5*(~A4)*A1*(~A6)*A3)+((~A2)*A5*(~A4)*(~A1)*(~A6)*A3)+((~A2)*(~A5)*(~A4)*A1*A6)+((~A2)*(~A5)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A5)*(~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X23Y25/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*(~A3)*A2*(~A6))+(A4*(~A1)*(~A3)*A2*(~A6))+((~A4)*A1*A5*(~A3)*A2*(~A6)) , 
NAME: SLICE_X15Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A2*A4)+(A5*A6*(~A3)*A2*(~A4)*A1)+(A5*A6*(~A3)*(~A2)*(~A4)*A1)+(A5*(~A6)*A3*A4)+(A5*(~A6)*(~A3)*A2*A4)+(A5*(~A6)*(~A3)*A2*(~A4)*A1)+(A5*(~A6)*(~A3)*(~A2)*(~A4)*A1)+((~A5)*A6*A3*(~A4))+((~A5)*A6*(~A3)*A2*A4)+((~A5)*A6*(~A3)*A2*(~A4)*A1)+((~A5)*A6*(~A3)*(~A2)*(~A4)*A1)+((~A5)*(~A6)*(~A3)*A2*A4)+((~A5)*(~A6)*(~A3)*A2*(~A4)*A1)+((~A5)*(~A6)*(~A3)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X22Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A5)+(A2*A1*(~A3)*A6)+(A2*A1*(~A3)*(~A6)*A5)+(A2*(~A1)*A3*A5)+(A2*(~A1)*(~A3)*A5)+(A2*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X21Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y25/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A3*A5)+(A4*A2*(~A6)*A3*(~A5)*A1)+(A4*A2*(~A6)*(~A3)*(~A5)*A1)+(A4*(~A2)*A6*A5)+(A4*(~A2)*(~A6)*A3*A5)+(A4*(~A2)*(~A6)*A3*(~A5)*A1)+(A4*(~A2)*(~A6)*(~A3)*(~A5)*A1)+((~A4)*A2*A6*(~A5))+((~A4)*A2*(~A6)*A3*A5)+((~A4)*A2*(~A6)*A3*(~A5)*A1)+((~A4)*A2*(~A6)*(~A3)*(~A5)*A1)+((~A4)*(~A2)*(~A6)*A3*A5)+((~A4)*(~A2)*(~A6)*A3*(~A5)*A1)+((~A4)*(~A2)*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X23Y25/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*(~A6)*A5*(~A1))+(A4*(~A2)*(~A6)*A5*(~A1))+((~A4)*A2*A3*(~A6)*A5*(~A1)) , 
NAME: SLICE_X21Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X23Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3)+(A6*A1*(~A3)*A4*A2)+(A6*A1*(~A3)*A4*(~A2)*A5)+(A6*A1*(~A3)*(~A4)*(~A2)*A5)+(A6*(~A1)*A3*A2)+(A6*(~A1)*(~A3)*A4*A2)+(A6*(~A1)*(~A3)*A4*(~A2)*A5)+(A6*(~A1)*(~A3)*(~A4)*(~A2)*A5)+((~A6)*A1*A3*(~A2))+((~A6)*A1*(~A3)*A4*A2)+((~A6)*A1*(~A3)*A4*(~A2)*A5)+((~A6)*A1*(~A3)*(~A4)*(~A2)*A5)+((~A6)*(~A1)*(~A3)*A4*A2)+((~A6)*(~A1)*(~A3)*A4*(~A2)*A5)+((~A6)*(~A1)*(~A3)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X23Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A6*A3)+(A5*A4*(~A2)*A6*(~A1)*A3)+(A5*A4*(~A2)*(~A6)*A3)+(A5*(~A4)*A3)+((~A5)*A4*A2*A6*A3)+((~A5)*A4*A2*(~A6))+((~A5)*A4*(~A2)*A6*(~A1)*A3)+((~A5)*A4*(~A2)*(~A6)*A3)+((~A5)*(~A4)*A3) , 
NAME: SLICE_X17Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y19/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1)) , 
NAME: SLICE_X19Y19/B5LUT, 
TYPE: LUT5, 

SLICE_X18Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)) , 
NAME: SLICE_X18Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A5)+((~A2)*A1*(~A5))+((~A2)*(~A1)) , 
NAME: SLICE_X17Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y25/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X17Y25/B5LUT, 
TYPE: LUT5, 

SLICE_X18Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2)+(A4*A1*(~A2)*A3)+(A4*(~A1)*A6*A5*A2)+(A4*(~A1)*A6*A5*(~A2)*A3)+(A4*(~A1)*A6*(~A5)*(~A2)*A3)+(A4*(~A1)*(~A6)*A5*A3)+(A4*(~A1)*(~A6)*(~A5)*(~A2)*A3)+((~A4)*A1*A6*A2)+((~A4)*A1*A6*(~A2)*A3)+((~A4)*A1*(~A6)*A5*A3)+((~A4)*A1*(~A6)*(~A5)*(~A2)*A3)+((~A4)*(~A1)*A6*A5*A2)+((~A4)*(~A1)*A6*A5*(~A2)*A3)+((~A4)*(~A1)*A6*(~A5)*(~A2)*A3)+((~A4)*(~A1)*(~A6)*A5*A3)+((~A4)*(~A1)*(~A6)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X18Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A6)*(~A4))+((~A3)*(~A1)*A6)+((~A3)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X16Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A1)) , 
NAME: SLICE_X17Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*(~A5)*(~A4)*(~A6)*A2)+(A3*(~A1)*A5*(~A4)*(~A6)*A2)+(A3*(~A1)*(~A5)*A4*(~A6)*A2)+(A3*(~A1)*(~A5)*(~A4)*A2)+((~A3)*(~A1)*A5*(~A4)*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A4*(~A6)*A2)+((~A3)*(~A1)*(~A5)*(~A4)*A6*A2) , 
NAME: SLICE_X19Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*(~A5)*A6*A1)+((~A2)*A4)+((~A2)*(~A4)*A6) , 
NAME: SLICE_X15Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*(~A3)*A4) , 
NAME: SLICE_X15Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*A5*(~A4)*A2)+(A3*A5*(~A4)*(~A2)*A1)+(A3*(~A5)*A4*A2)+(A3*(~A5)*A4*(~A2)*A1)+((~A3)*A5*A4)+((~A3)*A5*(~A4)*A2*A1)+((~A3)*(~A5)*A4*A2*A1) , 
NAME: SLICE_X15Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X16Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A2)*A4*(~A5))+(A1*A3*(~A2)*(~A4)*A5)+(A1*(~A3)*A2*A4*(~A5))+(A1*(~A3)*A2*(~A4)*A5)) , 
NAME: SLICE_X16Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A2*A5*A3)+(A1*A4*A2*(~A5))+(A1*A4*(~A2)*A3)+(A1*(~A4)*A2*A3)+(A1*(~A4)*(~A2)*A5)+(A1*(~A4)*(~A2)*(~A5)*A3)) , 
NAME: SLICE_X15Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y21/B5FF - 
CLASS: bel, 
NAME: SLICE_X18Y21/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y25/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y25/B5FF, 
TYPE: FF_INIT, 

SLICE_X18Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4)) , 
NAME: SLICE_X19Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A6*A3*(~A2)*A5)+(A4*(~A1)*A6*(~A3)*A2*(~A5))+(A4*(~A1)*A6*(~A3)*(~A2))+(A4*(~A1)*(~A6)*A3*A2*(~A5))+(A4*(~A1)*(~A6)*A3*(~A2))+(A4*(~A1)*(~A6)*(~A3)*(~A2)*A5)+((~A4)*(~A1)*A6*A3*(~A2)*A5)+((~A4)*(~A1)*A6*(~A3)*A2*(~A5))+((~A4)*(~A1)*A6*(~A3)*(~A2))+((~A4)*(~A1)*(~A6)*A3*A2*(~A5))+((~A4)*(~A1)*(~A6)*A3*(~A2))+((~A4)*(~A1)*(~A6)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X16Y24/D6LUT, 
TYPE: LUT6, 

SLICE_X27Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A6*A2)+(A3*(~A5)*A4*(~A6))+(A3*(~A5)*(~A4)*(~A6)*(~A2))+((~A3)*(~A5)*A4*A6*A2)+((~A3)*(~A5)*A4*(~A6))+((~A3)*(~A5)*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X27Y24/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A5*(~A6))+(A2*(~A1)*A3*(~A5)*A4*(~A6))+(A2*(~A1)*(~A3)*A5*A6)+(A2*(~A1)*(~A3)*(~A5)*A4*A6)+(A2*(~A1)*(~A3)*(~A5)*(~A4))+((~A2)*(~A1)*A3*A5*(~A6))+((~A2)*(~A1)*A3*(~A5)*A4*(~A6))+((~A2)*(~A1)*(~A3)*A5*A6)+((~A2)*(~A1)*(~A3)*(~A5)*A4*A6)+((~A2)*(~A1)*(~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X21Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A2))+(A6*A3*(~A1)*A2)+(A6*(~A3)*A1*A2)+(A6*(~A3)*(~A1)*(~A2))+((~A6)*A1*A2)+((~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X21Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2*(~A3))+(A4*A5*(~A2)*A3)+(A4*(~A5)*A2*A3)+(A4*(~A5)*(~A2)*(~A3))+((~A4)*A2*A3)+((~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X21Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4*A6)+(A1*A3*A2*A4*(~A6)*A5)+(A1*A3*A2*(~A4))+(A1*A3*(~A2))+(A1*(~A3)*A2*(~A4)*A6*A5)+(A1*(~A3)*(~A2)*A4*A6*A5)+(A1*(~A3)*(~A2)*(~A4)*A6)+(A1*(~A3)*(~A2)*(~A4)*(~A6)*A5)+((~A1)*A3*A2*(~A4)*A6*A5)+((~A1)*A3*(~A2)*A4*A6*A5)+((~A1)*A3*(~A2)*(~A4)*A6)+((~A1)*A3*(~A2)*(~A4)*(~A6)*A5)+((~A1)*(~A3)*A2*A4*A6)+((~A1)*(~A3)*A2*A4*(~A6)*A5)+((~A1)*(~A3)*A2*(~A4))+((~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X22Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y27/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3)*A4*A5)+((~A2)*A3*A4*A5) , 
NAME: SLICE_X21Y27/A5LUT, 
TYPE: LUT5, 

SLICE_X22Y28/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5))+((~A4)) , 
NAME: SLICE_X22Y28/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X21Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*A3*(~A1)*A2)+(A4*(~A5)*A6*(~A3)*A1*(~A2))+(A4*(~A5)*A6*(~A3)*(~A1))+(A4*(~A5)*(~A6)*A3*A1*(~A2))+(A4*(~A5)*(~A6)*A3*(~A1))+(A4*(~A5)*(~A6)*(~A3)*(~A1)*A2)+((~A4)*(~A5)*A6*A3*(~A1)*A2)+((~A4)*(~A5)*A6*(~A3)*A1*(~A2))+((~A4)*(~A5)*A6*(~A3)*(~A1))+((~A4)*(~A5)*(~A6)*A3*A1*(~A2))+((~A4)*(~A5)*(~A6)*A3*(~A1))+((~A4)*(~A5)*(~A6)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X20Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A5*A3*A4)+(A2*(~A6)*A5*(~A3))+(A2*(~A6)*(~A5)*(~A3)*(~A4))+((~A2)*(~A6)*A5*A3*A4)+((~A2)*(~A6)*A5*(~A3))+((~A2)*(~A6)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X21Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A1*A2*(~A3))+(A4*(~A6)*A1*(~A2)*A5*(~A3))+(A4*(~A6)*(~A1)*A2*A3)+(A4*(~A6)*(~A1)*(~A2)*A5*A3)+(A4*(~A6)*(~A1)*(~A2)*(~A5))+((~A4)*(~A6)*A1*A2*(~A3))+((~A4)*(~A6)*A1*(~A2)*A5*(~A3))+((~A4)*(~A6)*(~A1)*A2*A3)+((~A4)*(~A6)*(~A1)*(~A2)*A5*A3)+((~A4)*(~A6)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X20Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1*A4*(~A3))+(A2*A5*A1*(~A4)*A3)+(A2*A5*(~A1)*A4*A3)+(A2*A5*(~A1)*(~A4)*(~A3))+(A2*(~A5))+((~A2)*A5*A1*A4*A3)+((~A2)*A5*A1*(~A4)*(~A3))+((~A2)*A5*(~A1)*A4*(~A3))+((~A2)*A5*(~A1)*(~A4)*A3)) , 
NAME: SLICE_X19Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A1*A4*(~A3))+(A2*A5*A6*A1*(~A4)*A3)+(A2*A5*A6*(~A1)*A4*A3)+(A2*A5*A6*(~A1)*(~A4)*(~A3))+(A2*A5*(~A6)*A1*A4*A3)+(A2*A5*(~A6)*A1*(~A4)*(~A3))+(A2*A5*(~A6)*(~A1)*A4*(~A3))+(A2*A5*(~A6)*(~A1)*(~A4)*A3)+(A2*(~A5)*A6*A1*A4*A3)+(A2*(~A5)*A6*A1*(~A4)*(~A3))+(A2*(~A5)*A6*(~A1)*A4*(~A3))+(A2*(~A5)*A6*(~A1)*(~A4)*A3)+(A2*(~A5)*(~A6)*A1*A4*(~A3))+(A2*(~A5)*(~A6)*A1*(~A4)*A3)+(A2*(~A5)*(~A6)*(~A1)*A4*A3)+(A2*(~A5)*(~A6)*(~A1)*(~A4)*(~A3))+((~A2)*A6*A1*A4*A3)+((~A2)*A6*A1*(~A4)*(~A3))+((~A2)*A6*(~A1)*A4*(~A3))+((~A2)*A6*(~A1)*(~A4)*A3)+((~A2)*(~A6)*A1*A4*(~A3))+((~A2)*(~A6)*A1*(~A4)*A3)+((~A2)*(~A6)*(~A1)*A4*A3)+((~A2)*(~A6)*(~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X18Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A5*A1)+((~A2)*A5*(~A1)*A4)+((~A2)*A5*(~A1)*(~A4)*A3)+((~A2)*(~A5)*A1)) , 
NAME: SLICE_X19Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A2*A6*(~A4))+(A3*A5*A1*A2*(~A6)*A4)+(A3*A5*A1*(~A2)*A6*A4)+(A3*A5*A1*(~A2)*(~A6)*(~A4))+(A3*A5*(~A1)*A2*A6*A4)+(A3*A5*(~A1)*A2*(~A6)*(~A4))+(A3*A5*(~A1)*(~A2)*A6*(~A4))+(A3*A5*(~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X20Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A6*A2)+(A3*A5*A1*(~A6)*(~A2))+(A3*A5*(~A1)*A6*(~A2))+(A3*A5*(~A1)*(~A6)*A2)+(A3*(~A5)*A4*A1*A6*A2)+(A3*(~A5)*A4*A1*(~A6)*(~A2))+(A3*(~A5)*A4*(~A1)*A6*(~A2))+(A3*(~A5)*A4*(~A1)*(~A6)*A2)+(A3*(~A5)*(~A4)*A1*A6*(~A2))+(A3*(~A5)*(~A4)*A1*(~A6)*A2)+(A3*(~A5)*(~A4)*(~A1)*A6*A2)+(A3*(~A5)*(~A4)*(~A1)*(~A6)*(~A2))+((~A3)*A5*A4*A1*A6*A2)+((~A3)*A5*A4*A1*(~A6)*(~A2))+((~A3)*A5*A4*(~A1)*A6*(~A2))+((~A3)*A5*A4*(~A1)*(~A6)*A2)+((~A3)*A5*(~A4)*A1*A6*(~A2))+((~A3)*A5*(~A4)*A1*(~A6)*A2)+((~A3)*A5*(~A4)*(~A1)*A6*A2)+((~A3)*A5*(~A4)*(~A1)*(~A6)*(~A2))+((~A3)*(~A5)*A1*A6*(~A2))+((~A3)*(~A5)*A1*(~A6)*A2)+((~A3)*(~A5)*(~A1)*A6*A2)+((~A3)*(~A5)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X18Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*(~A3))+(A6*A1*(~A5)*A3)+(A6*(~A1)*A5*(~A3)*A4*A2)+(A6*(~A1)*(~A5)*A3*A4*A2)+((~A6)*A1*A5*(~A3)*A4*A2)+((~A6)*A1*(~A5)*A3*A4*A2) , 
NAME: SLICE_X20Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1)) , 
NAME: SLICE_X19Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A2*A4*(~A1)*A6)+(A5*(~A3)*A2*(~A4)*A1*(~A6))+(A5*(~A3)*A2*(~A4)*(~A1))+(A5*(~A3)*(~A2)*A4*A1*(~A6))+(A5*(~A3)*(~A2)*A4*(~A1))+(A5*(~A3)*(~A2)*(~A4)*(~A1)*A6)+((~A5)*(~A3)*A2*A4*(~A1)*A6)+((~A5)*(~A3)*A2*(~A4)*A1*(~A6))+((~A5)*(~A3)*A2*(~A4)*(~A1))+((~A5)*(~A3)*(~A2)*A4*A1*(~A6))+((~A5)*(~A3)*(~A2)*A4*(~A1))+((~A5)*(~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X19Y26/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1))+((~A3)*A1) , 
NAME: SLICE_X19Y29/C5LUT, 
TYPE: LUT5, 

SLICE_X17Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A2*A5*A3)+(A4*(~A6)*A2*(~A5))+(A4*(~A6)*(~A2)*(~A5)*(~A3))+((~A4)*(~A6)*A2*A5*A3)+((~A4)*(~A6)*A2*(~A5))+((~A4)*(~A6)*(~A2)*(~A5)*(~A3)) , 
NAME: SLICE_X17Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A6*A3*(~A1)*(~A5))+(A4*(~A2)*A6*(~A3)*A1*(~A5))+(A4*(~A2)*A6*(~A3)*(~A1))+(A4*(~A2)*(~A6)*A3*A1)+(A4*(~A2)*(~A6)*A3*(~A1)*A5)+(A4*(~A2)*(~A6)*(~A3)*A1*A5)+((~A4)*(~A2)*A6*A3*(~A1)*(~A5))+((~A4)*(~A2)*A6*(~A3)*A1*(~A5))+((~A4)*(~A2)*A6*(~A3)*(~A1))+((~A4)*(~A2)*(~A6)*A3*A1)+((~A4)*(~A2)*(~A6)*A3*(~A1)*A5)+((~A4)*(~A2)*(~A6)*(~A3)*A1*A5) , 
NAME: SLICE_X18Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5))+((~A4)*A5) , 
NAME: SLICE_X19Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2*(~A5))+(A4*A1*A3*(~A2)*A5)+(A4*A1*(~A3)*A2*A5)+(A4*A1*(~A3)*(~A2)*(~A5))+(A4*(~A1)*A6*A3*A2*(~A5))+(A4*(~A1)*A6*A3*(~A2)*A5)+(A4*(~A1)*A6*(~A3)*A2*A5)+(A4*(~A1)*A6*(~A3)*(~A2)*(~A5))+(A4*(~A1)*(~A6)*A3*A2*A5)+(A4*(~A1)*(~A6)*A3*(~A2)*(~A5))+(A4*(~A1)*(~A6)*(~A3)*A2*(~A5))+(A4*(~A1)*(~A6)*(~A3)*(~A2)*A5)+((~A4)*A1*A6*A3*A2*(~A5))+((~A4)*A1*A6*A3*(~A2)*A5)+((~A4)*A1*A6*(~A3)*A2*A5)+((~A4)*A1*A6*(~A3)*(~A2)*(~A5))+((~A4)*A1*(~A6)*A3*A2*A5)+((~A4)*A1*(~A6)*A3*(~A2)*(~A5))+((~A4)*A1*(~A6)*(~A3)*A2*(~A5))+((~A4)*A1*(~A6)*(~A3)*(~A2)*A5)+((~A4)*(~A1)*A3*A2*A5)+((~A4)*(~A1)*A3*(~A2)*(~A5))+((~A4)*(~A1)*(~A3)*A2*(~A5))+((~A4)*(~A1)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X19Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A5*A2)+(A4*A3*A1*(~A5)*(~A2))+(A4*A3*(~A1)*A5*(~A2))+(A4*A3*(~A1)*(~A5)*A2)+(A4*(~A3)*A6*A1*A5*A2)+(A4*(~A3)*A6*A1*(~A5)*(~A2))+(A4*(~A3)*A6*(~A1)*A5*(~A2))+(A4*(~A3)*A6*(~A1)*(~A5)*A2)+((~A4)*A3*A6*A1*A5*A2)+((~A4)*A3*A6*A1*(~A5)*(~A2))+((~A4)*A3*A6*(~A1)*A5*(~A2))+((~A4)*A3*A6*(~A1)*(~A5)*A2) , 
NAME: SLICE_X18Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2)+(A6*(~A5)*(~A2)*A3*(~A4)*A1)+(A6*(~A5)*(~A2)*(~A3)*A4*A1)+((~A6)*(~A5)*A2)+((~A6)*(~A5)*(~A2)*A3*(~A4)*A1)+((~A6)*(~A5)*(~A2)*(~A3)*A4*A1) , 
NAME: SLICE_X16Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))+((~A4)*A1)) , 
NAME: SLICE_X19Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A2*(~A6))+(A5*A4*A1*(~A2)*A6)+(A5*A4*(~A1)*A2*A6)+(A5*A4*(~A1)*(~A2)*(~A6))+(A5*(~A4)*A3*A1*A2*(~A6))+(A5*(~A4)*A3*A1*(~A2)*A6)+(A5*(~A4)*A3*(~A1)*A2*A6)+(A5*(~A4)*A3*(~A1)*(~A2)*(~A6))+(A5*(~A4)*(~A3)*A1*A2*A6)+(A5*(~A4)*(~A3)*A1*(~A2)*(~A6))+(A5*(~A4)*(~A3)*(~A1)*A2*(~A6))+(A5*(~A4)*(~A3)*(~A1)*(~A2)*A6)+((~A5)*A4*A3*A1*A2*(~A6))+((~A5)*A4*A3*A1*(~A2)*A6)+((~A5)*A4*A3*(~A1)*A2*A6)+((~A5)*A4*A3*(~A1)*(~A2)*(~A6))+((~A5)*A4*(~A3)*A1*A2*A6)+((~A5)*A4*(~A3)*A1*(~A2)*(~A6))+((~A5)*A4*(~A3)*(~A1)*A2*(~A6))+((~A5)*A4*(~A3)*(~A1)*(~A2)*A6)+((~A5)*(~A4)*A1*A2*A6)+((~A5)*(~A4)*A1*(~A2)*(~A6))+((~A5)*(~A4)*(~A1)*A2*(~A6))+((~A5)*(~A4)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X19Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A2*(~A1))+(A5*A4*A6*(~A2)*A1)+(A5*A4*(~A6)*A2*A1)+(A5*A4*(~A6)*(~A2)*(~A1))+(A5*(~A4)*A3*A6*A2*(~A1))+(A5*(~A4)*A3*A6*(~A2)*A1)+(A5*(~A4)*A3*(~A6)*A2*A1)+(A5*(~A4)*A3*(~A6)*(~A2)*(~A1))+(A5*(~A4)*(~A3))+((~A5)*A4*A3*A6*A2*(~A1))+((~A5)*A4*A3*A6*(~A2)*A1)+((~A5)*A4*A3*(~A6)*A2*A1)+((~A5)*A4*A3*(~A6)*(~A2)*(~A1))+((~A5)*A4*(~A3))+((~A5)*(~A4)) , 
NAME: SLICE_X19Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A2*(~A6))+(A1*(~A5)*(~A6))+((~A1)*A3*A5*A2*(~A6))+((~A1)*A3*(~A5)*(~A6))+((~A1)*(~A3)*A4*A5*A2*(~A6))+((~A1)*(~A3)*A4*(~A5)*(~A6))+((~A1)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X17Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1))+((~A2)*A1) , 
NAME: SLICE_X16Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A3*A5*(~A1))+(A6*A2*A4*A3*(~A5))+(A6*A2*A4*(~A3))+(A6*A2*(~A4))+(A6*(~A2)*A4*A3)+(A6*(~A2)*A4*(~A3)*A5*A1)+(A6*(~A2)*(~A4)*A3*A5*A1)+(A6*(~A2)*(~A4)*(~A3)*A5*(~A1))+(A6*(~A2)*(~A4)*(~A3)*(~A5))+((~A6)*A2*A4*A3)+((~A6)*A2*A4*(~A3)*A5*A1)+((~A6)*A2*(~A4)*A3*A5*A1)+((~A6)*A2*(~A4)*(~A3)*A5*(~A1))+((~A6)*A2*(~A4)*(~A3)*(~A5))+((~A6)*(~A2)*A4*A3*A5*(~A1))+((~A6)*(~A2)*A4*A3*(~A5))+((~A6)*(~A2)*A4*(~A3))+((~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X20Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A4*A5*(~A2))+(A1*A6*A3*A4*(~A5))+(A1*A6*A3*(~A4)*A5)+(A1*A6*A3*(~A4)*(~A5)*A2)+(A1*A6*(~A3)*A4*A5)+(A1*A6*(~A3)*A4*(~A5)*A2)+(A1*A6*(~A3)*(~A4)*A5*(~A2))+(A1*A6*(~A3)*(~A4)*(~A5))+(A1*(~A6)*A3*A4)+(A1*(~A6)*A3*(~A4)*A5*A2)+(A1*(~A6)*A3*(~A4)*(~A5)*(~A2))+(A1*(~A6)*(~A3)*A4*A5*A2)+(A1*(~A6)*(~A3)*A4*(~A5)*(~A2))+(A1*(~A6)*(~A3)*(~A4))+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A5*A2)+((~A1)*A3*(~A4)*(~A5)*(~A2))+((~A1)*(~A3)*A4*A5*A2)+((~A1)*(~A3)*A4*(~A5)*(~A2))+((~A1)*(~A3)*(~A4)) , 
NAME: SLICE_X20Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y29/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)) , 
NAME: SLICE_X17Y29/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A3*(~A2)*(~A5))+(A4*A1*A6*(~A3))+(A4*A1*(~A6)*A3*A2*(~A5))+(A4*A1*(~A6)*A3*(~A2))+(A4*A1*(~A6)*(~A3))+(A4*(~A1)*A3*A2*(~A5))+(A4*(~A1)*A3*(~A2))+(A4*(~A1)*(~A3))+((~A4)*A1*A6*(~A3)*A2*(~A5))+((~A4)*A1*A6*(~A3)*(~A2))+((~A4)*A1*(~A6)*A3*(~A2)*(~A5))+((~A4)*A1*(~A6)*(~A3))+((~A4)*(~A1)*A3*(~A2)*(~A5))+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X20Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*A2)+(A5*A1*A3*(~A2)*(~A4))+(A5*A1*(~A3)*A2*(~A4))+(A5*(~A1)*A2*(~A4))+((~A5)*A1*A2)+((~A5)*A1*(~A2)*(~A4))+((~A5)*(~A1)*A3*A2)+((~A5)*(~A1)*A3*(~A2)*(~A4))+((~A5)*(~A1)*(~A3)*A2*(~A4))) , 
NAME: SLICE_X19Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*A6)+(A5*A2*A3*(~A4)*(~A6))+(A5*A2*(~A3)*A1*A4*A6)+(A5*A2*(~A3)*A1*(~A4)*(~A6))+(A5*A2*(~A3)*(~A1))+(A5*(~A2)*A3*A1*A4*A6)+(A5*(~A2)*A3*A1*(~A4)*(~A6))+(A5*(~A2)*A3*(~A1))+(A5*(~A2)*(~A3))+((~A5)*A3*A1*A4*A6)+((~A5)*A3*A1*(~A4)*(~A6))+((~A5)*A3*(~A1))+((~A5)*(~A3)) , 
NAME: SLICE_X21Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A4)+(A3*(~A5)*(~A4)*A1)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A1)) , 
NAME: SLICE_X14Y26/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X17Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A4*A6*A3*(~A5))+((~A1)*(~A2)*A4*A6*(~A3)*A5)+((~A1)*(~A2)*A4*(~A6)*(~A5))+((~A1)*(~A2)*(~A4)*A6*A5)+((~A1)*(~A2)*(~A4)*(~A6)*A3*(~A5))+((~A1)*(~A2)*(~A4)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X17Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X18Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6*A2)+(A3*A4*A1*(~A6)*(~A2))+(A3*A4*(~A1)*A6*(~A2))+(A3*A4*(~A1)*(~A6)*A2)+(A3*(~A4)*A5*A1*A6*A2)+(A3*(~A4)*A5*A1*(~A6)*(~A2))+(A3*(~A4)*A5*(~A1)*A6*(~A2))+(A3*(~A4)*A5*(~A1)*(~A6)*A2)+((~A3)*A4*A5*A1*A6*A2)+((~A3)*A4*A5*A1*(~A6)*(~A2))+((~A3)*A4*A5*(~A1)*A6*(~A2))+((~A3)*A4*A5*(~A1)*(~A6)*A2) , 
NAME: SLICE_X18Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2*A6)+(A4*A5*A3*(~A2)*(~A6))+(A4*A5*(~A3)*A2*(~A6))+(A4*A5*(~A3)*(~A2)*A6)+(A4*(~A5)*A1*A3*A2*A6)+(A4*(~A5)*A1*A3*(~A2)*(~A6))+(A4*(~A5)*A1*(~A3)*A2*(~A6))+(A4*(~A5)*A1*(~A3)*(~A2)*A6)+(A4*(~A5)*(~A1)*A3*A2*(~A6))+(A4*(~A5)*(~A1)*A3*(~A2)*A6)+(A4*(~A5)*(~A1)*(~A3)*A2*A6)+(A4*(~A5)*(~A1)*(~A3)*(~A2)*(~A6))+((~A4)*A5*A1*A3*A2*A6)+((~A4)*A5*A1*A3*(~A2)*(~A6))+((~A4)*A5*A1*(~A3)*A2*(~A6))+((~A4)*A5*A1*(~A3)*(~A2)*A6)+((~A4)*A5*(~A1)*A3*A2*(~A6))+((~A4)*A5*(~A1)*A3*(~A2)*A6)+((~A4)*A5*(~A1)*(~A3)*A2*A6)+((~A4)*A5*(~A1)*(~A3)*(~A2)*(~A6))+((~A4)*(~A5)*A3*A2*(~A6))+((~A4)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A3)*A2*A6)+((~A4)*(~A5)*(~A3)*(~A2)*(~A6)) , 
NAME: SLICE_X18Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*(~A2)*(~A6))+((~A1)*A2*(~A6))+((~A1)*(~A2)*A6) , 
NAME: SLICE_X17Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A1)+(A6*(~A3)*(~A1)*A4*(~A2)*A5)+(A6*(~A3)*(~A1)*(~A4)*A2*A5)+((~A6)*(~A3)*A1)+((~A6)*(~A3)*(~A1)*A4*(~A2)*A5)+((~A6)*(~A3)*(~A1)*(~A4)*A2*A5) , 
NAME: SLICE_X14Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*(~A4))+(A6*A3*(~A2)*A1*(~A4))+(A6*A3*(~A2)*(~A1)*A4)+(A6*(~A3)*A5*A2*(~A4))+(A6*(~A3)*A5*(~A2)*A1*(~A4))+(A6*(~A3)*A5*(~A2)*(~A1)*A4)+(A6*(~A3)*(~A5)*A2*A1*(~A4))+(A6*(~A3)*(~A5)*A2*(~A1)*A4)+(A6*(~A3)*(~A5)*(~A2)*A4)+((~A6)*A3*A5*A2*(~A4))+((~A6)*A3*A5*(~A2)*A1*(~A4))+((~A6)*A3*A5*(~A2)*(~A1)*A4)+((~A6)*A3*(~A5)*A2*A1*(~A4))+((~A6)*A3*(~A5)*A2*(~A1)*A4)+((~A6)*A3*(~A5)*(~A2)*A4)+((~A6)*(~A3)*A2*A1*(~A4))+((~A6)*(~A3)*A2*(~A1)*A4)+((~A6)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X14Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*(~A2)) , 
NAME: SLICE_X16Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*(~A6)*(~A2))+((~A3)*A6*(~A2))+((~A3)*(~A6)*A2) , 
NAME: SLICE_X15Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y26/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A4)+(A3*(~A5)*(~A4)*A2)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X14Y26/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*A3*A1*A6*(~A5))+((~A4)*(~A2)*A3*A1*(~A6)*A5)+((~A4)*(~A2)*A3*(~A1)*(~A5))+((~A4)*(~A2)*(~A3)*A1*A5)+((~A4)*(~A2)*(~A3)*(~A1)*A6*(~A5))+((~A4)*(~A2)*(~A3)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X14Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A1*A2)+(A5*(~A3)*A1*(~A2)*A6)+(A5*(~A3)*(~A1)*A2*A6)+((~A5)*A3*A1*A2)+((~A5)*A3*A1*(~A2)*A6)+((~A5)*A3*(~A1)*A2*A6) , 
NAME: SLICE_X14Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A5*A3)+(A6*A2*A4*(~A5)*(~A3))+(A6*A2*(~A4)*A5*(~A3))+(A6*A2*(~A4)*(~A5)*A3)+(A6*(~A2)*A1*A4*A5*A3)+(A6*(~A2)*A1*A4*(~A5)*(~A3))+(A6*(~A2)*A1*(~A4)*A5*(~A3))+(A6*(~A2)*A1*(~A4)*(~A5)*A3)+(A6*(~A2)*(~A1)*A4*A5*(~A3))+(A6*(~A2)*(~A1)*A4*(~A5)*A3)+(A6*(~A2)*(~A1)*(~A4)*A5*A3)+(A6*(~A2)*(~A1)*(~A4)*(~A5)*(~A3))+((~A6)*A2*A1*A4*A5*A3)+((~A6)*A2*A1*A4*(~A5)*(~A3))+((~A6)*A2*A1*(~A4)*A5*(~A3))+((~A6)*A2*A1*(~A4)*(~A5)*A3)+((~A6)*A2*(~A1)*A4*A5*(~A3))+((~A6)*A2*(~A1)*A4*(~A5)*A3)+((~A6)*A2*(~A1)*(~A4)*A5*A3)+((~A6)*A2*(~A1)*(~A4)*(~A5)*(~A3))+((~A6)*(~A2)*A4*A5*(~A3))+((~A6)*(~A2)*A4*(~A5)*A3)+((~A6)*(~A2)*(~A4)*A5*A3)+((~A6)*(~A2)*(~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X14Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A5)+(A4*(~A3)*(~A5))+((~A4)*A3*(~A5))+((~A4)*(~A3)*A5) , 
NAME: SLICE_X15Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A2)+(A3*(~A4)*(~A2)*A5*A6*(~A1))+(A3*(~A4)*(~A2)*A5*(~A6)*A1)+((~A3)*(~A4)*A2)+((~A3)*(~A4)*(~A2)*A5*A6*(~A1))+((~A3)*(~A4)*(~A2)*A5*(~A6)*A1) , 
NAME: SLICE_X15Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*(~A4))+(A2*A3*(~A6)*A1*(~A4))+(A2*A3*(~A6)*(~A1)*A4)+(A2*(~A3)*A5*A6*(~A4))+(A2*(~A3)*A5*(~A6)*A1*(~A4))+(A2*(~A3)*A5*(~A6)*(~A1)*A4)+(A2*(~A3)*(~A5)*A6*A1*(~A4))+(A2*(~A3)*(~A5)*A6*(~A1)*A4)+(A2*(~A3)*(~A5)*(~A6)*A4)+((~A2)*A3*A5*A6*(~A4))+((~A2)*A3*A5*(~A6)*A1*(~A4))+((~A2)*A3*A5*(~A6)*(~A1)*A4)+((~A2)*A3*(~A5)*A6*A1*(~A4))+((~A2)*A3*(~A5)*A6*(~A1)*A4)+((~A2)*A3*(~A5)*(~A6)*A4)+((~A2)*(~A3)*A6*A1*(~A4))+((~A2)*(~A3)*A6*(~A1)*A4)+((~A2)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X14Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5))+((~A2)*A1*(~A5))+((~A2)*(~A1)*A3*(~A4)*(~A5))+((~A2)*(~A1)*(~A3)*A6*(~A4)*(~A5)) , 
NAME: SLICE_X14Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*(~A6)*(~A2))+((~A1)*A6*(~A2))+((~A1)*(~A6)*A2) , 
NAME: SLICE_X13Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A2*A1)+(A4*A5*A3*(~A2)*(~A1))+(A4*A5*(~A3)*A2*(~A1))+(A4*A5*(~A3)*(~A2)*A1)+(A4*(~A5))+((~A4)*A5)+((~A4)*(~A5)*A3*A2*A1)+((~A4)*(~A5)*A3*(~A2)*(~A1))+((~A4)*(~A5)*(~A3)*A2*(~A1))+((~A4)*(~A5)*(~A3)*(~A2)*A1)) , 
NAME: SLICE_X17Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1)) , 
NAME: SLICE_X14Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X17Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1)+((~A4)*(~A1)*A5)+((~A4)*(~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X17Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A6)+(A4*A3*A2*A1*(~A6)*(~A5))+(A4*A3*A2*(~A1))+(A4*A3*(~A2))+(A4*(~A3)*A2*(~A1)*A6*(~A5))+(A4*(~A3)*(~A2)*A1*A6*(~A5))+(A4*(~A3)*(~A2)*(~A1)*A6)+(A4*(~A3)*(~A2)*(~A1)*(~A6)*(~A5))+((~A4)*A3*A2*(~A1)*A6*(~A5))+((~A4)*A3*(~A2)*A1*A6*(~A5))+((~A4)*A3*(~A2)*(~A1)*A6)+((~A4)*A3*(~A2)*(~A1)*(~A6)*(~A5))+((~A4)*(~A3)*A2*A1*A6)+((~A4)*(~A3)*A2*A1*(~A6)*(~A5))+((~A4)*(~A3)*A2*(~A1))+((~A4)*(~A3)*(~A2)) , 
NAME: SLICE_X20Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))+((~A4))) , 
NAME: SLICE_X19Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A3)+(A2*(~A6)*(~A1)*A3)+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A3)+((~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X17Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A2*A1*A4*(~A6))+((~A5)*A3*A2*(~A1)*A4*(~A6))+((~A5)*A3*A2*(~A1)*(~A4))+((~A5)*A3*(~A2)*A1*A4*(~A6))+((~A5)*A3*(~A2)*A1*(~A4))+((~A5)*A3*(~A2)*(~A1)*A4*(~A6))+((~A5)*(~A3)*A1*A4*(~A6))+((~A5)*(~A3)*A1*(~A4))+((~A5)*(~A3)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X16Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A1)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A1)) , 
NAME: SLICE_X14Y26/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A2)*A1*A6*(~A4))+((~A5)*(~A2)*A1*(~A6)*A3*A4)+((~A5)*(~A2)*A1*(~A6)*(~A3)*(~A4))+((~A5)*(~A2)*(~A1)*A6*A3*A4)+((~A5)*(~A2)*(~A1)*A6*(~A3)*(~A4))+((~A5)*(~A2)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X15Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*A3*A1)+(A6*A2*A4*(~A3)*(~A1))+(A6*A2*(~A4)*A3*(~A1))+(A6*A2*(~A4)*(~A3)*A1)+(A6*(~A2)*A5*A4*A3*A1)+(A6*(~A2)*A5*A4*(~A3)*(~A1))+(A6*(~A2)*A5*(~A4)*A3*(~A1))+(A6*(~A2)*A5*(~A4)*(~A3)*A1)+(A6*(~A2)*(~A5)*A4*A3*(~A1))+(A6*(~A2)*(~A5)*A4*(~A3)*A1)+(A6*(~A2)*(~A5)*(~A4)*A3*A1)+(A6*(~A2)*(~A5)*(~A4)*(~A3)*(~A1))+((~A6)*A2*A5*A4*A3*A1)+((~A6)*A2*A5*A4*(~A3)*(~A1))+((~A6)*A2*A5*(~A4)*A3*(~A1))+((~A6)*A2*A5*(~A4)*(~A3)*A1)+((~A6)*A2*(~A5)*A4*A3*(~A1))+((~A6)*A2*(~A5)*A4*(~A3)*A1)+((~A6)*A2*(~A5)*(~A4)*A3*A1)+((~A6)*A2*(~A5)*(~A4)*(~A3)*(~A1))+((~A6)*(~A2)*A4*A3*(~A1))+((~A6)*(~A2)*A4*(~A3)*A1)+((~A6)*(~A2)*(~A4)*A3*A1)+((~A6)*(~A2)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X13Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A5)+(A1*(~A2)*A4*(~A5)*A3)+(A1*(~A2)*(~A4)*A5*A3)+((~A1)*A2*A4*A5)+((~A1)*A2*A4*(~A5)*A3)+((~A1)*A2*(~A4)*A5*A3) , 
NAME: SLICE_X15Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A5)+(A1*(~A2)*(~A5))+((~A1)*A2*(~A5))+((~A1)*(~A2)*A5) , 
NAME: SLICE_X15Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X14Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A4)+(A5*(~A2)*(~A4)*A6*(~A1)*A3)+(A5*(~A2)*(~A4)*(~A6)*A1*A3)+((~A5)*(~A2)*A4)+((~A5)*(~A2)*(~A4)*A6*(~A1)*A3)+((~A5)*(~A2)*(~A4)*(~A6)*A1*A3) , 
NAME: SLICE_X14Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A4*(~A5))+(A2*A6*A1*(~A4)*A5)+(A2*A6*(~A1)*A4*A5)+(A2*A6*(~A1)*(~A4)*(~A5))+(A2*(~A6)*A3*A1*A4*(~A5))+(A2*(~A6)*A3*A1*(~A4)*A5)+(A2*(~A6)*A3*(~A1)*A4*A5)+(A2*(~A6)*A3*(~A1)*(~A4)*(~A5))+(A2*(~A6)*(~A3)*A1*A4*A5)+(A2*(~A6)*(~A3)*A1*(~A4)*(~A5))+(A2*(~A6)*(~A3)*(~A1)*A4*(~A5))+(A2*(~A6)*(~A3)*(~A1)*(~A4)*A5)+((~A2)*A6*A3*A1*A4*(~A5))+((~A2)*A6*A3*A1*(~A4)*A5)+((~A2)*A6*A3*(~A1)*A4*A5)+((~A2)*A6*A3*(~A1)*(~A4)*(~A5))+((~A2)*A6*(~A3)*A1*A4*A5)+((~A2)*A6*(~A3)*A1*(~A4)*(~A5))+((~A2)*A6*(~A3)*(~A1)*A4*(~A5))+((~A2)*A6*(~A3)*(~A1)*(~A4)*A5)+((~A2)*(~A6)*A1*A4*A5)+((~A2)*(~A6)*A1*(~A4)*(~A5))+((~A2)*(~A6)*(~A1)*A4*(~A5))+((~A2)*(~A6)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X15Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2*(~A6))+(A4*A5*A3*(~A2)*A6)+(A4*A5*(~A3)*A2*A6)+(A4*A5*(~A3)*(~A2)*(~A6))+(A4*(~A5)*A1*A3*A2*(~A6))+(A4*(~A5)*A1*A3*(~A2)*A6)+(A4*(~A5)*A1*(~A3)*A2*A6)+(A4*(~A5)*A1*(~A3)*(~A2)*(~A6))+(A4*(~A5)*(~A1))+((~A4)*A5*A1*A3*A2*(~A6))+((~A4)*A5*A1*A3*(~A2)*A6)+((~A4)*A5*A1*(~A3)*A2*A6)+((~A4)*A5*A1*(~A3)*(~A2)*(~A6))+((~A4)*A5*(~A1))+((~A4)*(~A5)) , 
NAME: SLICE_X18Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*(~A4))+(A2*A6*(~A5)*A3*(~A4))+(A2*(~A6)*A1*A5*(~A4))+(A2*(~A6)*A1*(~A5)*A3*(~A4))+(A2*(~A6)*(~A1)*A5*A3*(~A4))+((~A2)*A6*A1*A5*(~A4))+((~A2)*A6*A1*(~A5)*A3*(~A4))+((~A2)*A6*(~A1)*A5*A3*(~A4))+((~A2)*(~A6)*A5*A3*(~A4)) , 
NAME: SLICE_X15Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5*A1*(~A4))+(A2*A6*(~A3)*(~A5)*(~A1)*(~A4))+(A2*(~A6)*A3*(~A5)*(~A1)*(~A4))+(A2*(~A6)*(~A3)*A5*(~A1)*(~A4))+((~A2)*A3*(~A5)*(~A1)*(~A4))+((~A2)*(~A3)*A5*(~A1)*(~A4)) , 
NAME: SLICE_X18Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A5*A4)+(A6*A2*A3*A5*(~A4)*(~A1))+(A6*A2*A3*(~A5))+(A6*A2*(~A3))+(A6*(~A2)*A3*(~A5)*A4*(~A1))+(A6*(~A2)*(~A3)*A5*A4*(~A1))+(A6*(~A2)*(~A3)*(~A5)*A4)+(A6*(~A2)*(~A3)*(~A5)*(~A4)*(~A1))+((~A6)*A2*A3*(~A5)*A4*(~A1))+((~A6)*A2*(~A3)*A5*A4*(~A1))+((~A6)*A2*(~A3)*(~A5)*A4)+((~A6)*A2*(~A3)*(~A5)*(~A4)*(~A1))+((~A6)*(~A2)*A3*A5*A4)+((~A6)*(~A2)*A3*A5*(~A4)*(~A1))+((~A6)*(~A2)*A3*(~A5))+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X20Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*A3)+(A6*A1*A2*A4*(~A3)*(~A5))+(A6*A1*A2*(~A4)*(~A5))+(A6*A1*(~A2)*(~A5))+(A6*(~A1)*A2*(~A5))+(A6*(~A1)*(~A2)*A4*A3*(~A5))+((~A6)*A1*A2*(~A5))+((~A6)*A1*(~A2)*A4*A3*(~A5))+((~A6)*(~A1)*A2*A4*A3*(~A5)) , 
NAME: SLICE_X18Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*(~A5))+(A4*A6*(~A1)*A2*(~A5))+(A4*A6*(~A1)*(~A2)*A5)+(A4*(~A6)*A3*A1*(~A5))+(A4*(~A6)*A3*(~A1)*A2*(~A5))+(A4*(~A6)*A3*(~A1)*(~A2)*A5)+(A4*(~A6)*(~A3)*A1*A2*(~A5))+(A4*(~A6)*(~A3)*A1*(~A2)*A5)+(A4*(~A6)*(~A3)*(~A1)*A5)+((~A4)*A6*A3*A1*(~A5))+((~A4)*A6*A3*(~A1)*A2*(~A5))+((~A4)*A6*A3*(~A1)*(~A2)*A5)+((~A4)*A6*(~A3)*A1*A2*(~A5))+((~A4)*A6*(~A3)*A1*(~A2)*A5)+((~A4)*A6*(~A3)*(~A1)*A5)+((~A4)*(~A6)*A1*A2*(~A5))+((~A4)*(~A6)*A1*(~A2)*A5)+((~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X12Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A2)*A6)+(A1*A5*(~A2)*(~A6)*A3)+(A1*A5*(~A2)*(~A6)*(~A3)*(~A4))+((~A1)*A5*(~A2)*A6) , 
NAME: SLICE_X16Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2)+(A4*(~A5)*(~A2))+((~A4)*A5*(~A2))+((~A4)*(~A5)*A2) , 
NAME: SLICE_X12Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X17Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A5*A1)+(A3*A2*A6*A5*(~A1)*(~A4))+(A3*A2*A6*(~A5)*A1*(~A4))+(A3*A2*(~A6)*A5*A1*(~A4))+(A3*A2*(~A6)*(~A5)*A1)+(A3*A2*(~A6)*(~A5)*(~A1)*(~A4))+(A3*(~A2)*A6*A5)+(A3*(~A2)*A6*(~A5)*A1)+(A3*(~A2)*(~A6)*A5*A1)+(A3*(~A2)*(~A6)*(~A5))+((~A3)*A2*A6*A5)+((~A3)*A2*(~A6)*(~A5))+((~A3)*(~A2)*A6*A5*A1)+((~A3)*(~A2)*A6*A5*(~A1)*(~A4))+((~A3)*(~A2)*A6*(~A5)*A1*(~A4))+((~A3)*(~A2)*(~A6)*A5*A1*(~A4))+((~A3)*(~A2)*(~A6)*(~A5)*A1)+((~A3)*(~A2)*(~A6)*(~A5)*(~A1)*(~A4)) , 
NAME: SLICE_X17Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*A2)+(A3*A1*(~A5)*(~A2))+((~A3)*A1)+((~A3)*(~A1)*A5*A2)+((~A3)*(~A1)*(~A5)*(~A2))) , 
NAME: SLICE_X15Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A1)*(~A5)*(~A3))+(A6*A2*(~A4)*(~A5)*(~A3))+(A6*(~A2)*A4*(~A5)*(~A3))+(A6*(~A2)*(~A4)*(~A1)*(~A5)*(~A3))+((~A6)*A2*(~A4)*(~A1)*(~A5)*(~A3))+((~A6)*(~A2)*A4*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X15Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*(~A2))) , 
NAME: SLICE_X17Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A6)+(A5*A4*(~A2))+(A5*(~A4)*A6)+((~A5)*A1*A4*A2*A6)+((~A5)*A1*A4*(~A2))+((~A5)*A1*(~A4)*A6)+((~A5)*(~A1)*A3*A4)+((~A5)*(~A1)*A3*(~A4)*A6)+((~A5)*(~A1)*(~A3)*A4*A2*A6)+((~A5)*(~A1)*(~A3)*A4*(~A2))+((~A5)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X18Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y26/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A4)+(A2*(~A3)*(~A4)*A5)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X14Y26/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*A2*A3*A5*(~A6))+((~A1)*(~A4)*A2*A3*(~A5)*A6)+((~A1)*(~A4)*A2*(~A3)*(~A6))+((~A1)*(~A4)*(~A2)*A3*A6)+((~A1)*(~A4)*(~A2)*(~A3)*A5*(~A6))+((~A1)*(~A4)*(~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X12Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5*A4)+(A3*(~A1)*A5*(~A4)*A2)+(A3*(~A1)*(~A5)*A4*A2)+((~A3)*A1*A5*A4)+((~A3)*A1*A5*(~A4)*A2)+((~A3)*A1*(~A5)*A4*A2)) , 
NAME: SLICE_X12Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A2*A5)+(A4*A1*A3*(~A2)*(~A5))+(A4*A1*(~A3)*A2*(~A5))+(A4*A1*(~A3)*(~A2)*A5)+(A4*(~A1)*A6*A3*A2*A5)+(A4*(~A1)*A6*A3*(~A2)*(~A5))+(A4*(~A1)*A6*(~A3)*A2*(~A5))+(A4*(~A1)*A6*(~A3)*(~A2)*A5)+(A4*(~A1)*(~A6)*A3*A2*(~A5))+(A4*(~A1)*(~A6)*A3*(~A2)*A5)+(A4*(~A1)*(~A6)*(~A3)*A2*A5)+(A4*(~A1)*(~A6)*(~A3)*(~A2)*(~A5))+((~A4)*A1*A6*A3*A2*A5)+((~A4)*A1*A6*A3*(~A2)*(~A5))+((~A4)*A1*A6*(~A3)*A2*(~A5))+((~A4)*A1*A6*(~A3)*(~A2)*A5)+((~A4)*A1*(~A6)*A3*A2*(~A5))+((~A4)*A1*(~A6)*A3*(~A2)*A5)+((~A4)*A1*(~A6)*(~A3)*A2*A5)+((~A4)*A1*(~A6)*(~A3)*(~A2)*(~A5))+((~A4)*(~A1)*A3*A2*(~A5))+((~A4)*(~A1)*A3*(~A2)*A5)+((~A4)*(~A1)*(~A3)*A2*A5)+((~A4)*(~A1)*(~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X12Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A3*(~A1))+(A2*A6*A4*(~A3)*A5*(~A1))+(A2*A6*A4*(~A3)*(~A5)*A1)+(A2*A6*(~A4)*A3*A5*(~A1))+(A2*A6*(~A4)*A3*(~A5)*A1)+(A2*A6*(~A4)*(~A3)*A1)+(A2*(~A6)*A4*A3*A1)+(A2*(~A6)*A4*(~A3)*A5*A1)+(A2*(~A6)*A4*(~A3)*(~A5)*(~A1))+(A2*(~A6)*(~A4)*A3*A5*A1)+(A2*(~A6)*(~A4)*A3*(~A5)*(~A1))+(A2*(~A6)*(~A4)*(~A3)*(~A1))+((~A2)*A6*A4*A3*A1)+((~A2)*A6*A4*(~A3)*A5*A1)+((~A2)*A6*A4*(~A3)*(~A5)*(~A1))+((~A2)*A6*(~A4)*A3*A5*A1)+((~A2)*A6*(~A4)*A3*(~A5)*(~A1))+((~A2)*A6*(~A4)*(~A3)*(~A1))+((~A2)*(~A6)*A4*A3*(~A1))+((~A2)*(~A6)*A4*(~A3)*A5*(~A1))+((~A2)*(~A6)*A4*(~A3)*(~A5)*A1)+((~A2)*(~A6)*(~A4)*A3*A5*(~A1))+((~A2)*(~A6)*(~A4)*A3*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X12Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A2*(~A3))+(A4*A1*A5*(~A2)*A3)+(A4*A1*(~A5)*A2*A3)+(A4*A1*(~A5)*(~A2)*(~A3))+(A4*(~A1)*A6*A5*A2*(~A3))+(A4*(~A1)*A6*A5*(~A2)*A3)+(A4*(~A1)*A6*(~A5)*A2*A3)+(A4*(~A1)*A6*(~A5)*(~A2)*(~A3))+(A4*(~A1)*(~A6))+((~A4)*A1*A6*A5*A2*(~A3))+((~A4)*A1*A6*A5*(~A2)*A3)+((~A4)*A1*A6*(~A5)*A2*A3)+((~A4)*A1*A6*(~A5)*(~A2)*(~A3))+((~A4)*A1*(~A6))+((~A4)*(~A1)) , 
NAME: SLICE_X12Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+(A6*(~A3)*(~A5)*A4*A2*(~A1))+(A6*(~A3)*(~A5)*A4*(~A2)*A1)+((~A6)*(~A3)*A5)+((~A6)*(~A3)*(~A5)*A4*A2*(~A1))+((~A6)*(~A3)*(~A5)*A4*(~A2)*A1) , 
NAME: SLICE_X14Y28/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4*(~A1))+(A2*A3*A6*(~A4)*A1)+(A2*A3*(~A6)*A4*A1)+(A2*A3*(~A6)*(~A4)*(~A1))+(A2*(~A3)*A5*A6*A4*(~A1))+(A2*(~A3)*A5*A6*(~A4)*A1)+(A2*(~A3)*A5*(~A6)*A4*A1)+(A2*(~A3)*A5*(~A6)*(~A4)*(~A1))+(A2*(~A3)*(~A5))+((~A2)*A3*A5*A6*A4*(~A1))+((~A2)*A3*A5*A6*(~A4)*A1)+((~A2)*A3*A5*(~A6)*A4*A1)+((~A2)*A3*A5*(~A6)*(~A4)*(~A1))+((~A2)*A3*(~A5))+((~A2)*(~A3)) , 
NAME: SLICE_X14Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X19Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4)+(A1*A6*(~A5)*A3*A4)+(A1*A6*(~A5)*(~A3)*A4*A2)+(A1*(~A6)*A5*A3*A4)+(A1*(~A6)*A5*(~A3)*A4*A2)+(A1*(~A6)*(~A5)*A4*A2)+((~A1)*A6*A5*A4*A2)+((~A1)*A6*(~A5)*A3*A4*A2)+((~A1)*(~A6)*A5*A3*A4*A2) , 
NAME: SLICE_X19Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A1*A4*(~A5)*(~A3))+((~A2)*A1*(~A4)*A5*(~A3))+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)*A5*(~A3))+((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X19Y29/B5LUT, 
TYPE: LUT5, 

SLICE_X19Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A5)*(~A6)*(~A1))+(A2*A4*(~A3)*A5*(~A6)*(~A1))+(A2*A4*(~A3)*(~A5)*(~A1))+(A2*(~A4)*A3*A5*A1)+(A2*(~A4)*A3*(~A5)*A6*A1)+(A2*(~A4)*(~A3)*A5*A6*A1)+((~A2)*A4*A3*A5*(~A1))+((~A2)*A4*A3*(~A5)*A6*(~A1))+((~A2)*A4*A3*(~A5)*(~A6)*A1)+((~A2)*A4*(~A3)*A5*A6*(~A1))+((~A2)*A4*(~A3)*A5*(~A6)*A1)+((~A2)*A4*(~A3)*(~A5)*A1) , 
NAME: SLICE_X19Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A4*A3*A5*A6)+(A2*A1*A4*A3*(~A5))+(A2*A1*A4*(~A3)*A5)+(A2*A1*A4*(~A3)*(~A5)*A6)+(A2*A1*(~A4)*A5)+(A2*A1*(~A4)*(~A5)*A6)+(A2*(~A1)*A4*A5)+(A2*(~A1)*A4*(~A5)*A6)+(A2*(~A1)*(~A4)*A3*A5*A6)+(A2*(~A1)*(~A4)*A3*(~A5))+(A2*(~A1)*(~A4)*(~A3)*A5)+(A2*(~A1)*(~A4)*(~A3)*(~A5)*A6)+((~A2)*A1*A4*A5)+((~A2)*A1*A4*(~A5)*A6)+((~A2)*A1*(~A4)*A3*A5*A6)+((~A2)*A1*(~A4)*A3*(~A5))+((~A2)*A1*(~A4)*(~A3)*A5)+((~A2)*A1*(~A4)*(~A3)*(~A5)*A6)+((~A2)*(~A1)*A4*A3*A5*A6)+((~A2)*(~A1)*A4*A3*(~A5))+((~A2)*(~A1)*A4*(~A3)*A5)+((~A2)*(~A1)*A4*(~A3)*(~A5)*A6)+((~A2)*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X18Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3*A4*A2*(~A6))+(A1*A5*A3*A4*(~A2))+(A1*A5*A3*(~A4))+(A1*A5*(~A3))+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A2*A6)+(A1*(~A5)*(~A3)*A4*A2*A6)+(A1*(~A5)*(~A3)*(~A4)*A2*(~A6))+(A1*(~A5)*(~A3)*(~A4)*(~A2))+((~A1)*A5*A3*A4)+((~A1)*A5*A3*(~A4)*A2*A6)+((~A1)*A5*(~A3)*A4*A2*A6)+((~A1)*A5*(~A3)*(~A4)*A2*(~A6))+((~A1)*A5*(~A3)*(~A4)*(~A2))+((~A1)*(~A5)*A3*A4*A2*(~A6))+((~A1)*(~A5)*A3*A4*(~A2))+((~A1)*(~A5)*A3*(~A4))+((~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X20Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*(~A1))+(A4*A3*(~A5)*A1)+(A4*(~A3)*A5*(~A1)*A6*A2)+(A4*(~A3)*(~A5)*A1*A6*A2)+((~A4)*A3*A5*(~A1)*A6*A2)+((~A4)*A3*(~A5)*A1*A6*A2) , 
NAME: SLICE_X20Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y28/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A4) , 
NAME: SLICE_X19Y28/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*(~A6)*(~A2))+((~A1)*A6*(~A2))+((~A1)*(~A6)*A2) , 
NAME: SLICE_X19Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A3)+(A1*(~A4)*(~A3))+((~A1)*A4*(~A3))+((~A1)*(~A4)*A3) , 
NAME: SLICE_X19Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A5))+(A1*(~A2)*A5)+((~A1)*A2*A5)+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X11Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X14Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A3))+((~A5)*A4*A2*(~A3))+((~A5)*A4*(~A2)*A1*(~A3))+((~A5)*(~A4)*A6*(~A3))+((~A5)*(~A4)*(~A6)*A2*(~A3))+((~A5)*(~A4)*(~A6)*(~A2)*A1*(~A3)) , 
NAME: SLICE_X14Y29/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*(~A4)*(~A3))+(A2*A6*(~A1)*A4*(~A3))+(A2*(~A6)*A5*A1*A4*(~A3))+(A2*(~A6)*A5*A1*(~A4))+(A2*(~A6)*A5*(~A1)*A4)+(A2*(~A6)*A5*(~A1)*(~A4)*(~A3))+(A2*(~A6)*(~A5)*A1*(~A4)*(~A3))+(A2*(~A6)*(~A5)*(~A1)*A4*(~A3))+((~A2)*A6*A5*A1*A4*(~A3))+((~A2)*A6*A5*A1*(~A4))+((~A2)*A6*A5*(~A1)*A4)+((~A2)*A6*A5*(~A1)*(~A4)*(~A3))+((~A2)*A6*(~A5)*A1*(~A4)*(~A3))+((~A2)*A6*(~A5)*(~A1)*A4*(~A3))+((~A2)*(~A6)*A1*A4*(~A3))+((~A2)*(~A6)*A1*(~A4))+((~A2)*(~A6)*(~A1)*A4)+((~A2)*(~A6)*(~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X14Y31/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X17Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3*(~A2)*A4*(~A5))+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X17Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A6*A5)+(A2*A1*A3*A6*(~A5)*A4)+(A2*A1*A3*(~A6))+(A2*A1*(~A3))+(A2*(~A1)*A6*A5)+(A2*(~A1)*A6*(~A5)*A4)+(A2*(~A1)*(~A6))+((~A2)*A3*A6*A5)+((~A2)*A3*A6*(~A5)*A4)+((~A2)*A3*(~A6))+((~A2)*(~A3)) , 
NAME: SLICE_X18Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*A1)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X14Y31/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X17Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3)+(A2*(~A3)*A1*A5*A4)+(A2*(~A3)*A1*(~A5))+((~A2)*A3*A1*A5*A4)+((~A2)*A3*A1*(~A5))+((~A2)*(~A3)) , 
NAME: SLICE_X17Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X14Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A1*(~A3))+(A2*A6*A4*(~A1)*A3)+(A2*A6*(~A4)*A1*A3)+(A2*A6*(~A4)*(~A1)*(~A3))+(A2*(~A6)*A5*A4*A1*(~A3))+(A2*(~A6)*A5*A4*(~A1)*A3)+(A2*(~A6)*A5*(~A4)*A1*A3)+(A2*(~A6)*A5*(~A4)*(~A1)*(~A3))+(A2*(~A6)*(~A5)*A4*A1*A3)+(A2*(~A6)*(~A5)*A4*(~A1)*(~A3))+(A2*(~A6)*(~A5)*(~A4)*A1*(~A3))+(A2*(~A6)*(~A5)*(~A4)*(~A1)*A3)+((~A2)*A6*A5*A4*A1*(~A3))+((~A2)*A6*A5*A4*(~A1)*A3)+((~A2)*A6*A5*(~A4)*A1*A3)+((~A2)*A6*A5*(~A4)*(~A1)*(~A3))+((~A2)*A6*(~A5)*A4*A1*A3)+((~A2)*A6*(~A5)*A4*(~A1)*(~A3))+((~A2)*A6*(~A5)*(~A4)*A1*(~A3))+((~A2)*A6*(~A5)*(~A4)*(~A1)*A3)+((~A2)*(~A6)*A4*A1*A3)+((~A2)*(~A6)*A4*(~A1)*(~A3))+((~A2)*(~A6)*(~A4)*A1*(~A3))+((~A2)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X14Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+(A3*(~A6)*A4)+(A3*(~A6)*(~A4)*(~A1)*(~A2)*(~A5))+((~A3)*(~A6)*A4)+((~A3)*(~A6)*(~A4)*(~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X14Y26/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A1*(~A4))+(A3*A2*A5*(~A1))+(A3*A2*(~A5)*A1)+(A3*A2*(~A5)*(~A1)*(~A4))+(A3*(~A2)*A5*(~A1)*(~A4))+(A3*(~A2)*(~A5)*A1*(~A4))+((~A3)*A2*A5*A1*A4)+((~A3)*A2*(~A5)*(~A1)*A4)+((~A3)*(~A2)*A5*A1)+((~A3)*(~A2)*A5*(~A1)*A4)+((~A3)*(~A2)*(~A5)*A1*A4)+((~A3)*(~A2)*(~A5)*(~A1)) , 
NAME: SLICE_X11Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y29/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A1*A5*(~A2))+(A4*A3*A1*(~A5)*A2)+(A4*A3*(~A1)*A5*A2)+(A4*A3*(~A1)*(~A5)*(~A2))+(A4*(~A3)*A1*A5*A2)+(A4*(~A3)*A1*(~A5)*(~A2))+(A4*(~A3)*(~A1)*A5*(~A2))+(A4*(~A3)*(~A1)*(~A5)*A2)+((~A4)*A1*A5*A2)+((~A4)*A1*(~A5)*(~A2))+((~A4)*(~A1)*A5*(~A2))+((~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X10Y29/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A1*A3)+(A5*(~A2)*A1*(~A3)*A4)+(A5*(~A2)*(~A1)*A3*A4)+((~A5)*A2*A1*A3)+((~A5)*A2*A1*(~A3)*A4)+((~A5)*A2*(~A1)*A3*A4) , 
NAME: SLICE_X12Y31/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6)+(A5*(~A3)*(~A6)*A4*A1*A2)+(A5*(~A3)*(~A6)*(~A4)*(~A1)*A2)+((~A5)*(~A3)*A6)+((~A5)*(~A3)*(~A6)*A4*A1*A2)+((~A5)*(~A3)*(~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X14Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*A5)+(A4*A1*(~A3)*A2*A5)+(A4*A1*(~A3)*(~A2)*(~A5))+(A4*(~A1)*A3*A2*A5)+(A4*(~A1)*A3*(~A2)*(~A5))+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*(~A5))+((~A4)*A1*(~A3)*A2*(~A5))+((~A4)*A1*(~A3)*(~A2)*A5)+((~A4)*(~A1)*A3*A2*(~A5))+((~A4)*(~A1)*A3*(~A2)*A5)+((~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X10Y29/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1*A5)+(A3*A6*(~A4)*(~A1))+((~A3)*A6*(~A1)) , 
NAME: SLICE_X14Y30/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A5)+(A6*(~A3)*(~A5)*A1*A2*A4)+(A6*(~A3)*(~A5)*(~A1)*(~A2)*A4)+((~A6)*(~A3)*A5)+((~A6)*(~A3)*(~A5)*A1*A2*A4)+((~A6)*(~A3)*(~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X14Y28/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y28/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A1*(~A4))+(A5*A2*(~A1)*A4)+(A5*(~A2)*A1*A4)+(A5*(~A2)*(~A1)*(~A4))+((~A5)*A2*A1*A4)+((~A5)*A2*(~A1)*(~A4))+((~A5)*(~A2)*A1*(~A4))+((~A5)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X12Y28/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6*(~A3))+(A2*A5*A1*(~A6))+(A2*A5*(~A1)*(~A6))+(A2*(~A5)*A1*A4*A6*(~A3))+(A2*(~A5)*A1*A4*(~A6))+(A2*(~A5)*A1*(~A4))+(A2*(~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X14Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A3)*(~A2)*(~A5))+(A4*(~A1)*A3*(~A2)*(~A5))+(A4*(~A1)*(~A3)*(~A5))+((~A4)*A1*A3*(~A5))+((~A4)*A1*(~A3)*A2*(~A5))+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*A3*A2*(~A5))+((~A4)*(~A1)*A3*(~A2))+((~A4)*(~A1)*(~A3))) , 
NAME: SLICE_X10Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y30/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A3)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X14Y30/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X15Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A3*A2)+(A6*A5*A1*A3*(~A2)*(~A4))+(A6*A5*A1*(~A3)*A2*(~A4))+(A6*A5*(~A1)*A3*A2*(~A4))+(A6*A5*(~A1)*(~A3)*A2)+(A6*A5*(~A1)*(~A3)*(~A2)*(~A4))+(A6*(~A5)*A1*A3)+(A6*(~A5)*A1*(~A3)*A2)+(A6*(~A5)*(~A1)*A3*A2)+(A6*(~A5)*(~A1)*(~A3))+((~A6)*A5*A1*A3*A2)+((~A6)*A5*(~A1)*(~A3)*A2)+((~A6)*(~A5)*A1*A3*A2)+((~A6)*(~A5)*A1*A3*(~A2)*(~A4))+((~A6)*(~A5)*A1*(~A3)*A2*(~A4))+((~A6)*(~A5)*(~A1)*A3*A2*(~A4))+((~A6)*(~A5)*(~A1)*(~A3)*A2)+((~A6)*(~A5)*(~A1)*(~A3)*(~A2)*(~A4)) , 
NAME: SLICE_X15Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A5)*A1)+(A4*(~A3)*A5*A1)+((~A4)*A3*A5*A1)+((~A4)*A3*(~A5))+((~A4)*(~A3)*A5)+((~A4)*(~A3)*(~A5)*A1)) , 
NAME: SLICE_X15Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1)+(A3*(~A5)*(~A1)*A6*A4*A2)+(A3*(~A5)*(~A1)*(~A6)*(~A4)*A2)+((~A3)*(~A5)*A1)+((~A3)*(~A5)*(~A1)*A6*A4*A2)+((~A3)*(~A5)*(~A1)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X15Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y28/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A1*A3)+(A2*A5*(~A1)*A4*A3)+(A2*A5*(~A1)*(~A4)*(~A3))+(A2*(~A5)*A1*A4*A3)+(A2*(~A5)*A1*(~A4)*(~A3))+(A2*(~A5)*(~A1)*(~A3))+((~A2)*A5*A1*(~A3))+((~A2)*A5*(~A1)*A4*(~A3))+((~A2)*A5*(~A1)*(~A4)*A3)+((~A2)*(~A5)*A1*A4*(~A3))+((~A2)*(~A5)*A1*(~A4)*A3)+((~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X12Y28/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A4))+((~A6)*A1*A5)+((~A6)*A1*(~A5)*A4*A3)+((~A6)*A1*(~A5)*(~A4)) , 
NAME: SLICE_X14Y28/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A1)+(A6*(~A5)*(~A1)*A4*A3*A2)+(A6*(~A5)*(~A1)*(~A4)*(~A3)*A2)+((~A6)*(~A5)*A1)+((~A6)*(~A5)*(~A1)*A4*A3*A2)+((~A6)*(~A5)*(~A1)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X15Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A1)+(A3*A5*A2*(~A1)*A6)+(A3*A5*A2*(~A1)*(~A6)*A4)+(A3*A5*(~A2)*A1*A6)+(A3*A5*(~A2)*A1*(~A6)*A4)+(A3*A5*(~A2)*(~A1)*A4)+(A3*(~A5)*A2*A1*A4)+(A3*(~A5)*A2*(~A1)*A6*A4)+(A3*(~A5)*(~A2)*A1*A6*A4)+((~A3)*A5*A2*(~A1)*(~A6)*(~A4))+((~A3)*A5*(~A2)*A1*(~A6)*(~A4))+((~A3)*A5*(~A2)*(~A1)*(~A4))+((~A3)*(~A5)*A2*A1*(~A4))+((~A3)*(~A5)*A2*(~A1)*A6*(~A4))+((~A3)*(~A5)*A2*(~A1)*(~A6))+((~A3)*(~A5)*(~A2)*A1*A6*(~A4))+((~A3)*(~A5)*(~A2)*A1*(~A6))+((~A3)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X13Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A6)+(A4*A3*A2*(~A1))+(A4*A3*(~A2)*(~A1))+(A4*(~A3)*A2*A5*A1*A6)+(A4*(~A3)*A2*A5*(~A1))+(A4*(~A3)*A2*(~A5))+(A4*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X14Y28/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A3)+((~A5)*(~A3)*A1)) , 
NAME: SLICE_X14Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6*A2*A5*(~A1)*(~A4))+((~A3)*A6*A2*(~A5)*A1*(~A4))+((~A3)*A6*(~A2)*(~A4))+((~A3)*(~A6)*(~A2)*A5*(~A1)*(~A4))+((~A3)*(~A6)*(~A2)*(~A5)*A1*(~A4)) , 
NAME: SLICE_X13Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*(~A6))+(A4*A5*(~A2)*A1*(~A6))+(A4*(~A5)*A3*A2*(~A6))+(A4*(~A5)*A3*(~A2)*A1*(~A6))+(A4*(~A5)*(~A3)*A2*A1*(~A6))+((~A4)*A5*A3*A2*(~A6))+((~A4)*A5*A3*(~A2)*A1*(~A6))+((~A4)*A5*(~A3)*A2*A1*(~A6))+((~A4)*(~A5)*A2*A1*(~A6)) , 
NAME: SLICE_X15Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A6*(~A3))+(A4*A2*A5*(~A6)*A3)+(A4*A2*(~A5)*A6*A3)+(A4*A2*(~A5)*(~A6)*(~A3))+(A4*(~A2)*A1*A5*A6*(~A3))+(A4*(~A2)*A1*A5*(~A6)*A3)+(A4*(~A2)*A1*(~A5)*A6*A3)+(A4*(~A2)*A1*(~A5)*(~A6)*(~A3))+(A4*(~A2)*(~A1))+((~A4)*A2*A1*A5*A6*(~A3))+((~A4)*A2*A1*A5*(~A6)*A3)+((~A4)*A2*A1*(~A5)*A6*A3)+((~A4)*A2*A1*(~A5)*(~A6)*(~A3))+((~A4)*A2*(~A1))+((~A4)*(~A2)) , 
NAME: SLICE_X13Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A5*(~A4))+(A1*A6*A2*(~A5)*A4)+(A1*A6*(~A2)*A5*A4)+(A1*A6*(~A2)*(~A5)*(~A4))+(A1*(~A6)*A3*A2*A5*(~A4))+(A1*(~A6)*A3*A2*(~A5)*A4)+(A1*(~A6)*A3*(~A2)*A5*A4)+(A1*(~A6)*A3*(~A2)*(~A5)*(~A4))+(A1*(~A6)*(~A3)*A2*A5*A4)+(A1*(~A6)*(~A3)*A2*(~A5)*(~A4))+(A1*(~A6)*(~A3)*(~A2)*A5*(~A4))+(A1*(~A6)*(~A3)*(~A2)*(~A5)*A4)+((~A1)*A6*A3*A2*A5*(~A4))+((~A1)*A6*A3*A2*(~A5)*A4)+((~A1)*A6*A3*(~A2)*A5*A4)+((~A1)*A6*A3*(~A2)*(~A5)*(~A4))+((~A1)*A6*(~A3)*A2*A5*A4)+((~A1)*A6*(~A3)*A2*(~A5)*(~A4))+((~A1)*A6*(~A3)*(~A2)*A5*(~A4))+((~A1)*A6*(~A3)*(~A2)*(~A5)*A4)+((~A1)*(~A6)*A2*A5*A4)+((~A1)*(~A6)*A2*(~A5)*(~A4))+((~A1)*(~A6)*(~A2)*A5*(~A4))+((~A1)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X12Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5)+(A4*(~A1)*(~A5)*A2*A6*A3)+(A4*(~A1)*(~A5)*(~A2)*(~A6)*A3)+((~A4)*(~A1)*A5)+((~A4)*(~A1)*(~A5)*A2*A6*A3)+((~A4)*(~A1)*(~A5)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X15Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y27/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1)+(A2*(~A4)*(~A1))+((~A2)*A4*(~A1))+((~A2)*(~A4)*A1) , 
NAME: SLICE_X13Y27/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*A4)+((~A6)*A2*(~A4)*A1*A3*(~A5))+((~A6)*A2*(~A4)*A1*(~A3))+((~A6)*A2*(~A4)*(~A1))+((~A6)*(~A2)*A1*(~A3))+((~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X12Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A2*A6*(~A4))+(A3*A5*A1*(~A2)*A6*A4)+(A3*A5*A1*(~A2)*(~A6)*(~A4))+(A3*A5*(~A1)*A2*(~A6)*A4)+(A3*(~A5)*A1*A2*(~A6)*A4)+(A3*(~A5)*(~A1)*A2*A6*(~A4))+(A3*(~A5)*(~A1)*(~A2)*A6*A4)+(A3*(~A5)*(~A1)*(~A2)*(~A6)*(~A4))+((~A3)*A5*A1*A2*(~A6)*A4)+((~A3)*A5*(~A1)*A2*A6*(~A4))+((~A3)*A5*(~A1)*(~A2)*A6*A4)+((~A3)*A5*(~A1)*(~A2)*(~A6)*(~A4))+((~A3)*(~A5)*A1*A2*A6*(~A4))+((~A3)*(~A5)*A1*(~A2)*A6*A4)+((~A3)*(~A5)*A1*(~A2)*(~A6)*(~A4))+((~A3)*(~A5)*(~A1)*A2*(~A6)*A4) , 
NAME: SLICE_X10Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A1*(~A2))+(A4*A6*(~A3)*A5*A1*(~A2))+(A4*A6*(~A3)*(~A5)*(~A1)*A2)+(A4*(~A6)*A3*A5*A1*(~A2))+(A4*(~A6)*A3*(~A5)*(~A1)*A2)+(A4*(~A6)*(~A3)*(~A1)*A2)+((~A4)*A6*A3*(~A1)*A2)+((~A4)*A6*(~A3)*A5*(~A1)*A2)+((~A4)*A6*(~A3)*(~A5)*A1*A2)+((~A4)*(~A6)*A3*A5*(~A1)*A2)+((~A4)*(~A6)*A3*(~A5)*A1*A2)+((~A4)*(~A6)*(~A3)*A1*A2) , 
NAME: SLICE_X12Y28/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A5)*(~A2))+((~A1)*A5*(~A2))+((~A1)*(~A5))) , 
NAME: SLICE_X10Y29/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X19Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A4*A1)+(A5*(~A6)*A4*(~A1)*A2)+(A5*(~A6)*(~A4)*(~A1)*A2)+((~A5)*(~A6)*A4*A1)+((~A5)*(~A6)*A4*(~A1)*A2)+((~A5)*(~A6)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X19Y24/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A1*A2*(~A5))+(A4*A6*A3*A1*(~A2))+(A4*A6*A3*(~A1)*(~A2)*A5)+(A4*A6*(~A3)*A1*(~A2)*A5)+(A4*A6*(~A3)*(~A1)*A2*(~A5))+(A4*A6*(~A3)*(~A1)*(~A2))+(A4*(~A6)*A3*A1*(~A2)*A5)+(A4*(~A6)*A3*(~A1)*A2*(~A5))+(A4*(~A6)*A3*(~A1)*(~A2))+(A4*(~A6)*(~A3)*A1*A2*(~A5))+(A4*(~A6)*(~A3)*A1*(~A2))+(A4*(~A6)*(~A3)*(~A1)*(~A2)*A5)+((~A4)*A6*A3*A1*(~A2)*A5)+((~A4)*A6*A3*(~A1)*A2*(~A5))+((~A4)*A6*A3*(~A1)*(~A2))+((~A4)*A6*(~A3)*A1*A2*(~A5))+((~A4)*A6*(~A3)*A1*(~A2))+((~A4)*A6*(~A3)*(~A1)*(~A2)*A5)+((~A4)*(~A6)*A3*A1*A2*(~A5))+((~A4)*(~A6)*A3*A1*(~A2))+((~A4)*(~A6)*A3*(~A1)*(~A2)*A5)+((~A4)*(~A6)*(~A3)*A1*(~A2)*A5)+((~A4)*(~A6)*(~A3)*(~A1)*A2*(~A5))+((~A4)*(~A6)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X16Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y26/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A2))+(A6*(~A1))+((~A6)) , 
NAME: SLICE_X16Y26/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3)+(A4*(~A2)*(~A3)*A6*A1*A5)+(A4*(~A2)*(~A3)*(~A6)*(~A1)*A5)+((~A4)*(~A2)*A3)+((~A4)*(~A2)*(~A3)*A6*A1*A5)+((~A4)*(~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X14Y27/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*(~A6)*(~A2))+((~A4)*A6*(~A2))+((~A4)*(~A6)*A2) , 
NAME: SLICE_X11Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A5*(~A4))+(A2*A6*A3*(~A5)*A1*(~A4))+(A2*A6*(~A3)*A5*A1*(~A4))+((~A2)*A6)+((~A2)*(~A6)*A3*A5*(~A4))+((~A2)*(~A6)*A3*(~A5)*A1*(~A4))+((~A2)*(~A6)*(~A3)*A5*A1*(~A4)) , 
NAME: SLICE_X12Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A1*A4)+((~A5)*(~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X12Y28/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1)*(~A4))+((~A5)*A1*(~A4))+((~A5)*(~A1))) , 
NAME: SLICE_X12Y28/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A2)+((~A5)*A4*A2) , 
NAME: SLICE_X12Y30/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*A2)+(A5*A1*(~A3)*A4*A2)+(A5*A1*(~A3)*(~A4)*(~A2))+(A5*(~A1)*A3*A4*A2)+(A5*(~A1)*A3*(~A4)*(~A2))+(A5*(~A1)*(~A3)*(~A2))+((~A5)*A1*A3*(~A2))+((~A5)*A1*(~A3)*A4*(~A2))+((~A5)*A1*(~A3)*(~A4)*A2)+((~A5)*(~A1)*A3*A4*(~A2))+((~A5)*(~A1)*A3*(~A4)*A2)+((~A5)*(~A1)*(~A3)*A2)) , 
NAME: SLICE_X12Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y27/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A1)+(A5*A4*(~A1)*A2)+(A5*(~A4)*A1*A2)+((~A5)*A4*(~A1)*(~A2))+((~A5)*(~A4)*A1*(~A2))+((~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X13Y27/B5LUT, 
TYPE: LUT5, 

SLICE_X12Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A2*A6*A3)+(A4*A5*A1*A2*(~A6))+(A4*A5*A1*(~A2))+(A4*A5*(~A1)*A3)+(A4*(~A5)*A1*A6*A3)+(A4*(~A5)*A1*(~A6))+(A4*(~A5)*(~A1)*A3) , 
NAME: SLICE_X12Y29/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*(~A2))) , 
NAME: SLICE_X16Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)) , 
NAME: SLICE_X12Y29/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)) , 
NAME: SLICE_X12Y29/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A5)*(~A2)*(~A4))+(A1*(~A3)*A5*A2*(~A4))+(A1*(~A3)*A5*(~A2))+(A1*(~A3)*(~A5))+((~A1)*A3*A5*(~A2)*(~A4))+((~A1)*A3*(~A5)*A2*(~A4))+((~A1)*A3*(~A5)*(~A2))+((~A1)*(~A3))) , 
NAME: SLICE_X11Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A5*A3)+(A1*A4*(~A6)*A3)+(A1*(~A4)*(~A6)*A5*A3)+((~A1)*A4*A6*A3)+((~A1)*A4*(~A6)*A5)+((~A1)*A4*(~A6)*(~A5)*A3)+((~A1)*(~A4)*A6*A5*A3)+((~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X12Y28/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A6*(~A2))+(A3*A1*A5*(~A6)*A2)+(A3*A1*(~A5)*A4*A6*(~A2))+(A3*A1*(~A5)*A4*(~A6)*A2)+(A3*A1*(~A5)*(~A4))+(A3*(~A1)*A5*A4*A6*(~A2))+(A3*(~A1)*A5*A4*(~A6)*A2)+(A3*(~A1)*A5*(~A4))+(A3*(~A1)*(~A5))+((~A3)*A1*A5)+((~A3)*A1*(~A5)*A4)+((~A3)*A1*(~A5)*(~A4)*A6*(~A2))+((~A3)*A1*(~A5)*(~A4)*(~A6)*A2)+((~A3)*(~A1)*A5*A4)+((~A3)*(~A1)*A5*(~A4)*A6*(~A2))+((~A3)*(~A1)*A5*(~A4)*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A6*(~A2))+((~A3)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X12Y30/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y26/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A6)+(A1*(~A2)*(~A6)*(~A5)*(~A3)*(~A4))+((~A1)*(~A2)*A6)+((~A1)*(~A2)*(~A6)*(~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X14Y26/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*A3)+(A5*A1*A2*(~A3)*A4)+(A5*A1*A2*(~A3)*(~A4)*A6)+(A5*A1*(~A2)*A3*A4)+(A5*A1*(~A2)*A3*(~A4)*A6)+(A5*A1*(~A2)*(~A3)*A6)+(A5*(~A1)*A2*A3*A6)+(A5*(~A1)*A2*(~A3)*A4*A6)+(A5*(~A1)*(~A2)*A3*A4*A6) , 
NAME: SLICE_X13Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y25/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1*(~A3))+((~A2)*(~A4)*A1*(~A3)) , 
NAME: SLICE_X17Y25/A5LUT, 
TYPE: LUT5, 

SLICE_X13Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A3*A6*A5)+(A4*A2*A1*A3*(~A6))+(A4*A2*A1*(~A3))+(A4*A2*(~A1)*A5)+(A4*(~A2)*A1*A6*A5)+(A4*(~A2)*A1*(~A6))+(A4*(~A2)*(~A1)*A5)+((~A4)*A2*A1*A3*A6*(~A5))+((~A4)*A2*(~A1)*(~A5))+((~A4)*(~A2)*A1*A6*(~A5))+((~A4)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X13Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A2)) , 
NAME: SLICE_X12Y29/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A1)*(~A2)*A3)+(A5*(~A4)*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A2*A3)+((~A5)*A4*A1*A2*A3)) , 
NAME: SLICE_X13Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A5*A1)+(A6*A4*A2*(~A5))+(A6*A4*(~A2)*A5)+(A6*A4*(~A2)*(~A5)*A1)+(A6*(~A4)*A2*A5)+(A6*(~A4)*A2*(~A5)*A1)+(A6*(~A4)*(~A2)*A5*A1)+(A6*(~A4)*(~A2)*(~A5))+((~A6)*A3*A4*A2*(~A5)*A1)+((~A6)*A3*A4*(~A2)*A5*A1)+((~A6)*A3*(~A4)*A2*A5*A1)+((~A6)*A3*(~A4)*(~A2)*(~A5)*A1)+((~A6)*(~A3)*A4*A2*A5*A1)+((~A6)*(~A3)*A4*A2*(~A5))+((~A6)*(~A3)*A4*(~A2)*A5)+((~A6)*(~A3)*A4*(~A2)*(~A5)*A1)+((~A6)*(~A3)*(~A4)*A2*A5)+((~A6)*(~A3)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A3)*(~A4)*(~A2)*A5*A1)+((~A6)*(~A3)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X11Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A1*A4)+(A3*A2*A1*(~A4)*A5)+(A3*A2*(~A1)*A5)+(A3*(~A2)*A1*A5)+(A3*(~A2)*(~A1)*A4*A5)+((~A3)*A2*A1*A5)+((~A3)*A2*(~A1)*A4*A5)+((~A3)*(~A2)*A1*A4*A5)) , 
NAME: SLICE_X13Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A1*A3)+(A6*A4*A5*A1*(~A3)*A2)+(A6*A4*A5*(~A1)*A3*(~A2))+(A6*A4*A5*(~A1)*(~A3))+(A6*A4*(~A5)*A1*A3*(~A2))+(A6*A4*(~A5)*A1*(~A3))+(A6*A4*(~A5)*(~A1)*A3)+(A6*A4*(~A5)*(~A1)*(~A3)*A2)+(A6*(~A4)*A5*A1*A3*(~A2))+(A6*(~A4)*A5*A1*(~A3))+(A6*(~A4)*A5*(~A1)*A3)+(A6*(~A4)*A5*(~A1)*(~A3)*A2)+(A6*(~A4)*(~A5)*A1*A3)+(A6*(~A4)*(~A5)*A1*(~A3)*A2)+(A6*(~A4)*(~A5)*(~A1)*A3*(~A2))+(A6*(~A4)*(~A5)*(~A1)*(~A3))+((~A6)*A4*A5*A1*A3*A2)+((~A6)*A4*A5*A1*(~A3)*(~A2))+((~A6)*A4*A5*(~A1))+((~A6)*A4*(~A5)*A1)+((~A6)*A4*(~A5)*(~A1)*A3*A2)+((~A6)*A4*(~A5)*(~A1)*(~A3)*(~A2))+((~A6)*(~A4)*A5*A1)+((~A6)*(~A4)*A5*(~A1)*A3*A2)+((~A6)*(~A4)*A5*(~A1)*(~A3)*(~A2))+((~A6)*(~A4)*(~A5)*A1*A3*A2)+((~A6)*(~A4)*(~A5)*A1*(~A3)*(~A2))+((~A6)*(~A4)*(~A5)*(~A1)) , 
NAME: SLICE_X11Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A2*(~A6))+(A5*A1*A3*(~A2)*A6)+(A5*A1*(~A3)*A2*A6)+(A5*A1*(~A3)*(~A2)*(~A6))+(A5*(~A1)*A3*A2*A6*(~A4))+(A5*(~A1)*A3*A2*(~A6))+(A5*(~A1)*A3*(~A2)*A6)+(A5*(~A1)*A3*(~A2)*(~A6)*(~A4))+(A5*(~A1)*(~A3)*A2*A6)+(A5*(~A1)*(~A3)*A2*(~A6)*(~A4))+(A5*(~A1)*(~A3)*(~A2)*A6*(~A4))+(A5*(~A1)*(~A3)*(~A2)*(~A6))+((~A5)*A1*A3*A2*A6*(~A4))+((~A5)*A1*A3*A2*(~A6))+((~A5)*A1*A3*(~A2)*A6)+((~A5)*A1*A3*(~A2)*(~A6)*(~A4))+((~A5)*A1*(~A3)*A2*A6)+((~A5)*A1*(~A3)*A2*(~A6)*(~A4))+((~A5)*A1*(~A3)*(~A2)*A6*(~A4))+((~A5)*A1*(~A3)*(~A2)*(~A6))+((~A5)*(~A1)) , 
NAME: SLICE_X11Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y23/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X19Y23/B5LUT, 
TYPE: LUT5, 

SLICE_X19Y26/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A5*A4*(~A3)*A6)+(A1*(~A2)*A5*(~A4)*A3*(~A6))+(A1*(~A2)*A5*(~A4)*(~A3))+(A1*(~A2)*(~A5)*A4*A3*(~A6))+(A1*(~A2)*(~A5)*A4*(~A3))+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*A5*A4*(~A3)*A6)+((~A1)*(~A2)*A5*(~A4)*A3*(~A6))+((~A1)*(~A2)*A5*(~A4)*(~A3))+((~A1)*(~A2)*(~A5)*A4*A3*(~A6))+((~A1)*(~A2)*(~A5)*A4*(~A3))+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X19Y26/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A2*A1*(~A3))+(A6*A4*A5*A2*(~A1))+(A6*A4*A5*(~A2))+(A6*A4*(~A5))+(A6*(~A4)*A5)+(A6*(~A4)*(~A5)*A2*A1*(~A3))+(A6*(~A4)*(~A5)*A2*(~A1))+(A6*(~A4)*(~A5)*(~A2))+((~A6)*A4*A5)+((~A6)*A4*(~A5)*A2*A1*(~A3))+((~A6)*A4*(~A5)*A2*(~A1))+((~A6)*A4*(~A5)*(~A2))+((~A6)*(~A4)*A5*A2*A1*(~A3))+((~A6)*(~A4)*A5*A2*(~A1))+((~A6)*(~A4)*A5*(~A2))+((~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X16Y26/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y27/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*(~A2))+(A4*A1*(~A3)*A2)+(A4*(~A1)*A5*A3*(~A2))+(A4*(~A1)*A5*(~A3)*A2)+(A4*(~A1)*(~A5)*A3*A2)+(A4*(~A1)*(~A5)*(~A3)*(~A2))+((~A4)*A1*A5*A3*(~A2))+((~A4)*A1*A5*(~A3)*A2)+((~A4)*A1*(~A5)*A3*A2)+((~A4)*A1*(~A5)*(~A3)*(~A2))+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*(~A3)*(~A2)) , 
NAME: SLICE_X18Y27/A5LUT, 
TYPE: LUT5, 

SLICE_X27Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A2)+(A3*(~A5)*A4*(~A2)*A6)+(A3*(~A5)*(~A4)*A6)+((~A3)*(~A5)*A4*A2)+((~A3)*(~A5)*A4*(~A2)*A6)+((~A3)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X27Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*A5*A1*A2*(~A3))+((~A4)*A6*A5*(~A1)*A2*(~A3))+((~A4)*A6*A5*(~A1)*(~A2))+((~A4)*A6*(~A5)*A1*A2*(~A3))+((~A4)*A6*(~A5)*A1*(~A2))+((~A4)*A6*(~A5)*(~A1)*A2*(~A3))+((~A4)*(~A6)*A1*A2*(~A3))+((~A4)*(~A6)*(~A1)*A2*(~A3))+((~A4)*(~A6)*(~A1)*(~A2)) , 
NAME: SLICE_X18Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2*A3*A1*(~A4)*(~A6))+((~A5)*A2*A3*(~A1)*A4*(~A6))+((~A5)*A2*A3*(~A1)*(~A4))+((~A5)*A2*(~A3)*A1*A4)+((~A5)*A2*(~A3)*A1*(~A4)*A6)+((~A5)*A2*(~A3)*(~A1)*A4*A6)+((~A5)*(~A2)*A3*A1*A4)+((~A5)*(~A2)*A3*A1*(~A4)*A6)+((~A5)*(~A2)*A3*(~A1)*A4*A6)+((~A5)*(~A2)*(~A3)*A1*(~A4)*(~A6))+((~A5)*(~A2)*(~A3)*(~A1)*A4*(~A6))+((~A5)*(~A2)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X18Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*(~A2))+(A4*A1*(~A3)*A2)+(A4*(~A1)*A5*A3*(~A2))+(A4*(~A1)*A5*(~A3)*A2)+((~A4)*A1*A5*A3*(~A2))+((~A4)*A1*A5*(~A3)*A2)) , 
NAME: SLICE_X18Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y27/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A5*A4)+(A3*A1*(~A5)*(~A4))+(A3*(~A1)*A5*(~A4))+(A3*(~A1)*(~A5)*A4)+((~A3)*A5*(~A4))+((~A3)*(~A5)*A4) , 
NAME: SLICE_X19Y27/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1) , 
NAME: SLICE_X21Y22/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y26/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A1)+(A5*A6*(~A4)*A3*A2)+(A5*A6*(~A4)*A3*(~A2)*A1)+(A5*A6*(~A4)*(~A3)*A2*A1)+(A5*A6*(~A4)*(~A3)*(~A2))+(A5*(~A6)*A4)+(A5*(~A6)*(~A4)*A3*A2)+(A5*(~A6)*(~A4)*A3*(~A2)*A1)+(A5*(~A6)*(~A4)*(~A3)*A2*A1)+(A5*(~A6)*(~A4)*(~A3)*(~A2))+((~A5)*A6*(~A4)*A3*A2*(~A1))+((~A5)*A6*(~A4)*(~A3)*(~A2)*(~A1))+((~A5)*(~A6)*A4*(~A1))+((~A5)*(~A6)*(~A4)*A3*A2*(~A1))+((~A5)*(~A6)*(~A4)*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X21Y26/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A6*A4*A3)+(A5*(~A2)*A6*(~A4))+(A5*(~A2)*(~A6)*(~A4)*(~A3))+((~A5)*(~A2)*A6*A4*A3)+((~A5)*(~A2)*A6*(~A4))+((~A5)*(~A2)*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X23Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y26/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A1*A4*A3*(~A6))+(A2*(~A5)*A1*(~A4)*(~A6))+(A2*(~A5)*(~A1)*A4*A3*A6)+(A2*(~A5)*(~A1)*A4*(~A3))+(A2*(~A5)*(~A1)*(~A4)*A6)+((~A2)*(~A5)*A1*A4*A3*(~A6))+((~A2)*(~A5)*A1*(~A4)*(~A6))+((~A2)*(~A5)*(~A1)*A4*A3*A6)+((~A2)*(~A5)*(~A1)*A4*(~A3))+((~A2)*(~A5)*(~A1)*(~A4)*A6) , 
NAME: SLICE_X21Y26/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A2))+(A3*A1*(~A5)*A2)+(A3*(~A1)*A5*A2)+(A3*(~A1)*(~A5)*(~A2))+((~A3)*A5*A2)+((~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X21Y27/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A1*(~A6))+(A3*A2*A5*(~A1)*A6)+(A3*A2*(~A5)*A4*A1*(~A6))+(A3*A2*(~A5)*A4*(~A1)*A6)+(A3*(~A2)*A5*A4*A1*(~A6))+(A3*(~A2)*A5*A4*(~A1)*A6)+((~A3)*A2*A5*A4)+((~A3)*A2*A5*(~A4)*A1*(~A6))+((~A3)*A2*A5*(~A4)*(~A1)*A6)+((~A3)*A2*(~A5)*A1*(~A6))+((~A3)*A2*(~A5)*(~A1)*A6)+((~A3)*(~A2)*A5*A1*(~A6))+((~A3)*(~A2)*A5*(~A1)*A6)+((~A3)*(~A2)*(~A5)*A4*A1*(~A6))+((~A3)*(~A2)*(~A5)*A4*(~A1)*A6) , 
NAME: SLICE_X19Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y27/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5))+((~A2)*A4*A5)+((~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X21Y27/B5LUT, 
TYPE: LUT5, 

SLICE_X21Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5)*A2*A3)+((~A4)*A5*A2*A3)) , 
NAME: SLICE_X21Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A6)+((~A1)*A4*A6) , 
NAME: SLICE_X18Y27/D6LUT, 
TYPE: LUT6, 

SLICE_X27Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A5)+((~A6)*(~A2)*A5) , 
NAME: SLICE_X27Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X25Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*A4*(~A5)*A2*A1*A6)+(A3*A4*(~A5)*A2*(~A1))+(A3*A4*(~A5)*(~A2)*A1)+(A3*A4*(~A5)*(~A2)*(~A1)*A6)+(A3*(~A4)*A5)+(A3*(~A4)*(~A5)*A2*A1*A6)+(A3*(~A4)*(~A5)*A2*(~A1))+(A3*(~A4)*(~A5)*(~A2)*A1)+(A3*(~A4)*(~A5)*(~A2)*(~A1)*A6)+((~A3)*A4*(~A5)*A2*(~A1)*(~A6))+((~A3)*A4*(~A5)*(~A2)*A1*(~A6))+((~A3)*(~A4)*A5*(~A6))+((~A3)*(~A4)*(~A5)*A2*(~A1)*(~A6))+((~A3)*(~A4)*(~A5)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X25Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y27/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A4*(~A1))+(A5*A3*(~A4)*A1)+(A5*(~A3)*A4*A1)+(A5*(~A3)*(~A4)*(~A1))+((~A5)*A4*A1)+((~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X22Y27/A5LUT, 
TYPE: LUT5, 

SLICE_X24Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+(A3*(~A4)*A5*A2)+(A3*(~A4)*A5*(~A2)*A1)+(A3*(~A4)*(~A5)*A1)+((~A3)*(~A4)*A5*A2)+((~A3)*(~A4)*A5*(~A2)*A1)+((~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X24Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A6*A5*A4*(~A3))+((~A2)*A6*A5*(~A4))+((~A2)*A6*(~A5)*A4*(~A3))+((~A2)*(~A6)*A1*A5*A4*(~A3))+((~A2)*(~A6)*A1*A5*(~A4))+((~A2)*(~A6)*A1*(~A5)*A4*(~A3))+((~A2)*(~A6)*(~A1)*A5*A4*(~A3))+((~A2)*(~A6)*(~A1)*(~A5)*A4*(~A3))+((~A2)*(~A6)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X22Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*A5*A4)+((~A2)*A1*A5*A4)) , 
NAME: SLICE_X22Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A1*A4*A3*A5)+((~A2)*A1*(~A4)*A3*(~A5))+((~A2)*A1*(~A4)*(~A3))+((~A2)*(~A1)*A4*A3*(~A5))+((~A2)*(~A1)*A4*(~A3))+((~A2)*(~A1)*(~A4)*A3*A5)) , 
NAME: SLICE_X22Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5))+(A6*A3*(~A4)*A5)+(A6*(~A3)*A4*A5)+(A6*(~A3)*(~A4)*(~A5))+((~A6)*A4*A5)+((~A6)*(~A4)*(~A5)) , 
NAME: SLICE_X22Y27/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y24/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X19Y24/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y26/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*A3)+(A2*A1*(~A6)*A5*A4*A3)+(A2*A1*(~A6)*A5*(~A4))+(A2*A1*(~A6)*(~A5)*A4)+(A2*A1*(~A6)*(~A5)*(~A4)*A3)+(A2*(~A1)*A6)+(A2*(~A1)*(~A6)*A5*A4*A3)+(A2*(~A1)*(~A6)*A5*(~A4))+(A2*(~A1)*(~A6)*(~A5)*A4)+(A2*(~A1)*(~A6)*(~A5)*(~A4)*A3)+((~A2)*A1*(~A6)*A5*(~A4)*(~A3))+((~A2)*A1*(~A6)*(~A5)*A4*(~A3))+((~A2)*(~A1)*A6*(~A3))+((~A2)*(~A1)*(~A6)*A5*(~A4)*(~A3))+((~A2)*(~A1)*(~A6)*(~A5)*A4*(~A3)) , 
NAME: SLICE_X20Y26/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X27Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X27Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X19Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X19Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y30/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y30/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y26/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y26/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y29/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y29/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y26/B5FF, 
TYPE: FF_INIT, 

SLICE_X14Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y26/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y29/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y29/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y28/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y28/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y28/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y28/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y28/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y28/CFF, 
TYPE: REG_INIT, 

SLICE_X19Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X19Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y27/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y27/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y26/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y26/DFF, 
TYPE: REG_INIT, 

SLICE_X19Y23/B5FF - 
CLASS: bel, 
NAME: SLICE_X19Y23/B5FF, 
TYPE: FF_INIT, 

SLICE_X27Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X27Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X21Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X23Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X23Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X27Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X27Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X24Y26/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y26/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y24/B5FF - 
CLASS: bel, 
NAME: SLICE_X19Y24/B5FF, 
TYPE: FF_INIT, 

SLICE_X20Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*A4*(~A3)*A1*(~A2)) , 
NAME: SLICE_X20Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X26Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X22Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X20Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X22Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X20Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X20Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X20Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X20Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X20Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X22Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X22Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X22Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X22Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X22Y24/B5FF - 
CLASS: bel, 
NAME: SLICE_X22Y24/B5FF, 
TYPE: FF_INIT, 

SLICE_X22Y24/C5FF - 
CLASS: bel, 
NAME: SLICE_X22Y24/C5FF, 
TYPE: FF_INIT, 

SLICE_X26Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X26Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y24/D5FF - 
CLASS: bel, 
NAME: SLICE_X22Y24/D5FF, 
TYPE: FF_INIT, 

SLICE_X26Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X26Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))+(A5*(~A4)*A3)+((~A5)*A4)) , 
NAME: SLICE_X15Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A2)+(A4*A5*A1*(~A2)*A6*A3)+(A4*A5*A1*(~A2)*(~A6))+(A4*A5*(~A1)*A2*A6*A3)+(A4*A5*(~A1)*A2*(~A6))+(A4*A5*(~A1)*(~A2)*A3)+(A4*(~A5)*A1*A2*A6*A3)+(A4*(~A5)*A1*A2*(~A6))+(A4*(~A5)*A1*(~A2)*A3)+(A4*(~A5)*(~A1)*A2*A3)+(A4*(~A5)*(~A1)*(~A2)*(~A6)*A3)+((~A4)*A5*A1*A2*A6*A3)+((~A4)*A5*A1*A2*(~A6))+((~A4)*A5*A1*(~A2)*A3)+((~A4)*A5*(~A1)*A2*A3)+((~A4)*A5*(~A1)*(~A2)*(~A6)*A3)+((~A4)*(~A5)*A1*A2*A3)+((~A4)*(~A5)*A1*(~A2)*(~A6)*A3)+((~A4)*(~A5)*(~A1)*A2*(~A6)*A3) , 
NAME: SLICE_X21Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*(~A4))+(A2*A1*(~A5)*A3*A4)+(A2*A1*(~A5)*(~A3)*(~A4))+(A2*(~A1)*A5*A3*A4)+(A2*(~A1)*A5*(~A3)*(~A4))+(A2*(~A1)*(~A5)*(~A4))+((~A2)*A1*A5*A4)+((~A2)*A1*(~A5)*A3*(~A4))+((~A2)*A1*(~A5)*(~A3)*A4)+((~A2)*(~A1)*A5*A3*(~A4))+((~A2)*(~A1)*A5*(~A3)*A4)+((~A2)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X21Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A3*A4)+(A6*A1*A5*(~A3)*A2*A4)+(A6*A1*A5*(~A3)*(~A2)*(~A4))+(A6*A1*(~A5)*A3*A2*A4)+(A6*A1*(~A5)*A3*(~A2)*(~A4))+(A6*A1*(~A5)*(~A3)*A4)+(A6*(~A1)*A5*A3*(~A4))+(A6*(~A1)*A5*(~A3)*A2*(~A4))+(A6*(~A1)*A5*(~A3)*(~A2)*A4)+(A6*(~A1)*(~A5)*A3*A2*(~A4))+(A6*(~A1)*(~A5)*A3*(~A2)*A4)+(A6*(~A1)*(~A5)*(~A3)*A4)+((~A6)*A1*A5*A3*A4)+((~A6)*A1*A5*(~A3)*A2*A4)+((~A6)*A1*A5*(~A3)*(~A2)*(~A4))+((~A6)*A1*(~A5)*A3*A2*A4)+((~A6)*A1*(~A5)*A3*(~A2)*(~A4))+((~A6)*A1*(~A5)*(~A3)*(~A4))+((~A6)*(~A1)*A5*A3*A4)+((~A6)*(~A1)*A5*(~A3)*A2*(~A4))+((~A6)*(~A1)*A5*(~A3)*(~A2)*A4)+((~A6)*(~A1)*(~A5)*A3*A2*(~A4))+((~A6)*(~A1)*(~A5)*A3*(~A2)*A4)+((~A6)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X22Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A4*A3)+(A5*A2*A4*(~A3)*A1)+(A5*A2*(~A4)*A3*(~A1))+(A5*A2*(~A4)*(~A3))+(A5*(~A2)*A4*A3*A1)+(A5*(~A2)*(~A4)*A3)+(A5*(~A2)*(~A4)*(~A3)*A1)+((~A5)*A2*A4*A3*(~A1))+((~A5)*A2*A4*(~A3))+((~A5)*A2*(~A4)*(~A3)*(~A1))+((~A5)*(~A2)*A4*A3)+((~A5)*(~A2)*A4*(~A3)*A1)+((~A5)*(~A2)*(~A4)*A3*(~A1))+((~A5)*(~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X21Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A3*A6)+(A4*A1*A5*(~A3)*(~A6))+(A4*A1*(~A5)*A3*A2*A6)+(A4*A1*(~A5)*A3*(~A2)*(~A6))+(A4*A1*(~A5)*(~A3)*A6)+(A4*(~A1)*A5*A3*(~A6))+(A4*(~A1)*A5*(~A3)*A6)+(A4*(~A1)*(~A5)*A3*A2*A6)+(A4*(~A1)*(~A5)*A3*(~A2)*(~A6))+(A4*(~A1)*(~A5)*(~A3)*A6)+((~A4)*A1*A5*A3*(~A6))+((~A4)*A1*A5*(~A3)*A6)+((~A4)*A1*(~A5)*A3*A2*(~A6))+((~A4)*A1*(~A5)*A3*(~A2)*A6)+((~A4)*A1*(~A5)*(~A3)*(~A6))+((~A4)*(~A1)*A5*A3*A6)+((~A4)*(~A1)*A5*(~A3)*(~A6))+((~A4)*(~A1)*(~A5)*A3*A2*(~A6))+((~A4)*(~A1)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X23Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1*A4)+(A6*A2*A3*(~A1)*A5*A4)+(A6*A2*A3*(~A1)*(~A5)*(~A4))+(A6*A2*(~A3)*A1*A5*A4)+(A6*A2*(~A3)*A1*(~A5)*(~A4))+(A6*A2*(~A3)*(~A1)*A4)+(A6*(~A2)*A3*A1*(~A4))+(A6*(~A2)*A3*(~A1)*A5*(~A4))+(A6*(~A2)*A3*(~A1)*(~A5)*A4)+(A6*(~A2)*(~A3)*A1*A5*(~A4))+(A6*(~A2)*(~A3)*A1*(~A5)*A4)+(A6*(~A2)*(~A3)*(~A1)*A4)+((~A6)*A2*A3*A1*A4)+((~A6)*A2*A3*(~A1)*A5*A4)+((~A6)*A2*A3*(~A1)*(~A5)*(~A4))+((~A6)*A2*(~A3)*A1*A5*A4)+((~A6)*A2*(~A3)*A1*(~A5)*(~A4))+((~A6)*A2*(~A3)*(~A1)*(~A4))+((~A6)*(~A2)*A3*A1*A4)+((~A6)*(~A2)*A3*(~A1)*A5*(~A4))+((~A6)*(~A2)*A3*(~A1)*(~A5)*A4)+((~A6)*(~A2)*(~A3)*A1*A5*(~A4))+((~A6)*(~A2)*(~A3)*A1*(~A5)*A4)+((~A6)*(~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X23Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A2*(~A6))+(A3*A1*(~A4)*(~A2)*A6)+(A3*(~A1)*A4*A2*(~A6))+(A3*(~A1)*A4*(~A2))+(A3*(~A1)*(~A4))+((~A3)*A1*A4*A2*(~A6))+((~A3)*A1*A4*(~A2)*A6)+((~A3)*(~A1)*A4*(~A2)*(~A6))+((~A3)*(~A1)*(~A4)*A2*(~A6))+((~A3)*(~A1)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X20Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*(~A1))+(A4*(~A3)) , 
NAME: SLICE_X13Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A1)+(A5*A3*(~A1)*A4)+(A5*(~A3)*A1*A4)+(A5*(~A3)*(~A1)*(~A4))+((~A5)*A3*A1)+((~A5)*A3*(~A1)*(~A4))+((~A5)*(~A3)*(~A4)) , 
NAME: SLICE_X20Y31/B5LUT, 
TYPE: LUT5, 

SLICE_X21Y31/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A4*A2*(~A5))+(A1*A3*A4*(~A2)*A5)+(A1*A3*(~A4))+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*(~A5))+(A1*(~A3)*(~A4)*A2*(~A5))+(A1*(~A3)*(~A4)*(~A2)*A5)+((~A1)*A3*(~A4)*A2*(~A5))+((~A1)*A3*(~A4)*(~A2)*A5)+((~A1)*(~A3)*A4*A2*(~A5)) , 
NAME: SLICE_X21Y31/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A6*A2*A4)+((~A5)*A6*A2*(~A4)*(~A1))+((~A5)*A6*(~A2)*A4*A3)+((~A5)*A6*(~A2)*A4*(~A3)*(~A1))+((~A5)*A6*(~A2)*(~A4))+((~A5)*(~A6)*A2*A4*(~A1))+((~A5)*(~A6)*A2*(~A4))+((~A5)*(~A6)*(~A2)*A4*A3)+((~A5)*(~A6)*(~A2)*A4*(~A3)*(~A1))+((~A5)*(~A6)*(~A2)*(~A4)) , 
NAME: SLICE_X20Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*(~A1)*(~A3)*(~A2))+(A6*A5*(~A4)*A1*(~A3)*(~A2))+(A6*(~A5)*A4*A1*(~A2))+(A6*(~A5)*A4*(~A1)*A3*(~A2))+(A6*(~A5)*(~A4)*A1*A3*(~A2))+((~A6)*A5*A4*(~A1)*(~A3)*(~A2))+((~A6)*A5*(~A4)*A1*(~A3)*(~A2))+((~A6)*A5*(~A4)*(~A1)*(~A2))+((~A6)*(~A5)*A4*(~A1)*A3*(~A2))+((~A6)*(~A5)*(~A4)*A1*A3*(~A2)) , 
NAME: SLICE_X20Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*A4*A3)+(A1*A6*A2*(~A4)*A5*A3)+(A1*A6*A2*(~A4)*(~A5))+(A1*A6*(~A2)*A3)+(A1*(~A6)*A2*A4*A5*A3)+(A1*(~A6)*A2*A4*(~A5))+(A1*(~A6)*A2*(~A4))+(A1*(~A6)*(~A2)*A4*A3)+(A1*(~A6)*(~A2)*(~A4)*A5*A3)+(A1*(~A6)*(~A2)*(~A4)*(~A5))+((~A1)*A6*A3)+((~A1)*(~A6)*A2*A4*A3)+((~A1)*(~A6)*A2*(~A4)*A5*A3)+((~A1)*(~A6)*A2*(~A4)*(~A5))+((~A1)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X21Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A2)*(~A3))+(A4*A1*(~A6)*A2*(~A3))+(A4*(~A1)*A6*A2)+(A4*(~A1)*A6*(~A2)*A3)+(A4*(~A1)*(~A6)*A2*A3)+((~A4)*A1*A6*(~A2)*(~A3))+((~A4)*A1*(~A6)*A2*(~A3))+((~A4)*A1*(~A6)*(~A2))+((~A4)*(~A1)*A6*(~A2)*A3)+((~A4)*(~A1)*(~A6)*A2*A3) , 
NAME: SLICE_X22Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A1)+(A3*(~A2)*A1*A4)+(A3*(~A2)*(~A1))+((~A3)*A2*(~A1))+((~A3)*(~A2)*A1*A4)+((~A3)*(~A2)*(~A1))) , 
NAME: SLICE_X21Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A1)*A6)+(A2*A4*(~A5)*(~A1))+(A2*(~A4)*A5*(~A1))+(A2*(~A4)*(~A5)*A1*(~A6))+((~A2)*A4*A5*(~A1)*A6)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A1)+((~A2)*(~A4)*(~A5)*A1*(~A6)) , 
NAME: SLICE_X22Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A5)+(A2*A3*(~A4)*A5*A6)+(A2*A3*(~A4)*(~A5)*(~A6))+(A2*(~A3)*A4*A5*A6)+(A2*(~A3)*A4*(~A5)*(~A6))+(A2*(~A3)*(~A4))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A5*A6)+((~A2)*A3*(~A4)*(~A5)*(~A6))+((~A2)*(~A3)*A4*A5*A6)+((~A2)*(~A3)*A4*(~A5)*(~A6))+((~A2)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X22Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*A4)+(A5*A2*A3*(~A4)*(~A1))+(A5*A2*(~A3)*A4)+(A5*(~A2)*A3*A4)+(A5*(~A2)*(~A3)*A4*A1)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*A4)+((~A5)*A2*A3*(~A4)*(~A1))+((~A5)*A2*(~A3)*(~A4))+((~A5)*(~A2)*A3*(~A4))+((~A5)*(~A2)*(~A3)*A4*A1)+((~A5)*(~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X21Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A1*(~A3)*(~A5))+(A2*A4*(~A1)*A3*(~A5))+(A2*A4*(~A1)*(~A3))+(A2*(~A4)*A1*(~A3)*A5)+(A2*(~A4)*(~A1)*A3*A5)) , 
NAME: SLICE_X20Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A5*(~A6))+(A1*A4*A3*(~A5)*A2*(~A6))+(A1*A4*A3*(~A5)*(~A2)*A6)+(A1*A4*(~A3)*A5*A2*A6)+(A1*A4*(~A3)*A5*(~A2)*(~A6))+(A1*A4*(~A3)*(~A5)*(~A6))+(A1*(~A4)*A3*A5*A2*A6)+(A1*(~A4)*A3*A5*(~A2)*(~A6))+(A1*(~A4)*A3*(~A5)*(~A6))+(A1*(~A4)*(~A3)*A5*A6)+(A1*(~A4)*(~A3)*(~A5)*A2*A6)+(A1*(~A4)*(~A3)*(~A5)*(~A2)*(~A6))+((~A1)*A4*A3*A5*A2*(~A6))+((~A1)*A4*A3*A5*(~A2)*A6)+((~A1)*A4*A3*(~A5)*A6)+((~A1)*A4*(~A3)*A5*(~A6))+((~A1)*A4*(~A3)*(~A5)*A2*(~A6))+((~A1)*A4*(~A3)*(~A5)*(~A2)*A6)+((~A1)*(~A4)*A3*A5*(~A6))+((~A1)*(~A4)*A3*(~A5)*A2*(~A6))+((~A1)*(~A4)*A3*(~A5)*(~A2)*A6)+((~A1)*(~A4)*(~A3)*A5*A2*A6)+((~A1)*(~A4)*(~A3)*A5*(~A2)*(~A6))+((~A1)*(~A4)*(~A3)*(~A5)*(~A6)) , 
NAME: SLICE_X22Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*(~A3)*A6)+(A2*A5*(~A1)*(~A3))+(A2*(~A5)*A1*(~A3))+(A2*(~A5)*(~A1)*A3*(~A6))+((~A2)*A5*A1*(~A3)*A6)+((~A2)*A5*(~A1)*A3)+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*(~A1)*A3*(~A6)) , 
NAME: SLICE_X22Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A5)+(A4*A2*A1*(~A5)*A6)+(A4*A2*(~A1)*A5*A6)+(A4*A2*(~A1)*(~A5))+(A4*(~A2)*A1*(~A5)*(~A6))+(A4*(~A2)*(~A1)*A5*(~A6))+(A4*(~A2)*(~A1)*(~A5))+((~A4)*A2*A1*A5)+((~A4)*A2*A1*(~A5)*A6)+((~A4)*A2*(~A1)*A5*A6)+((~A4)*(~A2)*A1*A5)+((~A4)*(~A2)*A1*(~A5)*(~A6))+((~A4)*(~A2)*(~A1)*A5*(~A6))+((~A4)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X23Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*(~A1)*A3*A4)+(A2*(~A1)*(~A3))+((~A2)*A1*(~A3))+((~A2)*(~A1)*A3*A4)+((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X22Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A6)*A4)+(A1*A3*(~A5)*(~A6))+(A1*(~A3)*A5*(~A6))+(A1*(~A3)*(~A5)*A6*(~A4))+((~A1)*A3*A5*(~A6)*A4)+((~A1)*A3*(~A5)*A6)+((~A1)*(~A3)*A5*A6)+((~A1)*(~A3)*(~A5)*A6*(~A4)) , 
NAME: SLICE_X22Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A3))+(A6*A2*(~A1)*A3*(~A4))+(A6*A2*(~A1)*(~A3)*A4)+(A6*(~A2)*A1*A3*(~A4))+(A6*(~A2)*A1*(~A3)*A4)+((~A6)*A2*(~A1)*A3*(~A4))+((~A6)*A2*(~A1)*(~A3)*A4)+((~A6)*(~A2)*A1*A3*(~A4))+((~A6)*(~A2)*A1*(~A3)*A4)+((~A6)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X23Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3*A4)+(A2*A1*A5*(~A3)*A6*A4)+(A2*A1*A5*(~A3)*(~A6)*(~A4))+(A2*A1*(~A5)*A3*A6*A4)+(A2*A1*(~A5)*A3*(~A6)*(~A4))+(A2*A1*(~A5)*(~A3)*A4)+(A2*(~A1)*A5*A3*(~A4))+(A2*(~A1)*A5*(~A3)*A6*(~A4))+(A2*(~A1)*A5*(~A3)*(~A6)*A4)+(A2*(~A1)*(~A5)*A3*A6*(~A4))+(A2*(~A1)*(~A5)*A3*(~A6)*A4)+(A2*(~A1)*(~A5)*(~A3)*A4)+((~A2)*A1*A5*A3*A4)+((~A2)*A1*A5*(~A3)*A6*A4)+((~A2)*A1*A5*(~A3)*(~A6)*(~A4))+((~A2)*A1*(~A5)*A3*A6*A4)+((~A2)*A1*(~A5)*A3*(~A6)*(~A4))+((~A2)*A1*(~A5)*(~A3)*(~A4))+((~A2)*(~A1)*A5*A3*A4)+((~A2)*(~A1)*A5*(~A3)*A6*(~A4))+((~A2)*(~A1)*A5*(~A3)*(~A6)*A4)+((~A2)*(~A1)*(~A5)*A3*A6*(~A4))+((~A2)*(~A1)*(~A5)*A3*(~A6)*A4)+((~A2)*(~A1)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X22Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2*A1)+(A4*A5*A3*(~A2)*(~A1))+(A4*A5*(~A3)*A2*A6*A1)+(A4*A5*(~A3)*A2*(~A6)*(~A1))+(A4*A5*(~A3)*(~A2)*A1)+(A4*(~A5)*A3*A2*(~A1))+(A4*(~A5)*A3*(~A2)*A1)+(A4*(~A5)*(~A3)*A2*A6*A1)+(A4*(~A5)*(~A3)*A2*(~A6)*(~A1))+(A4*(~A5)*(~A3)*(~A2)*A1)+((~A4)*A5*A3*A2*(~A1))+((~A4)*A5*A3*(~A2)*A1)+((~A4)*A5*(~A3)*A2*A6*(~A1))+((~A4)*A5*(~A3)*A2*(~A6)*A1)+((~A4)*A5*(~A3)*(~A2)*(~A1))+((~A4)*(~A5)*A3*A2*A1)+((~A4)*(~A5)*A3*(~A2)*(~A1))+((~A4)*(~A5)*(~A3)*A2*A6*(~A1))+((~A4)*(~A5)*(~A3)*A2*(~A6)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X22Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A1*A6)+(A2*A3*A4*(~A1)*A5*A6)+(A2*A3*A4*(~A1)*(~A5)*(~A6))+(A2*A3*(~A4)*A1*A5*A6)+(A2*A3*(~A4)*A1*(~A5)*(~A6))+(A2*A3*(~A4)*(~A1)*A6)+(A2*(~A3)*A4*A1*(~A6))+(A2*(~A3)*A4*(~A1)*A5*(~A6))+(A2*(~A3)*A4*(~A1)*(~A5)*A6)+(A2*(~A3)*(~A4)*A1*A5*(~A6))+(A2*(~A3)*(~A4)*A1*(~A5)*A6)+(A2*(~A3)*(~A4)*(~A1)*A6)+((~A2)*A3*A4*A1*A6)+((~A2)*A3*A4*(~A1)*A5*A6)+((~A2)*A3*A4*(~A1)*(~A5)*(~A6))+((~A2)*A3*(~A4)*A1*A5*A6)+((~A2)*A3*(~A4)*A1*(~A5)*(~A6))+((~A2)*A3*(~A4)*(~A1)*(~A6))+((~A2)*(~A3)*A4*A1*A6)+((~A2)*(~A3)*A4*(~A1)*A5*(~A6))+((~A2)*(~A3)*A4*(~A1)*(~A5)*A6)+((~A2)*(~A3)*(~A4)*A1*A5*(~A6))+((~A2)*(~A3)*(~A4)*A1*(~A5)*A6)+((~A2)*(~A3)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X21Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A2)*A4)+(A3*A5*(~A1)*(~A2))+(A3*(~A5)*A1*(~A2))+(A3*(~A5)*(~A1)*A2*(~A4))+((~A3)*A5*A1*(~A2)*A4)+((~A3)*A5*(~A1)*A2)+((~A3)*(~A5)*A1*A2)+((~A3)*(~A5)*(~A1)*A2*(~A4)) , 
NAME: SLICE_X18Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A5*A6)+(A1*A4*A3*(~A5)*A2*A6)+(A1*A4*(~A3)*A5*A2)+(A1*A4*(~A3)*A5*(~A2)*A6)+(A1*A4*(~A3)*(~A5)*A6)+(A1*(~A4)*A3*A5*A2)+(A1*(~A4)*A3*A5*(~A2)*A6)+(A1*(~A4)*A3*(~A5)*A6)+(A1*(~A4)*(~A3)*A5)+(A1*(~A4)*(~A3)*(~A5)*A2)+(A1*(~A4)*(~A3)*(~A5)*(~A2)*A6)+((~A1)*A4*A3*A5*A2*A6)+((~A1)*A4*(~A3)*A5*A6)+((~A1)*A4*(~A3)*(~A5)*A2*A6)+((~A1)*(~A4)*A3*A5*A6)+((~A1)*(~A4)*A3*(~A5)*A2*A6)+((~A1)*(~A4)*(~A3)*A5*A2)+((~A1)*(~A4)*(~A3)*A5*(~A2)*A6)+((~A1)*(~A4)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X22Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A2*(~A5))+(A4*A3*A6*(~A2)*A1*(~A5))+(A4*A3*A6*(~A2)*(~A1)*A5)+(A4*A3*(~A6)*A2*A1*(~A5))+(A4*A3*(~A6)*A2*(~A1)*A5)+(A4*A3*(~A6)*(~A2)*A5)+(A4*(~A3)*A6*A2*A1*A5)+(A4*(~A3)*A6*A2*(~A1)*(~A5))+(A4*(~A3)*A6*(~A2)*(~A5))+(A4*(~A3)*(~A6)*A2*(~A5))+(A4*(~A3)*(~A6)*(~A2)*A1*(~A5))+(A4*(~A3)*(~A6)*(~A2)*(~A1)*A5)+((~A4)*A3*A6*A2*A1*A5)+((~A4)*A3*A6*A2*(~A1)*(~A5))+((~A4)*A3*A6*(~A2)*(~A5))+((~A4)*A3*(~A6)*A2*(~A5))+((~A4)*A3*(~A6)*(~A2)*A1*(~A5))+((~A4)*A3*(~A6)*(~A2)*(~A1)*A5)+((~A4)*(~A3)*A6*A2*A5)+((~A4)*(~A3)*A6*(~A2)*A1*A5)+((~A4)*(~A3)*A6*(~A2)*(~A1)*(~A5))+((~A4)*(~A3)*(~A6)*A2*A1*A5)+((~A4)*(~A3)*(~A6)*A2*(~A1)*(~A5))+((~A4)*(~A3)*(~A6)*(~A2)*(~A5)) , 
NAME: SLICE_X21Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A5)+(A2*A4*A6*(~A5)*A1)+(A2*A4*(~A6)*A5*A1)+(A2*A4*(~A6)*(~A5))+(A2*(~A4)*A6*(~A5)*(~A1))+(A2*(~A4)*(~A6)*A5*(~A1))+(A2*(~A4)*(~A6)*(~A5))+((~A2)*A4*A6*A5)+((~A2)*A4*A6*(~A5)*A1)+((~A2)*A4*(~A6)*A5*A1)+((~A2)*(~A4)*A6*A5)+((~A2)*(~A4)*A6*(~A5)*(~A1))+((~A2)*(~A4)*(~A6)*A5*(~A1))+((~A2)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X22Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A3)+(A5*(~A4)*A3*A2)+(A5*(~A4)*(~A3))+((~A5)*A4*(~A3))+((~A5)*(~A4)*A3*A2)+((~A5)*(~A4)*(~A3))) , 
NAME: SLICE_X20Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A5)*A6)+(A4*A2*(~A1)*(~A5))+(A4*(~A2)*A1*(~A5))+(A4*(~A2)*(~A1)*A5*(~A6))+((~A4)*A2*A1*(~A5)*A6)+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A1*A5)+((~A4)*(~A2)*(~A1)*A5*(~A6)) , 
NAME: SLICE_X21Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*(~A6))+(A4*A3*(~A1)*A6*(~A2))+(A4*A3*(~A1)*(~A6)*A2)+(A4*(~A3)*A1*A6*(~A2))+(A4*(~A3)*A1*(~A6)*A2)+((~A4)*A3*(~A1)*A6*(~A2))+((~A4)*A3*(~A1)*(~A6)*A2)+((~A4)*(~A3)*A1*A6*(~A2))+((~A4)*(~A3)*A1*(~A6)*A2)+((~A4)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X21Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*(~A4)*A1)+(A3*A6*(~A5)*(~A4))+(A3*(~A6)*A5*(~A4))+(A3*(~A6)*(~A5)*A4*(~A1))+((~A3)*A6*A5*(~A4)*A1)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A5*A4)+((~A3)*(~A6)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X21Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X23Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A5*A4)+(A6*A1*A2*(~A5)*A3*A4)+(A6*A1*A2*(~A5)*(~A3)*(~A4))+(A6*A1*(~A2)*A5*A3*A4)+(A6*A1*(~A2)*A5*(~A3)*(~A4))+(A6*A1*(~A2)*(~A5)*A4)+(A6*(~A1)*A2*A5*(~A4))+(A6*(~A1)*A2*(~A5)*A3*(~A4))+(A6*(~A1)*A2*(~A5)*(~A3)*A4)+(A6*(~A1)*(~A2)*A5*A3*(~A4))+(A6*(~A1)*(~A2)*A5*(~A3)*A4)+(A6*(~A1)*(~A2)*(~A5)*A4)+((~A6)*A1*A2*A5*A4)+((~A6)*A1*A2*(~A5)*A3*A4)+((~A6)*A1*A2*(~A5)*(~A3)*(~A4))+((~A6)*A1*(~A2)*A5*A3*A4)+((~A6)*A1*(~A2)*A5*(~A3)*(~A4))+((~A6)*A1*(~A2)*(~A5)*(~A4))+((~A6)*(~A1)*A2*A5*A4)+((~A6)*(~A1)*A2*(~A5)*A3*(~A4))+((~A6)*(~A1)*A2*(~A5)*(~A3)*A4)+((~A6)*(~A1)*(~A2)*A5*A3*(~A4))+((~A6)*(~A1)*(~A2)*A5*(~A3)*A4)+((~A6)*(~A1)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X23Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*(~A1))+(A6*A2*A5*(~A3)*A1*(~A4))+(A6*A2*(~A5)*A3*A1)+(A6*A2*(~A5)*(~A3)*A1*(~A4))+(A6*(~A2)*A5*A3*A1)+(A6*(~A2)*A5*(~A3)*A1*A4)+(A6*(~A2)*A5*(~A3)*(~A1))+(A6*(~A2)*(~A5)*A3*(~A1))+(A6*(~A2)*(~A5)*(~A3)*A1*A4)+(A6*(~A2)*(~A5)*(~A3)*(~A1))+((~A6)*A2*A5*A3*A1)+((~A6)*A2*A5*(~A3)*A1*A4)+((~A6)*A2*A5*(~A3)*(~A1))+((~A6)*A2*(~A5)*A3*(~A1))+((~A6)*A2*(~A5)*(~A3)*A1*A4)+((~A6)*A2*(~A5)*(~A3)*(~A1))+((~A6)*(~A2)*A5*A3*(~A1))+((~A6)*(~A2)*A5*(~A3)*A1*(~A4))+((~A6)*(~A2)*(~A5)*A3*A1)+((~A6)*(~A2)*(~A5)*(~A3)*A1*(~A4)) , 
NAME: SLICE_X23Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A6*A5)+(A2*A1*A3*(~A6)*A4*A5)+(A2*A1*A3*(~A6)*(~A4)*(~A5))+(A2*A1*(~A3)*A6*A4*A5)+(A2*A1*(~A3)*A6*(~A4)*(~A5))+(A2*A1*(~A3)*(~A6)*A5)+(A2*(~A1)*A3*A6*(~A5))+(A2*(~A1)*A3*(~A6)*A4*(~A5))+(A2*(~A1)*A3*(~A6)*(~A4)*A5)+(A2*(~A1)*(~A3)*A6*A4*(~A5))+(A2*(~A1)*(~A3)*A6*(~A4)*A5)+(A2*(~A1)*(~A3)*(~A6)*A5)+((~A2)*A1*A3*A6*A5)+((~A2)*A1*A3*(~A6)*A4*A5)+((~A2)*A1*A3*(~A6)*(~A4)*(~A5))+((~A2)*A1*(~A3)*A6*A4*A5)+((~A2)*A1*(~A3)*A6*(~A4)*(~A5))+((~A2)*A1*(~A3)*(~A6)*(~A5))+((~A2)*(~A1)*A3*A6*A5)+((~A2)*(~A1)*A3*(~A6)*A4*(~A5))+((~A2)*(~A1)*A3*(~A6)*(~A4)*A5)+((~A2)*(~A1)*(~A3)*A6*A4*(~A5))+((~A2)*(~A1)*(~A3)*A6*(~A4)*A5)+((~A2)*(~A1)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X23Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5*A1)+(A3*A4*(~A5)*(~A1))+(A3*(~A4)*A5*(~A1))+(A3*(~A4)*(~A5)*A1)+((~A3)*A1) , 
NAME: SLICE_X19Y32/B5LUT, 
TYPE: LUT5, 

SLICE_X18Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*(~A3)*A1)+(A4*A5*(~A6)*(~A3))+(A4*(~A5)*A6*(~A3))+(A4*(~A5)*(~A6)*A3*(~A1))+((~A4)*A5*A6*(~A3)*A1)+((~A4)*A5*(~A6)*A3)+((~A4)*(~A5)*A6*A3)+((~A4)*(~A5)*(~A6)*A3*(~A1)) , 
NAME: SLICE_X18Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A2*A5)+(A4*A3*A6*(~A2)*A1*A5)+(A4*A3*(~A6)*A2*A1*A5)+(A4*(~A3)*A6*A2*A1)+(A4*(~A3)*A6*A2*(~A1)*A5)+(A4*(~A3)*A6*(~A2)*A5)+(A4*(~A3)*(~A6)*A2*A5)+(A4*(~A3)*(~A6)*(~A2)*A1*A5)+((~A4)*A3*A6*A2*A1)+((~A4)*A3*A6*A2*(~A1)*A5)+((~A4)*A3*A6*(~A2)*A5)+((~A4)*A3*(~A6)*A2*A5)+((~A4)*A3*(~A6)*(~A2)*A1*A5)+((~A4)*(~A3)*A6*A2)+((~A4)*(~A3)*A6*(~A2)*A1)+((~A4)*(~A3)*A6*(~A2)*(~A1)*A5)+((~A4)*(~A3)*(~A6)*A2*A1)+((~A4)*(~A3)*(~A6)*A2*(~A1)*A5)+((~A4)*(~A3)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X21Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*(~A5)*(~A4))+((~A1)*A5*(~A4))+((~A1)*(~A5)*A4) , 
NAME: SLICE_X18Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*(~A3)*A4)+(A2*A1*(~A6)*(~A3))+(A2*(~A1)*A6*(~A3))+(A2*(~A1)*(~A6)*A3*(~A4))+((~A2)*A1*A6*(~A3)*A4)+((~A2)*A1*(~A6)*A3)+((~A2)*(~A1)*A6*A3)+((~A2)*(~A1)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X18Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4*A3*A1)+(A5*A2*(~A4)*A3)+(A5*A2*(~A4)*(~A3)*A1)+(A5*(~A2)*A4*(~A3)*(~A1))+(A5*(~A2)*(~A4)*A3*A1)+((~A5)*A2*A4*(~A3)*(~A1))+((~A5)*A2*(~A4)*A3*A1)+((~A5)*(~A2)*A4*A3*(~A1))+((~A5)*(~A2)*A4*(~A3))+((~A5)*(~A2)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X20Y32/B5LUT, 
TYPE: LUT5, 

SLICE_X18Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*(~A4))+(A5*A6*(~A1)*A2*A4)+(A5*A6*(~A1)*(~A2)*(~A4))+(A5*(~A6)*A1*A2*A4)+(A5*(~A6)*A1*(~A2)*(~A4))+(A5*(~A6)*(~A1)*A3*A4)+(A5*(~A6)*(~A1)*(~A3)*(~A4))+((~A5)*A6*A1*(~A4))+((~A5)*A6*(~A1)*A3*A4)+((~A5)*A6*(~A1)*(~A3)*(~A4))+((~A5)*(~A6)*A3*A4)+((~A5)*(~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X18Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A4)*A2)+(A3*A5*(~A1)*(~A4))+(A3*(~A5)*A1*(~A4))+(A3*(~A5)*(~A1)*A4*(~A2))+((~A3)*A5*A1*(~A4)*A2)+((~A3)*A5*(~A1)*A4)+((~A3)*(~A5)*A1*A4)+((~A3)*(~A5)*(~A1)*A4*(~A2)) , 
NAME: SLICE_X18Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A4*A2)+(A5*A6*A3*(~A4)*(~A2))+(A5*A6*(~A3))+(A5*(~A6)*A3)+(A5*(~A6)*(~A3)*A4*A2)+(A5*(~A6)*(~A3)*(~A4))+((~A5)*A6*(~A3)*A4*A2)+((~A5)*A6*(~A3)*(~A4)*(~A2))+((~A5)*(~A6)*A3*A4*A2)+((~A5)*(~A6)*A3*(~A4)*(~A2))+((~A5)*(~A6)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X19Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A2*A5)+(A1*A3*A4*(~A2)*(~A5))+(A1*A3*(~A4))+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*A5)+(A1*(~A3)*(~A4)*A2*A5)+(A1*(~A3)*(~A4)*(~A2)*(~A5))+((~A1)*A3*(~A4)*A2*A5)+((~A1)*A3*(~A4)*(~A2)*(~A5))+((~A1)*(~A3)*A4*A2*A5)) , 
NAME: SLICE_X20Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3)+((~A4)*(~A3)*A6*A2*A1)+((~A4)*(~A3)*A6*(~A2)*A1*A5)+((~A4)*(~A3)*A6*(~A2)*(~A1))+((~A4)*(~A3)*(~A6)*A2*(~A1))+((~A4)*(~A3)*(~A6)*(~A2)*A1*A5)+((~A4)*(~A3)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X20Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A5*A4)+(A1*(~A2)*A5*A4)+(A1*(~A2)*A5*(~A4)*(~A3))+(A1*(~A2)*(~A5)*A4*(~A3))+(A1*(~A2)*(~A5)*(~A4))+((~A1)*A2*A5*A4)+((~A1)*A2*A5*(~A4)*A3)+((~A1)*A2*(~A5)*A4*A3)+((~A1)*(~A2))) , 
NAME: SLICE_X19Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A6*A2)+(A4*A1*A3*(~A6)*A5*A2)+(A4*A1*A3*(~A6)*(~A5)*(~A2))+(A4*A1*(~A3)*A6*A5*A2)+(A4*A1*(~A3)*A6*(~A5)*(~A2))+(A4*A1*(~A3)*(~A6)*A2)+(A4*(~A1)*A3*A6*(~A2))+(A4*(~A1)*A3*(~A6)*A5*(~A2))+(A4*(~A1)*A3*(~A6)*(~A5)*A2)+(A4*(~A1)*(~A3)*A6*A5*(~A2))+(A4*(~A1)*(~A3)*A6*(~A5)*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*A1*A3*A6*A2)+((~A4)*A1*A3*(~A6)*A5*A2)+((~A4)*A1*A3*(~A6)*(~A5)*(~A2))+((~A4)*A1*(~A3)*A6*A5*A2)+((~A4)*A1*(~A3)*A6*(~A5)*(~A2))+((~A4)*A1*(~A3)*(~A6)*(~A2))+((~A4)*(~A1)*A3*A6*A2)+((~A4)*(~A1)*A3*(~A6)*A5*(~A2))+((~A4)*(~A1)*A3*(~A6)*(~A5)*A2)+((~A4)*(~A1)*(~A3)*A6*A5*(~A2))+((~A4)*(~A1)*(~A3)*A6*(~A5)*A2)+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X21Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A6)*(~A4)*(~A3))+(A5*A1*(~A2)*A6*(~A4)*(~A3))+(A5*(~A1)*A2*A6*(~A3))+(A5*(~A1)*A2*(~A6)*A4*(~A3))+(A5*(~A1)*(~A2)*A6*A4*(~A3))+((~A5)*A1*A2*(~A6)*(~A4)*(~A3))+((~A5)*A1*(~A2)*A6*(~A4)*(~A3))+((~A5)*A1*(~A2)*(~A6)*(~A3))+((~A5)*(~A1)*A2*(~A6)*A4*(~A3))+((~A5)*(~A1)*(~A2)*A6*A4*(~A3)) , 
NAME: SLICE_X20Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A6*A1)+(A4*A5*A2*(~A6)*(~A1))+(A4*A5*(~A2)*A6*A3*A1)+(A4*A5*(~A2)*A6*(~A3)*(~A1))+(A4*A5*(~A2)*(~A6)*A1)+(A4*(~A5)*A2*A6*(~A1))+(A4*(~A5)*A2*(~A6)*A1)+(A4*(~A5)*(~A2)*A6*A3*A1)+(A4*(~A5)*(~A2)*A6*(~A3)*(~A1))+(A4*(~A5)*(~A2)*(~A6)*A1)+((~A4)*A5*A2*A6*(~A1))+((~A4)*A5*A2*(~A6)*A1)+((~A4)*A5*(~A2)*A6*A3*(~A1))+((~A4)*A5*(~A2)*A6*(~A3)*A1)+((~A4)*A5*(~A2)*(~A6)*(~A1))+((~A4)*(~A5)*A2*A6*A1)+((~A4)*(~A5)*A2*(~A6)*(~A1))+((~A4)*(~A5)*(~A2)*A6*A3*(~A1))+((~A4)*(~A5)*(~A2)*A6*(~A3)*A1)+((~A4)*(~A5)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X21Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4*A3*A1)+(A5*A6*A4*(~A3)*A2*(~A1))+(A5*A6*A4*(~A3)*(~A2)*A1)+(A5*A6*(~A4)*A3*A1)+(A5*A6*(~A4)*(~A3)*(~A1))+(A5*(~A6)*A4*A3*A1)+(A5*(~A6)*A4*(~A3)*(~A1))+(A5*(~A6)*(~A4)*A3*A2*A1)+(A5*(~A6)*(~A4)*A3*(~A2)*(~A1))+(A5*(~A6)*(~A4)*(~A3)*A1)+((~A5)*A6*A4*A3*A1)+((~A5)*A6*A4*(~A3)*A2*(~A1))+((~A5)*A6*A4*(~A3)*(~A2)*A1)+((~A5)*A6*(~A4)*A3*(~A1))+((~A5)*A6*(~A4)*(~A3)*A1)+((~A5)*(~A6)*A4*A3*(~A1))+((~A5)*(~A6)*A4*(~A3)*A1)+((~A5)*(~A6)*(~A4)*A3*A2*A1)+((~A5)*(~A6)*(~A4)*A3*(~A2)*(~A1))+((~A5)*(~A6)*(~A4)*(~A3)*A1) , 
NAME: SLICE_X21Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3)+(A4*(~A2)*A6*A1*A3)+(A4*(~A2)*A6*(~A1)*A5*A3)+(A4*(~A2)*A6*(~A1)*(~A5))+(A4*(~A2)*(~A6)*A3)+((~A4)*A2*A6*A1*A3)+((~A4)*A2*A6*(~A1)*A5*A3)+((~A4)*A2*A6*(~A1)*(~A5))+((~A4)*A2*(~A6)*A3)+((~A4)*(~A2)*A6*A1*A5*A3)+((~A4)*(~A2)*A6*A1*(~A5))+((~A4)*(~A2)*A6*(~A1))+((~A4)*(~A2)*(~A6)*A1*A3)+((~A4)*(~A2)*(~A6)*(~A1)*A5*A3)+((~A4)*(~A2)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X20Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A3)+(A1*(~A4)*A3*A5)+(A1*(~A4)*(~A3))+((~A1)*A4*(~A3))+((~A1)*(~A4)*A3*A5)+((~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X20Y32/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5*A3)+(A4*A6*(~A5)*A3*A2)+(A4*A6*(~A5)*(~A3)*(~A2))+(A4*(~A6)*A5*A3*A2)+(A4*(~A6)*A5*(~A3)*(~A2))+(A4*(~A6)*(~A5))+((~A4)*A6*A5)+((~A4)*A6*(~A5)*A3*A2)+((~A4)*A6*(~A5)*(~A3)*(~A2))+((~A4)*(~A6)*A5*A3*A2)+((~A4)*(~A6)*A5*(~A3)*(~A2))+((~A4)*(~A6)*(~A5)*(~A3)) , 
NAME: SLICE_X21Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2*(~A1)*A4)+(A5*A3*(~A2)*(~A1))+(A5*(~A3)*A2*(~A1))+(A5*(~A3)*(~A2)*A1*(~A4))+((~A5)*A3*A2*(~A1)*A4)+((~A5)*A3*(~A2)*A1)+((~A5)*(~A3)*A2*A1)+((~A5)*(~A3)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X19Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1*A4)+(A2*A5*A1*(~A4)*(~A3))+(A2*A5*(~A1)*A4)+(A2*(~A5)*A1*A4)+(A2*(~A5)*(~A1)*A4*A3)+(A2*(~A5)*(~A1)*(~A4))+((~A2)*A5*A1*A4)+((~A2)*A5*A1*(~A4)*(~A3))+((~A2)*A5*(~A1)*(~A4))+((~A2)*(~A5)*A1*(~A4))+((~A2)*(~A5)*(~A1)*A4*A3)+((~A2)*(~A5)*(~A1)*(~A4))) , 
NAME: SLICE_X20Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A2)+(A6*A3*A1*(~A2)*(~A5))+(A6*A3*(~A1)*A2)+(A6*(~A3)*A1*A2)+(A6*(~A3)*(~A1)*A2*A5)+(A6*(~A3)*(~A1)*(~A2))+((~A6)*A3*A1*A2)+((~A6)*A3*A1*(~A2)*(~A5))+((~A6)*A3*(~A1)*(~A2))+((~A6)*(~A3)*A1*(~A2))+((~A6)*(~A3)*(~A1)*A2*A5)+((~A6)*(~A3)*(~A1)*(~A2)) , 
NAME: SLICE_X20Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*(~A1)*A5)+(A2*A4*(~A6)*A1*A5)+(A2*A4*(~A6)*(~A1)*A3)+(A2*(~A4)*A6*(~A1)*A3)+(A2*(~A4)*(~A6)*A3) , 
NAME: SLICE_X19Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*(~A4))+(A2*A3*(~A1)*A4)+(A2*(~A3)*A6*A1*A4)+(A2*(~A3)*A6*(~A1)*(~A4))+(A2*(~A3)*(~A6)*A1*(~A4))+(A2*(~A3)*(~A6)*(~A1)*A4)+((~A2)*A6*A1*A4)+((~A2)*A6*(~A1)*(~A4))+((~A2)*(~A6)*A1*(~A4))+((~A2)*(~A6)*(~A1)*A4) , 
NAME: SLICE_X19Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2*A1*(~A5))+(A3*A4*(~A2)*A1)+(A3*A4*(~A2)*(~A1)*(~A5))+(A3*(~A4)*A2*(~A1)*A5)+(A3*(~A4)*(~A2)*A1*(~A5))+((~A3)*A4*A2*(~A1)*A5)+((~A3)*A4*(~A2)*A1*(~A5))+((~A3)*(~A4)*A2*A1*A5)+((~A3)*(~A4)*A2*(~A1))+((~A3)*(~A4)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X20Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*(~A2))+(A1*A6*A5*(~A4)*A2)+(A1*A6*(~A5)*A3*A4*(~A2))+(A1*A6*(~A5)*A3*(~A4)*A2)+(A1*A6*(~A5)*(~A3)*A4*A2)+(A1*A6*(~A5)*(~A3)*(~A4)*(~A2))+(A1*(~A6)*A5*A3*A4*(~A2))+(A1*(~A6)*A5*A3*(~A4)*A2)+(A1*(~A6)*A5*(~A3)*A4*A2)+(A1*(~A6)*A5*(~A3)*(~A4)*(~A2))+(A1*(~A6)*(~A5)*A3*A4*A2)+(A1*(~A6)*(~A5)*A3*(~A4)*(~A2))+(A1*(~A6)*(~A5)*(~A3)*A4*(~A2))+(A1*(~A6)*(~A5)*(~A3)*(~A4)*A2)+((~A1)*A6*A5*A3*A4*(~A2))+((~A1)*A6*A5*A3*(~A4)*A2)+((~A1)*A6*A5*(~A3)*A4*A2)+((~A1)*A6*A5*(~A3)*(~A4)*(~A2))+((~A1)*A6*(~A5)*A4*A2)+((~A1)*A6*(~A5)*(~A4)*(~A2))+((~A1)*(~A6)*A4*(~A2))+((~A1)*(~A6)*(~A4)*A2) , 
NAME: SLICE_X19Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A4))+(A1*A2*(~A5)*A3*A4)+(A1*A2*(~A5)*(~A3)*(~A4))+(A1*(~A2)*A5*A6*(~A4))+(A1*(~A2)*A5*(~A6)*A4)+(A1*(~A2)*(~A5)*A6*A4)+(A1*(~A2)*(~A5)*(~A6)*(~A4))+((~A1)*A2*A5*A6*(~A4))+((~A1)*A2*A5*(~A6)*A4)+((~A1)*A2*(~A5)*A6*A4)+((~A1)*A2*(~A5)*(~A6)*(~A4))+((~A1)*(~A2)*A5*A3*(~A4))+((~A1)*(~A2)*A5*(~A3)*A4)+((~A1)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X17Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A6)+(A1*A2*A3*(~A4)*(~A6))+(A1*A2*(~A3))+(A1*(~A2)*A3)+(A1*(~A2)*(~A3)*A4*A6)+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A2*(~A3)*A4*A6)+((~A1)*A2*(~A3)*(~A4)*(~A6))+((~A1)*(~A2)*A3*A4*A6)+((~A1)*(~A2)*A3*(~A4)*(~A6))+((~A1)*(~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X18Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y33/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A5))+(A1*(~A3)) , 
NAME: SLICE_X18Y33/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A2)*A4*A3)+(A5*A1*(~A2)*(~A4)*(~A3))+(A5*(~A1)*A2*A4*A3)+((~A5)*A1*A2*A4*A3)+((~A5)*A1*A2*(~A4)*(~A3))+((~A5)*A1*(~A2))+((~A5)*(~A1)*A2*A4)+((~A5)*(~A1)*A2*(~A4)*A3)+((~A5)*(~A1)*(~A2)*A4*A3)+((~A5)*(~A1)*(~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X20Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*(~A4))+(A1*A6*(~A3)*A5*(~A4))+(A1*(~A6)*A3*A2*(~A4))+(A1*(~A6)*A3*(~A2)*A5*(~A4))+(A1*(~A6)*(~A3)*(~A4))+((~A1)*A6*A3*A5*(~A4))+((~A1)*A6*(~A3)*(~A4))+((~A1)*(~A6)*A3*A2*(~A4))+((~A1)*(~A6)*A3*(~A2)*A5*(~A4))+((~A1)*(~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X19Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3)+(A4*A5*(~A3)*A1*A2)+(A4*A5*(~A3)*(~A1)*(~A2))+(A4*(~A5)*A3*A1*A2)+(A4*(~A5)*A3*(~A1)*(~A2))+(A4*(~A5)*(~A3)*(~A1))+((~A4)*A5*(~A3)*A1*(~A2))+((~A4)*A5*(~A3)*(~A1)*A2)+((~A4)*(~A5)*A3*A1*(~A2))+((~A4)*(~A5)*A3*(~A1)*A2)+((~A4)*(~A5)*(~A3)*A1)) , 
NAME: SLICE_X18Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*A5*A4)+(A3*A6*A2*(~A5)*A1*A4)+(A3*A6*A2*(~A5)*(~A1)*(~A4))+(A3*A6*(~A2)*A5*A1*A4)+(A3*A6*(~A2)*A5*(~A1)*(~A4))+(A3*A6*(~A2)*(~A5)*A4)+(A3*(~A6)*A2*A5*(~A4))+(A3*(~A6)*A2*(~A5)*A1*(~A4))+(A3*(~A6)*A2*(~A5)*(~A1)*A4)+(A3*(~A6)*(~A2)*A5*A1*(~A4))+(A3*(~A6)*(~A2)*A5*(~A1)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*A2*A5*A4)+((~A3)*A6*A2*(~A5)*A1*A4)+((~A3)*A6*A2*(~A5)*(~A1)*(~A4))+((~A3)*A6*(~A2)*A5*A1*A4)+((~A3)*A6*(~A2)*A5*(~A1)*(~A4))+((~A3)*A6*(~A2)*(~A5)*(~A4))+((~A3)*(~A6)*A2*A5*A4)+((~A3)*(~A6)*A2*(~A5)*A1*(~A4))+((~A3)*(~A6)*A2*(~A5)*(~A1)*A4)+((~A3)*(~A6)*(~A2)*A5*A1*(~A4))+((~A3)*(~A6)*(~A2)*A5*(~A1)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X18Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A2)*(~A4)*(~A3)*(~A5))+(A1*(~A6)*A2*A4*A3*(~A5))+(A1*(~A6)*A2*(~A4)*(~A5))+(A1*(~A6)*(~A2)*A4*(~A5))+((~A1)*A6*A2*(~A4)*(~A5))+((~A1)*A6*(~A2)*A4*(~A5))+((~A1)*A6*(~A2)*(~A4)*(~A3)*(~A5))+((~A1)*(~A6)*A2*A4*A3*(~A5)) , 
NAME: SLICE_X20Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*A1)+(A6*A3*A5*(~A4)*(~A1))+(A6*A3*(~A5)*A4*A2*A1)+(A6*A3*(~A5)*A4*(~A2)*(~A1))+(A6*A3*(~A5)*(~A4)*A1)+(A6*(~A3)*A5*A4*(~A1))+(A6*(~A3)*A5*(~A4)*A1)+(A6*(~A3)*(~A5)*A4*A2*A1)+(A6*(~A3)*(~A5)*A4*(~A2)*(~A1))+(A6*(~A3)*(~A5)*(~A4)*A1)+((~A6)*A3*A5*A4*(~A1))+((~A6)*A3*A5*(~A4)*A1)+((~A6)*A3*(~A5)*A4*A2*(~A1))+((~A6)*A3*(~A5)*A4*(~A2)*A1)+((~A6)*A3*(~A5)*(~A4)*(~A1))+((~A6)*(~A3)*A5*A4*A1)+((~A6)*(~A3)*A5*(~A4)*(~A1))+((~A6)*(~A3)*(~A5)*A4*A2*(~A1))+((~A6)*(~A3)*(~A5)*A4*(~A2)*A1)+((~A6)*(~A3)*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X18Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4*A2)+(A6*A3*A5*(~A4)*A1*(~A2))+(A6*A3*A5*(~A4)*(~A1)*A2)+(A6*A3*(~A5)*A4*A2)+(A6*A3*(~A5)*(~A4)*(~A2))+(A6*(~A3)*A5*A4*A2)+(A6*(~A3)*A5*(~A4)*(~A2))+(A6*(~A3)*(~A5)*A4*A1*A2)+(A6*(~A3)*(~A5)*A4*(~A1)*(~A2))+(A6*(~A3)*(~A5)*(~A4)*A2)+((~A6)*A3*A5*A4*A2)+((~A6)*A3*A5*(~A4)*A1*(~A2))+((~A6)*A3*A5*(~A4)*(~A1)*A2)+((~A6)*A3*(~A5)*A4*(~A2))+((~A6)*A3*(~A5)*(~A4)*A2)+((~A6)*(~A3)*A5*A4*(~A2))+((~A6)*(~A3)*A5*(~A4)*A2)+((~A6)*(~A3)*(~A5)*A4*A1*A2)+((~A6)*(~A3)*(~A5)*A4*(~A1)*(~A2))+((~A6)*(~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X18Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*(~A4)*A3*A1*A2)+(A5*(~A4)*A3*(~A1)*A6)+(A5*(~A4)*A3*(~A1)*(~A6)*A2)+(A5*(~A4)*(~A3)*A2)+((~A5)*A4*A3*A1*A2)+((~A5)*A4*A3*(~A1)*A6)+((~A5)*A4*A3*(~A1)*(~A6)*A2)+((~A5)*A4*(~A3)*A2)+((~A5)*(~A4)*A3*A1*A6)+((~A5)*(~A4)*A3*A1*(~A6)*A2)+((~A5)*(~A4)*A3*(~A1))+((~A5)*(~A4)*(~A3)*A1*A2)+((~A5)*(~A4)*(~A3)*(~A1)*A6)+((~A5)*(~A4)*(~A3)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X20Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A4)+(A2*A3*A6*(~A4)*A1)+(A2*A3*(~A6)*A4*A1)+(A2*A3*(~A6)*(~A4))+(A2*(~A3)*A6*(~A4)*(~A1))+(A2*(~A3)*(~A6)*A4*(~A1))+(A2*(~A3)*(~A6)*(~A4))+((~A2)*A3*A6*A4)+((~A2)*A3*A6*(~A4)*A1)+((~A2)*A3*(~A6)*A4*A1)+((~A2)*(~A3)*A6*A4)+((~A2)*(~A3)*A6*(~A4)*(~A1))+((~A2)*(~A3)*(~A6)*A4*(~A1))+((~A2)*(~A3)*(~A6)*(~A4)) , 
NAME: SLICE_X21Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*(~A1)*A2*A3)+(A5*(~A1)*(~A2))+((~A5)*A1*(~A2))+((~A5)*(~A1)*A2*A3)+((~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X20Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*(~A6))+(A2*A4*(~A1)*A6*(~A3))+(A2*A4*(~A1)*(~A6)*A3)+(A2*(~A4)*A1*A6*(~A3))+(A2*(~A4)*A1*(~A6)*A3)+((~A2)*A4*(~A1)*A6*(~A3))+((~A2)*A4*(~A1)*(~A6)*A3)+((~A2)*(~A4)*A1*A6*(~A3))+((~A2)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X21Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A2)+(A1*A4*A5*(~A2)*(~A6))+(A1*A4*(~A5)*A2)+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5)*A2*A6)+(A1*(~A4)*(~A5)*(~A2))+((~A1)*A4*A5*A2)+((~A1)*A4*A5*(~A2)*(~A6))+((~A1)*A4*(~A5)*(~A2))+((~A1)*(~A4)*A5*(~A2))+((~A1)*(~A4)*(~A5)*A2*A6)+((~A1)*(~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X20Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*(~A3)*A1)+(A2*A5*(~A4)*(~A3))+(A2*(~A5)*A4*(~A3))+(A2*(~A5)*(~A4)*A3*(~A1))+((~A2)*A5*A4*(~A3)*A1)+((~A2)*A5*(~A4)*A3)+((~A2)*(~A5)*A4*A3)+((~A2)*(~A5)*(~A4)*A3*(~A1)) , 
NAME: SLICE_X20Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4*A3*(~A6))+(A2*A5*A4*(~A3)*A1*(~A6))+(A2*A5*A4*(~A3)*(~A1)*A6)+(A2*A5*(~A4)*A3*A1*(~A6))+(A2*A5*(~A4)*A3*(~A1)*A6)+(A2*A5*(~A4)*(~A3)*A1*A6)+(A2*A5*(~A4)*(~A3)*(~A1)*(~A6))+(A2*(~A5)*A4*A3*A1*(~A6))+(A2*(~A5)*A4*A3*(~A1)*A6)+(A2*(~A5)*A4*(~A3)*A6)+(A2*(~A5)*(~A4)*(~A6)) , 
NAME: SLICE_X19Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A1*(~A2))+(A4*A5*(~A1)*A2)+(A4*(~A5)*A1*A2)+(A4*(~A5)*(~A1)*(~A2))+((~A4)*A5*A1*A2)+((~A4)*A5*(~A1)*(~A2))+((~A4)*(~A5)*A1*(~A2))+((~A4)*(~A5)*(~A1)*A2)) , 
NAME: SLICE_X15Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A6*(~A1))+(A2*A3*(~A5)*A6)+(A2*A3*(~A5)*(~A6)*(~A1))+(A2*(~A3)*A5*(~A6)*A1)+(A2*(~A3)*(~A5)*A6*(~A1))+((~A2)*A3*A5*(~A6)*A1)+((~A2)*A3*(~A5)*A6*(~A1))+((~A2)*(~A3)*A5*A6*A1)+((~A2)*(~A3)*A5*(~A6))+((~A2)*(~A3)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X14Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A3*A6)+(A1*A4*A5*(~A3)*(~A6))+(A1*A4*(~A5))+(A1*(~A4)*A5)+(A1*(~A4)*(~A5)*A3*A6)+(A1*(~A4)*(~A5)*(~A3))+((~A1)*A4*(~A5)*A3*A6)+((~A1)*A4*(~A5)*(~A3)*(~A6))+((~A1)*(~A4)*A5*A3*A6)+((~A1)*(~A4)*A5*(~A3)*(~A6))+((~A1)*(~A4)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X15Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A6)+(A4*A2*(~A1)*A3*A6)+(A4*A2*(~A1)*(~A3)*A5*A6)+(A4*A2*(~A1)*(~A3)*(~A5)*(~A6))+(A4*(~A2)*A1*A3*A5*(~A6))+(A4*(~A2)*A1*A3*(~A5)*A6)+(A4*(~A2)*A1*(~A3)*(~A6))+(A4*(~A2)*(~A1)*A3*(~A6))+(A4*(~A2)*(~A1)*(~A3)*A6)+((~A4)*A2*A1*A3*A6)+((~A4)*A2*A1*(~A3)*(~A6))+((~A4)*A2*(~A1)*A3*(~A6))+((~A4)*A2*(~A1)*(~A3)*A5*A6)+((~A4)*A2*(~A1)*(~A3)*(~A5)*(~A6))+((~A4)*(~A2)*A1*A3*A5*(~A6))+((~A4)*(~A2)*A1*A3*(~A5)*A6)+((~A4)*(~A2)*A1*(~A3)*A6)+((~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X16Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A2)*A3*A4)+(A1*A5*(~A2)*(~A3)*(~A4))+(A1*(~A5)*A2*A3*A4)+((~A1)*A5*A2*A3*A4)+((~A1)*A5*A2*(~A3)*(~A4))+((~A1)*A5*(~A2))+((~A1)*(~A5)*A2*A3)+((~A1)*(~A5)*A2*(~A3)*A4)+((~A1)*(~A5)*(~A2)*A3*A4)+((~A1)*(~A5)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X14Y34/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A1))+(A4*A2*(~A6)*A3*(~A1))+(A4*(~A2)*A6*A5*(~A1))+(A4*(~A2)*A6*(~A5)*A3*(~A1))+(A4*(~A2)*(~A6)*(~A1))+((~A4)*A2*A6*A3*(~A1))+((~A4)*A2*(~A6)*(~A1))+((~A4)*(~A2)*A6*A5*(~A1))+((~A4)*(~A2)*A6*(~A5)*A3*(~A1))+((~A4)*(~A2)*(~A6)*(~A1)) , 
NAME: SLICE_X16Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A6*A1)+(A3*A2*A5*(~A6)*A4*A1)+(A3*A2*A5*(~A6)*(~A4)*(~A1))+(A3*A2*(~A5)*A6*A4*A1)+(A3*A2*(~A5)*A6*(~A4)*(~A1))+(A3*A2*(~A5)*(~A6)*A1)+(A3*(~A2)*A5*A6*(~A1))+(A3*(~A2)*A5*(~A6)*A4*(~A1))+(A3*(~A2)*A5*(~A6)*(~A4)*A1)+(A3*(~A2)*(~A5)*A6*A4*(~A1))+(A3*(~A2)*(~A5)*A6*(~A4)*A1)+(A3*(~A2)*(~A5)*(~A6)*A1)+((~A3)*A2*A5*A6*A1)+((~A3)*A2*A5*(~A6)*A4*A1)+((~A3)*A2*A5*(~A6)*(~A4)*(~A1))+((~A3)*A2*(~A5)*A6*A4*A1)+((~A3)*A2*(~A5)*A6*(~A4)*(~A1))+((~A3)*A2*(~A5)*(~A6)*(~A1))+((~A3)*(~A2)*A5*A6*A1)+((~A3)*(~A2)*A5*(~A6)*A4*(~A1))+((~A3)*(~A2)*A5*(~A6)*(~A4)*A1)+((~A3)*(~A2)*(~A5)*A6*A4*(~A1))+((~A3)*(~A2)*(~A5)*A6*(~A4)*A1)+((~A3)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X16Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A4)*(~A6)*(~A3))+(A1*A2*(~A5)*A4*(~A6)*(~A3))+(A1*(~A2)*A5*A4*(~A3))+(A1*(~A2)*A5*(~A4)*A6*(~A3))+(A1*(~A2)*(~A5)*A4*A6*(~A3))+((~A1)*A2*A5*(~A4)*(~A6)*(~A3))+((~A1)*A2*(~A5)*A4*(~A6)*(~A3))+((~A1)*A2*(~A5)*(~A4)*(~A3))+((~A1)*(~A2)*A5*(~A4)*A6*(~A3))+((~A1)*(~A2)*(~A5)*A4*A6*(~A3)) , 
NAME: SLICE_X16Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A3))+(A5*(~A4))+((~A5)*(~A3)) , 
NAME: SLICE_X15Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*(~A1)*A2)+(A5*A6*(~A3)*(~A1))+(A5*(~A6)*A3*(~A1))+(A5*(~A6)*(~A3)*A1*(~A2))+((~A5)*A6*A3*(~A1)*A2)+((~A5)*A6*(~A3)*A1)+((~A5)*(~A6)*A3*A1)+((~A5)*(~A6)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X17Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1)+(A4*A2*A3*(~A1)*(~A6))+(A4*A2*(~A3)*A1)+(A4*(~A2)*A3*A1)+(A4*(~A2)*(~A3)*A1*A6)+(A4*(~A2)*(~A3)*(~A1))+((~A4)*A2*A3*A1)+((~A4)*A2*A3*(~A1)*(~A6))+((~A4)*A2*(~A3)*(~A1))+((~A4)*(~A2)*A3*(~A1))+((~A4)*(~A2)*(~A3)*A1*A6)+((~A4)*(~A2)*(~A3)*(~A1)) , 
NAME: SLICE_X14Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6)*A2)+(A3*A1*(~A5)*(~A6))+(A3*(~A1)*A5*(~A6))+(A3*(~A1)*(~A5)*A6*(~A2))+((~A3)*A1*A5*(~A6)*A2)+((~A3)*A1*(~A5)*A6)+((~A3)*(~A1)*A5*A6)+((~A3)*(~A1)*(~A5)*A6*(~A2)) , 
NAME: SLICE_X14Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A5*A2)+(A1*A4*A3*(~A5)*A6*(~A2))+(A1*A4*A3*(~A5)*(~A6)*A2)+(A1*A4*(~A3)*A5*A2)+(A1*A4*(~A3)*(~A5)*(~A2))+(A1*(~A4)*A3*A5*A2)+(A1*(~A4)*A3*(~A5)*(~A2))+(A1*(~A4)*(~A3)*A5*A6*A2)+(A1*(~A4)*(~A3)*A5*(~A6)*(~A2))+(A1*(~A4)*(~A3)*(~A5)*A2)+((~A1)*A4*A3*A5*A2)+((~A1)*A4*A3*(~A5)*A6*(~A2))+((~A1)*A4*A3*(~A5)*(~A6)*A2)+((~A1)*A4*(~A3)*A5*(~A2))+((~A1)*A4*(~A3)*(~A5)*A2)+((~A1)*(~A4)*A3*A5*(~A2))+((~A1)*(~A4)*A3*(~A5)*A2)+((~A1)*(~A4)*(~A3)*A5*A6*A2)+((~A1)*(~A4)*(~A3)*A5*(~A6)*(~A2))+((~A1)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X14Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6*A3*A5)+(A1*A4*A6*(~A3)*A2*A5)+(A1*A4*A6*(~A3)*(~A2)*(~A5))+(A1*A4*(~A6)*A3*A2*A5)+(A1*A4*(~A6)*A3*(~A2)*(~A5))+(A1*A4*(~A6)*(~A3)*A5)+(A1*(~A4)*A6*A3*(~A5))+(A1*(~A4)*A6*(~A3)*A2*(~A5))+(A1*(~A4)*A6*(~A3)*(~A2)*A5)+(A1*(~A4)*(~A6)*A3*A2*(~A5))+(A1*(~A4)*(~A6)*A3*(~A2)*A5)+(A1*(~A4)*(~A6)*(~A3)*A5)+((~A1)*A4*A6*A3*A5)+((~A1)*A4*A6*(~A3)*A2*A5)+((~A1)*A4*A6*(~A3)*(~A2)*(~A5))+((~A1)*A4*(~A6)*A3*A2*A5)+((~A1)*A4*(~A6)*A3*(~A2)*(~A5))+((~A1)*A4*(~A6)*(~A3)*(~A5))+((~A1)*(~A4)*A6*A3*A5)+((~A1)*(~A4)*A6*(~A3)*A2*(~A5))+((~A1)*(~A4)*A6*(~A3)*(~A2)*A5)+((~A1)*(~A4)*(~A6)*A3*A2*(~A5))+((~A1)*(~A4)*(~A6)*A3*(~A2)*A5)+((~A1)*(~A4)*(~A6)*(~A3)*A5) , 
NAME: SLICE_X14Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A4*A3)+(A2*A5*A1*A4*(~A3)*A6)+(A2*A5*A1*(~A4)*A3*A6)+(A2*A5*A1*(~A4)*(~A3)*(~A6))+(A2*A5*(~A1)*A4*A3*A6)+(A2*A5*(~A1)*(~A4))+(A2*(~A5))+((~A2)*(~A5)*A1*A4*A3)+((~A2)*(~A5)*A1*A4*(~A3)*A6)+((~A2)*(~A5)*A1*(~A4)*A3*A6)+((~A2)*(~A5)*A1*(~A4)*(~A3)*(~A6))+((~A2)*(~A5)*(~A1)*A4*A3*A6)+((~A2)*(~A5)*(~A1)*(~A4)) , 
NAME: SLICE_X16Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*(~A1))+(A4*(~A3)*(~A2))+((~A4)*A3*A2*A5)+((~A4)*A3*A2*(~A5)*(~A1))+((~A4)*A3*(~A2))+((~A4)*(~A3)*A2*A5*(~A1))+((~A4)*(~A3)*(~A2)*A5)+((~A4)*(~A3)*(~A2)*(~A5)*(~A1))) , 
NAME: SLICE_X14Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4*A5*A6*A2)+(A1*A3*A4*A5*(~A6)*(~A2))+(A1*A3*A4*(~A5)*A6*(~A2))+(A1*A3*A4*(~A5)*(~A6)*A2)+(A1*A3*(~A4)*A2)+(A1*(~A3)*A4*A5*A6*A2)+(A1*(~A3)*A4*A5*(~A6)*(~A2))+(A1*(~A3)*A4*(~A5)*A6*(~A2))+(A1*(~A3)*A4*(~A5)*(~A6)*A2)+(A1*(~A3)*(~A4)*A5*(~A2))+(A1*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A3*A4*A5*A6*(~A2))+((~A1)*A3*A4*A5*(~A6)*A2)+((~A1)*A3*A4*(~A5)*A6*A2)+((~A1)*A3*A4*(~A5)*(~A6)*(~A2))+((~A1)*A3*(~A4)*(~A2))+((~A1)*(~A3)*A4*A5*A6*(~A2))+((~A1)*(~A3)*A4*A5*(~A6)*A2)+((~A1)*(~A3)*A4*(~A5)*A6*A2)+((~A1)*(~A3)*A4*(~A5)*(~A6)*(~A2))+((~A1)*(~A3)*(~A4)*A5*A2)+((~A1)*(~A3)*(~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X14Y35/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X17Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4)+(A6*A3*(~A4)*(~A2)*(~A1))+(A6*(~A3)*A4*A2)+(A6*(~A3)*A4*(~A2)*A1)+(A6*(~A3)*(~A4)*A2*A1)+(A6*(~A3)*(~A4)*(~A2)*(~A1))+((~A6)*A3*A4*A2*A1)+((~A6)*A3*A4*(~A2)*(~A1))+((~A6)*A3*(~A4)*A2*(~A1))+((~A6)*A3*(~A4)*(~A2))+((~A6)*(~A3)*A4*A2*A1)+((~A6)*(~A3)*(~A4)) , 
NAME: SLICE_X17Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A2)*A1)+(A6*A3*(~A4)*(~A2))+(A6*(~A3)*A4*(~A2))+(A6*(~A3)*(~A4)*A2*(~A1))+((~A6)*A3*A4*(~A2)*A1)+((~A6)*A3*(~A4)*A2)+((~A6)*(~A3)*A4*A2)+((~A6)*(~A3)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X16Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6)+(A2*A5*A1*(~A6)*(~A3))+(A2*A5*(~A1)*A6)+(A2*(~A5)*A1*A6)+(A2*(~A5)*(~A1)*A6*A3)+(A2*(~A5)*(~A1)*(~A6))+((~A2)*A5*A1*A6)+((~A2)*A5*A1*(~A6)*(~A3))+((~A2)*A5*(~A1)*(~A6))+((~A2)*(~A5)*A1*(~A6))+((~A2)*(~A5)*(~A1)*A6*A3)+((~A2)*(~A5)*(~A1)*(~A6)) , 
NAME: SLICE_X17Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3)+(A4*(~A1)*A3*A5)+(A4*(~A1)*(~A3))+((~A4)*A1*(~A3))+((~A4)*(~A1)*A3*A5)+((~A4)*(~A1)*(~A3))) , 
NAME: SLICE_X13Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5)+(A4*(~A2)*A3*A5)+(A4*(~A2)*(~A3)*(~A5))+((~A4)*A2*A3*A5)+((~A4)*A2*(~A3)*(~A5))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A5)) , 
NAME: SLICE_X15Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A5)+(A4*A3*A2*(~A1)*A6*A5)+(A4*A3*A2*(~A1)*(~A6)*(~A5))+(A4*A3*(~A2)*A1*A6*A5)+(A4*A3*(~A2)*A1*(~A6)*(~A5))+(A4*A3*(~A2)*(~A1)*A5)+(A4*(~A3)*A2*A1*(~A5))+(A4*(~A3)*A2*(~A1)*A6*(~A5))+(A4*(~A3)*A2*(~A1)*(~A6)*A5)+(A4*(~A3)*(~A2)*A1*A6*(~A5))+(A4*(~A3)*(~A2)*A1*(~A6)*A5)+(A4*(~A3)*(~A2)*(~A1)*A5)+((~A4)*A3*A2*A1*A5)+((~A4)*A3*A2*(~A1)*A6*A5)+((~A4)*A3*A2*(~A1)*(~A6)*(~A5))+((~A4)*A3*(~A2)*A1*A6*A5)+((~A4)*A3*(~A2)*A1*(~A6)*(~A5))+((~A4)*A3*(~A2)*(~A1)*(~A5))+((~A4)*(~A3)*A2*A1*A5)+((~A4)*(~A3)*A2*(~A1)*A6*(~A5))+((~A4)*(~A3)*A2*(~A1)*(~A6)*A5)+((~A4)*(~A3)*(~A2)*A1*A6*(~A5))+((~A4)*(~A3)*(~A2)*A1*(~A6)*A5)+((~A4)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X18Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A2)+(A5*A4*A6*(~A2)*(~A3))+(A5*A4*(~A6)*A2)+(A5*(~A4)*A6*A2)+(A5*(~A4)*(~A6)*A2*A3)+(A5*(~A4)*(~A6)*(~A2))+((~A5)*A4*A6*A2)+((~A5)*A4*A6*(~A2)*(~A3))+((~A5)*A4*(~A6)*(~A2))+((~A5)*(~A4)*A6*(~A2))+((~A5)*(~A4)*(~A6)*A2*A3)+((~A5)*(~A4)*(~A6)*(~A2)) , 
NAME: SLICE_X16Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y35/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*A2)+(A4*A1*(~A3)*(~A2))+(A4*(~A1))+((~A4)*A1*A3*A2)+((~A4)*A1*(~A3)*(~A2))+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X13Y35/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*(~A1)*A2)+(A3*A6*(~A4)*(~A1))+(A3*(~A6)*A4*(~A1))+(A3*(~A6)*(~A4)*A1*(~A2))+((~A3)*A6*A4*(~A1)*A2)+((~A3)*A6*(~A4)*A1)+((~A3)*(~A6)*A4*A1)+((~A3)*(~A6)*(~A4)*A1*(~A2)) , 
NAME: SLICE_X15Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A2)+(A6*A5*A1*(~A2)*(~A4))+(A6*A5*(~A1)*A2)+(A6*(~A5)*A1*A2)+(A6*(~A5)*(~A1)*A2*A4)+(A6*(~A5)*(~A1)*(~A2))+((~A6)*A5*A1*A2)+((~A6)*A5*A1*(~A2)*(~A4))+((~A6)*A5*(~A1)*(~A2))+((~A6)*(~A5)*A1*(~A2))+((~A6)*(~A5)*(~A1)*A2*A4)+((~A6)*(~A5)*(~A1)*(~A2)) , 
NAME: SLICE_X16Y35/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y35/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*(~A4)*A3)+(A1*A6*(~A2)*(~A4))+(A1*(~A6)*A2*(~A4))+(A1*(~A6)*(~A2)*A4*(~A3))+((~A1)*A6*A2*(~A4)*A3)+((~A1)*A6*(~A2)*A4)+((~A1)*(~A6)*A2*A4)+((~A1)*(~A6)*(~A2)*A4*(~A3)) , 
NAME: SLICE_X15Y35/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A5*A6)+(A3*A1*A4*(~A5)*A2*(~A6))+(A3*A1*A4*(~A5)*(~A2)*A6)+(A3*A1*(~A4)*A5*A6)+(A3*A1*(~A4)*(~A5)*(~A6))+(A3*(~A1)*A4*A5*A6)+(A3*(~A1)*A4*(~A5)*(~A6))+(A3*(~A1)*(~A4)*A5*A2*A6)+(A3*(~A1)*(~A4)*A5*(~A2)*(~A6))+(A3*(~A1)*(~A4)*(~A5)*A6)+((~A3)*A1*A4*A5*A6)+((~A3)*A1*A4*(~A5)*A2*(~A6))+((~A3)*A1*A4*(~A5)*(~A2)*A6)+((~A3)*A1*(~A4)*A5*(~A6))+((~A3)*A1*(~A4)*(~A5)*A6)+((~A3)*(~A1)*A4*A5*(~A6))+((~A3)*(~A1)*A4*(~A5)*A6)+((~A3)*(~A1)*(~A4)*A5*A2*A6)+((~A3)*(~A1)*(~A4)*A5*(~A2)*(~A6))+((~A3)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X13Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*(~A4))+((~A6)*A1*(~A4))+((~A6)*(~A1)) , 
NAME: SLICE_X17Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A1*A4)+(A6*A3*A5*(~A1)*A2*A4)+(A6*A3*A5*(~A1)*(~A2)*(~A4))+(A6*A3*(~A5)*A1*A2*A4)+(A6*A3*(~A5)*A1*(~A2)*(~A4))+(A6*A3*(~A5)*(~A1)*A4)+(A6*(~A3)*A5*A1*(~A4))+(A6*(~A3)*A5*(~A1)*A2*(~A4))+(A6*(~A3)*A5*(~A1)*(~A2)*A4)+(A6*(~A3)*(~A5)*A1*A2*(~A4))+(A6*(~A3)*(~A5)*A1*(~A2)*A4)+(A6*(~A3)*(~A5)*(~A1)*A4)+((~A6)*A3*A5*A1*A4)+((~A6)*A3*A5*(~A1)*A2*A4)+((~A6)*A3*A5*(~A1)*(~A2)*(~A4))+((~A6)*A3*(~A5)*A1*A2*A4)+((~A6)*A3*(~A5)*A1*(~A2)*(~A4))+((~A6)*A3*(~A5)*(~A1)*(~A4))+((~A6)*(~A3)*A5*A1*A4)+((~A6)*(~A3)*A5*(~A1)*A2*(~A4))+((~A6)*(~A3)*A5*(~A1)*(~A2)*A4)+((~A6)*(~A3)*(~A5)*A1*A2*(~A4))+((~A6)*(~A3)*(~A5)*A1*(~A2)*A4)+((~A6)*(~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X13Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A4)+(A6*A2*(~A5)*A1*A4)+(A6*A2*(~A5)*(~A1)*A3*A4)+(A6*A2*(~A5)*(~A1)*(~A3)*(~A4))+(A6*(~A2)*A5*A1*A3*(~A4))+(A6*(~A2)*A5*A1*(~A3)*A4)+(A6*(~A2)*A5*(~A1)*(~A4))+(A6*(~A2)*(~A5)*A1*(~A4))+(A6*(~A2)*(~A5)*(~A1)*A4)+((~A6)*A2*A5*A1*A4)+((~A6)*A2*A5*(~A1)*(~A4))+((~A6)*A2*(~A5)*A1*(~A4))+((~A6)*A2*(~A5)*(~A1)*A3*A4)+((~A6)*A2*(~A5)*(~A1)*(~A3)*(~A4))+((~A6)*(~A2)*A5*A1*A3*(~A4))+((~A6)*(~A2)*A5*A1*(~A3)*A4)+((~A6)*(~A2)*A5*(~A1)*A4)+((~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X18Y31/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y35/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*A2*(~A4))+(A5*A3*(~A6)*A2)+(A5*A3*(~A6)*(~A2)*(~A4))+(A5*(~A3)*A6*(~A2)*A4)+(A5*(~A3)*(~A6)*A2*(~A4))+((~A5)*A3*A6*(~A2)*A4)+((~A5)*A3*(~A6)*A2*(~A4))+((~A5)*(~A3)*A6*A2*A4)+((~A5)*(~A3)*A6*(~A2))+((~A5)*(~A3)*(~A6)*(~A2)*A4) , 
NAME: SLICE_X15Y35/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A3)*A5)+(A6*A2*(~A1)*(~A3))+(A6*(~A2)*A1*(~A3))+(A6*(~A2)*(~A1)*A3*(~A5))+((~A6)*A2*A1*(~A3)*A5)+((~A6)*A2*(~A1)*A3)+((~A6)*(~A2)*A1*A3)+((~A6)*(~A2)*(~A1)*A3*(~A5)) , 
NAME: SLICE_X17Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A5)*A1)+(A4*A3*(~A6)*(~A5))+(A4*(~A3)*A6*(~A5))+(A4*(~A3)*(~A6)*A5*(~A1))+((~A4)*A3*A6*(~A5)*A1)+((~A4)*A3*(~A6)*A5)+((~A4)*(~A3)*A6*A5)+((~A4)*(~A3)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X17Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*(~A4))+(A5*A1*(~A3)*A4*(~A2))+(A5*A1*(~A3)*(~A4)*A2)+(A5*(~A1)*A3*A4*(~A2))+(A5*(~A1)*A3*(~A4)*A2)+((~A5)*A1*(~A3)*A4*(~A2))+((~A5)*A1*(~A3)*(~A4)*A2)+((~A5)*(~A1)*A3*A4*(~A2))+((~A5)*(~A1)*A3*(~A4)*A2)+((~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X17Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1*A2*(~A3))+(A4*A5*A1*(~A2)*A3)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A2*A3)+(A4*(~A5)*(~A2)*(~A3))+((~A4)*A5*A1*A2*A3)+((~A4)*A5*A1*(~A2)*(~A3))+((~A4)*A5*(~A1)*A3)+((~A4)*(~A5)*A2*(~A3))+((~A4)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X13Y33/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A5*A2)+(A3*A1*A4*(~A5)*(~A2))+(A3*A1*(~A4))+(A3*(~A1)*A4)+(A3*(~A1)*(~A4)*A5*A2)+(A3*(~A1)*(~A4)*(~A5))+((~A3)*A1*(~A4)*A5*A2)+((~A3)*A1*(~A4)*(~A5)*(~A2))+((~A3)*(~A1)*A4*A5*A2)+((~A3)*(~A1)*A4*(~A5)*(~A2))+((~A3)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X15Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y35/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A4)*A3*A1)+(A5*A2*(~A4)*(~A3)*(~A1))+(A5*(~A2)*A4*A3*A1)+((~A5)*A2*A4*A3*A1)+((~A5)*A2*A4*(~A3)*(~A1))+((~A5)*A2*(~A4))+((~A5)*(~A2)*A4*A3)+((~A5)*(~A2)*A4*(~A3)*A1)+((~A5)*(~A2)*(~A4)*A3*A1)+((~A5)*(~A2)*(~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X15Y35/A5LUT, 
TYPE: LUT5, 

SLICE_X16Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A6*A4*(~A3))+(A2*A5*A6*(~A4)*A1*(~A3))+(A2*A5*(~A6)*A4*A1*(~A3))+(A2*A5*(~A6)*(~A4)*(~A3))+(A2*(~A5)*(~A3))+((~A2)*A5*A6*A4*(~A3))+((~A2)*A5*A6*(~A4)*A1*(~A3))+((~A2)*A5*(~A6)*A4*A1*(~A3))+((~A2)*A5*(~A6)*(~A4)*(~A3))+((~A2)*(~A5)*A6*A1*(~A3))+((~A2)*(~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X16Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6)*(~A2)*(~A4))+(A3*A1*(~A5)*A6*(~A2)*(~A4))+(A3*(~A1)*A5*A6*(~A4))+(A3*(~A1)*A5*(~A6)*A2*(~A4))+(A3*(~A1)*(~A5)*A6*A2*(~A4))+((~A3)*A1*A5*(~A6)*(~A2)*(~A4))+((~A3)*A1*(~A5)*A6*(~A2)*(~A4))+((~A3)*A1*(~A5)*(~A6)*(~A4))+((~A3)*(~A1)*A5*(~A6)*A2*(~A4))+((~A3)*(~A1)*(~A5)*A6*A2*(~A4)) , 
NAME: SLICE_X16Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y34/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*(~A1))+(A2*(~A4))+((~A2)*(~A1)) , 
NAME: SLICE_X15Y34/C5LUT, 
TYPE: LUT5, 

SLICE_X15Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A4*A2)+(A1*(~A3)*A4*(~A2)*(~A5))+(A1*(~A3)*(~A4))+((~A1)*A3*A4*A2)+((~A1)*A3*A4*(~A2)*(~A5))+((~A1)*A3*(~A4))+((~A1)*(~A3)*A4*A2*(~A5))+((~A1)*(~A3)*(~A4)*A2)+((~A1)*(~A3)*(~A4)*(~A2)*(~A5))) , 
NAME: SLICE_X15Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3*(~A5))+(A2*A1*(~A3)*A5)+(A2*(~A1)*A3*A5)+(A2*(~A1)*(~A3)*(~A5))+((~A2)*A1*A3*A5)+((~A2)*A1*(~A3)*(~A5))+((~A2)*(~A1)*A3*(~A5))+((~A2)*(~A1)*(~A3)*A5)) , 
NAME: SLICE_X14Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A6*A5*(~A1))+(A2*A3*(~A6)*A5)+(A2*A3*(~A6)*(~A5)*(~A1))+(A2*(~A3)*A6*(~A5)*A1)+(A2*(~A3)*(~A6)*A5*(~A1))+((~A2)*A3*A6*(~A5)*A1)+((~A2)*A3*(~A6)*A5*(~A1))+((~A2)*(~A3)*A6*A5*A1)+((~A2)*(~A3)*A6*(~A5))+((~A2)*(~A3)*(~A6)*(~A5)*A1) , 
NAME: SLICE_X13Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A2*A1)+(A3*A6*A4*(~A2)*(~A1))+(A3*A6*(~A4))+(A3*(~A6)*A4)+(A3*(~A6)*(~A4)*A2*A1)+(A3*(~A6)*(~A4)*(~A2))+((~A3)*A6*(~A4)*A2*A1)+((~A3)*A6*(~A4)*(~A2)*(~A1))+((~A3)*(~A6)*A4*A2*A1)+((~A3)*(~A6)*A4*(~A2)*(~A1))+((~A3)*(~A6)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X14Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A4))+(A6*A3*(~A1)*A2*A4)+(A6*A3*(~A1)*(~A2)*(~A4))+(A6*(~A3)*A1*A5*(~A4))+(A6*(~A3)*A1*(~A5)*A4)+(A6*(~A3)*(~A1)*A5*A4)+(A6*(~A3)*(~A1)*(~A5)*(~A4))+((~A6)*A3*A1*A5*(~A4))+((~A6)*A3*A1*(~A5)*A4)+((~A6)*A3*(~A1)*A5*A4)+((~A6)*A3*(~A1)*(~A5)*(~A4))+((~A6)*(~A3)*A1*A2*(~A4))+((~A6)*(~A3)*A1*(~A2)*A4)+((~A6)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X15Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A5)*A3*A2)+(A1*A4*(~A5)*(~A3)*(~A2))+(A1*(~A4)*A5*A3*A2)+((~A1)*A4*A5*A3*A2)+((~A1)*A4*A5*(~A3)*(~A2))+((~A1)*A4*(~A5))+((~A1)*(~A4)*A5*A3)+((~A1)*(~A4)*A5*(~A3)*A2)+((~A1)*(~A4)*(~A5)*A3*A2)+((~A1)*(~A4)*(~A5)*(~A3)*(~A2)) , 
NAME: SLICE_X13Y32/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A6*A3*(~A1))+(A4*A5*(~A6)*(~A1))+(A4*(~A5)*A3*(~A1))+((~A4)*A6*(~A1))+((~A4)*(~A6)*A3*(~A1)) , 
NAME: SLICE_X15Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A6)*(~A1)*(~A3))+(A5*A2*(~A4)*A6*(~A1)*(~A3))+(A5*(~A2)*A4*A6*(~A3))+(A5*(~A2)*A4*(~A6)*A1*(~A3))+(A5*(~A2)*(~A4)*A6*A1*(~A3))+((~A5)*A2*A4*(~A6)*(~A1)*(~A3))+((~A5)*A2*(~A4)*A6*(~A1)*(~A3))+((~A5)*A2*(~A4)*(~A6)*(~A3))+((~A5)*(~A2)*A4*(~A6)*A1*(~A3))+((~A5)*(~A2)*(~A4)*A6*A1*(~A3)) , 
NAME: SLICE_X16Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y32/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A4))+(A1*(~A2))+((~A1)*(~A4)) , 
NAME: SLICE_X14Y32/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A2))+((~A5)*A2)) , 
NAME: SLICE_X13Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A5)*A1)+(A3*A2*(~A6)*(~A5))+(A3*(~A2)*A6*(~A5))+(A3*(~A2)*(~A6)*A5*(~A1))+((~A3)*A2*A6*(~A5)*A1)+((~A3)*A2*(~A6)*A5)+((~A3)*(~A2)*A6*A5)+((~A3)*(~A2)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X13Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A4*A2)+(A1*A5*A4*(~A2)*(~A3))+(A1*A5*(~A4)*A2)+(A1*(~A5)*A4*A2)+(A1*(~A5)*(~A4)*A2*A3)+(A1*(~A5)*(~A4)*(~A2))+((~A1)*A5*A4*A2)+((~A1)*A5*A4*(~A2)*(~A3))+((~A1)*A5*(~A4)*(~A2))+((~A1)*(~A5)*A4*(~A2))+((~A1)*(~A5)*(~A4)*A2*A3)+((~A1)*(~A5)*(~A4)*(~A2))) , 
NAME: SLICE_X16Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*(~A5)*A1)+(A4*A6*(~A2)*(~A5))+(A4*(~A6)*A2*(~A5))+(A4*(~A6)*(~A2)*A5*(~A1))+((~A4)*A6*A2*(~A5)*A1)+((~A4)*A6*(~A2)*A5)+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X13Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A2*A1)+(A4*A3*A5*(~A2)*A6*(~A1))+(A4*A3*A5*(~A2)*(~A6)*A1)+(A4*A3*(~A5)*A2*A1)+(A4*A3*(~A5)*(~A2)*(~A1))+(A4*(~A3)*A5*A2*A1)+(A4*(~A3)*A5*(~A2)*(~A1))+(A4*(~A3)*(~A5)*A2*A6*A1)+(A4*(~A3)*(~A5)*A2*(~A6)*(~A1))+(A4*(~A3)*(~A5)*(~A2)*A1)+((~A4)*A3*A5*A2*A1)+((~A4)*A3*A5*(~A2)*A6*(~A1))+((~A4)*A3*A5*(~A2)*(~A6)*A1)+((~A4)*A3*(~A5)*A2*(~A1))+((~A4)*A3*(~A5)*(~A2)*A1)+((~A4)*(~A3)*A5*A2*(~A1))+((~A4)*(~A3)*A5*(~A2)*A1)+((~A4)*(~A3)*(~A5)*A2*A6*A1)+((~A4)*(~A3)*(~A5)*A2*(~A6)*(~A1))+((~A4)*(~A3)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X10Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*(~A6))+(A4*A3*A2*(~A1)*A5*(~A6))+(A4*A3*A2*(~A1)*(~A5)*A6)+(A4*A3*(~A2)*A1*A5*(~A6))+(A4*A3*(~A2)*A1*(~A5)*A6)+(A4*A3*(~A2)*(~A1)*(~A6))+(A4*(~A3)*A2*A1*A6)+(A4*(~A3)*A2*(~A1)*A5*A6)+(A4*(~A3)*A2*(~A1)*(~A5)*(~A6))+(A4*(~A3)*(~A2)*A1*A5*A6)+(A4*(~A3)*(~A2)*A1*(~A5)*(~A6))+(A4*(~A3)*(~A2)*(~A1)*(~A6))+((~A4)*A3*A2*A1*(~A6))+((~A4)*A3*A2*(~A1)*A5*(~A6))+((~A4)*A3*A2*(~A1)*(~A5)*A6)+((~A4)*A3*(~A2)*A1*A5*(~A6))+((~A4)*A3*(~A2)*A1*(~A5)*A6)+((~A4)*A3*(~A2)*(~A1)*A6)+((~A4)*(~A3)*A2*A1*(~A6))+((~A4)*(~A3)*A2*(~A1)*A5*A6)+((~A4)*(~A3)*A2*(~A1)*(~A5)*(~A6))+((~A4)*(~A3)*(~A2)*A1*A5*A6)+((~A4)*(~A3)*(~A2)*A1*(~A5)*(~A6))+((~A4)*(~A3)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X10Y35/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*A1*A3)+(A4*A2*A5*(~A1)*A6*A3)+(A4*A2*A5*(~A1)*(~A6)*(~A3))+(A4*A2*(~A5)*A1*A6*A3)+(A4*A2*(~A5)*A1*(~A6)*(~A3))+(A4*A2*(~A5)*(~A1)*A3)+(A4*(~A2)*A5*A1*(~A3))+(A4*(~A2)*A5*(~A1)*A6*(~A3))+(A4*(~A2)*A5*(~A1)*(~A6)*A3)+(A4*(~A2)*(~A5)*A1*A6*(~A3))+(A4*(~A2)*(~A5)*A1*(~A6)*A3)+(A4*(~A2)*(~A5)*(~A1)*A3)+((~A4)*A2*A5*A1*A3)+((~A4)*A2*A5*(~A1)*A6*A3)+((~A4)*A2*A5*(~A1)*(~A6)*(~A3))+((~A4)*A2*(~A5)*A1*A6*A3)+((~A4)*A2*(~A5)*A1*(~A6)*(~A3))+((~A4)*A2*(~A5)*(~A1)*(~A3))+((~A4)*(~A2)*A5*A1*A3)+((~A4)*(~A2)*A5*(~A1)*A6*(~A3))+((~A4)*(~A2)*A5*(~A1)*(~A6)*A3)+((~A4)*(~A2)*(~A5)*A1*A6*(~A3))+((~A4)*(~A2)*(~A5)*A1*(~A6)*A3)+((~A4)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X14Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2)*(~A4))+((~A6)*A2*(~A4))+((~A6)*(~A2)) , 
NAME: SLICE_X16Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A5*A4)+(A2*(~A3)*A5*(~A4)*(~A1))+(A2*(~A3)*(~A5))+((~A2)*A3*A5*A4)+((~A2)*A3*A5*(~A4)*(~A1))+((~A2)*A3*(~A5))+((~A2)*(~A3)*A5*A4*(~A1))+((~A2)*(~A3)*(~A5)*A4)+((~A2)*(~A3)*(~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X13Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1))+((~A4)*A1) , 
NAME: SLICE_X10Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*(~A6)*A4)+(A2*A5*(~A3)*(~A6))+(A2*(~A5)*A3*(~A6))+(A2*(~A5)*(~A3)*A6*(~A4))+((~A2)*A5*A3*(~A6)*A4)+((~A2)*A5*(~A3)*A6)+((~A2)*(~A5)*A3*A6)+((~A2)*(~A5)*(~A3)*A6*(~A4)) , 
NAME: SLICE_X16Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A6)*A5)+(A2*A4*(~A3)*(~A6))+(A2*(~A4)*A3*(~A6))+(A2*(~A4)*(~A3)*A6*(~A5))+((~A2)*A4*A3*(~A6)*A5)+((~A2)*A4*(~A3)*A6)+((~A2)*(~A4)*A3*A6)+((~A2)*(~A4)*(~A3)*A6*(~A5)) , 
NAME: SLICE_X16Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A2))+(A5*A1*(~A4)*A2*(~A3))+(A5*A1*(~A4)*(~A2)*A3)+(A5*(~A1)*A4*A2*(~A3))+(A5*(~A1)*A4*(~A2)*A3)+((~A5)*A1*(~A4)*A2*(~A3))+((~A5)*A1*(~A4)*(~A2)*A3)+((~A5)*(~A1)*A4*A2*(~A3))+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X16Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*A2)+(A6*A5*A4*(~A2)*(~A3))+(A6*A5*(~A4)*A2)+(A6*(~A5)*A4*A2)+(A6*(~A5)*(~A4)*A2*A3)+(A6*(~A5)*(~A4)*(~A2))+((~A6)*A5*A4*A2)+((~A6)*A5*A4*(~A2)*(~A3))+((~A6)*A5*(~A4)*(~A2))+((~A6)*(~A5)*A4*(~A2))+((~A6)*(~A5)*(~A4)*A2*A3)+((~A6)*(~A5)*(~A4)*(~A2)) , 
NAME: SLICE_X13Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A1*(~A3))+(A4*A2*(~A1)*A3)+(A4*(~A2)*A1*A3)+(A4*(~A2)*(~A1)*(~A3))+((~A4)*A2*A1*A3)+((~A4)*A2*(~A1)*(~A3))+((~A4)*(~A2)*A1*(~A3))+((~A4)*(~A2)*(~A1)*A3)) , 
NAME: SLICE_X11Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A4))+(A6*A3*(~A1)*(~A2)*(~A4))+(A6*(~A3)*A1*A5*(~A4))+(A6*(~A3)*(~A1)*(~A5)*(~A4))+((~A6)*A3*A1*A5*(~A4))+((~A6)*A3*(~A1)*(~A5)*(~A4))+((~A6)*(~A3)*A1*A2*(~A4))+((~A6)*(~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X15Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A2*A6)+(A1*A5*A4*(~A2)*A3*A6)+(A1*A5*A4*(~A2)*(~A3)*(~A6))+(A1*A5*(~A4)*A2*A3*A6)+(A1*A5*(~A4)*A2*(~A3)*(~A6))+(A1*A5*(~A4)*(~A2)*A6)+(A1*(~A5)*A4*A2*(~A6))+(A1*(~A5)*A4*(~A2)*A3*(~A6))+(A1*(~A5)*A4*(~A2)*(~A3)*A6)+(A1*(~A5)*(~A4)*A2*A3*(~A6))+(A1*(~A5)*(~A4)*A2*(~A3)*A6)+(A1*(~A5)*(~A4)*(~A2)*A6)+((~A1)*A5*A4*A2*A6)+((~A1)*A5*A4*(~A2)*A3*A6)+((~A1)*A5*A4*(~A2)*(~A3)*(~A6))+((~A1)*A5*(~A4)*A2*A3*A6)+((~A1)*A5*(~A4)*A2*(~A3)*(~A6))+((~A1)*A5*(~A4)*(~A2)*(~A6))+((~A1)*(~A5)*A4*A2*A6)+((~A1)*(~A5)*A4*(~A2)*A3*(~A6))+((~A1)*(~A5)*A4*(~A2)*(~A3)*A6)+((~A1)*(~A5)*(~A4)*A2*A3*(~A6))+((~A1)*(~A5)*(~A4)*A2*(~A3)*A6)+((~A1)*(~A5)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X12Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*(~A5)*A6)+(A3*A1*(~A2)*(~A5))+(A3*(~A1)*A2*(~A5))+(A3*(~A1)*(~A2)*A5*(~A6))+((~A3)*A1*A2*(~A5)*A6)+((~A3)*A1*(~A2)*A5)+((~A3)*(~A1)*A2*A5)+((~A3)*(~A1)*(~A2)*A5*(~A6)) , 
NAME: SLICE_X11Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2*A4*(~A3))+(A5*A1*(~A2)*A4)+(A5*A1*(~A2)*(~A4)*(~A3))+(A5*(~A1)*A2*(~A4)*A3)+(A5*(~A1)*(~A2)*A4*(~A3))+((~A5)*A1*A2*(~A4)*A3)+((~A5)*A1*(~A2)*A4*(~A3))+((~A5)*(~A1)*A2*A4*A3)+((~A5)*(~A1)*A2*(~A4))+((~A5)*(~A1)*(~A2)*(~A4)*A3)) , 
NAME: SLICE_X10Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*(~A4)*A2)+(A5*A6*(~A1)*(~A4))+(A5*(~A6)*A1*(~A4))+(A5*(~A6)*(~A1)*A4*(~A2))+((~A5)*A6*A1*(~A4)*A2)+((~A5)*A6*(~A1)*A4)+((~A5)*(~A6)*A1*A4)+((~A5)*(~A6)*(~A1)*A4*(~A2)) , 
NAME: SLICE_X15Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A1*A5)+(A3*A2*A6*A1*(~A5)*A4)+(A3*A2*A6*(~A1)*A4)+(A3*A2*(~A6)*A1*(~A4))+(A3*A2*(~A6)*(~A1)*A5*(~A4))+(A3*A2*(~A6)*(~A1)*(~A5))+(A3*(~A2)*A6*A1*(~A5)*(~A4))+(A3*(~A2)*A6*(~A1)*(~A4))+(A3*(~A2)*(~A6)*A1*A4)+(A3*(~A2)*(~A6)*(~A1)*A5*A4)+((~A3)*A2*A6*A1*(~A5)*(~A4))+((~A3)*A2*A6*(~A1)*(~A4))+((~A3)*A2*(~A6)*A1*A4)+((~A3)*A2*(~A6)*(~A1)*A5*A4)+((~A3)*(~A2)*A6*A1*A5)+((~A3)*(~A2)*A6*A1*(~A5)*A4)+((~A3)*(~A2)*A6*(~A1)*A4)+((~A3)*(~A2)*(~A6)*A1*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*A5*(~A4))+((~A3)*(~A2)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X12Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4*A3)+(A6*A1*A5*(~A4)*A2*A3)+(A6*A1*A5*(~A4)*(~A2)*(~A3))+(A6*A1*(~A5)*A4*A2*A3)+(A6*A1*(~A5)*A4*(~A2)*(~A3))+(A6*A1*(~A5)*(~A4)*A3)+(A6*(~A1)*A5*A4*(~A3))+(A6*(~A1)*A5*(~A4)*A2*(~A3))+(A6*(~A1)*A5*(~A4)*(~A2)*A3)+(A6*(~A1)*(~A5)*A4*A2*(~A3))+(A6*(~A1)*(~A5)*A4*(~A2)*A3)+(A6*(~A1)*(~A5)*(~A4)*A3)+((~A6)*A1*A5*A4*A3)+((~A6)*A1*A5*(~A4)*A2*A3)+((~A6)*A1*A5*(~A4)*(~A2)*(~A3))+((~A6)*A1*(~A5)*A4*A2*A3)+((~A6)*A1*(~A5)*A4*(~A2)*(~A3))+((~A6)*A1*(~A5)*(~A4)*(~A3))+((~A6)*(~A1)*A5*A4*A3)+((~A6)*(~A1)*A5*(~A4)*A2*(~A3))+((~A6)*(~A1)*A5*(~A4)*(~A2)*A3)+((~A6)*(~A1)*(~A5)*A4*A2*(~A3))+((~A6)*(~A1)*(~A5)*A4*(~A2)*A3)+((~A6)*(~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X12Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6*(~A4))+(A5*A3*(~A6)*A4*(~A2))+(A5*A3*(~A6)*(~A4)*A2)+(A5*(~A3)*A6*A4*(~A2))+(A5*(~A3)*A6*(~A4)*A2)+((~A5)*A3*(~A6)*A4*(~A2))+((~A5)*A3*(~A6)*(~A4)*A2)+((~A5)*(~A3)*A6*A4*(~A2))+((~A5)*(~A3)*A6*(~A4)*A2)+((~A5)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X16Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A3)+(A5*A6*A1*(~A3)*A4*A2)+(A5*A6*A1*(~A3)*(~A4))+(A5*A6*(~A1)*A3*A4*A2)+(A5*A6*(~A1)*A3*(~A4)*(~A2))+(A5*A6*(~A1)*(~A3)*(~A4)*A2)+(A5*(~A6)*A1*A3*A4*A2)+(A5*(~A6)*A1*A3*(~A4)*(~A2))+(A5*(~A6)*A1*(~A3))+(A5*(~A6)*(~A1)*(~A3)*A4*A2)+(A5*(~A6)*(~A1)*(~A3)*(~A4)*(~A2))+((~A5)*A1*A3)+((~A5)*A1*(~A3)*A4*A2)+((~A5)*A1*(~A3)*(~A4))+((~A5)*(~A1)*A3*A4*A2)+((~A5)*(~A1)*A3*(~A4)*(~A2))+((~A5)*(~A1)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X11Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y35/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A6)+(A2*A4*A5*(~A6)*A3)+(A2*A4*A5*(~A6)*(~A3)*A1)+(A2*A4*(~A5)*A6*A3)+(A2*A4*(~A5)*A6*(~A3)*A1)+(A2*A4*(~A5)*(~A6))+(A2*(~A4)*A5*A6*A1)+(A2*(~A4)*A5*(~A6)*A3*A1)+(A2*(~A4)*A5*(~A6)*(~A3))+(A2*(~A4)*(~A5)*A6*A3*A1)+(A2*(~A4)*(~A5)*A6*(~A3))+(A2*(~A4)*(~A5)*(~A6))+((~A2)*A4*A5*A6)+((~A2)*A4*A5*(~A6)*A3)+((~A2)*A4*A5*(~A6)*(~A3)*A1)+((~A2)*A4*(~A5)*A6*A3)+((~A2)*A4*(~A5)*A6*(~A3)*A1)+((~A2)*A4*(~A5)*(~A6)*A1)+((~A2)*(~A4)*A5*A6)+((~A2)*(~A4)*A5*(~A6)*A3*A1)+((~A2)*(~A4)*A5*(~A6)*(~A3))+((~A2)*(~A4)*(~A5)*A6*A3*A1)+((~A2)*(~A4)*(~A5)*A6*(~A3))+((~A2)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X11Y35/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A3)*(~A4)*(~A6))+(A1*A2*(~A5)*A3*(~A4)*(~A6))+(A1*(~A2)*A5*A3*(~A6))+(A1*(~A2)*A5*(~A3)*A4*(~A6))+(A1*(~A2)*(~A5)*A3*A4*(~A6))+((~A1)*A2*A5*(~A3)*(~A4)*(~A6))+((~A1)*A2*(~A5)*A3*(~A4)*(~A6))+((~A1)*A2*(~A5)*(~A3)*(~A6))+((~A1)*(~A2)*A5*(~A3)*A4*(~A6))+((~A1)*(~A2)*(~A5)*A3*A4*(~A6)) , 
NAME: SLICE_X11Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*(~A2)*A1*A5)+(A3*A4*(~A2)*(~A1)*(~A5))+(A3*(~A4)*A2*A1*A5)+((~A3)*A4*A2*A1*A5)+((~A3)*A4*A2*(~A1)*(~A5))+((~A3)*A4*(~A2))+((~A3)*(~A4)*A2*A1)+((~A3)*(~A4)*A2*(~A1)*A5)+((~A3)*(~A4)*(~A2)*A1*A5)+((~A3)*(~A4)*(~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X10Y34/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3)+(A6*(~A2)*A5*A4*A3)+(A6*(~A2)*A5*(~A4)*A1)+(A6*(~A2)*A5*(~A4)*(~A1)*A3)+(A6*(~A2)*(~A5)*A3)+((~A6)*A2*A5*A4*A3)+((~A6)*A2*A5*(~A4)*A1)+((~A6)*A2*A5*(~A4)*(~A1)*A3)+((~A6)*A2*(~A5)*A3)+((~A6)*(~A2)*A5*A4*A1)+((~A6)*(~A2)*A5*A4*(~A1)*A3)+((~A6)*(~A2)*A5*(~A4))+((~A6)*(~A2)*(~A5)*A4*A3)+((~A6)*(~A2)*(~A5)*(~A4)*A1)+((~A6)*(~A2)*(~A5)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X10Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A1)+(A5*A4*A6*(~A1)*(~A3))+(A5*A4*(~A6)*A1)+(A5*(~A4)*A6*A1)+(A5*(~A4)*(~A6)*A1*A3)+(A5*(~A4)*(~A6)*(~A1))+((~A5)*A4*A6*A1)+((~A5)*A4*A6*(~A1)*(~A3))+((~A5)*A4*(~A6)*(~A1))+((~A5)*(~A4)*A6*(~A1))+((~A5)*(~A4)*(~A6)*A1*A3)+((~A5)*(~A4)*(~A6)*(~A1)) , 
NAME: SLICE_X10Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1*A3)+(A2*A4*A1*(~A3)*A5)+(A2*A4*(~A1)*A3*A5)+(A2*A4*(~A1)*(~A3))+(A2*(~A4)*A1*(~A3)*(~A5))+(A2*(~A4)*(~A1)*A3*(~A5))+(A2*(~A4)*(~A1)*(~A3))+((~A2)*A4*A1*A3)+((~A2)*A4*A1*(~A3)*A5)+((~A2)*A4*(~A1)*A3*A5)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*A1*(~A3)*(~A5))+((~A2)*(~A4)*(~A1)*A3*(~A5))+((~A2)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X12Y34/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2*(~A1)*A4)+(A6*A3*(~A2)*(~A1))+(A6*(~A3)*A2*(~A1))+(A6*(~A3)*(~A2)*A1*(~A4))+((~A6)*A3*A2*(~A1)*A4)+((~A6)*A3*(~A2)*A1)+((~A6)*(~A3)*A2*A1)+((~A6)*(~A3)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X10Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y35/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A6)+(A4*A3*A1*(~A6)*(~A5))+(A4*A3*(~A1)*A6)+(A4*(~A3)*A1*A6)+(A4*(~A3)*(~A1)*A6*A5)+(A4*(~A3)*(~A1)*(~A6))+((~A4)*A3*A1*A6)+((~A4)*A3*A1*(~A6)*(~A5))+((~A4)*A3*(~A1)*(~A6))+((~A4)*(~A3)*A1*(~A6))+((~A4)*(~A3)*(~A1)*A6*A5)+((~A4)*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X10Y35/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6*(~A4)*A5)+(A2*A1*(~A6)*(~A4))+(A2*(~A1)*A6*(~A4))+(A2*(~A1)*(~A6)*A4*(~A5))+((~A2)*A1*A6*(~A4)*A5)+((~A2)*A1*(~A6)*A4)+((~A2)*(~A1)*A6*A4)+((~A2)*(~A1)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X10Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y34/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4)) , 
NAME: SLICE_X11Y34/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A6)+(A4*A2*A3*(~A1)*A5*A6)+(A4*A2*A3*(~A1)*(~A5)*(~A6))+(A4*A2*(~A3)*A1*A5*A6)+(A4*A2*(~A3)*A1*(~A5)*(~A6))+(A4*A2*(~A3)*(~A1)*(~A6))+(A4*(~A2)*A3*A1*A5*A6)+(A4*(~A2)*A3*A1*(~A5)*(~A6))+(A4*(~A2)*A3*(~A1)*(~A6))+(A4*(~A2)*(~A3)*A1*(~A6))+(A4*(~A2)*(~A3)*(~A1)*A5*(~A6))+(A4*(~A2)*(~A3)*(~A1)*(~A5)*A6)+((~A4)*A2*A3*A1*A5*A6)+((~A4)*A2*A3*A1*(~A5)*(~A6))+((~A4)*A2*A3*(~A1)*(~A6))+((~A4)*A2*(~A3)*A1*(~A6))+((~A4)*A2*(~A3)*(~A1)*A5*(~A6))+((~A4)*A2*(~A3)*(~A1)*(~A5)*A6)+((~A4)*(~A2)*A3*A1*(~A6))+((~A4)*(~A2)*A3*(~A1)*A5*(~A6))+((~A4)*(~A2)*A3*(~A1)*(~A5)*A6)+((~A4)*(~A2)*(~A3)*A1*A5*(~A6))+((~A4)*(~A2)*(~A3)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X11Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A1)+(A4*A3*(~A1)*A5)+(A4*(~A3)*A5)+((~A4)*A3*(~A5))+((~A4)*(~A3)*A1*(~A5))+((~A4)*(~A3)*(~A1))) , 
NAME: SLICE_X12Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*(~A3)*A1)+(A2*A4*(~A5)*(~A3))+(A2*(~A4)*A5*(~A3))+(A2*(~A4)*(~A5)*A3*(~A1))+((~A2)*A4*A5*(~A3)*A1)+((~A2)*A4*(~A5)*A3)+((~A2)*(~A4)*A5*A3)+((~A2)*(~A4)*(~A5)*A3*(~A1)) , 
NAME: SLICE_X12Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A3)*A6)+(A4*A2*(~A5)*(~A3))+(A4*(~A2)*A5*(~A3))+(A4*(~A2)*(~A5)*A3*(~A6))+((~A4)*A2*A5*(~A3)*A6)+((~A4)*A2*(~A5)*A3)+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*(~A5)*A3*(~A6)) , 
NAME: SLICE_X10Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*(~A3)*A2)+(A5*A4*(~A6)*(~A3))+(A5*(~A4)*A6*(~A3))+(A5*(~A4)*(~A6)*A3*(~A2))+((~A5)*A4*A6*(~A3)*A2)+((~A5)*A4*(~A6)*A3)+((~A5)*(~A4)*A6*A3)+((~A5)*(~A4)*(~A6)*A3*(~A2)) , 
NAME: SLICE_X11Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*(~A6)*A2)+(A3*A4*(~A1)*(~A6))+(A3*(~A4)*A1*(~A6))+(A3*(~A4)*(~A1)*A6*(~A2))+((~A3)*A4*A1*(~A6)*A2)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A1*A6)+((~A3)*(~A4)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X10Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*(~A2))+(A5*A6*(~A3)*A4*(~A2))+(A5*A6*(~A3)*(~A4)*A1*(~A2))+(A5*A6*(~A3)*(~A4)*(~A1)*A2)+(A5*(~A6)*A3*A4*A1*A2)+(A5*(~A6)*A3*A4*(~A1)*(~A2))+(A5*(~A6)*A3*(~A4)*A2)+(A5*(~A6)*(~A3)*A4*A2)+(A5*(~A6)*(~A3)*(~A4)*(~A2))+((~A5)*A6*A3*A4*(~A2))+((~A5)*A6*A3*(~A4)*A2)+((~A5)*A6*(~A3)*A4*A2)+((~A5)*A6*(~A3)*(~A4)*A1*(~A2))+((~A5)*A6*(~A3)*(~A4)*(~A1)*A2)+((~A5)*(~A6)*A3*A4*A1*A2)+((~A5)*(~A6)*A3*A4*(~A1)*(~A2))+((~A5)*(~A6)*A3*(~A4)*(~A2))+((~A5)*(~A6)*(~A3)*(~A2)) , 
NAME: SLICE_X11Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y26/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*(~A3))+(A5*(~A4)*A1*(~A3))+(A5*(~A4)*(~A1)*A3)+((~A5)*A4*A1*A3)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X16Y26/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A1*(~A4))+(A3*A5*(~A1))+(A3*(~A5))+((~A3)*A5*A1*A4)+((~A3)*A5*(~A1))+((~A3)*(~A5)*A1)+((~A3)*(~A5)*(~A1)*A4)) , 
NAME: SLICE_X12Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A4)*(~A5)*(~A1))+(A3*A6*(~A2)*(~A5)*(~A1))+(A3*(~A6)*A2*A5*(~A1))+(A3*(~A6)*(~A2)*A4*A5*(~A1))+((~A3)*(~A1)) , 
NAME: SLICE_X12Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y33/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*(~A2)*(~A5))+(A4*(~A1)*(~A3)*A2*A5)+(A4*(~A1)*(~A3)*(~A2)*(~A5))+((~A4)*A1*A3*A2*(~A5))+((~A4)*A1*A3*(~A2))+((~A4)*A1*(~A3)*A2*A5)+((~A4)*A1*(~A3)*(~A2)*(~A5))+((~A4)*(~A1)*A3*A2*A5)+((~A4)*(~A1)*A3*(~A2)*(~A5))+((~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X11Y33/B5LUT, 
TYPE: LUT5, 

SLICE_X12Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*(~A6)*(~A2)*A1)+(A4*A5*(~A3)*A6*(~A2)*A1)+(A4*(~A5)*A3*A6*A1)+(A4*(~A5)*A3*(~A6)*A2*A1)+(A4*(~A5)*(~A3)*A6*A2*A1)+((~A4)*A5*A3*(~A6)*(~A2)*A1)+((~A4)*A5*(~A3)*A6*(~A2)*A1)+((~A4)*A5*(~A3)*(~A6)*A1)+((~A4)*(~A5)*A3*(~A6)*A2*A1)+((~A4)*(~A5)*(~A3)*A6*A2*A1) , 
NAME: SLICE_X12Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*(~A2))+((~A3)*(~A2)) , 
NAME: SLICE_X12Y33/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*(~A6))+(A1*A4*(~A2)*A6*(~A5))+(A1*A4*(~A2)*(~A6)*A5)+(A1*(~A4)*A2*A6*(~A5))+(A1*(~A4)*A2*(~A6)*A5)+((~A1)*A4*(~A2)*A6*(~A5))+((~A1)*A4*(~A2)*(~A6)*A5)+((~A1)*(~A4)*A2*A6*(~A5))+((~A1)*(~A4)*A2*(~A6)*A5)+((~A1)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X13Y33/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A3*A4)+(A6*A2*A1*(~A3)*A5*A4)+(A6*A2*A1*(~A3)*(~A5)*(~A4))+(A6*A2*(~A1)*A3*A5*A4)+(A6*A2*(~A1)*A3*(~A5)*(~A4))+(A6*A2*(~A1)*(~A3)*A4)+(A6*(~A2)*A1*A3*(~A4))+(A6*(~A2)*A1*(~A3)*A5*(~A4))+(A6*(~A2)*A1*(~A3)*(~A5)*A4)+(A6*(~A2)*(~A1)*A3*A5*(~A4))+(A6*(~A2)*(~A1)*A3*(~A5)*A4)+(A6*(~A2)*(~A1)*(~A3)*A4)+((~A6)*A2*A1*A3*A4)+((~A6)*A2*A1*(~A3)*A5*A4)+((~A6)*A2*A1*(~A3)*(~A5)*(~A4))+((~A6)*A2*(~A1)*A3*A5*A4)+((~A6)*A2*(~A1)*A3*(~A5)*(~A4))+((~A6)*A2*(~A1)*(~A3)*(~A4))+((~A6)*(~A2)*A1*A3*A4)+((~A6)*(~A2)*A1*(~A3)*A5*(~A4))+((~A6)*(~A2)*A1*(~A3)*(~A5)*A4)+((~A6)*(~A2)*(~A1)*A3*A5*(~A4))+((~A6)*(~A2)*(~A1)*A3*(~A5)*A4)+((~A6)*(~A2)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X9Y33/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3*(~A1)*(~A4))+(A5*A2*(~A3)*A1*(~A4))+(A5*A2*(~A3)*(~A1))+(A5*(~A2)*A3*A1*(~A4))+(A5*(~A2)*A3*(~A1))+(A5*(~A2)*(~A3))+((~A5)*A2*A3*A1*(~A4))+((~A5)*A2*A3*(~A1))+((~A5)*A2*(~A3))+((~A5)*(~A2))) , 
NAME: SLICE_X11Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y33/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X8Y33/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*A6*A2)+(A5*A3*A1*(~A6)*A4*A2)+(A5*A3*A1*(~A6)*(~A4)*(~A2))+(A5*A3*(~A1)*A6*A4*A2)+(A5*A3*(~A1)*A6*(~A4)*(~A2))+(A5*A3*(~A1)*(~A6)*A2)+(A5*(~A3)*A1*A6*(~A2))+(A5*(~A3)*A1*(~A6)*A4*(~A2))+(A5*(~A3)*A1*(~A6)*(~A4)*A2)+(A5*(~A3)*(~A1)*A6*A4*(~A2))+(A5*(~A3)*(~A1)*A6*(~A4)*A2)+(A5*(~A3)*(~A1)*(~A6)*A2)+((~A5)*A3*A1*A6*A2)+((~A5)*A3*A1*(~A6)*A4*A2)+((~A5)*A3*A1*(~A6)*(~A4)*(~A2))+((~A5)*A3*(~A1)*A6*A4*A2)+((~A5)*A3*(~A1)*A6*(~A4)*(~A2))+((~A5)*A3*(~A1)*(~A6)*(~A2))+((~A5)*(~A3)*A1*A6*A2)+((~A5)*(~A3)*A1*(~A6)*A4*(~A2))+((~A5)*(~A3)*A1*(~A6)*(~A4)*A2)+((~A5)*(~A3)*(~A1)*A6*A4*(~A2))+((~A5)*(~A3)*(~A1)*A6*(~A4)*A2)+((~A5)*(~A3)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X8Y33/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A6*A2*A1)+(A5*A4*A6*(~A2)*A3*A1)+(A5*A4*A6*(~A2)*(~A3)*(~A1))+(A5*A4*(~A6)*A2*A3*A1)+(A5*A4*(~A6)*A2*(~A3)*(~A1))+(A5*A4*(~A6)*(~A2)*A1)+(A5*(~A4)*A6*A2*(~A1))+(A5*(~A4)*A6*(~A2)*A3*(~A1))+(A5*(~A4)*A6*(~A2)*(~A3)*A1)+(A5*(~A4)*(~A6)*A2*A3*(~A1))+(A5*(~A4)*(~A6)*A2*(~A3)*A1)+(A5*(~A4)*(~A6)*(~A2)*A1)+((~A5)*A4*A6*A2*A1)+((~A5)*A4*A6*(~A2)*A3*A1)+((~A5)*A4*A6*(~A2)*(~A3)*(~A1))+((~A5)*A4*(~A6)*A2*A3*A1)+((~A5)*A4*(~A6)*A2*(~A3)*(~A1))+((~A5)*A4*(~A6)*(~A2)*(~A1))+((~A5)*(~A4)*A6*A2*A1)+((~A5)*(~A4)*A6*(~A2)*A3*(~A1))+((~A5)*(~A4)*A6*(~A2)*(~A3)*A1)+((~A5)*(~A4)*(~A6)*A2*A3*(~A1))+((~A5)*(~A4)*(~A6)*A2*(~A3)*A1)+((~A5)*(~A4)*(~A6)*(~A2)*A1) , 
NAME: SLICE_X8Y33/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A2*A3)+(A6*A4*A1*(~A2)*A5*A3)+(A6*A4*A1*(~A2)*(~A5)*(~A3))+(A6*A4*(~A1)*A2*A5*A3)+(A6*A4*(~A1)*A2*(~A5)*(~A3))+(A6*A4*(~A1)*(~A2)*(~A3))+(A6*(~A4)*A1*A2*A5*A3)+(A6*(~A4)*A1*A2*(~A5)*(~A3))+(A6*(~A4)*A1*(~A2)*(~A3))+(A6*(~A4)*(~A1)*A2*(~A3))+(A6*(~A4)*(~A1)*(~A2)*A5*(~A3))+(A6*(~A4)*(~A1)*(~A2)*(~A5)*A3)+((~A6)*A4*A1*A2*A5*A3)+((~A6)*A4*A1*A2*(~A5)*(~A3))+((~A6)*A4*A1*(~A2)*(~A3))+((~A6)*A4*(~A1)*A2*(~A3))+((~A6)*A4*(~A1)*(~A2)*A5*(~A3))+((~A6)*A4*(~A1)*(~A2)*(~A5)*A3)+((~A6)*(~A4)*A1*A2*(~A3))+((~A6)*(~A4)*A1*(~A2)*A5*(~A3))+((~A6)*(~A4)*A1*(~A2)*(~A5)*A3)+((~A6)*(~A4)*(~A1)*A2*A5*(~A3))+((~A6)*(~A4)*(~A1)*A2*(~A5)*A3)+((~A6)*(~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X9Y34/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*(~A3)*A5)+(A2*A4*(~A1)*(~A3))+(A2*(~A4)*A1*(~A3))+(A2*(~A4)*(~A1)*A3*(~A5))+((~A2)*A4*A1*(~A3)*A5)+((~A2)*A4*(~A1)*A3)+((~A2)*(~A4)*A1*A3)+((~A2)*(~A4)*(~A1)*A3*(~A5)) , 
NAME: SLICE_X9Y34/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y33/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A3*(~A5)*A2)+(A1*A4*(~A3)*(~A5))+(A1*(~A4)*A3*(~A5))+(A1*(~A4)*(~A3)*A5*(~A2))+((~A1)*A4*A3*(~A5)*A2)+((~A1)*A4*(~A3)*A5)+((~A1)*(~A4)*A3*A5)+((~A1)*(~A4)*(~A3)*A5*(~A2))) , 
NAME: SLICE_X8Y33/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*(~A5)*A2)+(A4*A1*(~A6)*(~A5))+(A4*(~A1)*A6*(~A5))+(A4*(~A1)*(~A6)*A5*(~A2))+((~A4)*A1*A6*(~A5)*A2)+((~A4)*A1*(~A6)*A5)+((~A4)*(~A1)*A6*A5)+((~A4)*(~A1)*(~A6)*A5*(~A2)) , 
NAME: SLICE_X9Y34/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y33/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A4)*A1)+(A5*A2*(~A3)*(~A4))+(A5*(~A2)*A3*(~A4))+(A5*(~A2)*(~A3)*A4*(~A1))+((~A5)*A2*A3*(~A4)*A1)+((~A5)*A2*(~A3)*A4)+((~A5)*(~A2)*A3*A4)+((~A5)*(~A2)*(~A3)*A4*(~A1)) , 
NAME: SLICE_X9Y33/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y33/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*(~A2)*A3)+(A1*A6*(~A5)*(~A2))+(A1*(~A6)*A5*(~A2))+(A1*(~A6)*(~A5)*A2*(~A3))+((~A1)*A6*A5*(~A2)*A3)+((~A1)*A6*(~A5)*A2)+((~A1)*(~A6)*A5*A2)+((~A1)*(~A6)*(~A5)*A2*(~A3)) , 
NAME: SLICE_X9Y33/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y34/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*A2*A4)+(A3*A5*A1*(~A2)*A6*A4)+(A3*A5*A1*(~A2)*(~A6)*(~A4))+(A3*A5*(~A1)*A2*A6*A4)+(A3*A5*(~A1)*A2*(~A6)*(~A4))+(A3*A5*(~A1)*(~A2)*A4)+(A3*(~A5)*A1*A2*(~A4))+(A3*(~A5)*A1*(~A2)*A6*(~A4))+(A3*(~A5)*A1*(~A2)*(~A6)*A4)+(A3*(~A5)*(~A1)*A2*A6*(~A4))+(A3*(~A5)*(~A1)*A2*(~A6)*A4)+(A3*(~A5)*(~A1)*(~A2)*A4)+((~A3)*A5*A1*A2*A4)+((~A3)*A5*A1*(~A2)*A6*A4)+((~A3)*A5*A1*(~A2)*(~A6)*(~A4))+((~A3)*A5*(~A1)*A2*A6*A4)+((~A3)*A5*(~A1)*A2*(~A6)*(~A4))+((~A3)*A5*(~A1)*(~A2)*(~A4))+((~A3)*(~A5)*A1*A2*A4)+((~A3)*(~A5)*A1*(~A2)*A6*(~A4))+((~A3)*(~A5)*A1*(~A2)*(~A6)*A4)+((~A3)*(~A5)*(~A1)*A2*A6*(~A4))+((~A3)*(~A5)*(~A1)*A2*(~A6)*A4)+((~A3)*(~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X8Y34/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A3*(~A1))+(A6*A4*A2*(~A3)*A5*(~A1))+(A6*A4*A2*(~A3)*(~A5)*A1)+(A6*A4*(~A2)*A5*(~A1))+(A6*A4*(~A2)*(~A5)*A1)+(A6*(~A4)*A2*A5*A1)+(A6*(~A4)*A2*(~A5)*(~A1))+(A6*(~A4)*(~A2)*A3*A5*A1)+(A6*(~A4)*(~A2)*A3*(~A5)*(~A1))+(A6*(~A4)*(~A2)*(~A3)*(~A1))+((~A6)*A4*A2*A3*A1)+((~A6)*A4*A2*(~A3)*A5*A1)+((~A6)*A4*A2*(~A3)*(~A5)*(~A1))+((~A6)*A4*(~A2)*A5*A1)+((~A6)*A4*(~A2)*(~A5)*(~A1))+((~A6)*(~A4)*A2*A5*(~A1))+((~A6)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A4)*(~A2)*A3*A5*(~A1))+((~A6)*(~A4)*(~A2)*A3*(~A5)*A1)+((~A6)*(~A4)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X8Y34/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y34/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A5*A2)+(A6*A3*A4*(~A5)*A1*A2)+(A6*A3*A4*(~A5)*(~A1)*(~A2))+(A6*A3*(~A4)*A5*A1*A2)+(A6*A3*(~A4)*A5*(~A1)*(~A2))+(A6*A3*(~A4)*(~A5)*A2)+(A6*(~A3)*A4*A5*(~A2))+(A6*(~A3)*A4*(~A5)*A1*(~A2))+(A6*(~A3)*A4*(~A5)*(~A1)*A2)+(A6*(~A3)*(~A4)*A5*A1*(~A2))+(A6*(~A3)*(~A4)*A5*(~A1)*A2)+(A6*(~A3)*(~A4)*(~A5)*A2)+((~A6)*A3*A4*A5*A2)+((~A6)*A3*A4*(~A5)*A1*A2)+((~A6)*A3*A4*(~A5)*(~A1)*(~A2))+((~A6)*A3*(~A4)*A5*A1*A2)+((~A6)*A3*(~A4)*A5*(~A1)*(~A2))+((~A6)*A3*(~A4)*(~A5)*(~A2))+((~A6)*(~A3)*A4*A5*A2)+((~A6)*(~A3)*A4*(~A5)*A1*(~A2))+((~A6)*(~A3)*A4*(~A5)*(~A1)*A2)+((~A6)*(~A3)*(~A4)*A5*A1*(~A2))+((~A6)*(~A3)*(~A4)*A5*(~A1)*A2)+((~A6)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X8Y34/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A3*(~A2))+(A6*A5*(~A3)*A2*(~A1))+(A6*A5*(~A3)*(~A2)*A1)+(A6*(~A5)*A3*A2*(~A1))+(A6*(~A5)*A3*(~A2)*A1)+((~A6)*A5*(~A3)*A2*(~A1))+((~A6)*A5*(~A3)*(~A2)*A1)+((~A6)*(~A5)*A3*A2*(~A1))+((~A6)*(~A5)*A3*(~A2)*A1)+((~A6)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X15Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y34/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1*A2)+(A6*A4*A1*(~A2)*A5)+(A6*A4*A1*(~A2)*(~A5)*A3)+(A6*A4*(~A1)*A2*A5)+(A6*A4*(~A1)*A2*(~A5)*A3)+(A6*A4*(~A1)*(~A2)*A3)+(A6*(~A4)*A1*A2*A5)+(A6*(~A4)*A1*A2*(~A5)*A3)+(A6*(~A4)*A1*(~A2)*A3)+(A6*(~A4)*(~A1)*A2*A3)+(A6*(~A4)*(~A1)*(~A2)*A5*A3)+((~A6)*A4*A1*A2*A5)+((~A6)*A4*A1*A2*(~A5)*A3)+((~A6)*A4*A1*(~A2)*A3)+((~A6)*A4*(~A1)*A2*A3)+((~A6)*A4*(~A1)*(~A2)*A5*A3)+((~A6)*(~A4)*A1*A2*A3)+((~A6)*(~A4)*A1*(~A2)*A5*A3)+((~A6)*(~A4)*(~A1)*A2*A5*A3) , 
NAME: SLICE_X9Y34/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*(~A3))+(A1*A6*A5*(~A4)*A2*(~A3))+(A1*A6*A5*(~A4)*(~A2)*A3)+(A1*A6*(~A5)*A4*A2*(~A3))+(A1*A6*(~A5)*A4*(~A2)*A3)+(A1*A6*(~A5)*(~A4)*A3)+(A1*(~A6)*A5*A4*A2*A3)+(A1*(~A6)*A5*A4*(~A2)*(~A3))+(A1*(~A6)*A5*(~A4)*(~A3))+(A1*(~A6)*(~A5)*A4*(~A3))+(A1*(~A6)*(~A5)*(~A4)*A2*(~A3))+(A1*(~A6)*(~A5)*(~A4)*(~A2)*A3)+((~A1)*A6*A5*A4*A2*A3)+((~A1)*A6*A5*A4*(~A2)*(~A3))+((~A1)*A6*A5*(~A4)*(~A3))+((~A1)*A6*(~A5)*A4*(~A3))+((~A1)*A6*(~A5)*(~A4)*A2*(~A3))+((~A1)*A6*(~A5)*(~A4)*(~A2)*A3)+((~A1)*(~A6)*A5*A4*A3)+((~A1)*(~A6)*A5*(~A4)*A2*A3)+((~A1)*(~A6)*A5*(~A4)*(~A2)*(~A3))+((~A1)*(~A6)*(~A5)*A4*A2*A3)+((~A1)*(~A6)*(~A5)*A4*(~A2)*(~A3))+((~A1)*(~A6)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X8Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5*A4*A3)+(A1*A6*A5*(~A4)*A2*A3)+(A1*A6*(~A5)*A4*A2*A3)+(A1*(~A6)*A5*A4*A2)+(A1*(~A6)*A5*A4*(~A2)*A3)+(A1*(~A6)*A5*(~A4)*A3)+(A1*(~A6)*(~A5)*A4*A3)+(A1*(~A6)*(~A5)*(~A4)*A2*A3)+((~A1)*A6*A5*A4*A2)+((~A1)*A6*A5*A4*(~A2)*A3)+((~A1)*A6*A5*(~A4)*A3)+((~A1)*A6*(~A5)*A4*A3)+((~A1)*A6*(~A5)*(~A4)*A2*A3)+((~A1)*(~A6)*A5*A4)+((~A1)*(~A6)*A5*(~A4)*A2)+((~A1)*(~A6)*A5*(~A4)*(~A2)*A3)+((~A1)*(~A6)*(~A5)*A4*A2)+((~A1)*(~A6)*(~A5)*A4*(~A2)*A3)+((~A1)*(~A6)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X8Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*A4*A5)+(A3*A1*A6*(~A4)*A2*A5)+(A3*A1*A6*(~A4)*(~A2)*(~A5))+(A3*A1*(~A6)*A4*A2*A5)+(A3*A1*(~A6)*A4*(~A2)*(~A5))+(A3*A1*(~A6)*(~A4)*A5)+(A3*(~A1)*A6*A4*(~A5))+(A3*(~A1)*A6*(~A4)*A2*(~A5))+(A3*(~A1)*A6*(~A4)*(~A2)*A5)+(A3*(~A1)*(~A6)*A4*A2*(~A5))+(A3*(~A1)*(~A6)*A4*(~A2)*A5)+(A3*(~A1)*(~A6)*(~A4)*A5)+((~A3)*A1*A6*A4*A5)+((~A3)*A1*A6*(~A4)*A2*A5)+((~A3)*A1*A6*(~A4)*(~A2)*(~A5))+((~A3)*A1*(~A6)*A4*A2*A5)+((~A3)*A1*(~A6)*A4*(~A2)*(~A5))+((~A3)*A1*(~A6)*(~A4)*(~A5))+((~A3)*(~A1)*A6*A4*A5)+((~A3)*(~A1)*A6*(~A4)*A2*(~A5))+((~A3)*(~A1)*A6*(~A4)*(~A2)*A5)+((~A3)*(~A1)*(~A6)*A4*A2*(~A5))+((~A3)*(~A1)*(~A6)*A4*(~A2)*A5)+((~A3)*(~A1)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X10Y32/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y34/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A5)+(A4*A3*A2*(~A5)*(~A6))+(A4*A3*(~A2)*A5)+(A4*(~A3)*A2*A5)+(A4*(~A3)*(~A2)*A5*A6)+(A4*(~A3)*(~A2)*(~A5))+((~A4)*A3*A2*A5)+((~A4)*A3*A2*(~A5)*(~A6))+((~A4)*A3*(~A2)*(~A5))+((~A4)*(~A3)*A2*(~A5))+((~A4)*(~A3)*(~A2)*A5*A6)+((~A4)*(~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X8Y34/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y33/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A3)*(~A1))+(A5*(~A4)*(~A1))+((~A5)*A4*A1)+((~A5)*(~A4)*A3*A1) , 
NAME: SLICE_X8Y33/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*(~A1)*A6)+(A4*A3*(~A2)*(~A1))+(A4*(~A3)*A2*(~A1))+(A4*(~A3)*(~A2)*A1*(~A6))+((~A4)*A3*A2*(~A1)*A6)+((~A4)*A3*(~A2)*A1)+((~A4)*(~A3)*A2*A1)+((~A4)*(~A3)*(~A2)*A1*(~A6)) , 
NAME: SLICE_X8Y32/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A2)*A4)+(A1*A3*(~A5)*(~A2))+(A1*(~A3)*A5*(~A2))+(A1*(~A3)*(~A5)*A2*(~A4))+((~A1)*A3*A5*(~A2)*A4)+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*A5*A2)+((~A1)*(~A3)*(~A5)*A2*(~A4)) , 
NAME: SLICE_X8Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2*(~A4)*A1)+(A3*A6*(~A2)*(~A4))+(A3*(~A6)*A2*(~A4))+(A3*(~A6)*(~A2)*A4*(~A1))+((~A3)*A6*A2*(~A4)*A1)+((~A3)*A6*(~A2)*A4)+((~A3)*(~A6)*A2*A4)+((~A3)*(~A6)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X8Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*A1)+(A3*A5*(~A4)*A2*A1)+(A3*A5*(~A4)*(~A2)*A6*A1)+(A3*A5*(~A4)*(~A2)*(~A6)*(~A1))+(A3*(~A5)*A4*A2*A6*(~A1))+(A3*(~A5)*A4*A2*(~A6)*A1)+(A3*(~A5)*A4*(~A2)*(~A1))+(A3*(~A5)*(~A4)*A2*(~A1))+(A3*(~A5)*(~A4)*(~A2)*A1)+((~A3)*A5*A4*A2*A1)+((~A3)*A5*A4*(~A2)*(~A1))+((~A3)*A5*(~A4)*A2*(~A1))+((~A3)*A5*(~A4)*(~A2)*A6*A1)+((~A3)*A5*(~A4)*(~A2)*(~A6)*(~A1))+((~A3)*(~A5)*A4*A2*A6*(~A1))+((~A3)*(~A5)*A4*A2*(~A6)*A1)+((~A3)*(~A5)*A4*(~A2)*A1)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X9Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X9Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A5*A6)+(A2*A1*A3*(~A5)*A4*A6)+(A2*A1*A3*(~A5)*(~A4)*(~A6))+(A2*A1*(~A3)*A5*A4*A6)+(A2*A1*(~A3)*A5*(~A4)*(~A6))+(A2*A1*(~A3)*(~A5)*A6)+(A2*(~A1)*A3*A5*(~A6))+(A2*(~A1)*A3*(~A5)*A4*(~A6))+(A2*(~A1)*A3*(~A5)*(~A4)*A6)+(A2*(~A1)*(~A3)*A5*A4*(~A6))+(A2*(~A1)*(~A3)*A5*(~A4)*A6)+(A2*(~A1)*(~A3)*(~A5)*A6)+((~A2)*A1*A3*A5*A6)+((~A2)*A1*A3*(~A5)*A4*A6)+((~A2)*A1*A3*(~A5)*(~A4)*(~A6))+((~A2)*A1*(~A3)*A5*A4*A6)+((~A2)*A1*(~A3)*A5*(~A4)*(~A6))+((~A2)*A1*(~A3)*(~A5)*(~A6))+((~A2)*(~A1)*A3*A5*A6)+((~A2)*(~A1)*A3*(~A5)*A4*(~A6))+((~A2)*(~A1)*A3*(~A5)*(~A4)*A6)+((~A2)*(~A1)*(~A3)*A5*A4*(~A6))+((~A2)*(~A1)*(~A3)*A5*(~A4)*A6)+((~A2)*(~A1)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X9Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y32/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A4*A2)+(A6*A3*A1*(~A4)*A5*A2)+(A6*A3*A1*(~A4)*(~A5)*(~A2))+(A6*A3*(~A1)*A4*A5*A2)+(A6*A3*(~A1)*A4*(~A5)*(~A2))+(A6*A3*(~A1)*(~A4)*(~A2))+(A6*(~A3)*A1*A4*A5*A2)+(A6*(~A3)*A1*A4*(~A5)*(~A2))+(A6*(~A3)*A1*(~A4)*(~A2))+(A6*(~A3)*(~A1)*A4*(~A2))+(A6*(~A3)*(~A1)*(~A4)*A5*(~A2))+(A6*(~A3)*(~A1)*(~A4)*(~A5)*A2)+((~A6)*A3*A1*A4*A5*A2)+((~A6)*A3*A1*A4*(~A5)*(~A2))+((~A6)*A3*A1*(~A4)*(~A2))+((~A6)*A3*(~A1)*A4*(~A2))+((~A6)*A3*(~A1)*(~A4)*A5*(~A2))+((~A6)*A3*(~A1)*(~A4)*(~A5)*A2)+((~A6)*(~A3)*A1*A4*(~A2))+((~A6)*(~A3)*A1*(~A4)*A5*(~A2))+((~A6)*(~A3)*A1*(~A4)*(~A5)*A2)+((~A6)*(~A3)*(~A1)*A4*A5*(~A2))+((~A6)*(~A3)*(~A1)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X11Y32/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A1)*A5)+(A6*A2*(~A4)*(~A1))+(A6*(~A2)*A4*(~A1))+(A6*(~A2)*(~A4)*A1*(~A5))+((~A6)*A2*A4*(~A1)*A5)+((~A6)*A2*(~A4)*A1)+((~A6)*(~A2)*A4*A1)+((~A6)*(~A2)*(~A4)*A1*(~A5)) , 
NAME: SLICE_X11Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A2*(~A1)*A4)+(A3*A5*(~A2)*(~A1))+(A3*(~A5)*A2*(~A1))+(A3*(~A5)*(~A2)*A1*(~A4))+((~A3)*A5*A2*(~A1)*A4)+((~A3)*A5*(~A2)*A1)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*(~A2)*A1*(~A4)) , 
NAME: SLICE_X11Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*(~A3)*A5)+(A6*A1*(~A4)*(~A3))+(A6*(~A1)*A4*(~A3))+(A6*(~A1)*(~A4)*A3*(~A5))+((~A6)*A1*A4*(~A3)*A5)+((~A6)*A1*(~A4)*A3)+((~A6)*(~A1)*A4*A3)+((~A6)*(~A1)*(~A4)*A3*(~A5)) , 
NAME: SLICE_X11Y32/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y32/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*(~A4)*A6)+(A2*A3*(~A5)*(~A4))+(A2*(~A3)*A5*(~A4))+(A2*(~A3)*(~A5)*A4*(~A6))+((~A2)*A3*A5*(~A4)*A6)+((~A2)*A3*(~A5)*A4)+((~A2)*(~A3)*A5*A4)+((~A2)*(~A3)*(~A5)*A4*(~A6)) , 
NAME: SLICE_X9Y32/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y32/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A4))+(A3*A1*(~A5)*A4*(~A2))+(A3*A1*(~A5)*(~A4)*A2)+(A3*(~A1)*A5*A4*(~A2))+(A3*(~A1)*A5*(~A4)*A2)+((~A3)*A1*(~A5)*A4*(~A2))+((~A3)*A1*(~A5)*(~A4)*A2)+((~A3)*(~A1)*A5*A4*(~A2))+((~A3)*(~A1)*A5*(~A4)*A2)+((~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X10Y32/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*A3)+(A6*A2*(~A1)*A5*A3)+(A6*A2*(~A1)*(~A5)*A4*A3)+(A6*A2*(~A1)*(~A5)*(~A4)*(~A3))+(A6*(~A2)*A1*A5*A4*(~A3))+(A6*(~A2)*A1*A5*(~A4)*A3)+(A6*(~A2)*A1*(~A5)*(~A3))+(A6*(~A2)*(~A1)*A5*(~A3))+(A6*(~A2)*(~A1)*(~A5)*A3)+((~A6)*A2*A1*A5*A3)+((~A6)*A2*A1*(~A5)*(~A3))+((~A6)*A2*(~A1)*A5*(~A3))+((~A6)*A2*(~A1)*(~A5)*A4*A3)+((~A6)*A2*(~A1)*(~A5)*(~A4)*(~A3))+((~A6)*(~A2)*A1*A5*A4*(~A3))+((~A6)*(~A2)*A1*A5*(~A4)*A3)+((~A6)*(~A2)*A1*(~A5)*A3)+((~A6)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X10Y32/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*(~A6))+(A4*A2*A3*(~A1)*A5*(~A6))+(A4*A2*A3*(~A1)*(~A5)*A6)+(A4*A2*(~A3)*A5*(~A6))+(A4*A2*(~A3)*(~A5)*A6)+(A4*(~A2)*A3*A5*A6)+(A4*(~A2)*A3*(~A5)*(~A6))+(A4*(~A2)*(~A3)*A1*A5*A6)+(A4*(~A2)*(~A3)*A1*(~A5)*(~A6))+(A4*(~A2)*(~A3)*(~A1)*(~A6))+((~A4)*A2*A3*A1*A6)+((~A4)*A2*A3*(~A1)*A5*A6)+((~A4)*A2*A3*(~A1)*(~A5)*(~A6))+((~A4)*A2*(~A3)*A5*A6)+((~A4)*A2*(~A3)*(~A5)*(~A6))+((~A4)*(~A2)*A3*A5*(~A6))+((~A4)*(~A2)*A3*(~A5)*A6)+((~A4)*(~A2)*(~A3)*A1*A5*(~A6))+((~A4)*(~A2)*(~A3)*A1*(~A5)*A6)+((~A4)*(~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X10Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6*A4)+(A2*A5*A1*(~A6)*A3*A4)+(A2*A5*A1*(~A6)*(~A3)*(~A4))+(A2*A5*(~A1)*A6*A3*A4)+(A2*A5*(~A1)*A6*(~A3)*(~A4))+(A2*A5*(~A1)*(~A6)*A4)+(A2*(~A5)*A1*A6*(~A4))+(A2*(~A5)*A1*(~A6)*A3*(~A4))+(A2*(~A5)*A1*(~A6)*(~A3)*A4)+(A2*(~A5)*(~A1)*A6*A3*(~A4))+(A2*(~A5)*(~A1)*A6*(~A3)*A4)+(A2*(~A5)*(~A1)*(~A6)*A4)+((~A2)*A5*A1*A6*A4)+((~A2)*A5*A1*(~A6)*A3*A4)+((~A2)*A5*A1*(~A6)*(~A3)*(~A4))+((~A2)*A5*(~A1)*A6*A3*A4)+((~A2)*A5*(~A1)*A6*(~A3)*(~A4))+((~A2)*A5*(~A1)*(~A6)*(~A4))+((~A2)*(~A5)*A1*A6*A4)+((~A2)*(~A5)*A1*(~A6)*A3*(~A4))+((~A2)*(~A5)*A1*(~A6)*(~A3)*A4)+((~A2)*(~A5)*(~A1)*A6*A3*(~A4))+((~A2)*(~A5)*(~A1)*A6*(~A3)*A4)+((~A2)*(~A5)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X10Y31/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y32/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A4)+(A6*A3*A1*(~A4)*A5)+(A6*A3*A1*(~A4)*(~A5)*A2)+(A6*A3*(~A1)*A4*A5)+(A6*A3*(~A1)*A4*(~A5)*A2)+(A6*A3*(~A1)*(~A4)*A2)+(A6*(~A3)*A1*A4*A5)+(A6*(~A3)*A1*A4*(~A5)*A2)+(A6*(~A3)*A1*(~A4)*A2)+(A6*(~A3)*(~A1)*A4*A2)+(A6*(~A3)*(~A1)*(~A4)*A5*A2)+((~A6)*A3*A1*A4*A5)+((~A6)*A3*A1*A4*(~A5)*A2)+((~A6)*A3*A1*(~A4)*A2)+((~A6)*A3*(~A1)*A4*A2)+((~A6)*A3*(~A1)*(~A4)*A5*A2)+((~A6)*(~A3)*A1*A4*A2)+((~A6)*(~A3)*A1*(~A4)*A5*A2)+((~A6)*(~A3)*(~A1)*A4*A5*A2) , 
NAME: SLICE_X11Y32/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A5*A2)+(A1*A3*A6*(~A5)*A4*A2)+(A1*A3*A6*(~A5)*(~A4)*(~A2))+(A1*A3*(~A6)*A5*A4*A2)+(A1*A3*(~A6)*A5*(~A4)*(~A2))+(A1*A3*(~A6)*(~A5)*(~A2))+(A1*(~A3)*A6*A5*A4*(~A2))+(A1*(~A3)*A6*A5*(~A4)*A2)+(A1*(~A3)*A6*(~A5)*A2)+(A1*(~A3)*(~A6)*A5*A2)+(A1*(~A3)*(~A6)*(~A5)*A4*A2)+(A1*(~A3)*(~A6)*(~A5)*(~A4)*(~A2))+((~A1)*A3*A6*A5*A4*(~A2))+((~A1)*A3*A6*A5*(~A4)*A2)+((~A1)*A3*A6*(~A5)*A2)+((~A1)*A3*(~A6)*A5*A2)+((~A1)*A3*(~A6)*(~A5)*A4*A2)+((~A1)*A3*(~A6)*(~A5)*(~A4)*(~A2))+((~A1)*(~A3)*A6*A5*(~A2))+((~A1)*(~A3)*A6*(~A5)*A4*(~A2))+((~A1)*(~A3)*A6*(~A5)*(~A4)*A2)+((~A1)*(~A3)*(~A6)*A5*A4*(~A2))+((~A1)*(~A3)*(~A6)*A5*(~A4)*A2)+((~A1)*(~A3)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X10Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3*A1)+(A2*A6*A3*(~A1)*(~A4))+(A2*A6*(~A3)*A1)+(A2*(~A6)*A3*A1)+(A2*(~A6)*(~A3)*A1*A4)+(A2*(~A6)*(~A3)*(~A1))+((~A2)*A6*A3*A1)+((~A2)*A6*A3*(~A1)*(~A4))+((~A2)*A6*(~A3)*(~A1))+((~A2)*(~A6)*A3*(~A1))+((~A2)*(~A6)*(~A3)*A1*A4)+((~A2)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X10Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A2)*(~A3))+(A1*(~A5)*(~A3))+((~A1)*A5*A3)+((~A1)*(~A5)*A2*A3)) , 
NAME: SLICE_X11Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1*(~A5)*A2)+(A4*A6*(~A1)*(~A5))+(A4*(~A6)*A1*(~A5))+(A4*(~A6)*(~A1)*A5*(~A2))+((~A4)*A6*A1*(~A5)*A2)+((~A4)*A6*(~A1)*A5)+((~A4)*(~A6)*A1*A5)+((~A4)*(~A6)*(~A1)*A5*(~A2)) , 
NAME: SLICE_X10Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y31/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*(~A3)*A6)+(A1*A4*(~A2)*(~A3))+(A1*(~A4)*A2*(~A3))+(A1*(~A4)*(~A2)*A3*(~A6))+((~A1)*A4*A2*(~A3)*A6)+((~A1)*A4*(~A2)*A3)+((~A1)*(~A4)*A2*A3)+((~A1)*(~A4)*(~A2)*A3*(~A6)) , 
NAME: SLICE_X10Y31/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*(~A6))+(A3*A1*(~A5)*A6*(~A2))+(A3*A1*(~A5)*(~A6)*A2)+(A3*(~A1)*A5*A6*(~A2))+(A3*(~A1)*A5*(~A6)*A2)+((~A3)*A1*(~A5)*A6*(~A2))+((~A3)*A1*(~A5)*(~A6)*A2)+((~A3)*(~A1)*A5*A6*(~A2))+((~A3)*(~A1)*A5*(~A6)*A2)+((~A3)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X10Y30/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6))+((~A4)*A6) , 
NAME: SLICE_X8Y30/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A4)+(A6*A5*(~A2)*A1*A4)+(A6*A5*(~A2)*(~A1)*A3*A4)+(A6*A5*(~A2)*(~A1)*(~A3)*(~A4))+(A6*(~A5)*A2*A1*A3*(~A4))+(A6*(~A5)*A2*A1*(~A3)*A4)+(A6*(~A5)*A2*(~A1)*(~A4))+(A6*(~A5)*(~A2)*A1*(~A4))+(A6*(~A5)*(~A2)*(~A1)*A4)+((~A6)*A5*A2*A1*A4)+((~A6)*A5*A2*(~A1)*(~A4))+((~A6)*A5*(~A2)*A1*(~A4))+((~A6)*A5*(~A2)*(~A1)*A3*A4)+((~A6)*A5*(~A2)*(~A1)*(~A3)*(~A4))+((~A6)*(~A5)*A2*A1*A3*(~A4))+((~A6)*(~A5)*A2*A1*(~A3)*A4)+((~A6)*(~A5)*A2*(~A1)*A4)+((~A6)*(~A5)*(~A2)*A4) , 
NAME: SLICE_X8Y30/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A4*A6)+(A5*A2*A3*(~A4)*A1*A6)+(A5*A2*A3*(~A4)*(~A1)*(~A6))+(A5*A2*(~A3)*A4*A1*A6)+(A5*A2*(~A3)*A4*(~A1)*(~A6))+(A5*A2*(~A3)*(~A4)*A6)+(A5*(~A2)*A3*A4*(~A6))+(A5*(~A2)*A3*(~A4)*A1*(~A6))+(A5*(~A2)*A3*(~A4)*(~A1)*A6)+(A5*(~A2)*(~A3)*A4*A1*(~A6))+(A5*(~A2)*(~A3)*A4*(~A1)*A6)+(A5*(~A2)*(~A3)*(~A4)*A6)+((~A5)*A2*A3*A4*A6)+((~A5)*A2*A3*(~A4)*A1*A6)+((~A5)*A2*A3*(~A4)*(~A1)*(~A6))+((~A5)*A2*(~A3)*A4*A1*A6)+((~A5)*A2*(~A3)*A4*(~A1)*(~A6))+((~A5)*A2*(~A3)*(~A4)*(~A6))+((~A5)*(~A2)*A3*A4*A6)+((~A5)*(~A2)*A3*(~A4)*A1*(~A6))+((~A5)*(~A2)*A3*(~A4)*(~A1)*A6)+((~A5)*(~A2)*(~A3)*A4*A1*(~A6))+((~A5)*(~A2)*(~A3)*A4*(~A1)*A6)+((~A5)*(~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X8Y31/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*A6*A2*A4)+(A1*(~A5)*A3*A6*A2*A4)+(A1*(~A5)*(~A3)*A6*A2)+(A1*(~A5)*(~A3)*A6*(~A2)*A4)+(A1*(~A5)*(~A3)*(~A6)*A2*A4)+((~A1)*A5*A3*A6*A2)+((~A1)*A5*A3*A6*(~A2)*A4)+((~A1)*A5*A3*(~A6)*A2*A4)+((~A1)*A5*(~A3)*A6)+((~A1)*A5*(~A3)*(~A6)*A2)+((~A1)*A5*(~A3)*(~A6)*(~A2)*A4)+((~A1)*(~A5)*A3*A6)+((~A1)*(~A5)*A3*(~A6)*A2)+((~A1)*(~A5)*A3*(~A6)*(~A2)*A4)+((~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X10Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*A1)+(A2*A4*(~A5)*A3*A1)+(A2*A4*(~A5)*(~A3)*(~A1))+(A2*(~A4)*A5*A3*A1)+(A2*(~A4)*A5*(~A3)*(~A1))+(A2*(~A4)*(~A5)*(~A1))+((~A2)*A4*A5*A3*A1)+((~A2)*A4*A5*(~A3)*(~A1))+((~A2)*A4*(~A5)*(~A1))+((~A2)*(~A4)*A5*(~A1))+((~A2)*(~A4)*(~A5)*A3*(~A1))+((~A2)*(~A4)*(~A5)*(~A3)*A1)) , 
NAME: SLICE_X9Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A5))+(A6*A3*(~A4)*A5*(~A2))+(A6*A3*(~A4)*(~A5)*A2)+(A6*(~A3)*A4*A5*(~A2))+(A6*(~A3)*A4*(~A5)*A2)+((~A6)*A3*(~A4)*A5*(~A2))+((~A6)*A3*(~A4)*(~A5)*A2)+((~A6)*(~A3)*A4*A5*(~A2))+((~A6)*(~A3)*A4*(~A5)*A2)+((~A6)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X11Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A5)+(A2*A4*(~A5)*A3)+(A2*A4*(~A5)*(~A3)*A1)+(A2*(~A4)*A5*A3)+(A2*(~A4)*A5*(~A3)*A1)+(A2*(~A4)*(~A5)*A1)+((~A2)*A4*A5*A3)+((~A2)*A4*A5*(~A3)*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A1)+((~A2)*(~A4)*(~A5)*A3*A1) , 
NAME: SLICE_X9Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*(~A1)*A5)+(A4*A3*(~A6)*(~A1))+(A4*(~A3)*A6*(~A1))+(A4*(~A3)*(~A6)*A1*(~A5))+((~A4)*A3*A6*(~A1)*A5)+((~A4)*A3*(~A6)*A1)+((~A4)*(~A3)*A6*A1)+((~A4)*(~A3)*(~A6)*A1*(~A5)) , 
NAME: SLICE_X8Y30/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*(~A5)*A4)+(A6*A1*(~A3)*(~A5))+(A6*(~A1)*A3*(~A5))+(A6*(~A1)*(~A3)*A5*(~A4))+((~A6)*A1*A3*(~A5)*A4)+((~A6)*A1*(~A3)*A5)+((~A6)*(~A1)*A3*A5)+((~A6)*(~A1)*(~A3)*A5*(~A4)) , 
NAME: SLICE_X8Y31/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A5)*A6)+(A2*A4*(~A3)*(~A5))+(A2*(~A4)*A3*(~A5))+(A2*(~A4)*(~A3)*A5*(~A6))+((~A2)*A4*A3*(~A5)*A6)+((~A2)*A4*(~A3)*A5)+((~A2)*(~A4)*A3*A5)+((~A2)*(~A4)*(~A3)*A5*(~A6)) , 
NAME: SLICE_X9Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*(~A2))+(A1*A3*(~A5)*A2*(~A6))+(A1*A3*(~A5)*(~A2)*A6)+(A1*(~A3)*A5*A2*(~A6))+(A1*(~A3)*A5*(~A2)*A6)+((~A1)*A3*(~A5)*A2*(~A6))+((~A1)*A3*(~A5)*(~A2)*A6)+((~A1)*(~A3)*A5*A2*(~A6))+((~A1)*(~A3)*A5*(~A2)*A6)+((~A1)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X8Y30/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A5*A1)+(A2*A6*A4*(~A5)*A3*A1)+(A2*A6*A4*(~A5)*(~A3)*(~A1))+(A2*A6*(~A4)*A5*A3*A1)+(A2*A6*(~A4)*A5*(~A3)*(~A1))+(A2*A6*(~A4)*(~A5)*A1)+(A2*(~A6)*A4*A5*(~A1))+(A2*(~A6)*A4*(~A5)*A3*(~A1))+(A2*(~A6)*A4*(~A5)*(~A3)*A1)+(A2*(~A6)*(~A4)*A5*A3*(~A1))+(A2*(~A6)*(~A4)*A5*(~A3)*A1)+(A2*(~A6)*(~A4)*(~A5)*A1)+((~A2)*A6*A4*A5*A1)+((~A2)*A6*A4*(~A5)*A3*A1)+((~A2)*A6*A4*(~A5)*(~A3)*(~A1))+((~A2)*A6*(~A4)*A5*A3*A1)+((~A2)*A6*(~A4)*A5*(~A3)*(~A1))+((~A2)*A6*(~A4)*(~A5)*(~A1))+((~A2)*(~A6)*A4*A5*A1)+((~A2)*(~A6)*A4*(~A5)*A3*(~A1))+((~A2)*(~A6)*A4*(~A5)*(~A3)*A1)+((~A2)*(~A6)*(~A4)*A5*A3*(~A1))+((~A2)*(~A6)*(~A4)*A5*(~A3)*A1)+((~A2)*(~A6)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X9Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*(~A3))+(A1*A5*(~A4)*A2*(~A3))+(A1*(~A5)*A4*(~A2)*A3)+(A1*(~A5)*(~A4)*A3)+((~A1)*A5*A4*A3)+((~A1)*A5*(~A4)*A2*A3)+((~A1)*A5*(~A4)*(~A2))+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*A4*(~A2)*(~A3))+((~A1)*(~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X9Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3))+((~A4)*A3)) , 
NAME: SLICE_X9Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A5)*(~A4))+(A6*A2*(~A1)*A3*(~A5)*(~A4))+(A6*(~A2)*A1*(~A3)*A5*(~A4))+(A6*(~A2)*(~A1)*A5*(~A4))+((~A6)*A2*A1*A5*(~A4))+((~A6)*A2*A1*(~A5))+((~A6)*A2*(~A1)*A3*A5*(~A4))+((~A6)*A2*(~A1)*A3*(~A5))+((~A6)*A2*(~A1)*(~A3)*(~A4))+((~A6)*(~A2)*A1*A3*(~A4))+((~A6)*(~A2)*A1*(~A3)*A5)+((~A6)*(~A2)*A1*(~A3)*(~A5)*(~A4))+((~A6)*(~A2)*(~A1)*A5)+((~A6)*(~A2)*(~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X9Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A4)+(A1*A3*(~A2)*A6*A4)+(A1*A3*(~A2)*(~A6)*A5*A4)+(A1*A3*(~A2)*(~A6)*(~A5)*(~A4))+(A1*(~A3)*A2*A6*A5*(~A4))+(A1*(~A3)*A2*A6*(~A5)*A4)+(A1*(~A3)*A2*(~A6)*(~A4))+(A1*(~A3)*(~A2)*A6*(~A4))+(A1*(~A3)*(~A2)*(~A6)*A4)+((~A1)*A3*A2*A6*A4)+((~A1)*A3*A2*(~A6)*(~A4))+((~A1)*A3*(~A2)*A6*(~A4))+((~A1)*A3*(~A2)*(~A6)*A5*A4)+((~A1)*A3*(~A2)*(~A6)*(~A5)*(~A4))+((~A1)*(~A3)*A2*A6*A5*(~A4))+((~A1)*(~A3)*A2*A6*(~A5)*A4)+((~A1)*(~A3)*A2*(~A6)*A4)+((~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X8Y27/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*(~A6)*A5)+(A2*A3*(~A1)*(~A6))+(A2*(~A3)*A1*(~A6))+(A2*(~A3)*(~A1)*A6*(~A5))+((~A2)*A3*A1*(~A6)*A5)+((~A2)*A3*(~A1)*A6)+((~A2)*(~A3)*A1*A6)+((~A2)*(~A3)*(~A1)*A6*(~A5)) , 
NAME: SLICE_X9Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y29/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*(~A3)*A4)+(A1*A2*(~A6)*(~A3))+(A1*(~A2)*A6*(~A3))+(A1*(~A2)*(~A6)*A3*(~A4))+((~A1)*A2*A6*(~A3)*A4)+((~A1)*A2*(~A6)*A3)+((~A1)*(~A2)*A6*A3)+((~A1)*(~A2)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X9Y29/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A2*A6)+(A3*A1*A5*(~A2)*A4*A6)+(A3*A1*A5*(~A2)*(~A4)*(~A6))+(A3*A1*(~A5)*A2*A4*A6)+(A3*A1*(~A5)*A2*(~A4)*(~A6))+(A3*A1*(~A5)*(~A2)*A6)+(A3*(~A1)*A5*A2*(~A6))+(A3*(~A1)*A5*(~A2)*A4*(~A6))+(A3*(~A1)*A5*(~A2)*(~A4)*A6)+(A3*(~A1)*(~A5)*A2*A4*(~A6))+(A3*(~A1)*(~A5)*A2*(~A4)*A6)+(A3*(~A1)*(~A5)*(~A2)*A6)+((~A3)*A1*A5*A2*A6)+((~A3)*A1*A5*(~A2)*A4*A6)+((~A3)*A1*A5*(~A2)*(~A4)*(~A6))+((~A3)*A1*(~A5)*A2*A4*A6)+((~A3)*A1*(~A5)*A2*(~A4)*(~A6))+((~A3)*A1*(~A5)*(~A2)*(~A6))+((~A3)*(~A1)*A5*A2*A6)+((~A3)*(~A1)*A5*(~A2)*A4*(~A6))+((~A3)*(~A1)*A5*(~A2)*(~A4)*A6)+((~A3)*(~A1)*(~A5)*A2*A4*(~A6))+((~A3)*(~A1)*(~A5)*A2*(~A4)*A6)+((~A3)*(~A1)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X8Y27/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y29/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*(~A4)) , 
NAME: SLICE_X9Y29/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6)+((~A4)*A3*A6) , 
NAME: SLICE_X8Y28/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A1)*A4)+(A3*A2*(~A6)*(~A1))+(A3*(~A2)*A6*(~A1))+(A3*(~A2)*(~A6)*A1*(~A4))+((~A3)*A2*A6*(~A1)*A4)+((~A3)*A2*(~A6)*A1)+((~A3)*(~A2)*A6*A1)+((~A3)*(~A2)*(~A6)*A1*(~A4)) , 
NAME: SLICE_X8Y28/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*(~A3)*A4)+(A6*A5*(~A1)*(~A3))+(A6*(~A5)*A1*(~A3))+(A6*(~A5)*(~A1)*A3*(~A4))+((~A6)*A5*A1*(~A3)*A4)+((~A6)*A5*(~A1)*A3)+((~A6)*(~A5)*A1*A3)+((~A6)*(~A5)*(~A1)*A3*(~A4)) , 
NAME: SLICE_X8Y27/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A6))+(A4*A1*(~A3)*A6*(~A2))+(A4*A1*(~A3)*(~A6)*A2)+(A4*(~A1)*A3*A6*(~A2))+(A4*(~A1)*A3*(~A6)*A2)+((~A4)*A1*(~A3)*A6*(~A2))+((~A4)*A1*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A6*(~A2))+((~A4)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X8Y28/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A6*(~A2))+(A4*A1*A5*(~A6)*A2*(~A3))+(A4*A1*A5*(~A6)*(~A2)*A3)+(A4*A1*(~A5)*A6*A2*(~A3))+(A4*A1*(~A5)*A6*(~A2)*A3)+(A4*(~A1)*A5*(~A6)*A2*(~A3))+(A4*(~A1)*A5*(~A6)*(~A2)*A3)+(A4*(~A1)*(~A5)*A6*A2*(~A3))+(A4*(~A1)*(~A5)*A6*(~A2)*A3)+(A4*(~A1)*(~A5)*(~A6)*A2)+((~A4)*A1*A5*A6*A2)+((~A4)*A1*A5*(~A6)*A2*A3)+((~A4)*A1*A5*(~A6)*(~A2)*(~A3))+((~A4)*A1*(~A5)*A6*A2*A3)+((~A4)*A1*(~A5)*A6*(~A2)*(~A3))+((~A4)*A1*(~A5)*(~A6))+((~A4)*(~A1)*A5*A6)+((~A4)*(~A1)*A5*(~A6)*A2*A3)+((~A4)*(~A1)*A5*(~A6)*(~A2)*(~A3))+((~A4)*(~A1)*(~A5)*A6*A2*A3)+((~A4)*(~A1)*(~A5)*A6*(~A2)*(~A3))+((~A4)*(~A1)*(~A5)*(~A6)*(~A2)) , 
NAME: SLICE_X13Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A1*A4)+(A5*A2*(~A1)*A3*A4)+(A5*A2*(~A1)*(~A3))+(A5*(~A2)*A1*A3)+(A5*(~A2)*A1*(~A3)*(~A4))+(A5*(~A2)*(~A1)*(~A4))+((~A5)*A2*A1*(~A4))+((~A5)*A2*(~A1)*A3*(~A4))+((~A5)*(~A2)*A1*(~A3)*A4)+((~A5)*(~A2)*(~A1)*A4)) , 
NAME: SLICE_X13Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A5)+(A6*A2*A3*(~A5)*A1)+(A6*A2*(~A3)*A4*A5)+(A6*A2*(~A3)*A4*(~A5)*A1)+(A6*A2*(~A3)*(~A4))+(A6*(~A2)*A3*A4)+(A6*(~A2)*A3*(~A4)*A5*A1)+(A6*(~A2)*A3*(~A4)*(~A5))+(A6*(~A2)*(~A3)*A5*A1)+(A6*(~A2)*(~A3)*(~A5))+((~A6)*A2*A3*A5*A1)+((~A6)*A2*(~A3)*A4*A5*A1)+((~A6)*A2*(~A3)*(~A4)*A1)+((~A6)*(~A2)*A3*A4*A1)+((~A6)*(~A2)*A3*(~A4)*(~A5)*A1)+((~A6)*(~A2)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X13Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6*(~A3)*A4)+(A5*A2*(~A6)*(~A3))+(A5*(~A2)*A6*(~A3))+(A5*(~A2)*(~A6)*A3*(~A4))+((~A5)*A2*A6*(~A3)*A4)+((~A5)*A2*(~A6)*A3)+((~A5)*(~A2)*A6*A3)+((~A5)*(~A2)*(~A6)*A3*(~A4)) , 
NAME: SLICE_X13Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*(~A6))+(A4*A1*(~A3)*A6*(~A5))+(A4*A1*(~A3)*(~A6)*A5)+(A4*(~A1)*A3*A6*(~A5))+(A4*(~A1)*A3*(~A6)*A5)+((~A4)*A1*(~A3)*A6*(~A5))+((~A4)*A1*(~A3)*(~A6)*A5)+((~A4)*(~A1)*A3*A6*(~A5))+((~A4)*(~A1)*A3*(~A6)*A5)+((~A4)*(~A1)*(~A3)*A6) , 
NAME: SLICE_X13Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A2*(~A6))+(A1*A5*A4*(~A2)*A6*(~A3))+(A1*A5*A4*(~A2)*(~A6)*A3)+(A1*A5*(~A4)*A2*A6*(~A3))+(A1*A5*(~A4)*A2*(~A6)*A3)+(A1*(~A5)*A4*(~A2)*A6*(~A3))+(A1*(~A5)*A4*(~A2)*(~A6)*A3)+(A1*(~A5)*(~A4)*A2*A6*(~A3))+(A1*(~A5)*(~A4)*A2*(~A6)*A3)+(A1*(~A5)*(~A4)*(~A2)*A6)+((~A1)*A5*A4*A2*A6)+((~A1)*A5*A4*(~A2)*A6*A3)+((~A1)*A5*A4*(~A2)*(~A6)*(~A3))+((~A1)*A5*(~A4)*A2*A6*A3)+((~A1)*A5*(~A4)*A2*(~A6)*(~A3))+((~A1)*A5*(~A4)*(~A2))+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*A4*(~A2)*A6*A3)+((~A1)*(~A5)*A4*(~A2)*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*A2*A6*A3)+((~A1)*(~A5)*(~A4)*A2*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X12Y27/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A6*(~A4)*A2)+(A3*A1*(~A6)*(~A4))+(A3*(~A1)*A6*(~A4))+(A3*(~A1)*(~A6)*A4*(~A2))+((~A3)*A1*A6*(~A4)*A2)+((~A3)*A1*(~A6)*A4)+((~A3)*(~A1)*A6*A4)+((~A3)*(~A1)*(~A6)*A4*(~A2)) , 
NAME: SLICE_X12Y27/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A4*(~A5))+(A1*A6*A3*(~A4)*A5*(~A2))+(A1*A6*A3*(~A4)*(~A5)*A2)+(A1*A6*(~A3)*A4*A5*(~A2))+(A1*A6*(~A3)*A4*(~A5)*A2)+(A1*(~A6)*A3*(~A4)*A5*(~A2))+(A1*(~A6)*A3*(~A4)*(~A5)*A2)+(A1*(~A6)*(~A3)*A4*A5*(~A2))+(A1*(~A6)*(~A3)*A4*(~A5)*A2)+(A1*(~A6)*(~A3)*(~A4)*A5)+((~A1)*A6*A3*A4*A5)+((~A1)*A6*A3*(~A4)*A5*A2)+((~A1)*A6*A3*(~A4)*(~A5)*(~A2))+((~A1)*A6*(~A3)*A4*A5*A2)+((~A1)*A6*(~A3)*A4*(~A5)*(~A2))+((~A1)*A6*(~A3)*(~A4))+((~A1)*(~A6)*A3*A4)+((~A1)*(~A6)*A3*(~A4)*A5*A2)+((~A1)*(~A6)*A3*(~A4)*(~A5)*(~A2))+((~A1)*(~A6)*(~A3)*A4*A5*A2)+((~A1)*(~A6)*(~A3)*A4*(~A5)*(~A2))+((~A1)*(~A6)*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X13Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A1*A6*A3)+(A2*A5*A1*(~A6)*A4*A3)+(A2*A5*A1*(~A6)*(~A4))+(A2*A5*(~A1)*A6*A4)+(A2*A5*(~A1)*A6*(~A4)*(~A3))+(A2*A5*(~A1)*(~A6)*(~A3))+(A2*(~A5)*(~A1)*A6*A4*(~A3))+(A2*(~A5)*(~A1)*(~A6)*(~A4)*A3)+((~A2)*A5*A1*A6*A3)+((~A2)*A5*A1*(~A6)*A4*A3)+((~A2)*A5*A1*(~A6)*(~A4))+((~A2)*A5*(~A1)*A6*A4)+((~A2)*A5*(~A1)*A6*(~A4)*(~A3))+((~A2)*A5*(~A1)*(~A6)*(~A3))+((~A2)*(~A5)*A1*A6*A4*(~A3))+((~A2)*(~A5)*A1*(~A6)*(~A4)*A3) , 
NAME: SLICE_X13Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A6))+(A5*A1*(~A2)*A6*(~A4))+(A5*A1*(~A2)*(~A6)*A4)+(A5*(~A1)*A2*A6*(~A4))+(A5*(~A1)*A2*(~A6)*A4)+((~A5)*A1*(~A2)*A6*(~A4))+((~A5)*A1*(~A2)*(~A6)*A4)+((~A5)*(~A1)*A2*A6*(~A4))+((~A5)*(~A1)*A2*(~A6)*A4)+((~A5)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X13Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5)+(A6*A1*A4*(~A5)*A2)+(A6*A1*(~A4)*A3*A5)+(A6*A1*(~A4)*A3*(~A5)*A2)+(A6*A1*(~A4)*(~A3))+(A6*(~A1)*A4*A3)+(A6*(~A1)*A4*(~A3)*A5*A2)+(A6*(~A1)*A4*(~A3)*(~A5))+(A6*(~A1)*(~A4)*A5*A2)+(A6*(~A1)*(~A4)*(~A5))+((~A6)*A1*A4*A5*A2)+((~A6)*A1*(~A4)*A3*A5*A2)+((~A6)*A1*(~A4)*(~A3)*A2)+((~A6)*(~A1)*A4*A3*A2)+((~A6)*(~A1)*A4*(~A3)*(~A5)*A2)+((~A6)*(~A1)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X12Y27/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A2)+(A4*A6*(~A3)*A5*A2)+(A4*A6*(~A3)*(~A5)*A1*A2)+(A4*A6*(~A3)*(~A5)*(~A1))+(A4*(~A6)*A3*A5*A1)+(A4*(~A6)*A3*A5*(~A1)*A2)+(A4*(~A6)*A3*(~A5))+(A4*(~A6)*(~A3)*A5)+(A4*(~A6)*(~A3)*(~A5)*A2)+((~A4)*A6*A3*A5*A2)+((~A4)*A6*A3*(~A5))+((~A4)*A6*(~A3)*A5)+((~A4)*A6*(~A3)*(~A5)*A1*A2)+((~A4)*A6*(~A3)*(~A5)*(~A1))+((~A4)*(~A6)*A3*A5*A1)+((~A4)*(~A6)*A3*A5*(~A1)*A2)+((~A4)*(~A6)*A3*(~A5)*A2)+((~A4)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X12Y27/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6*(~A2))+(A5*A1*(~A6)*A2*(~A4))+(A5*A1*(~A6)*(~A2)*A4)+(A5*(~A1)*A6*A2*(~A4))+(A5*(~A1)*A6*(~A2)*A4)+((~A5)*A1*(~A6)*A2*(~A4))+((~A5)*A1*(~A6)*(~A2)*A4)+((~A5)*(~A1)*A6*A2*(~A4))+((~A5)*(~A1)*A6*(~A2)*A4)+((~A5)*(~A1)*(~A6)*A2) , 
NAME: SLICE_X13Y27/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y27/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*(~A2))+(A1*A3*(~A4)*A2*(~A5))+(A1*A3*(~A4)*(~A2)*A5)+(A1*(~A3)*A4*A2*(~A5))+(A1*(~A3)*A4*(~A2)*A5)+((~A1)*A3*(~A4)*A2*(~A5))+((~A1)*A3*(~A4)*(~A2)*A5)+((~A1)*(~A3)*A4*A2*(~A5))+((~A1)*(~A3)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A4)*A2)) , 
NAME: SLICE_X13Y27/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y26/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A1*(~A3))+(A2*(~A5)*A1*(~A3))+(A2*(~A5)*(~A1)*A3)+((~A2)*A5*A1*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X16Y26/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A4)*(~A5))+(A2*(~A1)*A4*(~A5))+(A2*(~A1)*(~A4))+((~A2)*A1*(~A4)*A5)+((~A2)*(~A1)*A4*A5)) , 
NAME: SLICE_X19Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y27/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A4))+(A1*(~A3)) , 
NAME: SLICE_X20Y27/B5LUT, 
TYPE: LUT5, 

SLICE_X13Y27/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A2*A3*A4)+((~A5)*(~A2)) , 
NAME: SLICE_X13Y27/C5LUT, 
TYPE: LUT5, 

SLICE_X15Y26/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A3*(~A4))+(A1*(~A2)*A3*(~A4))+(A1*(~A2)*(~A3)*A4)+((~A1)*A2*A3*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X15Y26/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y27/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*A4*(~A1)*(~A3))+(A5*A2*(~A4)*A1*(~A3))+(A5*(~A2)*A4*A1)+(A5*(~A2)*A4*(~A1)*A3)+(A5*(~A2)*(~A4)*A1*A3)+((~A5)*A2*A4*(~A1)*(~A3))+((~A5)*A2*(~A4)*A1*(~A3))+((~A5)*A2*(~A4)*(~A1))+((~A5)*(~A2)*A4*(~A1)*A3)+((~A5)*(~A2)*(~A4)*A1*A3) , 
NAME: SLICE_X19Y27/B5LUT, 
TYPE: LUT5, 

SLICE_X22Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A1)+(A6*A2*A5*(~A1)*A4)+(A6*A2*(~A5)*A1*A4)+(A6*A2*(~A5)*(~A1)*(~A4))+(A6*(~A2)*A5*A1*A4)+(A6*(~A2)*(~A5))+((~A6)*A2*A5*(~A1)*(~A4))+((~A6)*A2*(~A5)*A1*(~A4))+((~A6)*A2*(~A5)*(~A1)*A4)+((~A6)*(~A2)*A5*A1*(~A4))+((~A6)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X22Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*(~A3))+(A2*A4*(~A5)*A1*(~A3))+(A2*A4*(~A5)*(~A1)*A3)+(A2*(~A4)*A5*A3)+(A2*(~A4)*(~A5)*(~A3))+((~A2)*A4*A5*A3)+((~A2)*A4*(~A5)*A1*(~A3))+((~A2)*A4*(~A5)*(~A1)*A3)+((~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X22Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y30/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*(~A1))+(A4*(~A5)) , 
NAME: SLICE_X20Y30/A5LUT, 
TYPE: LUT5, 

SLICE_X22Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A1)*(~A3))+(A6*(~A5)*A2*A4*(~A1)*(~A3))+(A6*(~A5)*A2*(~A4)*A1*(~A3))+(A6*(~A5)*A2*(~A4)*(~A1))+(A6*(~A5)*(~A2)*A4*A1*(~A3))+(A6*(~A5)*(~A2)*A4*(~A1))+(A6*(~A5)*(~A2)*(~A4)*(~A1)*(~A3))+((~A6)*A5*A2*A4*(~A1)*(~A3))+((~A6)*A5*A2*(~A4)*A1*(~A3))+((~A6)*A5*A2*(~A4)*(~A1))+((~A6)*A5*(~A2)*A4*A1*(~A3))+((~A6)*A5*(~A2)*A4*(~A1))+((~A6)*A5*(~A2)*(~A4)*(~A1)*(~A3))+((~A6)*(~A5)*A2*A1*(~A3))+((~A6)*(~A5)*A2*(~A1))+((~A6)*(~A5)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X22Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X22Y28/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A4*A2)+(A1*A5*(~A4)*(~A2))+(A1*(~A5))+((~A1)*A5*A4*A2)+((~A1)*A5*(~A4)*(~A2))+((~A1)*(~A5)*(~A4)) , 
NAME: SLICE_X22Y28/C5LUT, 
TYPE: LUT5, 

SLICE_X23Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*A4*(~A6)*A2*A5)+(A3*A4*(~A6)*(~A2))+(A3*(~A4)*A6*A2*A5)+(A3*(~A4)*A6*(~A2)*(~A5))+(A3*(~A4)*(~A6)*A2*(~A5))+(A3*(~A4)*(~A6)*(~A2))+((~A3)*A4*A6*A2)+((~A3)*A4*A6*(~A2)*A5)+((~A3)*A4*(~A6)*A2*A5)+((~A3)*A4*(~A6)*(~A2)*(~A5))+((~A3)*(~A4)*A6*A2)+((~A3)*(~A4)*A6*(~A2)*(~A5))+((~A3)*(~A4)*(~A6)*(~A5)) , 
NAME: SLICE_X23Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y27/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4*A2*(~A6))+(A1*A5*A4*(~A2)*A6*(~A3))+(A1*A5*A4*(~A2)*(~A6)*A3)+(A1*A5*(~A4)*A2*A6*(~A3))+(A1*A5*(~A4)*A2*(~A6)*A3)+(A1*(~A5)*A4*(~A2)*A6*(~A3))+(A1*(~A5)*A4*(~A2)*(~A6)*A3)+(A1*(~A5)*(~A4)*A2*A6*(~A3))+(A1*(~A5)*(~A4)*A2*(~A6)*A3)+(A1*(~A5)*(~A4)*(~A2)*A6)+((~A1)*A5*A4*A2*A6)+((~A1)*A5*A4*(~A2)*A6*A3)+((~A1)*A5*A4*(~A2)*(~A6)*(~A3))+((~A1)*A5*(~A4)*A2*A6*A3)+((~A1)*A5*(~A4)*A2*(~A6)*(~A3))+((~A1)*A5*(~A4)*(~A2))+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*A4*(~A2)*A6*A3)+((~A1)*(~A5)*A4*(~A2)*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*A2*A6*A3)+((~A1)*(~A5)*(~A4)*A2*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*(~A2)*(~A6)) , 
NAME: SLICE_X20Y27/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y27/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5*A6)+(A2*A4*(~A5)*(~A6))+(A2*(~A4)*A3*A6)+(A2*(~A4)*(~A3)*(~A6))+((~A2)*A4*A5*(~A6))+((~A2)*A4*(~A5)*A6)+((~A2)*(~A4)*A6) , 
NAME: SLICE_X20Y27/D6LUT, 
TYPE: LUT6, 

SLICE_X23Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*(~A5)*A6)+(A3*A2*(~A1)*A5*A6)+(A3*A2*(~A1)*(~A5))+(A3*(~A2)*A4*(~A5)*A6)+(A3*(~A2)*(~A4)*A5*A6)+(A3*(~A2)*(~A4)*(~A5))+((~A3)*A2*A1*A5*A6)+((~A3)*A2*A1*(~A5))+((~A3)*A2*(~A1)*(~A5)*A6)+((~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X23Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y27/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A4*A1)+(A2*A3*(~A4)*A1*A5)+(A2*A3*(~A4)*(~A1)*(~A5))+(A2*(~A3)*A4*A1*A5)+(A2*(~A3)*A4*(~A1)*(~A5))+(A2*(~A3)*(~A4))+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A1*A5)+((~A2)*A3*(~A4)*(~A1)*(~A5))+((~A2)*(~A3)*A4*A1*A5)+((~A2)*(~A3)*A4*(~A1)*(~A5))+((~A2)*(~A3)*(~A4)*(~A1))) , 
NAME: SLICE_X20Y27/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*(~A2))+(A6*A1*(~A3)*A2*(~A5))+(A6*A1*(~A3)*(~A2)*A5)+(A6*(~A1)*A3*A2*(~A5))+(A6*(~A1)*A3*(~A2)*A5)+((~A6)*A1*(~A3)*A2*(~A5))+((~A6)*A1*(~A3)*(~A2)*A5)+((~A6)*(~A1)*A3*A2*(~A5))+((~A6)*(~A1)*A3*(~A2)*A5)+((~A6)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X23Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y28/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A1*(~A4))+(A3*A6*A5*(~A1)*A4)+(A3*A6*(~A5)*A1*A4)+(A3*A6*(~A5)*(~A1)*(~A4))+(A3*(~A6)*A5*A1*A4)+(A3*(~A6)*A5*(~A1)*(~A4))+(A3*(~A6)*(~A5)*A1*(~A4))+(A3*(~A6)*(~A5)*(~A1)*A4)+((~A3)*A1*(~A4))+((~A3)*(~A1)*A4) , 
NAME: SLICE_X21Y28/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4*(~A6))+(A5*A3*(~A4)*A6*(~A2))+(A5*A3*(~A4)*(~A6)*A2)+(A5*(~A3)*A4*A6*(~A2))+(A5*(~A3)*A4*(~A6)*A2)+((~A5)*A3*(~A4)*A6*(~A2))+((~A5)*A3*(~A4)*(~A6)*A2)+((~A5)*(~A3)*A4*A6*(~A2))+((~A5)*(~A3)*A4*(~A6)*A2)+((~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X19Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y28/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*A4*A5*(~A3))+(A1*A2*(~A4)*A5*A3)+(A1*(~A2)*A4*A5*(~A3))+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5*A3)+((~A1)*A2*A4*A5*A3)+((~A1)*A2*A4*(~A5))+((~A1)*A2*(~A4)*A5*(~A3))+((~A1)*A2*(~A4)*(~A5))+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*(~A4)*A5*(~A3))+((~A1)*(~A2)*(~A4)*(~A5))) , 
NAME: SLICE_X21Y28/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y29/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*A5*A3*(~A6))+(A1*A2*A4*A5*(~A3)*A6)+(A1*A2*A4*(~A5)*(~A6))+(A1*A2*(~A4)*A5*A6)+(A1*A2*(~A4)*(~A5)*A3*(~A6))+(A1*A2*(~A4)*(~A5)*(~A3)*A6)+(A1*(~A2)*A4*A5*(~A6))+(A1*(~A2)*A4*(~A5)*A3*A6)+(A1*(~A2)*A4*(~A5)*(~A3)*(~A6))+(A1*(~A2)*(~A4)*A5*A3*(~A6))+(A1*(~A2)*(~A4)*A5*(~A3)*A6)+(A1*(~A2)*(~A4)*(~A5)*(~A6))+((~A1)*A2*A4*A5*(~A6))+((~A1)*A2*A4*(~A5)*A3*A6)+((~A1)*A2*A4*(~A5)*(~A3)*(~A6))+((~A1)*A2*(~A4)*A5*A3*(~A6))+((~A1)*A2*(~A4)*A5*(~A3)*A6)+((~A1)*A2*(~A4)*(~A5)*(~A6))+((~A1)*(~A2)*A4*A5*A3*A6)+((~A1)*(~A2)*A4*A5*(~A3)*(~A6))+((~A1)*(~A2)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A4)*A5*(~A6))+((~A1)*(~A2)*(~A4)*(~A5)*A3*A6)+((~A1)*(~A2)*(~A4)*(~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X21Y29/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y28/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A6)+(A3*A1*A2*(~A6)*A4)+(A3*A1*(~A2)*A6*A4)+(A3*A1*(~A2)*(~A6))+(A3*(~A1)*A2*(~A6)*(~A4))+(A3*(~A1)*(~A2)*A6*(~A4))+(A3*(~A1)*(~A2)*(~A6))+((~A3)*A1*A2*A6)+((~A3)*A1*A2*(~A6)*A4)+((~A3)*A1*(~A2)*A6*A4)+((~A3)*(~A1)*A2*A6)+((~A3)*(~A1)*A2*(~A6)*(~A4))+((~A3)*(~A1)*(~A2)*A6*(~A4))+((~A3)*(~A1)*(~A2)*(~A6)) , 
NAME: SLICE_X21Y28/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y28/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*(~A5)*A4*A2)+(A3*(~A5)*(~A4))+((~A3)*A5*(~A4))+((~A3)*(~A5)*A4*A2)+((~A3)*(~A5)*(~A4)) , 
NAME: SLICE_X21Y28/B5LUT, 
TYPE: LUT5, 

SLICE_X21Y28/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5)+(A1*A4*(~A5)*A2)+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5)*(~A2))+((~A1)*A4*A5)+((~A1)*A4*(~A5)*(~A2))+((~A1)*(~A4)*(~A2))) , 
NAME: SLICE_X21Y28/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y31/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*(~A4))+(A2*(~A5)) , 
NAME: SLICE_X16Y31/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y29/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A3)+(A4*A2*(~A6)*A5*A3)+(A4*A2*(~A6)*(~A5)*A1*A3)+(A4*A2*(~A6)*(~A5)*(~A1)*(~A3))+(A4*(~A2)*A6*A5*A1*(~A3))+(A4*(~A2)*A6*A5*(~A1)*A3)+(A4*(~A2)*A6*(~A5)*(~A3))+(A4*(~A2)*(~A6)*A5*(~A3))+(A4*(~A2)*(~A6)*(~A5)*A3)+((~A4)*A2*A6*A5*A3)+((~A4)*A2*A6*(~A5)*(~A3))+((~A4)*A2*(~A6)*A5*(~A3))+((~A4)*A2*(~A6)*(~A5)*A1*A3)+((~A4)*A2*(~A6)*(~A5)*(~A1)*(~A3))+((~A4)*(~A2)*A6*A5*A1*(~A3))+((~A4)*(~A2)*A6*A5*(~A1)*A3)+((~A4)*(~A2)*A6*(~A5)*A3)+((~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X21Y29/C6LUT, 
TYPE: LUT6, 

SLICE_X22Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*(~A6)*(~A3))+(A2*A4*(~A1)*A6)+(A2*(~A4)*A1*A6)+(A2*(~A4)*A1*(~A6)*(~A3))+((~A2)*A4*A1*A6)+((~A2)*A4*A1*(~A6)*A3)+((~A2)*A4*(~A1)*(~A6))+((~A2)*(~A4)*A1*(~A6)*A3)+((~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X22Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y28/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5*(~A2)*A1)+(A3*A4*(~A5)*(~A2))+(A3*(~A4)*A5*(~A2))+(A3*(~A4)*(~A5)*A2*(~A1))+((~A3)*A4*A5*(~A2)*A1)+((~A3)*A4*(~A5)*A2)+((~A3)*(~A4)*A5*A2)+((~A3)*(~A4)*(~A5)*A2*(~A1)) , 
NAME: SLICE_X21Y28/C5LUT, 
TYPE: LUT5, 

SLICE_X21Y29/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A4*A3*A6)+(A1*A2*A5*(~A4)*A6)+(A1*A2*(~A5)*(~A4)*A3*A6)+(A1*(~A2)*A5*A4*A6)+(A1*(~A2)*A5*(~A4)*A3)+(A1*(~A2)*A5*(~A4)*(~A3)*A6)+(A1*(~A2)*(~A5)*A4*A3*A6)+(A1*(~A2)*(~A5)*(~A4)*A6)+((~A1)*A2*A5*A4*A6)+((~A1)*A2*A5*(~A4)*A3)+((~A1)*A2*A5*(~A4)*(~A3)*A6)+((~A1)*A2*(~A5)*A4*A3*A6)+((~A1)*A2*(~A5)*(~A4)*A6)+((~A1)*(~A2)*A5*A4*A3)+((~A1)*(~A2)*A5*A4*(~A3)*A6)+((~A1)*(~A2)*A5*(~A4))+((~A1)*(~A2)*(~A5)*A4*A6)+((~A1)*(~A2)*(~A5)*(~A4)*A3)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X21Y29/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*A4*(~A1)*A5*(~A6))+(A3*A4*(~A1)*(~A5)*A6)+(A3*(~A4)*A1*A5*(~A6))+(A3*(~A4)*A1*(~A5)*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A4*A1*(~A6))+((~A3)*A4*(~A1)*A5*A6)+((~A3)*A4*(~A1)*(~A5)*(~A6))+((~A3)*(~A4)*A1*A5*A6)+((~A3)*(~A4)*A1*(~A5)*(~A6))+((~A3)*(~A4)*(~A1)*(~A6)) , 
NAME: SLICE_X22Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A2*A4*(~A1))+(A6*A3*A5*A2*(~A4)*A1)+(A6*A3*A5*(~A2)*(~A1))+(A6*A3*(~A5)*A2*A4*(~A1))+(A6*A3*(~A5)*A2*(~A4)*A1)+(A6*A3*(~A5)*(~A2)*A4*A1)+(A6*A3*(~A5)*(~A2)*(~A4)*(~A1))+(A6*(~A3)*A5*A2*A4*A1)+(A6*(~A3)*A5*A2*(~A4)*(~A1))+(A6*(~A3)*A5*(~A2)*(~A1))+(A6*(~A3)*(~A5)*A4*A1)+(A6*(~A3)*(~A5)*(~A4)*(~A1))+((~A6)*A3*A5*A2*A4*A1)+((~A6)*A3*A5*A2*(~A4)*(~A1))+((~A6)*A3*A5*(~A2)*A1)+((~A6)*A3*(~A5)*A2*A4*A1)+((~A6)*A3*(~A5)*A2*(~A4)*(~A1))+((~A6)*A3*(~A5)*(~A2)*A4*(~A1))+((~A6)*A3*(~A5)*(~A2)*(~A4)*A1)+((~A6)*(~A3)*A5*A2*A4*(~A1))+((~A6)*(~A3)*A5*A2*(~A4)*A1)+((~A6)*(~A3)*A5*(~A2)*A1)+((~A6)*(~A3)*(~A5)*A4*(~A1))+((~A6)*(~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X20Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A6)+(A2*A4*A1*(~A6)*A5)+(A2*A4*A1*(~A6)*(~A5)*(~A3))+(A2*A4*(~A1)*A6*(~A3))+(A2*A4*(~A1)*(~A6))+(A2*(~A4)*A1*A6*(~A3))+(A2*(~A4)*A1*(~A6)*A5)+(A2*(~A4)*A1*(~A6)*(~A5)*(~A3))+(A2*(~A4)*(~A1))+((~A2)*A4*A1*A6*(~A3))+((~A2)*A4*A1*(~A6)*A5*(~A3))+((~A2)*A4*(~A1)*(~A6)*(~A3))+((~A2)*(~A4)*A1*(~A6)*A5*(~A3))+((~A2)*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X22Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5*A2)+(A3*A4*A1*(~A5)*A6*A2)+(A3*A4*A1*(~A5)*(~A6)*(~A2))+(A3*A4*(~A1)*A5*A6*A2)+(A3*A4*(~A1)*A5*(~A6)*(~A2))+(A3*A4*(~A1)*(~A5)*A2)+(A3*(~A4)*A1*A5*(~A2))+(A3*(~A4)*A1*(~A5)*A6*(~A2))+(A3*(~A4)*A1*(~A5)*(~A6)*A2)+(A3*(~A4)*(~A1)*A5*A6*(~A2))+(A3*(~A4)*(~A1)*A5*(~A6)*A2)+(A3*(~A4)*(~A1)*(~A5)*A2)+((~A3)*A4*A1*A5*A2)+((~A3)*A4*A1*(~A5)*A6*A2)+((~A3)*A4*A1*(~A5)*(~A6)*(~A2))+((~A3)*A4*(~A1)*A5*A6*A2)+((~A3)*A4*(~A1)*A5*(~A6)*(~A2))+((~A3)*A4*(~A1)*(~A5)*(~A2))+((~A3)*(~A4)*A1*A5*A2)+((~A3)*(~A4)*A1*(~A5)*A6*(~A2))+((~A3)*(~A4)*A1*(~A5)*(~A6)*A2)+((~A3)*(~A4)*(~A1)*A5*A6*(~A2))+((~A3)*(~A4)*(~A1)*A5*(~A6)*A2)+((~A3)*(~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X20Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y30/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A1*A3)+(A4*A5*A1*(~A3)*A6)+(A4*A5*(~A1)*A3*A6)+(A4*A5*(~A1)*(~A3))+(A4*(~A5)*A1*(~A3)*(~A6))+(A4*(~A5)*(~A1)*A3*(~A6))+(A4*(~A5)*(~A1)*(~A3))+((~A4)*A5*A1*A3)+((~A4)*A5*A1*(~A3)*A6)+((~A4)*A5*(~A1)*A3*A6)+((~A4)*(~A5)*A1*A3)+((~A4)*(~A5)*A1*(~A3)*(~A6))+((~A4)*(~A5)*(~A1)*A3*(~A6))+((~A4)*(~A5)*(~A1)*(~A3)) , 
NAME: SLICE_X23Y30/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*(~A6))+(A2*A3*(~A4)*A6*(~A1))+(A2*A3*(~A4)*(~A6)*A1)+(A2*(~A3)*A4*A6*(~A1))+(A2*(~A3)*A4*(~A6)*A1)+((~A2)*A3*(~A4)*A6*(~A1))+((~A2)*A3*(~A4)*(~A6)*A1)+((~A2)*(~A3)*A4*A6*(~A1))+((~A2)*(~A3)*A4*(~A6)*A1)+((~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X23Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y30/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*(~A6))+(A3*A1*A2*(~A4)*A5)+(A3*A1*A2*(~A4)*(~A5)*(~A6))+(A3*A1*(~A2)*A4*A5)+(A3*A1*(~A2)*A4*(~A5)*(~A6))+(A3*A1*(~A2)*(~A4)*(~A6))+(A3*(~A1)*A2*A4*(~A6))+(A3*(~A1)*A2*(~A4)*(~A5)*(~A6))+(A3*(~A1)*(~A2)*A4*(~A5)*(~A6))+(A3*(~A1)*(~A2)*(~A4)*(~A6))+((~A3)*A1*A2*(~A4)*A5*(~A6))+((~A3)*A1*A2*(~A4)*(~A5))+((~A3)*A1*(~A2)*A4*A5*(~A6))+((~A3)*A1*(~A2)*A4*(~A5))+((~A3)*A1*(~A2)*(~A4))+((~A3)*(~A1)*A2*(~A4)*A5*(~A6))+((~A3)*(~A1)*(~A2)*A4*A5*(~A6)) , 
NAME: SLICE_X22Y30/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5*A3*A1)+(A6*A2*A5*(~A3)*A4*(~A1))+(A6*A2*A5*(~A3)*(~A4)*A1)+(A6*A2*(~A5)*A3*A4*(~A1))+(A6*A2*(~A5)*A3*(~A4)*A1)+(A6*A2*(~A5)*(~A3)*(~A1))+(A6*(~A2)*A5*A3*A4*(~A1))+(A6*(~A2)*A5*A3*(~A4)*A1)+(A6*(~A2)*A5*(~A3)*(~A1))+(A6*(~A2)*(~A5)*A3*(~A1))+(A6*(~A2)*(~A5)*(~A3)*A4*A1)+(A6*(~A2)*(~A5)*(~A3)*(~A4)*(~A1))+((~A6)*A2*A5*A3*A4*(~A1))+((~A6)*A2*A5*A3*(~A4)*A1)+((~A6)*A2*A5*(~A3)*(~A1))+((~A6)*A2*(~A5)*A3*(~A1))+((~A6)*A2*(~A5)*(~A3)*A4*A1)+((~A6)*A2*(~A5)*(~A3)*(~A4)*(~A1))+((~A6)*(~A2)*A5*A3*(~A1))+((~A6)*(~A2)*A5*(~A3)*A4*A1)+((~A6)*(~A2)*A5*(~A3)*(~A4)*(~A1))+((~A6)*(~A2)*(~A5)*A3*A4*A1)+((~A6)*(~A2)*(~A5)*A3*(~A4)*(~A1))+((~A6)*(~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X21Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2*(~A5)*A4)+(A1*A6*(~A2)*(~A5))+(A1*(~A6)*A2*(~A5))+(A1*(~A6)*(~A2)*A5*(~A4))+((~A1)*A6*A2*(~A5)*A4)+((~A1)*A6*(~A2)*A5)+((~A1)*(~A6)*A2*A5)+((~A1)*(~A6)*(~A2)*A5*(~A4)) , 
NAME: SLICE_X20Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y30/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2*(~A1))+(A4*(~A5)*A2*(~A1))+(A4*(~A5)*(~A2)*A1)+((~A4)*A5*A2*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X21Y30/B5LUT, 
TYPE: LUT5, 

SLICE_X21Y30/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*(~A5)*A4)+(A6*A3*(~A1)*(~A5))+(A6*(~A3)*A1*(~A5))+(A6*(~A3)*(~A1)*A5*(~A4))+((~A6)*A3*A1*(~A5)*A4)+((~A6)*A3*(~A1)*A5)+((~A6)*(~A3)*A1*A5)+((~A6)*(~A3)*(~A1)*A5*(~A4)) , 
NAME: SLICE_X21Y30/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y30/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*(~A2)*A5)+(A1*A6*(~A4)*(~A2))+(A1*(~A6)*A4*(~A2))+(A1*(~A6)*(~A4)*A2*(~A5))+((~A1)*A6*A4*(~A2)*A5)+((~A1)*A6*(~A4)*A2)+((~A1)*(~A6)*A4*A2)+((~A1)*(~A6)*(~A4)*A2*(~A5)) , 
NAME: SLICE_X19Y30/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y31/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A3)+(A1*A2*(~A3)*A4)+(A1*(~A2)*A3*A4)+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A2*A3)+((~A1)*A2*(~A3)*(~A4))+((~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X21Y31/D5LUT, 
TYPE: LUT5, 

SLICE_X23Y31/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A5*A4)+(A2*A1*A3*(~A5)*A6*A4)+(A2*A1*A3*(~A5)*(~A6)*(~A4))+(A2*A1*(~A3)*A5*A6*A4)+(A2*A1*(~A3)*A5*(~A6)*(~A4))+(A2*A1*(~A3)*(~A5)*A4)+(A2*(~A1)*A3*A5*(~A4))+(A2*(~A1)*A3*(~A5)*A6*(~A4))+(A2*(~A1)*A3*(~A5)*(~A6)*A4)+(A2*(~A1)*(~A3)*A5*A6*(~A4))+(A2*(~A1)*(~A3)*A5*(~A6)*A4)+(A2*(~A1)*(~A3)*(~A5)*A4)+((~A2)*A1*A3*A5*A4)+((~A2)*A1*A3*(~A5)*A6*A4)+((~A2)*A1*A3*(~A5)*(~A6)*(~A4))+((~A2)*A1*(~A3)*A5*A6*A4)+((~A2)*A1*(~A3)*A5*(~A6)*(~A4))+((~A2)*A1*(~A3)*(~A5)*(~A4))+((~A2)*(~A1)*A3*A5*A4)+((~A2)*(~A1)*A3*(~A5)*A6*(~A4))+((~A2)*(~A1)*A3*(~A5)*(~A6)*A4)+((~A2)*(~A1)*(~A3)*A5*A6*(~A4))+((~A2)*(~A1)*(~A3)*A5*(~A6)*A4)+((~A2)*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X23Y31/A6LUT, 
TYPE: LUT6, 

SLICE_X23Y31/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A3*A5*A2)+(A6*A1*A3*(~A5)*(~A2))+(A6*A1*(~A3)*A5*A4*A2)+(A6*A1*(~A3)*A5*(~A4)*(~A2))+(A6*A1*(~A3)*(~A5)*A2)+(A6*(~A1)*A3*A5*(~A2))+(A6*(~A1)*A3*(~A5)*A2)+(A6*(~A1)*(~A3)*A5*A4*A2)+(A6*(~A1)*(~A3)*A5*(~A4)*(~A2))+(A6*(~A1)*(~A3)*(~A5)*A2)+((~A6)*A1*A3*A5*(~A2))+((~A6)*A1*A3*(~A5)*A2)+((~A6)*A1*(~A3)*A5*A4*(~A2))+((~A6)*A1*(~A3)*A5*(~A4)*A2)+((~A6)*A1*(~A3)*(~A5)*(~A2))+((~A6)*(~A1)*A3*A5*A2)+((~A6)*(~A1)*A3*(~A5)*(~A2))+((~A6)*(~A1)*(~A3)*A5*A4*(~A2))+((~A6)*(~A1)*(~A3)*A5*(~A4)*A2)+((~A6)*(~A1)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X23Y31/B6LUT, 
TYPE: LUT6, 

SLICE_X23Y31/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1*A4*A3)+(A6*A5*A1*(~A4)*A2*A3)+(A6*A5*A1*(~A4)*(~A2)*(~A3))+(A6*A5*(~A1)*A4*A2*A3)+(A6*A5*(~A1)*A4*(~A2)*(~A3))+(A6*A5*(~A1)*(~A4)*A3)+(A6*(~A5)*A1*A4*(~A3))+(A6*(~A5)*A1*(~A4)*A2*(~A3))+(A6*(~A5)*A1*(~A4)*(~A2)*A3)+(A6*(~A5)*(~A1)*A4*A2*(~A3))+(A6*(~A5)*(~A1)*A4*(~A2)*A3)+(A6*(~A5)*(~A1)*(~A4)*A3)+((~A6)*A5*A1*A4*A3)+((~A6)*A5*A1*(~A4)*A2*A3)+((~A6)*A5*A1*(~A4)*(~A2)*(~A3))+((~A6)*A5*(~A1)*A4*A2*A3)+((~A6)*A5*(~A1)*A4*(~A2)*(~A3))+((~A6)*A5*(~A1)*(~A4)*(~A3))+((~A6)*(~A5)*A1*A4*A3)+((~A6)*(~A5)*A1*(~A4)*A2*(~A3))+((~A6)*(~A5)*A1*(~A4)*(~A2)*A3)+((~A6)*(~A5)*(~A1)*A4*A2*(~A3))+((~A6)*(~A5)*(~A1)*A4*(~A2)*A3)+((~A6)*(~A5)*(~A1)*(~A4)*A3) , 
NAME: SLICE_X23Y31/C6LUT, 
TYPE: LUT6, 

SLICE_X19Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3)+(A2*A6*(~A1)*A4*A3)+(A2*A6*(~A1)*(~A4))+(A2*(~A6)*A3)+((~A2)*A6*(~A4)*A3)+((~A2)*(~A6)*A3) , 
NAME: SLICE_X19Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+(A3*(~A2)*(~A5)*A1)+(A3*(~A2)*(~A5)*(~A1)*(~A4))+((~A3))) , 
NAME: SLICE_X21Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A6*A3)+(A4*A5*(~A2)*A6*A1*A3)+(A4*A5*(~A2)*A6*(~A1))+(A4*A5*(~A2)*(~A6)*A3)+(A4*(~A5)*A3)+((~A4)*A3) , 
NAME: SLICE_X20Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5*A2)+((~A1)*A5*(~A2)*A4*A3)+((~A1)*A5*(~A2)*A4*(~A3)*(~A6))+((~A1)*A5*(~A2)*(~A4))+((~A1)*(~A5)) , 
NAME: SLICE_X21Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*A5)+(A3*A4*(~A2)*(~A5))+(A3*(~A4)*A2*(~A5))+(A3*(~A4)*(~A2)*A5)) , 
NAME: SLICE_X14Y23/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4))) , 
NAME: SLICE_X14Y23/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X21Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*(~A4)*A1)+(A5*(~A3)*A4*A1)+((~A5)*A3*A4*A1)+((~A5)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X21Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X14Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X14Y22/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X18Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)) , 
NAME: SLICE_X18Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y23/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X14Y23/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X17Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X17Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2))) , 
NAME: SLICE_X13Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X12Y22/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))) , 
NAME: SLICE_X14Y22/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X12Y24/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A3)+(A1*A2*A6*A4*(~A3)*A5)+(A1*A2*A6*(~A4)*A3*A5)+(A1*A2*(~A6)*A4*(~A3)*(~A5))+(A1*A2*(~A6)*(~A4)*A3*(~A5))+(A1*A2*(~A6)*(~A4)*(~A3))+(A1*(~A2)*A6*A4*(~A3)*(~A5))+(A1*(~A2)*A6*(~A4)*A3*(~A5))+(A1*(~A2)*A6*(~A4)*(~A3))+(A1*(~A2)*(~A6)*A4*A3)+(A1*(~A2)*(~A6)*A4*(~A3)*A5)+(A1*(~A2)*(~A6)*(~A4)*A3*A5) , 
NAME: SLICE_X14Y24/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2) , 
NAME: SLICE_X14Y22/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4*(~A3))+(A5*A1*(~A4)*A3)+(A5*(~A1)*A4*A3)+(A5*(~A1)*(~A4)*(~A3)) , 
NAME: SLICE_X13Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A6*A1*A2)+(A5*A4*A3*A6*(~A1)*(~A2))+(A5*A4*A3*(~A6)*A1*(~A2))+(A5*A4*A3*(~A6)*(~A1)*A2)+(A5*A4*(~A3)*A1*(~A2))+(A5*A4*(~A3)*(~A1)*A2)+(A5*(~A4)*A3*A1*A2)+(A5*(~A4)*A3*(~A1)*(~A2))+(A5*(~A4)*(~A3)*A6*A1*A2)+(A5*(~A4)*(~A3)*A6*(~A1)*(~A2))+(A5*(~A4)*(~A3)*(~A6)*A1*(~A2))+(A5*(~A4)*(~A3)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X12Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A5)) , 
NAME: SLICE_X12Y22/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1*A2*A4*A3)+(A5*A6*A1*A2*(~A4)*(~A3))+(A5*A6*A1*(~A2)*A4*(~A3))+(A5*A6*A1*(~A2)*(~A4)*A3)+(A5*A6*(~A1)*A4*(~A3))+(A5*A6*(~A1)*(~A4)*A3)+(A5*(~A6)*A1*A4*A3)+(A5*(~A6)*A1*(~A4)*(~A3))+(A5*(~A6)*(~A1)*A2*A4*A3)+(A5*(~A6)*(~A1)*A2*(~A4)*(~A3))+(A5*(~A6)*(~A1)*(~A2)*A4*(~A3))+(A5*(~A6)*(~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X14Y22/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X24Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))) , 
NAME: SLICE_X24Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A2*A6*A4)+(A1*A3*A5*A2*(~A6)*(~A4))+(A1*A3*A5*(~A2)*A6*(~A4))+(A1*A3*A5*(~A2)*(~A6)*A4)+(A1*A3*(~A5)*A6*(~A4))+(A1*A3*(~A5)*(~A6)*A4)+(A1*(~A3)*A5*A6*A4)+(A1*(~A3)*A5*(~A6)*(~A4))+(A1*(~A3)*(~A5)*A2*A6*A4)+(A1*(~A3)*(~A5)*A2*(~A6)*(~A4))+(A1*(~A3)*(~A5)*(~A2)*A6*(~A4))+(A1*(~A3)*(~A5)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X12Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y19/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A2*(~A1))+(A4*A5*(~A2)*A1)+(A4*(~A5)*A2*A1)+(A4*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X13Y19/C5LUT, 
TYPE: LUT5, 

SLICE_X17Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)) , 
NAME: SLICE_X17Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A4*(~A5))+(A2*A3*(~A4)*A5)+(A2*(~A3)*A4*A5)+(A2*(~A3)*(~A4)*(~A5)) , 
NAME: SLICE_X17Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X18Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*A3*A4)+(A2*A6*A5*(~A3)*(~A4))+(A2*A6*(~A5)*A1*A3*A4)+(A2*A6*(~A5)*A1*(~A3)*(~A4))+(A2*A6*(~A5)*(~A1)*A3*(~A4))+(A2*A6*(~A5)*(~A1)*(~A3)*A4)+(A2*(~A6)*A5*A1*A3*A4)+(A2*(~A6)*A5*A1*(~A3)*(~A4))+(A2*(~A6)*A5*(~A1)*A3*(~A4))+(A2*(~A6)*A5*(~A1)*(~A3)*A4)+(A2*(~A6)*(~A5)*A3*(~A4))+(A2*(~A6)*(~A5)*(~A3)*A4) , 
NAME: SLICE_X18Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y20/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)) , 
NAME: SLICE_X17Y20/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1)*(~A3)*A4*(~A2)*A5)+(A6*(~A1)*(~A3)*(~A4)*A5)+((~A6)*(~A1)*(~A3)*A4*(~A2)*A5) , 
NAME: SLICE_X20Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*A5)+(A1*A2*(~A4)*(~A5))+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A5) , 
NAME: SLICE_X15Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X19Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A5*A2)) , 
NAME: SLICE_X19Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X18Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X24Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)) , 
NAME: SLICE_X24Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X24Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X17Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X24Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X24Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3) , 
NAME: SLICE_X12Y24/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4) , 
NAME: SLICE_X14Y22/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X20Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y23/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y23/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X13Y19/A5FF - 
CLASS: bel, 
NAME: SLICE_X13Y19/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X14Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X24Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X24Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y20/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y20/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y18/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y18/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X18Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X24Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X24Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X24Y21/B5FF - 
CLASS: bel, 
NAME: SLICE_X24Y21/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X24Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X24Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X14Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X22Y25/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A1)*(~A3)*A6*A2*A5) , 
NAME: SLICE_X22Y25/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X25Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X25Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X25Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X25Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X22Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X22Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X21Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X21Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X21Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X21Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X21Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y24/B5FF - 
CLASS: bel, 
NAME: SLICE_X21Y24/B5FF, 
TYPE: FF_INIT, 

SLICE_X22Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X22Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X25Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X25Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X21Y24/C5FF - 
CLASS: bel, 
NAME: SLICE_X21Y24/C5FF, 
TYPE: FF_INIT, 

SLICE_X22Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X22Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X25Y24/DFF - 
CLASS: bel, 
NAME: SLICE_X25Y24/DFF, 
TYPE: REG_INIT, 

SLICE_X25Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X25Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y24/D5FF - 
CLASS: bel, 
NAME: SLICE_X21Y24/D5FF, 
TYPE: FF_INIT, 

SLICE_X18Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*(~A4)*A1*A2)+(A6*(~A4)*(~A1)*A3*A2)+(A6*(~A4)*(~A1)*(~A3)*A5*A2)+((~A6)*A4*A1*A2)+((~A6)*A4*(~A1)*A3*A2)+((~A6)*A4*(~A1)*(~A3)*A5*A2)+((~A6)*A4*(~A1)*(~A3)*(~A5))+((~A6)*(~A4)*A2) , 
NAME: SLICE_X18Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A2)+((~A1)*(~A4)*(~A2)*A6)+((~A1)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X18Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X21Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*(~A2)*A6*A1*A5)+((~A4)*(~A3)*(~A2)*A6*A1*A5) , 
NAME: SLICE_X21Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*(~A1)*A6)+(A4*(~A3)*A5*A2*A1*A6)+(A4*(~A3)*A5*A2*(~A1))+(A4*(~A3)*A5*(~A2))+(A4*(~A3)*(~A5)*A2*A1*A6) , 
NAME: SLICE_X21Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X21Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X21Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A1)) , 
NAME: SLICE_X16Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*A6*A5*(~A1)) , 
NAME: SLICE_X17Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X18Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A4*(~A2))+(A6*A1*(~A5)*(~A3)*A4*(~A2))+(A6*(~A1)*A4*(~A2))+((~A6)*A4*(~A2)) , 
NAME: SLICE_X18Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*(~A4))) , 
NAME: SLICE_X17Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A3)*(~A6)*A1*(~A2)*A4) , 
NAME: SLICE_X18Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X18Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A5)*(~A6)*A2)+(A3*(~A4)*A1*A5)+(A3*(~A4)*A1*(~A5)*(~A6)*A2)+(A3*(~A4)*(~A1)*(~A5)*(~A6)*A2)+((~A3)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X18Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A5)*(~A6)*A2*(~A3)*(~A1)) , 
NAME: SLICE_X17Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X18Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A6)+(A5*(~A1)*(~A6)*A4)+(A5*(~A1)*(~A6)*(~A4)*A3*(~A2))+(A5*(~A1)*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X18Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A3)+(A5*A2*(~A4)*A1*A3)+(A5*A2*(~A4)*(~A1)*A6*A3)+(A5*A2*(~A4)*(~A1)*(~A6))+(A5*(~A2)*A4*A1*A3)+(A5*(~A2)*A4*(~A1)*A6*A3)+(A5*(~A2)*A4*(~A1)*(~A6))+(A5*(~A2)*(~A4)*A1*A6*A3)+(A5*(~A2)*(~A4)*A1*(~A6))+(A5*(~A2)*(~A4)*(~A1)*A3)+((~A5)*A2*A4*A3)+((~A5)*A2*(~A4)*A1*A3)+((~A5)*A2*(~A4)*(~A1)*A6*A3)+((~A5)*A2*(~A4)*(~A1)*(~A6))+((~A5)*(~A2)*A4*A1*A3)+((~A5)*(~A2)*A4*(~A1)*A6*A3)+((~A5)*(~A2)*A4*(~A1)*(~A6))+((~A5)*(~A2)*(~A4)*A1*A6*A3)+((~A5)*(~A2)*(~A4)*A1*(~A6))+((~A5)*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X17Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X19Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A4)+(A2*(~A3)*(~A5)*(~A4)*A1)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A4)+((~A2)*A3*(~A5)*(~A4)*A1)+((~A2)*(~A3)*A5*A4)+((~A2)*(~A3)*A5*(~A4)*A1)+((~A2)*(~A3)*(~A5)*A4*A1)+((~A2)*(~A3)*(~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X17Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A2)+((~A3)*(~A2)*A5)+((~A3)*(~A2)*(~A5)*A1)+((~A3)*(~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X17Y17/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y18/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y18/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y18/A5FF - 
CLASS: bel, 
NAME: SLICE_X18Y18/A5FF, 
TYPE: FF_INIT, 

SLICE_X18Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X18Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X18Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y18/CFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/CFF, 
TYPE: REG_INIT, 

SLICE_X17Y18/DFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/DFF, 
TYPE: REG_INIT, 

SLICE_X17Y18/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y18/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A5*A1)+(A2*(~A4)*(~A5)*A1)+((~A2)*A4*(~A5)*A1)+((~A2)*(~A4)*A5*A1)) , 
NAME: SLICE_X15Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))) , 
NAME: SLICE_X15Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X25Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*(~A6)*A4*(~A5))+(A2*A1*(~A3)*(~A6)*(~A4))+(A2*(~A1)*A3*(~A6)*A4*(~A5))+(A2*(~A1)*A3*(~A6)*(~A4))+((~A2)*A1*(~A3)*A6)+((~A2)*A1*(~A3)*(~A6)*A4*A5)+((~A2)*(~A1)*A3*A6)+((~A2)*(~A1)*A3*(~A6)*A4*A5)+((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X25Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A5)*A1)+(A2*(~A3)*A5*A1)+((~A2)*A3*A5*A1)+((~A2)*(~A3)*(~A5)*A1)) , 
NAME: SLICE_X20Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X22Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A6)+(A2*(~A5)*(~A6)*(~A4)*A1)+(A2*(~A5)*(~A6)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X22Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X24Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*(~A2)*A4*(~A3))+(A1*A5*(~A2)*(~A4))+(A1*(~A5)*A2*A4*(~A3))+(A1*(~A5)*A2*(~A4))+(A1*(~A5)*(~A2))+((~A1)*A5*(~A2)*(~A4)*(~A3))+((~A1)*(~A5)*A2*(~A4)*(~A3))+((~A1)*(~A5)*(~A2))) , 
NAME: SLICE_X24Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X25Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A4*A5)+(A2*(~A1)*(~A4)*(~A5))+((~A2)*A1*A4*A5)+((~A2)*A1*(~A4)*(~A5))+((~A2)*(~A1)) , 
NAME: SLICE_X25Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X23Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A2)+(A1*A4*(~A2)*A5)+(A1*(~A4)*A2*A5)+((~A1)*A2*A5) , 
NAME: SLICE_X23Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*(~A5)*(~A1))+(A3*A2*(~A4)*A5*(~A1)*(~A6))+(A3*A2*(~A4)*(~A5)*A1*(~A6))+(A3*A2*(~A4)*(~A5)*(~A1))+(A3*(~A2)*A4*A5*(~A1)*(~A6))+(A3*(~A2)*A4*(~A5)*A1*(~A6))+(A3*(~A2)*A4*(~A5)*(~A1))+(A3*(~A2)*(~A4)*A5*(~A1))+(A3*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X20Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X23Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4*A1)+(A5*(~A2)*(~A4)*(~A1))+((~A5)*A2*A4*A1)+((~A5)*A2*(~A4)*(~A1))+((~A5)*(~A2))) , 
NAME: SLICE_X23Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3*A6)+((~A5)*A3*(~A6)*A4*A1)+((~A5)*A3*(~A6)*A4*(~A1)*(~A2))+((~A5)*A3*(~A6)*(~A4)*A1*(~A2))+((~A5)*A3*(~A6)*(~A4)*(~A1))+((~A5)*(~A3)*A6*A4*A1)+((~A5)*(~A3)*A6*A4*(~A1)*(~A2))+((~A5)*(~A3)*A6*(~A4)*A1*(~A2))+((~A5)*(~A3)*A6*(~A4)*(~A1))+((~A5)*(~A3)*(~A6)) , 
NAME: SLICE_X19Y22/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A1)+(A2*A4*(~A1)*A5)+(A2*(~A4)*A1*A5)+((~A2)*A1*A5) , 
NAME: SLICE_X19Y22/C5LUT, 
TYPE: LUT5, 

SLICE_X16Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)) , 
NAME: SLICE_X16Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*A2)+(A5*A4*A1*(~A2)*(~A3))+(A5*A4*(~A1)*A2*(~A3))+(A5*(~A4)*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A2*A3)+(A5*(~A4)*(~A1)*(~A2))+((~A5)*A4*A1*(~A2)*A3)+((~A5)*A4*(~A1)*A2*A3)+((~A5)*A4*(~A1)*(~A2))+((~A5)*(~A4)*A1*A2)+((~A5)*(~A4)*A1*(~A2)*(~A3))+((~A5)*(~A4)*(~A1)*A2*(~A3))) , 
NAME: SLICE_X21Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)) , 
NAME: SLICE_X21Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)) , 
NAME: SLICE_X15Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4*A2)+(A3*A5*A4*(~A2)*A1)+(A3*A5*(~A4)*A2*A1)+(A3*(~A5)*A4*(~A2)*(~A1))+(A3*(~A5)*(~A4)*A2*(~A1))+(A3*(~A5)*(~A4)*(~A2))+((~A3)*A5*A4*(~A2)*(~A1))+((~A3)*A5*(~A4)*A2*(~A1))+((~A3)*A5*(~A4)*(~A2))+((~A3)*(~A5)*A4*A2)+((~A3)*(~A5)*A4*(~A2)*A1)+((~A3)*(~A5)*(~A4)*A2*A1)) , 
NAME: SLICE_X16Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3) , 
NAME: SLICE_X15Y22/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*(~A1)*(~A3))+((~A2)*A1*(~A3))+((~A2)*(~A1)*A3) , 
NAME: SLICE_X17Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X20Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A4)) , 
NAME: SLICE_X20Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A2*(~A5)*(~A1))+(A3*A4*(~A2)*A5*(~A1))+(A3*A4*(~A2)*(~A5))+(A3*(~A4)*A2*A5)+(A3*(~A4)*A2*(~A5)*A1)+(A3*(~A4)*(~A2)*A5*A1)+((~A3)*A4*A2*A5)+((~A3)*A4*A2*(~A5)*A1)+((~A3)*A4*(~A2)*A5*A1)+((~A3)*(~A4)*A2*(~A5)*(~A1))+((~A3)*(~A4)*(~A2)*A5*(~A1))+((~A3)*(~A4)*(~A2)*(~A5))) , 
NAME: SLICE_X17Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2))) , 
NAME: SLICE_X12Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*(~A1)*(~A5))+((~A2)*A1*(~A5))+((~A2)*(~A1)*A5) , 
NAME: SLICE_X13Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)) , 
NAME: SLICE_X16Y22/A5LUT, 
TYPE: LUT5, 

SLICE_X13Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A5*(~A2)*A1)+(A4*A3*(~A5)*A2*A1)+(A4*A3*(~A5)*(~A2))+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*(~A1))+(A4*(~A3)*(~A5)*A2*(~A1))+((~A4)*A3*A5*A2)+((~A4)*A3*A5*(~A2)*(~A1))+((~A4)*A3*(~A5)*A2*(~A1))+((~A4)*(~A3)*A5*(~A2)*A1)+((~A4)*(~A3)*(~A5)*A2*A1)+((~A4)*(~A3)*(~A5)*(~A2))) , 
NAME: SLICE_X13Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))) , 
NAME: SLICE_X13Y24/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*(~A2)*(~A1))+((~A6)*A2*(~A1))+((~A6)*(~A2)*A1) , 
NAME: SLICE_X12Y23/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A4*A2)+(A3*A6*A5*(~A4)*A1*A2)+(A3*A6*(~A5)*A4*A1*A2)+(A3*(~A6)*A5*(~A4)*(~A1)*A2)+(A3*(~A6)*(~A5)*A4*(~A1)*A2)+(A3*(~A6)*(~A5)*(~A4)*A2)+((~A3)*A6*A5*(~A4)*(~A1)*A2)+((~A3)*A6*(~A5)*A4*(~A1)*A2)+((~A3)*A6*(~A5)*(~A4)*A2)+((~A3)*(~A6)*A5*A4*A2)+((~A3)*(~A6)*A5*(~A4)*A1*A2)+((~A3)*(~A6)*(~A5)*A4*A1*A2) , 
NAME: SLICE_X16Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3) , 
NAME: SLICE_X15Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*A1)+(A2*A4*A3*(~A1)*(~A5))+(A2*A4*(~A3)*A1*(~A5))+(A2*(~A4)*A3*(~A1)*A5)+(A2*(~A4)*(~A3)*A1*A5)+(A2*(~A4)*(~A3)*(~A1))+((~A2)*A4*A3*(~A1)*A5)+((~A2)*A4*(~A3)*A1*A5)+((~A2)*A4*(~A3)*(~A1))+((~A2)*(~A4)*A3*A1)+((~A2)*(~A4)*A3*(~A1)*(~A5))+((~A2)*(~A4)*(~A3)*A1*(~A5))) , 
NAME: SLICE_X12Y23/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*A3*(~A1))+(A2*A4*(~A3)*A1)+(A2*(~A4)*A3*A1)+(A2*(~A4)*(~A3)*(~A1))) , 
NAME: SLICE_X12Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A1*A5*A6)+(A4*A3*A2*(~A1)*(~A5)*A6)+(A4*A3*(~A2)*A1*(~A5)*A6)+(A4*A3*(~A2)*(~A1)*A5*A6)+(A4*(~A3)*A1*(~A5)*A6)+(A4*(~A3)*(~A1)*A5*A6)+((~A4)*A3*A1*A5*A6)+((~A4)*A3*(~A1)*(~A5)*A6)+((~A4)*(~A3)*A2*A1*A5*A6)+((~A4)*(~A3)*A2*(~A1)*(~A5)*A6)+((~A4)*(~A3)*(~A2)*A1*(~A5)*A6)+((~A4)*(~A3)*(~A2)*(~A1)*A5*A6) , 
NAME: SLICE_X12Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*(~A5)) , 
NAME: SLICE_X13Y17/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A1)) , 
NAME: SLICE_X12Y21/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*A4*(~A5))+(A3*A1*A2*(~A4)*A5)+(A3*A1*(~A2)*A4*A5)+(A3*A1*(~A2)*(~A4)*(~A5))+(A3*(~A1)*A4*(~A5))+(A3*(~A1)*(~A4)*A5)+((~A3)*A2*A4*(~A5))+((~A3)*A2*(~A4)*A5)+((~A3)*(~A2)*A4*A5)+((~A3)*(~A2)*(~A4)*(~A5))) , 
NAME: SLICE_X14Y22/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A2*A1*A6)+(A5*A4*A3*A2*(~A1)*(~A6))+(A5*A4*A3*(~A2)*A1*(~A6))+(A5*A4*A3*(~A2)*(~A1)*A6)+(A5*A4*(~A3)*A1*(~A6))+(A5*A4*(~A3)*(~A1)*A6)+(A5*(~A4)*A3*A1*A6)+(A5*(~A4)*A3*(~A1)*(~A6))+(A5*(~A4)*(~A3)*A2*A1*A6)+(A5*(~A4)*(~A3)*A2*(~A1)*(~A6))+(A5*(~A4)*(~A3)*(~A2)*A1*(~A6))+(A5*(~A4)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X14Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y22/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A1)+((~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X14Y22/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4)+(A1*A3*(~A4)*A5*A2)+(A1*(~A3)*A4*A5*A2)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A5)+((~A1)*A3*(~A4)*(~A5)*A2)+((~A1)*(~A3)*A4*A5)+((~A1)*(~A3)*A4*(~A5)*A2)) , 
NAME: SLICE_X12Y22/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+(A5*(~A3)*(~A2))) , 
NAME: SLICE_X15Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y23/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A4)*(~A2))+(A5*(~A1)*A4*(~A2))+(A5*(~A1)*(~A4))+((~A5)*A4*(~A2))+((~A5)*(~A4)) , 
NAME: SLICE_X12Y23/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X19Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1))) , 
NAME: SLICE_X19Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A2))+(A6*(~A4)*A5*A3*A1*(~A2))+(A6*(~A4)*A5*A3*(~A1))+(A6*(~A4)*A5*(~A3))+(A6*(~A4)*(~A5)*A1*(~A2))+(A6*(~A4)*(~A5)*(~A1))+((~A6)*A4*A2)+((~A6)*(~A4)*A5*A3*A1*A2)+((~A6)*(~A4)*(~A5)*A1*A2) , 
NAME: SLICE_X13Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y18/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3))+((~A5)*A3) , 
NAME: SLICE_X13Y18/C5LUT, 
TYPE: LUT5, 

SLICE_X13Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A2*A5*A1)+(A6*A3*A4*A2*(~A5)*(~A1))+(A6*A3*A4*(~A2)*A5*(~A1))+(A6*A3*A4*(~A2)*(~A5)*A1)+(A6*A3*(~A4)*A5*(~A1))+(A6*A3*(~A4)*(~A5)*A1)+(A6*(~A3)*A4*A5*A1)+(A6*(~A3)*A4*(~A5)*(~A1))+(A6*(~A3)*(~A4)*A2*A5*A1)+(A6*(~A3)*(~A4)*A2*(~A5)*(~A1))+(A6*(~A3)*(~A4)*(~A2)*A5*(~A1))+(A6*(~A3)*(~A4)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X13Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X22Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A2)+(A4*A6*A3*(~A2)*A5)+(A4*A6*(~A3)*A1*A2)+(A4*A6*(~A3)*A1*(~A2)*A5)+(A4*A6*(~A3)*(~A1)*A2*A5)+(A4*(~A6)*A3*A1*A2)+(A4*(~A6)*A3*A1*(~A2)*A5)+(A4*(~A6)*A3*(~A1)*A2*A5)+(A4*(~A6)*(~A3)*A2*A5) , 
NAME: SLICE_X22Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3)+(A2*A1*(~A3)*A5*A4)+(A2*A1*(~A3)*(~A5))+(A2*(~A1)*A4)) , 
NAME: SLICE_X13Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A3)*(~A1))+(A2*(~A4)*A3*(~A1)*(~A5))+(A2*(~A4)*(~A3)*A1*(~A5))+(A2*(~A4)*(~A3)*(~A1))+((~A2)*A4*A3*(~A1)*(~A5))+((~A2)*A4*(~A3)*A1*(~A5))+((~A2)*A4*(~A3)*(~A1))+((~A2)*(~A4)*A3*(~A1))+((~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X13Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4)*A1*(~A5)*(~A3))+(A2*(~A4)*(~A1)*A5*(~A3))+(A2*(~A4)*(~A1)*(~A5))+((~A2)*A4*A1*(~A5)*(~A3))+((~A2)*A4*(~A1)*A5*(~A3))+((~A2)*A4*(~A1)*(~A5))+((~A2)*(~A4))) , 
NAME: SLICE_X12Y23/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X20Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A1*(~A4)*(~A2))+(A3*(~A5)*(~A1)*A6*(~A4)*(~A2)) , 
NAME: SLICE_X20Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+(A4*(~A2)*A3*A6)+(A4*(~A2)*A3*(~A6)*(~A5))+(A4*(~A2)*(~A3)*A6*(~A5))+(A4*(~A2)*(~A3)*(~A6))+((~A4)*A2*A3*A6)+((~A4)*A2*A3*(~A6)*(~A5))+((~A4)*A2*(~A3)*A6*(~A5))+((~A4)*A2*(~A3)*(~A6))+((~A4)*(~A2)) , 
NAME: SLICE_X13Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A2)+(A3*A4*(~A2)*A1)+(A3*(~A4)*A2*A1)+((~A3)*A2*A1) , 
NAME: SLICE_X12Y22/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y21/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A2)+(A3*A5*(~A2)*A4)+(A3*(~A5)*A2*A4)+((~A3)*A2*A4) , 
NAME: SLICE_X13Y21/C5LUT, 
TYPE: LUT5, 

SLICE_X23Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A1)+((~A2)*A3*(~A1)*A6*A5)+((~A2)*A3*(~A1)*A6*(~A5)*(~A4))+((~A2)*A3*(~A1)*(~A6)*A5*(~A4))+((~A2)*A3*(~A1)*(~A6)*(~A5))+((~A2)*(~A3)*A1*A6*A5)+((~A2)*(~A3)*A1*A6*(~A5)*(~A4))+((~A2)*(~A3)*A1*(~A6)*A5*(~A4))+((~A2)*(~A3)*A1*(~A6)*(~A5))+((~A2)*(~A3)*(~A1)) , 
NAME: SLICE_X23Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A5*(~A4))+(A2*A1*(~A5)*A4)+(A2*(~A1)*A5*A4)+(A2*(~A1)*(~A5)*(~A4))) , 
NAME: SLICE_X13Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A3)*A1*A4)+(A6*A5*(~A3)*(~A1))+(A6*(~A5)*A2*(~A3)*A1*A4)+(A6*(~A5)*A2*(~A3)*(~A1))+(A6*(~A5)*(~A2)*(~A3)*A4)+((~A6)*(~A3)*A1*A4)+((~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X13Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A4)*A1*(~A2)*(~A3))+(A5*(~A4)*(~A1)*A2*(~A3))+((~A5)*A4*A1*(~A2)*(~A3))+((~A5)*A4*(~A1)*A2*(~A3))) , 
NAME: SLICE_X17Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1))+((~A6)) , 
NAME: SLICE_X14Y19/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A3))+((~A4))) , 
NAME: SLICE_X14Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A6*A5)+((~A3)*A6*(~A5)*A2*A1)+((~A3)*A6*(~A5)*A2*(~A1)*(~A4))+((~A3)*A6*(~A5)*(~A2)*A1*(~A4))+((~A3)*A6*(~A5)*(~A2)*(~A1))+((~A3)*(~A6)*A5*A2*A1)+((~A3)*(~A6)*A5*A2*(~A1)*(~A4))+((~A3)*(~A6)*A5*(~A2)*A1*(~A4))+((~A3)*(~A6)*A5*(~A2)*(~A1))+((~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X13Y17/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*(~A5))+((~A1)*A2*A3*A5)+((~A1)*A2*(~A3)*(~A5))+((~A1)*(~A2)) , 
NAME: SLICE_X21Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X19Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)) , 
NAME: SLICE_X19Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A2)*(~A1)*A5)+(A4*A3*(~A2)*(~A1)*(~A5)*A6)+(A4*(~A3)*A2*(~A1)*A5)+(A4*(~A3)*A2*(~A1)*(~A5)*A6)+(A4*(~A3)*(~A2))+((~A4)*A3*A2)+((~A4)*A3*(~A2)*A1)+((~A4)*A3*(~A2)*(~A1)*(~A5)*(~A6))+((~A4)*(~A3)*A2*A1)+((~A4)*(~A3)*A2*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X14Y18/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A1))+((~A6)*A1) , 
NAME: SLICE_X14Y18/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5*(~A1))+(A3*A4*A6*(~A5)*A2)+(A3*A4*A6*(~A5)*(~A2)*(~A1))+(A3*A4*(~A6)*A5*(~A1))+(A3*A4*(~A6)*(~A5))+(A3*(~A4)*A5*(~A1))+(A3*(~A4)*(~A5))+((~A3)*A5*(~A1))+((~A3)*(~A5)*A2)+((~A3)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X14Y20/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A5)+(A3*(~A1)*(~A4))+((~A3)) , 
NAME: SLICE_X14Y18/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6*A4*(~A2)*(~A3))+((~A1)*A6*(~A4)*A2*(~A3)*(~A5))+((~A1)*A6*(~A4)*(~A2)*A3*(~A5))+((~A1)*A6*(~A4)*(~A2)*(~A3))+((~A1)*(~A6)*A4*A2*(~A3)*(~A5))+((~A1)*(~A6)*A4*(~A2)*A3*(~A5))+((~A1)*(~A6)*A4*(~A2)*(~A3))+((~A1)*(~A6)*(~A4)*A2*(~A3))+((~A1)*(~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X15Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X14Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A4)*A1*(~A5))+(A2*A3*(~A4)*(~A1))+(A2*(~A3)*A4*A1*(~A5))+(A2*(~A3)*A4*(~A1))+(A2*(~A3)*(~A4))+((~A2)*A3*(~A4)*(~A1)*(~A5))+((~A2)*(~A3)*A4*(~A1)*(~A5))+((~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X14Y18/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A4)*(~A3))+(A5*(~A2)*A4*(~A3))+(A5*(~A2)*(~A4))+((~A5)*A4*(~A3))+((~A5)*(~A4)) , 
NAME: SLICE_X14Y17/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X17Y19/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A2*(~A5))+(A1*A3*(~A2)*A5)+(A1*(~A3)*A2*A5)+(A1*(~A3)*(~A2)*(~A5)) , 
NAME: SLICE_X17Y19/B5LUT, 
TYPE: LUT5, 

SLICE_X14Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4)+(A5*A1*(~A4)*A3)+(A5*(~A1)*A4*A3)+((~A5)*A4*A3) , 
NAME: SLICE_X14Y18/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2*A1)+(A3*(~A5)*(~A2)*(~A1))+((~A3)*A5*A2*A1)+((~A3)*A5*(~A2)*(~A1))+((~A3)*(~A5))) , 
NAME: SLICE_X13Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A3)*(~A2))+(A5*(~A1)*A3*(~A2)*(~A4))+(A5*(~A1)*(~A3)*A2*(~A4))+(A5*(~A1)*(~A3)*(~A2))+((~A5)*A1*A3*(~A2)*(~A4))+((~A5)*A1*(~A3)*A2*(~A4))+((~A5)*A1*(~A3)*(~A2))+((~A5)*(~A1)*A3*(~A2))+((~A5)*(~A1)*(~A3))) , 
NAME: SLICE_X16Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2)*A3*(~A4))+(A5*(~A2)*(~A3)*A4)+((~A5)*A2*A3*(~A4))+((~A5)*A2*(~A3)*A4) , 
NAME: SLICE_X12Y22/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A1)*A5*A4)+(A6*A2*(~A1)*(~A5))+(A6*(~A2)*A3*(~A1)*A4)+(A6*(~A2)*(~A3)*(~A1)*A5*A4)+(A6*(~A2)*(~A3)*(~A1)*(~A5))+((~A6)*(~A1)*A5*A4)+((~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X16Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A3)*A6*(~A2)*(~A1))+(A4*(~A3)*(~A6)*A2*(~A1))+((~A4)*A3*A6*(~A2)*(~A1))+((~A4)*A3*(~A6)*A2*(~A1)) , 
NAME: SLICE_X13Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A3*A1)+(A5*(~A4)*A3*(~A1)*(~A2))+(A5*(~A4)*(~A3)*A1*(~A2))+(A5*(~A4)*(~A3)*(~A1))+((~A5)*A4*A3*A1)+((~A5)*A4*A3*(~A1)*(~A2))+((~A5)*A4*(~A3)*A1*(~A2))+((~A5)*A4*(~A3)*(~A1))+((~A5)*(~A4))) , 
NAME: SLICE_X16Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A5)+((~A2)*A1)+((~A2)*(~A1)*(~A6)*A5*(~A3)) , 
NAME: SLICE_X15Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1))+((~A2)*A4)+((~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X16Y19/B5LUT, 
TYPE: LUT5, 

SLICE_X14Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6)+(A3*A2*(~A6)*A1*A4)+(A3*A2*(~A6)*A1*(~A4)*(~A5))+(A3*A2*(~A6)*(~A1)*A4*(~A5))+(A3*A2*(~A6)*(~A1)*(~A4))+(A3*(~A2)*A6*A1*A4)+(A3*(~A2)*A6*A1*(~A4)*(~A5))+(A3*(~A2)*A6*(~A1)*A4*(~A5))+(A3*(~A2)*A6*(~A1)*(~A4))+(A3*(~A2)*(~A6))+((~A3)) , 
NAME: SLICE_X14Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2)+(A5*(~A2)*A4*A3)+(A5*(~A2)*(~A4)*(~A3))+((~A5)*A2*A4*A3)+((~A5)*A2*(~A4)*(~A3))+((~A5)*(~A2)) , 
NAME: SLICE_X13Y22/C5LUT, 
TYPE: LUT5, 

SLICE_X17Y21/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A1)*A4*(~A5))+(A2*(~A1)*(~A4)*A5)+((~A2)*A1*A4*(~A5))+((~A2)*A1*(~A4)*A5) , 
NAME: SLICE_X17Y21/C5LUT, 
TYPE: LUT5, 

SLICE_X16Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A1*A2)+(A4*A3*A6*(~A1)*(~A2))+(A4*A3*(~A6)*A5*A1*A2)+(A4*A3*(~A6)*A5*(~A1)*(~A2))+(A4*A3*(~A6)*(~A5)*A1*(~A2))+(A4*A3*(~A6)*(~A5)*(~A1)*A2)+(A4*(~A3)*A6*A5*A1*A2)+(A4*(~A3)*A6*A5*(~A1)*(~A2))+(A4*(~A3)*A6*(~A5)*A1*(~A2))+(A4*(~A3)*A6*(~A5)*(~A1)*A2)+(A4*(~A3)*(~A6)*A1*(~A2))+(A4*(~A3)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X16Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A5)+((~A4)*A2*A5) , 
NAME: SLICE_X14Y23/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X15Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A5)) , 
NAME: SLICE_X15Y22/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5)+(A2*A1*(~A5)*A6)+(A2*A1*(~A5)*(~A6)*A4*A3)+(A2*(~A1)*A5*A6)+(A2*(~A1)*A5*(~A6)*A4*A3)+((~A2)*A1*(~A5)*(~A6)*A4*(~A3))+((~A2)*A1*(~A5)*(~A6)*(~A4))+((~A2)*(~A1)*A5*(~A6)*A4*(~A3))+((~A2)*(~A1)*A5*(~A6)*(~A4))+((~A2)*(~A1)*(~A5)) , 
NAME: SLICE_X17Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))+((~A4)*A5)) , 
NAME: SLICE_X15Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A3)+(A4*A1*(~A6))+(A4*(~A1)*A3)+((~A4)*A2*A1)+((~A4)*A2*(~A1)*A3)+((~A4)*(~A2)*A5*A1*A6*A3)+((~A4)*(~A2)*A5*A1*(~A6))+((~A4)*(~A2)*A5*(~A1)*A3)+((~A4)*(~A2)*(~A5)*A1)+((~A4)*(~A2)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X14Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A3)*(~A5))) , 
NAME: SLICE_X16Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A2)+(A6*A4*A3*(~A2)*A5)+(A6*A4*A3*(~A2)*(~A5)*A1)+(A6*A4*(~A3)*A2*A5)+(A6*A4*(~A3)*A2*(~A5)*A1)+(A6*(~A4)*A3*A2)+(A6*(~A4)*A3*(~A2)*A5*A1)+(A6*(~A4)*(~A3)*A2*A5*A1) , 
NAME: SLICE_X16Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5)*A3*(~A4)*(~A1))+(A2*(~A5)*(~A3)*A4*(~A1))+((~A2)*A5*A3*(~A4)*(~A1))+((~A2)*A5*(~A3)*A4*(~A1))) , 
NAME: SLICE_X15Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A1)+(A2*A5*(~A1)*A3)+(A2*(~A5)*A4*A1)+(A2*(~A5)*A4*(~A1)*A3)+(A2*(~A5)*(~A4)*A1*A3)+((~A2)*A5*A4*A1)+((~A2)*A5*A4*(~A1)*A3)+((~A2)*A5*(~A4)*A1*A3)+((~A2)*(~A5)*A1*A3)) , 
NAME: SLICE_X15Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A5)+(A2*A4*(~A5)*A3)+(A2*(~A4)*A5*A3)+((~A2)*A5*A3) , 
NAME: SLICE_X16Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)*A3*A1*A4)+((~A5)*A6*A2*(~A3)*A1*A4)+((~A5)*A6*(~A2)*A3*A1*A4)+((~A5)*(~A6)*(~A2)*A3*A1*A4) , 
NAME: SLICE_X20Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y20/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X14Y20/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A3)+((~A6)*A2*(~A3)*A4*A1)+((~A6)*A2*(~A3)*A4*(~A1)*(~A5))+((~A6)*A2*(~A3)*(~A4)*A1*(~A5))+((~A6)*A2*(~A3)*(~A4)*(~A1))+((~A6)*(~A2)*A3*A4*A1)+((~A6)*(~A2)*A3*A4*(~A1)*(~A5))+((~A6)*(~A2)*A3*(~A4)*A1*(~A5))+((~A6)*(~A2)*A3*(~A4)*(~A1))+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X16Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4)+(A1*A2*(~A5)*(~A4)*A6)+(A1*(~A2)*A5*A4)+(A1*(~A2)*A5*(~A4)*A3)+(A1*(~A2)*A5*(~A4)*(~A3)*A6)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*A6)+((~A1)*A2*A5*A4)+((~A1)*A2*A5*(~A4)*A3)+((~A1)*A2*A5*(~A4)*(~A3)*A6)+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*A6)+((~A1)*(~A2)*A5*A4)+((~A1)*(~A2)*A5*(~A4)*A6)+((~A1)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X15Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1*A3)+(A2*(~A4)*(~A1)*(~A3))+((~A2)*A4*A1*A3)+((~A2)*A4*(~A1)*(~A3))+((~A2)*(~A4)) , 
NAME: SLICE_X12Y23/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y21/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*(~A5))+((~A1)*A3*A4*A5)+((~A1)*A3*(~A4)*(~A5))+((~A1)*(~A3)) , 
NAME: SLICE_X16Y21/C5LUT, 
TYPE: LUT5, 

SLICE_X25Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1*A2)+(A5*(~A4)*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A2*A3)+(A5*(~A4)*(~A1)*(~A2))+((~A5)*A4*A1*A2)+((~A5)*A4*A1*(~A2)*A3)+((~A5)*A4*(~A1)*A2*A3)+((~A5)*A4*(~A1)*(~A2))+((~A5)*(~A4))) , 
NAME: SLICE_X25Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X20Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*A1*(~A5))+((~A3)*A4*(~A1)*(~A5)*(~A6)*A2)+((~A3)*(~A4)) , 
NAME: SLICE_X20Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A4)+(A1*A5*(~A3)*(~A4)*A2)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A2)+((~A1)*A5*A3)+((~A1)*A5*(~A3)*A4*A2)+((~A1)*(~A5)*A3*A4*A2) , 
NAME: SLICE_X15Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A3)*A1*(~A6))+(A4*A5*(~A3)*(~A1))+(A4*(~A5)*A3*A1*(~A6))+(A4*(~A5)*A3*(~A1))+(A4*(~A5)*(~A3))+((~A4)*A5*(~A3)*(~A1)*(~A6))+((~A4)*(~A5)*A3*(~A1)*(~A6))+((~A4)*(~A5)*(~A3)) , 
NAME: SLICE_X14Y21/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*A1)+(A4*(~A3)*(~A5)*A2*A1)+(A4*(~A3)*(~A5)*(~A2))+((~A4)*A3*A5*A2)+((~A4)*A3*A5*(~A2)*A1)+((~A4)*A3*(~A5)*A2*A1)+((~A4)*A3*(~A5)*(~A2))+((~A4)*(~A3))) , 
NAME: SLICE_X14Y17/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y18/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5*A3)+(A4*A2*(~A5)*(~A3))+(A4*(~A2)*A5*(~A3))+(A4*(~A2)*(~A5)*A3) , 
NAME: SLICE_X16Y18/B5LUT, 
TYPE: LUT5, 

SLICE_X15Y18/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*(~A3)*A5*(~A2))+(A4*(~A3)*(~A5)*A2)+((~A4)*A3*A5*(~A2))+((~A4)*A3*(~A5)*A2) , 
NAME: SLICE_X15Y18/B5LUT, 
TYPE: LUT5, 

SLICE_X15Y18/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A3)+(A4*A5*(~A3)*A1)+(A4*(~A5)*A3*A1)+((~A4)*A3*A1) , 
NAME: SLICE_X15Y18/C5LUT, 
TYPE: LUT5, 

SLICE_X15Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*A6*(~A1)*A3*(~A2))+(A5*(~A4)*(~A6)*A1*A3*(~A2))+((~A5)*A4*A6*(~A1)*A3*(~A2))+((~A5)*A4*(~A6)*A1*A3*(~A2)) , 
NAME: SLICE_X15Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A2)*(~A3))+(A1*(~A4)*A2*(~A3))+(A1*(~A4)*(~A2))+((~A1)*A2*(~A3))+((~A1)*(~A2)) , 
NAME: SLICE_X20Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2*A1)+(A5*(~A3)*(~A2)*(~A1))+((~A5)*A3*A2*A1)+((~A5)*A3*(~A2)*(~A1))+((~A5)*(~A3)) , 
NAME: SLICE_X20Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X19Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2*A4)+(A1*(~A6)*(~A2)*(~A4))+((~A1)*A6*A2*A4)+((~A1)*A6*(~A2)*(~A4))+((~A1)*(~A6)) , 
NAME: SLICE_X19Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y21/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A4)+(A2*A1*(~A4)*A5)+(A2*(~A1)*A4*A5)+((~A2)*A4*A5) , 
NAME: SLICE_X21Y21/C5LUT, 
TYPE: LUT5, 

SLICE_X16Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A2)*(~A3))+(A1*(~A5)*A2*(~A3))+(A1*(~A5)*(~A2))+((~A1)*A2*(~A3))+((~A1)*(~A2)) , 
NAME: SLICE_X16Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X20Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5)*(~A3)*(~A4)*A2)+((~A1)*A6*(~A5)*(~A4)*A2) , 
NAME: SLICE_X20Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A5)*(~A4)*(~A1)*(~A6)*(~A3)) , 
NAME: SLICE_X19Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*(~A3))) , 
NAME: SLICE_X13Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3*A2*A1)+(A5*A4*A3*(~A2))+(A5*A4*(~A3)*A1)+(A5*(~A4)*A6*A2*A1)+(A5*(~A4)*A6*(~A2))+(A5*(~A4)*(~A6)*A3*A2*A1)+(A5*(~A4)*(~A6)*A3*(~A2))+(A5*(~A4)*(~A6)*(~A3)*A1)+((~A5)*A3*A2*A1)+((~A5)*A3*(~A2))+((~A5)*(~A3)*A1) , 
NAME: SLICE_X15Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*A3*(~A4)*(~A5))+(A2*(~A1)*(~A3)*A4*(~A5))+((~A2)*A1*A3*(~A4)*(~A5))+((~A2)*A1*(~A3)*A4*(~A5))) , 
NAME: SLICE_X12Y22/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3*A5)+(A2*(~A4)*A3*(~A5)*A1)+(A2*(~A4)*(~A3)*A5*A1)+(A2*(~A4)*(~A3)*(~A5))+((~A2)*A4*A3*A5)+((~A2)*A4*A3*(~A5)*A1)+((~A2)*A4*(~A3)*A5*A1)+((~A2)*A4*(~A3)*(~A5))+((~A2)*(~A4))) , 
NAME: SLICE_X13Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X20Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A2)+(A4*A1*(~A6))+(A4*(~A1)*A2)+((~A4)*A3*A1)+((~A4)*A3*(~A1)*A2)+((~A4)*(~A3)*A5*A1)+((~A4)*(~A3)*A5*(~A1)*A2)+((~A4)*(~A3)*(~A5)*A1*A6*A2)+((~A4)*(~A3)*(~A5)*A1*(~A6))+((~A4)*(~A3)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X20Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X18Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5) , 
NAME: SLICE_X18Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X19Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X19Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X20Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4*A2)+(A5*A3*A4*(~A2)*A1)+(A5*A3*(~A4)*A2*A1)+(A5*(~A3)*A4*(~A2)*(~A1))+(A5*(~A3)*(~A4)*A2*(~A1))+(A5*(~A3)*(~A4)*(~A2))+((~A5)*A3*A4*(~A2)*(~A1))+((~A5)*A3*(~A4)*A2*(~A1))+((~A5)*A3*(~A4)*(~A2))+((~A5)*(~A3)*A4*A2)+((~A5)*(~A3)*A4*(~A2)*A1)+((~A5)*(~A3)*(~A4)*A2*A1)) , 
NAME: SLICE_X20Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X19Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A1)+(A3*A5*(~A1)*A4)+(A3*A5*(~A1)*(~A4)*A2)+(A3*(~A5)*A1*A4)+(A3*(~A5)*A1*(~A4)*A2)+((~A3)*A5*A1)+((~A3)*A5*(~A1)*A4*A2)+((~A3)*(~A5)*A1*A4*A2)) , 
NAME: SLICE_X19Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X21Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X21Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X23Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3))+(A6*(~A2)*A3)+((~A6)*A2*A3)+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X23Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X19Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X23Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A4*A1)+(A5*A2*A4*(~A1)*(~A3))+(A5*A2*(~A4)*A1*(~A3))+(A5*(~A2)*A4*(~A1)*A3)+(A5*(~A2)*(~A4)*A1*A3)+(A5*(~A2)*(~A4)*(~A1))+((~A5)*A2*A4*(~A1)*A3)+((~A5)*A2*(~A4)*A1*A3)+((~A5)*A2*(~A4)*(~A1))+((~A5)*(~A2)*A4*A1)+((~A5)*(~A2)*A4*(~A1)*(~A3))+((~A5)*(~A2)*(~A4)*A1*(~A3))) , 
NAME: SLICE_X23Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)) , 
NAME: SLICE_X21Y25/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X13Y24/A5LUT, 
TYPE: LUT5, 

SLICE_X23Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*A1*A5)+(A3*A4*A1*(~A5)*A2)+(A3*A4*(~A1)*A5*A2)+(A3*(~A4)*A1*(~A5)*(~A2))+(A3*(~A4)*(~A1)*A5*(~A2))+(A3*(~A4)*(~A1)*(~A5))+((~A3)*A4*A1*(~A5)*(~A2))+((~A3)*A4*(~A1)*A5*(~A2))+((~A3)*A4*(~A1)*(~A5))+((~A3)*(~A4)*A1*A5)+((~A3)*(~A4)*A1*(~A5)*A2)+((~A3)*(~A4)*(~A1)*A5*A2)) , 
NAME: SLICE_X23Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X21Y25/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3) , 
NAME: SLICE_X21Y25/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X20Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X20Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X21Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X20Y19/A5FF - 
CLASS: bel, 
NAME: SLICE_X20Y19/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X13Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y20/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y20/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X14Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X19Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X18Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X18Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X19Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X19Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X21Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X19Y20/A5FF - 
CLASS: bel, 
NAME: SLICE_X19Y20/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y25/AFF - 
CLASS: bel, 
NAME: SLICE_X21Y25/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X13Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y25/A5FF - 
CLASS: bel, 
NAME: SLICE_X21Y25/A5FF, 
TYPE: FF_INIT, 

SLICE_X21Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A1)+(A3*A2*A5*(~A1)*A4*A6)+(A3*A2*(~A5))+(A3*(~A2))+((~A3)*A4*A6) , 
NAME: SLICE_X21Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X20Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*(~A1))+(A4*A6*(~A3)*A5*(~A1))+(A4*(~A6)*A3*A5*(~A1))+(A4*(~A6)*(~A3)*A5)+(A4*(~A6)*(~A3)*(~A5)*A1)+((~A4)*A6*(~A3)*A5*(~A1))+((~A4)*(~A6)*A5*(~A1)) , 
NAME: SLICE_X20Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X21Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X21Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X19Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6*A2)+(A4*A1*(~A6)*A5*A2)+(A4*A1*(~A6)*(~A5)*A3*A2)+(A4*(~A1)*A6*A5*A2)+(A4*(~A1)*A6*(~A5)*A3*A2)+(A4*(~A1)*(~A6)*A3*A2)+(A4*(~A1)*(~A6)*(~A3))+((~A4)*A1*A6*A2)+((~A4)*A1*(~A6)*A5*A2)+((~A4)*A1*(~A6)*(~A5)*A3*A2)+((~A4)*(~A1)*A5*A2)+((~A4)*(~A1)*(~A5)*A3*A2) , 
NAME: SLICE_X19Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A2)+((~A5)*(~A1)*(~A2)*A4*A3)+((~A5)*(~A1)*(~A2)*(~A4)*A6*A3)+((~A5)*(~A1)*(~A2)*(~A4)*(~A6)) , 
NAME: SLICE_X17Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)+((~A1)*(~A4)*A3)+((~A1)*(~A4)*(~A3)*A2)) , 
NAME: SLICE_X17Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X19Y19/CFF - 
CLASS: bel, 
NAME: SLICE_X19Y19/CFF, 
TYPE: REG_INIT, 

