PPA Report for two_stage_decoder.v (Module: two_stage_decoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 1
IO Count: 24
Cell Count: 60

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 271.78 MHz
End-to-End Path Delay: 5.791 ns
Reg-to-Reg Critical Path Delay: 1.690 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
