Loading plugins phase: Elapsed time ==> 0s.701ms
Initializing data phase: Elapsed time ==> 3s.460ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Kojo\Code\Glow.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.803ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.175ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Glow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 Glow.v -verilog
======================================================================

======================================================================
Compiling:  Glow.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 Glow.v -verilog
======================================================================

======================================================================
Compiling:  Glow.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 -verilog Glow.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Oct 17 07:39:43 2013


======================================================================
Compiling:  Glow.v
Program  :   vpp
Options  :    -yv2 -q10 Glow.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Oct 17 07:39:43 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Glow.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Glow.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 -verilog Glow.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Oct 17 07:39:43 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kojo\Code\Glow.cydsn\codegentemp\Glow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Kojo\Code\Glow.cydsn\codegentemp\Glow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Glow.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 -verilog Glow.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Oct 17 07:39:44 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kojo\Code\Glow.cydsn\codegentemp\Glow.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Kojo\Code\Glow.cydsn\codegentemp\Glow.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_349
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\IDAC8_REF:Net_157\


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:tx_hd_send_break\ to Net_79
Aliasing \UART:BUART:HalfDuplexSend\ to Net_79
Aliasing \UART:BUART:FinalParityType_1\ to Net_79
Aliasing \UART:BUART:FinalParityType_0\ to Net_79
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_79
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_79
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_79
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_79
Aliasing zero to Net_79
Aliasing \UART:BUART:tx_status_6\ to Net_79
Aliasing \UART:BUART:tx_status_5\ to Net_79
Aliasing \UART:BUART:tx_status_4\ to Net_79
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_79
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_79
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_79
Aliasing \UART:BUART:rx_status_1\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_79
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__RX_net_0 to one
Aliasing tmpOE__TX_net_0 to one
Aliasing \PGA_GAIN:Net_37\ to Net_79
Aliasing \PGA_GAIN:Net_40\ to Net_79
Aliasing \PGA_GAIN:Net_38\ to Net_79
Aliasing \PGA_GAIN:Net_39\ to Net_79
Aliasing \PGA_REF:Net_37\ to Net_79
Aliasing \PGA_REF:Net_40\ to Net_79
Aliasing \PGA_REF:Net_38\ to Net_79
Aliasing \PGA_REF:Net_39\ to Net_79
Aliasing \IDAC8_REF:Net_125\ to Net_79
Aliasing \IDAC8_REF:Net_194\ to Net_79
Aliasing \IDAC8_REF:Net_195\ to Net_79
Aliasing \ADC_SAR_1:vp_ctl_0\ to Net_79
Aliasing \ADC_SAR_1:vp_ctl_2\ to Net_79
Aliasing \ADC_SAR_1:vn_ctl_1\ to Net_79
Aliasing \ADC_SAR_1:vn_ctl_3\ to Net_79
Aliasing \ADC_SAR_1:vp_ctl_1\ to Net_79
Aliasing \ADC_SAR_1:vp_ctl_3\ to Net_79
Aliasing \ADC_SAR_1:vn_ctl_0\ to Net_79
Aliasing \ADC_SAR_1:vn_ctl_2\ to Net_79
Aliasing \ADC_SAR_1:soc\ to one
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to one
Aliasing tmpOE__BOTTOM_8_net_0 to one
Aliasing \PGA_TOP_GND:Net_37\ to Net_79
Aliasing \PGA_TOP_GND:Net_40\ to Net_79
Aliasing \PGA_TOP_GND:Net_38\ to Net_79
Aliasing \PGA_TOP_GND:Net_39\ to Net_79
Aliasing tmpOE__BOTTOM_9_net_0 to one
Aliasing tmpOE__TOP_1_net_0 to one
Aliasing tmpOE__TOP_2_net_0 to one
Aliasing tmpOE__TOP_3_net_0 to one
Aliasing tmpOE__TOP_4_net_0 to one
Aliasing tmpOE__BOTTOM_1_net_0 to one
Aliasing tmpOE__BOTTOM_2_net_0 to one
Aliasing tmpOE__BOTTOM_3_net_0 to one
Aliasing tmpOE__BOTTOM_4_net_0 to one
Aliasing tmpOE__TOP_5_net_0 to one
Aliasing tmpOE__BOTTOM_5_net_0 to one
Aliasing tmpOE__BOTTOM_6_net_0 to one
Aliasing tmpOE__BOTTOM_7_net_0 to one
Aliasing tmpOE__TOP_6_net_0 to one
Aliasing tmpOE__TOP_7_net_0 to one
Aliasing tmpOE__TOP_8_net_0 to one
Aliasing tmpOE__TOP_9_net_0 to one
Aliasing tmpOE__TOP_10_net_0 to one
Aliasing tmpOE__BOTTOM_10_net_0 to one
Aliasing tmpOE__BOTTOM_11_net_0 to one
Aliasing tmpOE__BOTTOM_12_net_0 to one
Aliasing Net_350D to Net_79
Aliasing \UART:BUART:rx_break_status\\D\ to Net_79
Removing Lhs of wire \UART:Net_61\[2] = \UART:Net_9\[1]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[8] = Net_79[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[9] = Net_79[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[10] = Net_79[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[11] = Net_79[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[12] = Net_79[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[13] = Net_79[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[14] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[15] = Net_79[7]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[16] = \UART:BUART:reset_reg\[6]
Removing Rhs of wire Net_262[21] = \UART:BUART:tx_interrupt_out\[22]
Removing Rhs of wire Net_263[23] = \UART:BUART:rx_interrupt_out\[24]
Removing Lhs of wire zero[29] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_status_6\[78] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[79] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[80] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[82] = \UART:BUART:tx_fifo_empty\[43]
Removing Lhs of wire \UART:BUART:tx_status_3\[84] = \UART:BUART:tx_fifo_notfull\[42]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[143] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[151] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[162]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[153] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[163]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[154] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[179]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[155] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[193]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[156] = \UART:BUART:sRX:s23Poll:MODIN1_1\[157]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[157] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[158] = \UART:BUART:sRX:s23Poll:MODIN1_0\[159]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[159] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[165] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[166] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[167] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[168] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[169] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[170] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[171] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[172] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[173] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[174] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[175] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[176] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[181] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[182] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[183] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[184] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[185] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[186] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[187] = \UART:BUART:pollcount_1\[149]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[188] = \UART:BUART:pollcount_0\[152]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[189] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[190] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[197] = Net_79[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[198] = \UART:BUART:rx_parity_error_status\[199]
Removing Rhs of wire \UART:BUART:rx_status_3\[200] = \UART:BUART:rx_stop_bit_error\[201]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[211] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[260]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[215] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[282]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[216] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[217] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[218] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[219] = \UART:BUART:sRX:MODIN4_6\[220]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[220] = \UART:BUART:rx_count_6\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[221] = \UART:BUART:sRX:MODIN4_5\[222]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[222] = \UART:BUART:rx_count_5\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[223] = \UART:BUART:sRX:MODIN4_4\[224]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[224] = \UART:BUART:rx_count_4\[140]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[225] = \UART:BUART:sRX:MODIN4_3\[226]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[226] = \UART:BUART:rx_count_3\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[227] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[228] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[229] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[230] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[231] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[232] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[233] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[234] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[235] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[236] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[237] = \UART:BUART:rx_count_6\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[238] = \UART:BUART:rx_count_5\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[239] = \UART:BUART:rx_count_4\[140]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[240] = \UART:BUART:rx_count_3\[141]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[241] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[242] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[243] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[244] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[245] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[246] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[247] = Net_79[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[262] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[263] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[264] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[265] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[266] = \UART:BUART:rx_postpoll\[97]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[267] = \UART:BUART:rx_parity_bit\[214]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[269] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[270] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[268]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[271] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[268]
Removing Lhs of wire tmpOE__RX_net_0[293] = one[4]
Removing Lhs of wire tmpOE__TX_net_0[300] = one[4]
Removing Lhs of wire \PGA_GAIN:Net_37\[308] = Net_79[7]
Removing Lhs of wire \PGA_GAIN:Net_40\[309] = Net_79[7]
Removing Lhs of wire \PGA_GAIN:Net_38\[310] = Net_79[7]
Removing Lhs of wire \PGA_GAIN:Net_39\[311] = Net_79[7]
Removing Lhs of wire \PGA_REF:Net_37\[320] = Net_79[7]
Removing Lhs of wire \PGA_REF:Net_40\[321] = Net_79[7]
Removing Lhs of wire \PGA_REF:Net_38\[322] = Net_79[7]
Removing Lhs of wire \PGA_REF:Net_39\[323] = Net_79[7]
Removing Lhs of wire \IDAC8_REF:Net_125\[330] = Net_79[7]
Removing Lhs of wire \IDAC8_REF:Net_158\[331] = Net_79[7]
Removing Lhs of wire \IDAC8_REF:Net_123\[332] = Net_79[7]
Removing Lhs of wire \IDAC8_REF:Net_194\[336] = Net_79[7]
Removing Lhs of wire \IDAC8_REF:Net_195\[337] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[343] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[344] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[345] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[346] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[347] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[348] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[349] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[350] = Net_79[7]
Removing Lhs of wire \ADC_SAR_1:Net_188\[353] = \ADC_SAR_1:Net_221\[352]
Removing Lhs of wire \ADC_SAR_1:soc\[358] = one[4]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[376] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_8_net_0[401] = one[4]
Removing Lhs of wire \PGA_TOP_GND:Net_37\[423] = Net_79[7]
Removing Lhs of wire \PGA_TOP_GND:Net_40\[424] = Net_79[7]
Removing Lhs of wire \PGA_TOP_GND:Net_38\[425] = Net_79[7]
Removing Lhs of wire \PGA_TOP_GND:Net_39\[426] = Net_79[7]
Removing Lhs of wire tmpOE__BOTTOM_9_net_0[433] = one[4]
Removing Lhs of wire tmpOE__TOP_1_net_0[440] = one[4]
Removing Lhs of wire tmpOE__TOP_2_net_0[446] = one[4]
Removing Lhs of wire tmpOE__TOP_3_net_0[452] = one[4]
Removing Lhs of wire tmpOE__TOP_4_net_0[458] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_1_net_0[464] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_2_net_0[470] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_3_net_0[476] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_4_net_0[482] = one[4]
Removing Lhs of wire tmpOE__TOP_5_net_0[488] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_5_net_0[494] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_6_net_0[500] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_7_net_0[506] = one[4]
Removing Lhs of wire tmpOE__TOP_6_net_0[512] = one[4]
Removing Lhs of wire tmpOE__TOP_7_net_0[518] = one[4]
Removing Lhs of wire tmpOE__TOP_8_net_0[524] = one[4]
Removing Lhs of wire tmpOE__TOP_9_net_0[530] = one[4]
Removing Lhs of wire tmpOE__TOP_10_net_0[536] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_10_net_0[542] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_11_net_0[549] = one[4]
Removing Lhs of wire tmpOE__BOTTOM_12_net_0[555] = one[4]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[560] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[565] = \UART:BUART:tx_bitclk_enable_pre\[28]
Removing Lhs of wire Net_350D[566] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[575] = \UART:BUART:rx_bitclk_pre\[132]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[584] = \UART:BUART:rx_parity_error_pre\[209]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[585] = Net_79[7]

------------------------------------------------------
Aliased 0 equations, 153 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_79' (cost = 0):
Net_79 <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_80 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_80 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_80 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_80 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_80 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to Net_79
Aliasing \UART:BUART:rx_status_6\ to Net_79
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_79
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_79
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_79
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[96] = \UART:BUART:rx_bitclk\[144]
Removing Lhs of wire \UART:BUART:rx_status_0\[195] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[204] = Net_79[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[567] = \UART:BUART:tx_ctrl_mark_last\[87]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[579] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[580] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[582] = Net_79[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[583] = \UART:BUART:rx_markspace_pre\[208]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[588] = \UART:BUART:rx_parity_bit\[214]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_80 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_80 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -dcpsoc3 Glow.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.947ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.1118, Family: PSoC3, Started at: Thursday, 17 October 2013 07:39:45
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kojo\Code\Glow.cydsn\Glow.cyprj -d CY8C5868AXI-LP035 Glow.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_350 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_350:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_221\
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 10 pin(s) will be assigned a location by the fitter: BOTTOM_8(0), BOTTOM_9(0), BOTTOM_10(0), BOTTOM_11(0), BOTTOM_12(0), TOP_6(0), TOP_7(0), TOP_8(0), TOP_9(0), TOP_10(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BOTTOM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_968 ,
            pad => BOTTOM_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1063 ,
            pad => BOTTOM_10(0)_PAD );

    Pin : Name = BOTTOM_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1093 ,
            pad => BOTTOM_11(0)_PAD );

    Pin : Name = BOTTOM_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1094 ,
            pad => BOTTOM_12(0)_PAD );

    Pin : Name = BOTTOM_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_967 ,
            pad => BOTTOM_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_966 ,
            pad => BOTTOM_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_965 ,
            pad => BOTTOM_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_964 ,
            pad => BOTTOM_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_963 ,
            pad => BOTTOM_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_962 ,
            pad => BOTTOM_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BOTTOM_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1061 ,
            pad => BOTTOM_8(0)_PAD );

    Pin : Name = BOTTOM_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_1062 ,
            pad => BOTTOM_9(0)_PAD );

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => Net_80 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_878 ,
            pad => TOP_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_993 ,
            pad => TOP_10(0)_PAD );

    Pin : Name = TOP_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_798 ,
            pad => TOP_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_797 ,
            pad => TOP_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_796 ,
            pad => TOP_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_848 ,
            pad => TOP_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TOP_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_989 ,
            pad => TOP_6(0)_PAD );

    Pin : Name = TOP_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_990 ,
            pad => TOP_7(0)_PAD );

    Pin : Name = TOP_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_991 ,
            pad => TOP_8(0)_PAD );

    Pin : Name = TOP_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_992 ,
            pad => TOP_9(0)_PAD );

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_194 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_194, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_194 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_80 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_80 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_80 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_80
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_80 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_263 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_262 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_953 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_262 );
        Properties:
        {
            int_type = "01"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    1 :    7 :    8 :  12.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   28 :   44 :   72 :  38.89%
Macrocells                    :   26 :  166 :  192 :  13.54%
Unique Pterms                 :   42 :  342 :  384 :  10.94%
Total Pterms                  :   52 :      :      : 
Datapath Cells                :    3 :   21 :   24 :  12.50%
Status Cells                  :    2 :   22 :   24 :   8.33%
            StatusI Registers :    2 
Control Cells                 :    1 :   23 :   24 :   4.17%
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    3 :    1 :    4 :  75.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.338ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.507ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BOTTOM_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : BOTTOM_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BOTTOM_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : BOTTOM_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : BOTTOM_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : BOTTOM_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : BOTTOM_7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TOP_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TOP_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : TOP_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TOP_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TOP_5(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
IO_5@[IOP=(5)][IoId=(5)] : BOTTOM_10(0)
IO_3@[IOP=(5)][IoId=(3)] : BOTTOM_11(0)
IO_4@[IOP=(4)][IoId=(4)] : BOTTOM_12(0)
IO_2@[IOP=(6)][IoId=(2)] : BOTTOM_8(0)
IO_4@[IOP=(1)][IoId=(4)] : BOTTOM_9(0)
IO_1@[IOP=(15)][IoId=(1)] : TOP_10(0)
IO_3@[IOP=(4)][IoId=(3)] : TOP_6(0)
IO_4@[IOP=(15)][IoId=(4)] : TOP_7(0)
IO_3@[IOP=(0)][IoId=(3)] : TOP_8(0)
IO_5@[IOP=(6)][IoId=(5)] : TOP_9(0)
Vref[6]@[FFB(Vref,6)] : VREF_GND
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_REF:viDAC8\
SC[3]@[FFB(SC,3)] : \PGA_GAIN:SC\
SC[2]@[FFB(SC,2)] : \PGA_REF:SC\
SC[1]@[FFB(SC,1)] : \PGA_TOP_GND:SC\
Log: apr.M0058: The analog placement iterative improvement is 28% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 52% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BOTTOM_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : BOTTOM_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BOTTOM_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : BOTTOM_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : BOTTOM_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : BOTTOM_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : BOTTOM_7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TOP_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TOP_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : TOP_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TOP_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TOP_5(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
IO_6@[IOP=(0)][IoId=(6)] : BOTTOM_10(0)
IO_1@[IOP=(5)][IoId=(1)] : BOTTOM_11(0)
IO_1@[IOP=(2)][IoId=(1)] : BOTTOM_12(0)
IO_0@[IOP=(5)][IoId=(0)] : BOTTOM_8(0)
IO_7@[IOP=(5)][IoId=(7)] : BOTTOM_9(0)
IO_3@[IOP=(6)][IoId=(3)] : TOP_10(0)
IO_5@[IOP=(6)][IoId=(5)] : TOP_6(0)
IO_4@[IOP=(6)][IoId=(4)] : TOP_7(0)
IO_7@[IOP=(4)][IoId=(7)] : TOP_8(0)
IO_5@[IOP=(15)][IoId=(5)] : TOP_9(0)
Vref[6]@[FFB(Vref,6)] : VREF_GND
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
VIDAC[1]@[FFB(VIDAC,1)] : \IDAC8_REF:viDAC8\
SC[1]@[FFB(SC,1)] : \PGA_GAIN:SC\
SC[2]@[FFB(SC,2)] : \PGA_REF:SC\
SC[0]@[FFB(SC,0)] : \PGA_TOP_GND:SC\

Analog Placement phase: Elapsed time ==> 34s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=32 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc1 Vin Wire"
Net "Net_798" overuses wire "AGL[5]"
Net "Net_991" overuses wire "AGL[7]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_1051" overuses wire "AGL[7]"
Net "Net_1051" overuses wire "Vssa Wire"
Net "Net_950" overuses wire "SAR vplus wire R"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[6] Sw__0b"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[6] Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[6]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[0] Wire Alt"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[0] Wire"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[0] Wire Alt"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[0] Wire"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[6] Sw__0b"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P3[6] Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[5]"
Net "AmuxNose::TOP_MUX_GND" overuses wire "GPIO P6[5] Sw__1b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[6]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "Vssa Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxNose::TOP_MUX_VREF" overuses wire "GPIO P6[5] Sw__1b"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=13 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc1 Vin Wire"
Net "Net_878" overuses wire "AGL[4]"
Net "Net_991" overuses wire "AGL[7]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_993" overuses wire "AGL[3]"
Net "Net_1051" overuses wire "dsm0+ Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[5]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[3]"
Net "AmuxNose::TOP_MUX_GND" overuses wire "GPIO P0[1] Sw__1b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[4]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[5]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxNose::TOP_MUX_VREF" overuses wire "GPIO P0[1] Sw__1b"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=9 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc1 Vin Wire"
Net "Net_798" overuses wire "GPIO P0[1] Wire"
Net "Net_797" overuses wire "AGR[7]"
Net "Net_990" overuses wire "AGL[0]"
Net "Net_991" overuses wire "AGL[7]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "sc1 out Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P0[1] Sw__0b"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P0[1] Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 out Wire"
Net "AmuxNose::TOP_MUX_GND" overuses wire "GPIO P0[1] Sw__0b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[0]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SIO Ref[2] Sw__0b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SIO Ref[2] Sw__1b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 4 OverUse=10 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "sc1 out Wire"
Net "\ADC_SAR_1:Net_126\" overuses wire "SAR vminus wire R"
Net "\ADC_SAR_1:Net_248\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_248\" overuses wire "1.024v_vref Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vminus wire R"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 out Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vminus wire R"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 out Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL2AGR[1] Sw__0b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "1.024v_vref Wire"
Net "AmuxNose::TOP_MUX_VREF" overuses wire "AGL2AGR[1] Sw__0b"
Log: apr.M0017: ============ VeraRouter Improve 5 OverUse=6 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc1 Vin Wire"
Net "Net_797" overuses wire "AGR[7]"
Net "Net_796" overuses wire "AGR[2]"
Net "Net_848" overuses wire "AGR[3]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "AGR[5]"
Net "Net_950" overuses wire "SAR vplus wire R"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "sc1 Vin Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[2]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL2AGR[1] Sw__0b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[5]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[7]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[3]"
Net "AmuxNose::TOP_MUX_VREF" overuses wire "AGL2AGR[1] Sw__0b"
Log: apr.M0017: ============ VeraRouter Improve 6 OverUse=9 ============ (App=cydsfit)
Net "Net_991" overuses wire "AGL[7]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_1051" overuses wire "dsm0+ Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[7]"
Net "AmuxNose::TOP_MUX_GND" overuses wire "GPIO P3[7] Sw__1b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[7]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxNose::TOP_MUX_VREF" overuses wire "GPIO P3[7] Sw__1b"
Log: apr.M0017: ============ VeraRouter Improve 7 OverUse=6 ============ (App=cydsfit)
Net "Net_798" overuses wire "AGL[5]"
Net "Net_848" overuses wire "AGR[3]"
Net "Net_990" overuses wire "AGL[0]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "AGR[5]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[5]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[5]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[5]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[0]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[3]"
Log: apr.M0017: ============ VeraRouter Improve 8 OverUse=6 ============ (App=cydsfit)
Net "Net_878" overuses wire "AGL[4]"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "AGR[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGR[1]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[4]"
Log: apr.M0017: ============ VeraRouter Improve 9 OverUse=4 ============ (App=cydsfit)
Net "Net_797" overuses wire "GPIO P3[7] Wire"
Net "Net_992" overuses wire "AGL[1]"
Net "Net_950" overuses wire "AGR[5]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusR"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusR"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusR"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusR"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusR"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGR[5]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P3[7] Wire Alt2"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P3[7] Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusR"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusR"
Net "AmuxNose::TOP_MUX_GND" overuses wire "GPIO P3[7] Wire Alt2"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 10 OverUse=6 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "Net_993" overuses wire "AGL[3]"
Net "\ADC_SAR_1:Net_126\" overuses wire "SAR vminus wire R"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "SAR vminus wire R"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P3[5] Mux__8b"
Net "AmuxEye::TOP_MUX_GND" overuses wire "GPIO P3[5] Mux__4b"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[3]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 11 OverUse=5 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 12 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 13 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 14 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 15 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 16 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 17 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 18 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 19 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 20 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 21 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 22 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 23 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 24 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 25 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 26 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 27 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 28 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 29 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 30 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 31 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 32 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 33 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 34 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 35 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 36 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 37 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 38 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 39 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 40 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[6]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[6]"
Log: apr.M0017: ============ VeraRouter Improve 41 OverUse=3 ============ (App=cydsfit)
Net "Net_878" overuses wire "AGL[4]"
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[4]"
Log: apr.M0017: ============ VeraRouter Improve 42 OverUse=3 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 43 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 44 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 45 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 46 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 47 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 48 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 49 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 50 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 51 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 52 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 53 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 54 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 55 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 56 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 57 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 58 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 59 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 60 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 61 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 62 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 63 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 64 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 65 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 66 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 67 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 68 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 69 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 70 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 71 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 72 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 73 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 74 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 75 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 76 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 77 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 78 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 79 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 80 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 81 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 82 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 83 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 84 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 85 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 86 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 87 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 88 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 89 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 90 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 91 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 92 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 93 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 94 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 95 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 96 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 97 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 98 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 99 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 100 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 101 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 102 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 103 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 104 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 105 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 106 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 107 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 108 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 109 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 110 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 111 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 112 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 113 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 114 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 115 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 116 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 117 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 118 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 119 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 120 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 121 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 122 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 123 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 124 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 125 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 126 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 127 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 128 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 129 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 130 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 131 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 132 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 133 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 134 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 135 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 136 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 137 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 138 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 139 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 140 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 141 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 142 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 143 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 144 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 145 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 146 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 147 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 148 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 149 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 150 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 151 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 152 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 153 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 154 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 155 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 156 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 157 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 158 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 159 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 160 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 161 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 162 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 163 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 164 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 165 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 166 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 167 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 168 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0017: ============ VeraRouter Improve 169 OverUse=2 ============ (App=cydsfit)
Net "Net_992" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_GND" overuses wire "amuxbusL"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[1]"
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 6% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 13% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 20% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 26% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 40% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 47% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 53% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 60% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 74% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 87% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 94% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : BOTTOM_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : BOTTOM_2(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BOTTOM_3(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : BOTTOM_4(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : BOTTOM_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : BOTTOM_6(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : BOTTOM_7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : TOP_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : TOP_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : TOP_3(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : TOP_4(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TOP_5(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(0)][IoId=(7)] : BOTTOM_10(0)
IO_5@[IOP=(6)][IoId=(5)] : BOTTOM_11(0)
IO_7@[IOP=(4)][IoId=(7)] : BOTTOM_12(0)
IO_3@[IOP=(4)][IoId=(3)] : BOTTOM_8(0)
IO_7@[IOP=(5)][IoId=(7)] : BOTTOM_9(0)
IO_5@[IOP=(5)][IoId=(5)] : TOP_10(0)
IO_7@[IOP=(6)][IoId=(7)] : TOP_6(0)
IO_4@[IOP=(6)][IoId=(4)] : TOP_7(0)
IO_0@[IOP=(5)][IoId=(0)] : TOP_8(0)
IO_6@[IOP=(0)][IoId=(6)] : TOP_9(0)
Vref[6]@[FFB(Vref,6)] : VREF_GND
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_REF:viDAC8\
SC[3]@[FFB(SC,3)] : \PGA_GAIN:SC\
SC[2]@[FFB(SC,2)] : \PGA_REF:SC\
SC[0]@[FFB(SC,0)] : \PGA_TOP_GND:SC\

Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=20 ============ (App=cydsfit)
Net "Net_593" overuses wire "AGR[4]"
Net "Net_878" overuses wire "AGL[4]"
Net "Net_1051" overuses wire "AGL[7]"
Net "Net_1051" overuses wire "Vssa Wire"
Net "Net_950" overuses wire "AGR[4]"
Net "Net_950" overuses wire "SAR vplus wire R"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[4]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "dsm0+ Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[7]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "dsm0+ Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[7]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[7]"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "Vssa Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "dsm0+ Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=7 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc3 Vin Wire"
Net "Net_798" overuses wire "AGL[5]"
Net "Net_1051" overuses wire "dsm0- Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[5]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "dsm0- Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "AGL[1]"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "dsm0- Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=4 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc3 Vin Wire"
Net "Net_798" overuses wire "AGL[5]"
Net "Net_993" overuses wire "AGR[1]"
Net "\ADC_SAR_1:Net_248\" overuses wire "1.024v_vref Wire"
Net "\ADC_SAR_1:Net_248\" overuses wire "1.024v_vref Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "1.024v_vref Wire"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P4[3] Sw__1b"
Net "AmuxEye::BOTTOM_MUX_SENSE" overuses wire "GPIO P4[3] Wire"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P4[3] Sw__1b"
Net "AmuxNose::BOTTOM_MUX_SENSE" overuses wire "GPIO P4[3] Wire"
Net "AmuxEye::TOP_MUX_GND" overuses wire "AGL[5]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[1]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SIO Ref[3] Sw__1b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SIO Ref[3] Sw__0b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Log: apr.M0017: ============ VeraRouter Improve 4 OverUse=7 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc3 Vin Wire"
Net "Net_990" overuses wire "AGL[0]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGL[0]"
Log: apr.M0017: ============ VeraRouter Improve 5 OverUse=2 ============ (App=cydsfit)
Net "Net_950" overuses wire "AGR[6]"
Net "Net_950" overuses wire "SAR vplus sw R__3b"
Net "Net_950" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "AGR[6]"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus sw R__3b"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "SAR vplus wire R"
Log: apr.M0017: ============ VeraRouter Improve 6 OverUse=3 ============ (App=cydsfit)
Net "Net_593" overuses wire "sc3 Vin Wire"
Net "Net_950" overuses wire "sc3 out Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 Vin Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 out Wire"
Net "AmuxEye::TOP_MUX_VREF" overuses wire "sc3 out Wire"
Log: apr.M0017: ============ VeraRouter Improve 7 OverUse=2 ============ (App=cydsfit)
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_593 => (VIDAC Iout 3 (598)) (SC/CT 3vin (952)) 
Route#50718: 
  (SC/CT 3vin (952)) [sc3 Vin Wire [753]] 
    (sc3 Vin Sw__2a (1111)) [sc3 Vin Sw__2b [456]] (sc3 Vin Sw__2c (1112)##) [AGR[5] [598]] 
    (i3 Sw__2c (668)##) [i3 Sw__2b [253]] (i3 Sw__2a (667)) [i3 Wire [717]] 
    (VIDAC Iout 3 (598)) 
Connect Signal: Net_968 => (GPIO P3[0] (127)) 
Route#50584: 
  (GPIO P3[0] (127)) 
Connect Signal: Net_967 => (GPIO P3[1] (133)) 
Route#50585: 
  (GPIO P3[1] (133)) 
Connect Signal: Net_966 => (GPIO P3[2] (139)) 
Route#50586: 
  (GPIO P3[2] (139)) 
Connect Signal: Net_965 => (GPIO P3[3] (154)) 
Route#50587: 
  (GPIO P3[3] (154)) 
Connect Signal: Net_964 => (GPIO P3[4] (189)) 
Route#50588: 
  (GPIO P3[4] (189)) 
Connect Signal: Net_963 => (GPIO P3[5] (203)) 
Route#50589: 
  (GPIO P3[5] (203)) 
Connect Signal: Net_962 => (GPIO P3[6] (238)) 
Route#50590: 
  (GPIO P3[6] (238)) 
Connect Signal: Net_1061 => (GPIO P4[3] (267)) 
Route#50591: 
  (GPIO P4[3] (267)) 
Connect Signal: Net_1062 => (GPIO P5[7] (407)) 
Route#50592: 
  (GPIO P5[7] (407)) 
Connect Signal: Net_1063 => (GPIO P0[7] (121)) 
Route#50593: 
  (GPIO P0[7] (121)) 
Connect Signal: Net_1093 => (GPIO P6[5] (317)) 
Route#50594: 
  (GPIO P6[5] (317)) 
Connect Signal: Net_1094 => (GPIO P4[7] (287)) 
Route#50595: 
  (GPIO P4[7] (287)) 
Connect Signal: Net_669 => (SC/CT 0out (957)) 
Route#50598: 
  (SC/CT 0out (957)) 
Connect Signal: Net_878 => (GPIO P0[0] (000)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50655: 
  (GPIO P0[0] (000)) [GPIO P0[0] Wire [535]] 
    (GPIO P0[0] Sw__1a (005)) [GPIO P0[0] Sw__1b [001]] (GPIO P0[0] Sw__1c (006)##) [AGL[4] [539]] 
Connect Signal: Net_798 => (GPIO P0[1] (007)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50686: 
  (GPIO P0[1] (007)) [GPIO P0[1] Wire [540]] 
Connect Signal: Net_797 => (GPIO P3[7] (245)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50634: 
  (GPIO P3[7] (245)) [GPIO P3[7] Wire [643]] 
    (GPIO P3[7] Sw__1a (250)) [GPIO P3[7] Sw__1b [083]] (GPIO P3[7] Sw__1c (251)##) [AGR[7] [606]] 
Connect Signal: Net_796 => (GPIO P1[6] (442)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50603: 
  (GPIO P1[6] (442)) [GPIO P1[6] Wire [692]] 
    (GPIO P1[6] Sw__1a (445)) [GPIO P1[6] Sw__1b [161]] (GPIO P1[6] Sw__1c (446)##) [AGR[2] [679]] 
Connect Signal: Net_848 => (GPIO P1[7] (447)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50639: 
  (GPIO P1[7] (447)) [GPIO P1[7] Wire [693]] 
    (GPIO P1[7] Sw__1a (450)) [GPIO P1[7] Sw__1b [163]] (GPIO P1[7] Sw__1c (451)##) [AGR[3] [681]] 
Connect Signal: Net_989 => (GPIO P6[7] (327)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50605: 
  (GPIO P6[7] (327)) [GPIO P6[7] Wire [665]] 
    (GPIO P6[7] Sw__1a (330)) [GPIO P6[7] Sw__1b [115]] (GPIO P6[7] Sw__1c (331)##) [AGL[3] [661]] 
Connect Signal: Net_990 => (GPIO P6[4] (312)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50708: 
  (GPIO P6[4] (312)) [GPIO P6[4] Wire [662]] 
    (GPIO P6[4] Sw__1a (315)) [GPIO P6[4] Sw__1b [109]] (GPIO P6[4] Sw__1c (316)##) [AGL[0] [655]] 
Connect Signal: Net_991 => (GPIO P5[0] (372)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50607: 
  (GPIO P5[0] (372)) [GPIO P5[0] Wire [674]] 
    (GPIO P5[0] Sw__1a (375)) [GPIO P5[0] Sw__1b [133]] (GPIO P5[0] Sw__1c (376)##) [AGR[0] [675]] 
Connect Signal: Net_992 => (GPIO P0[6] (115)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50608: 
  (GPIO P0[6] (115)) [GPIO P0[6] Wire [588]] 
Connect Signal: Net_993 => (GPIO P5[5] (397)) 
  augmented for Net_669 => (SC/CT 0out (957)) 
  augmented for Net_616 => (SC/CT 2out (958)) 
Route#50691: 
  (GPIO P5[5] (397)) [GPIO P5[5] Wire [683]] 
    (GPIO P5[5] Sw__1a (400)) [GPIO P5[5] Sw__1b [143]] (GPIO P5[5] Sw__1c (401)##) [AGR[1] [677]] 
Connect Signal: Net_616 => (SC/CT 2out (958)) 
Route#50614: 
  (SC/CT 2out (958)) 
Connect Signal: Net_1051 => (VRef Block Vssa (1194)) (SC/CT 0vin (949)) 
Route#50676: 
  (SC/CT 0vin (949)) [sc0 Vin Wire [750]] 
    (sc0 Vin Sw__7a (977)) [sc0 Vin Sw__7b [389]] (sc0 Vin Sw__7c (978)##) [abusL3 [563]] 
    (DSM- Sw__3c (561)##) [DSM- Sw__3b [208]] (DSM- Sw__3a (560)) [dsm0- Wire [702]] 
    (DSM- Swx__0a (568)) [DSM- Swx__0b [212]] (DSM- Swx__0c (569)##) [Vssa Wire Alt2 [704]] 
    (Vssa Wire Alt2 Sw (1196)) [Vssa Wire [781]] 
    (VRef Block Vssa (1194)) 
Connect Signal: Net_950 => (SAR1 Vp (730)) (SC/CT 3out (960)) 
Route#50721: 
  (SC/CT 3out (960)) [sc3 out Wire [761]] 
    (sc3 out Sw__3a (1147)) [sc3 out Sw__3b [474]] (sc3 out Sw__3c (1148)##) [abusR2 [621]] 
    (SAR vplus sw R__6c (748)##) [SAR vplus sw R__6b [286]] (SAR vplus sw R__6a (747)) [SAR vplus wire R [730]] 
    (SAR1 Vp (730)) 
Connect Signal: \ADC_SAR_1:Net_126\ => (SAR1 Vn (731)) (SAR1 vrefhi_out (732)) 
Route#50619: 
  (SAR1 vrefhi_out (732)) [SAR vrefhi_out wire R [732]] 
    (SAR vminus sw R__7c (774)##) [SAR vminus sw R__7b [299]] (SAR vminus sw R__7a (773)) [SAR vminus wire R [731]] 
    (SAR1 Vn (731)) 
Connect Signal: \ADC_SAR_1:Net_215\ => (SAR1 extvref (733)) (GPIO P0[2] (014)) 
Route#50620: 
  (GPIO P0[2] (014)) [GPIO P0[2] Wire [544]] 
    (GPIO P0[2] Wire ExVref Sw (016)) [GPIO P0[2] Wire ExVref [546]] 
    (SAR1 extvref (733)) 
Connect Signal: \ADC_SAR_1:Net_248\ => (SAR1 vref (734)) (VRef Block 1.024v (1191)) (SC/CT 2vin (950)) 
Route#50696: 
  (SC/CT 2vin (950)) [sc2 Vin Wire [751]] 
    (sc2 1.024v_vref Vin switch__0c (1233)##) [sc2 1.024v_vref Vin switch__0b [492]] (sc2 1.024v_vref Vin switch__0a (1232)) [sc2 1.024v_vref Vin Wire [795]] 
    (sc2 1.024v_vref Vin Wire Sw (1222)) [1.024v_vref Wire [558]] 
    (1.024v_vref Wire sar1 Sw (786)) [1.024v_vref Wire sar1 [737]] 
    (SAR vref sw R__1c (780)!!) [SAR vref sw R__1b [302]] (SAR vref sw R__1a (779)) [SAR vref wire R [733]] 
    (SAR1 vref (734)) 
  (sc2 1.024v_vref Vin Wire Sw (1222)) [1.024v_vref Wire [558]] 
    (VRef Block 1.024v (1191)) 
Connect Signal: \IDAC8_REF:Net_124\ => (VIDAC Vout 3 (594)) 
Route#50622: 
  (VIDAC Vout 3 (594)) 
Connect Signal: \PGA_GAIN:Net_17\ => (SC/CT 3vref (956)) 
Route#50623: 
  (SC/CT 3vref (956)) 
Connect Signal: \PGA_REF:Net_17\ => (SC/CT 2vref (954)) 
Route#50624: 
  (SC/CT 2vref (954)) 
Connect Signal: \PGA_TOP_GND:Net_17\ => (SC/CT 0vref (953)) 
Route#50625: 
  (SC/CT 0vref (953)) 
Connect Mux: Amux::BOTTOM_MUX_SENSE => { 
  (SC/CT 3vin (952)) [sc3 Vin Wire [753]] 
    (sc3 Vin Sw__2a (1111)) [sc3 Vin Sw__2b [456]] (sc3 Vin Sw__2c (1112)##) [AGR[5] [598]] 
    (i3 Sw__2c (668)##) [i3 Sw__2b [253]] (i3 Sw__2a (667)) [i3 Wire [717]] 
    (VIDAC Iout 3 (598)) } -->> {{  { 
  (GPIO P3[0] (127)) } || { 
  (GPIO P3[1] (133)) } || { 
  (GPIO P3[2] (139)) } || { 
  (GPIO P3[3] (154)) } || { 
  (GPIO P3[4] (189)) } || { 
  (GPIO P3[5] (203)) } || { 
  (GPIO P3[6] (238)) } || { 
  (GPIO P4[3] (267)) } || { 
  (GPIO P5[7] (407)) } || { 
  (GPIO P0[7] (121)) } || { 
  (GPIO P6[5] (317)) } || { 
  (GPIO P4[7] (287)) } }}
Route#50719: 
  (i3 Sw__0a (663)) [i3 Sw__0b [251]] (i3 Sw__0c (664)##) [amuxbusR [594]] 
    (amuxbusL2amuxbusR__0c (499)##) [amuxbusL2amuxbusR__0b [184]] (amuxbusL2amuxbusR__0a (498)) [amuxbusL [538]] 
    (GPIO P4[3] Sw__0c (269)##) 
  (i3 Sw__0c (664)##) [amuxbusR [594]] 
    (GPIO P5[7] Sw__0c (409)##) 
  (i3 Sw__0c (664)##) [amuxbusR [594]] 
    (GPIO P3[6] Sw__0c (242)##) 
  (amuxbusL2amuxbusR__0a (498)) [amuxbusL [538]] 
    (GPIO P0[7] Sw__0c (124)##) 
  (i3 Sw__0c (664)##) [amuxbusR [594]] 
    (GPIO P3[2] Sw__0c (143)##) 
  (amuxbusL2amuxbusR__0a (498)) [amuxbusL [538]] 
    (GPIO P6[5] Sw__0c (319)##) 
  (i3 Sw__0c (664)##) [amuxbusR [594]] 
    (GPIO P3[3] Sw__0c (157)##) 
  (amuxbusL2amuxbusR__0a (498)) [amuxbusL [538]] 
    (GPIO P4[7] Sw__0c (289)##) 
  (i3 Sw__1a (665)) [i3 Sw__1b [252]] (i3 Sw__1c (666)##) [AGR[4] [595]] 
    (GPIO P3[0] Sw__1c (132)##) 
  (i3 Sw__1c (666)##) [AGR[4] [595]] 
    (GPIO P3[4] Sw__1c (194)##) 
  (GPIO P3[5] Sw__1c (208)##) 
  (i3 hi Sw__0a (669)) [i3 hi Sw__0b [254]] (i3 hi Sw__0c (670)##) 
Route#50720: 
  (GPIO P4[3] Sw__0c (269)##) [GPIO P4[3] Sw__0b [090]] (GPIO P4[3] Sw__0a (268)) [GPIO P4[3] Wire [649]] 
    (GPIO P4[3] (267)) 
  (GPIO P5[7] Sw__0c (409)##) [GPIO P5[7] Sw__0b [146]] (GPIO P5[7] Sw__0a (408)) [GPIO P5[7] Wire [685]] 
    (GPIO P5[7] (407)) 
  (GPIO P3[6] Sw__0c (242)##) [GPIO P3[6] Sw__0b [080]] (GPIO P3[6] Sw__0a (241)) [GPIO P3[6] Wire [640]] 
    (GPIO P3[6] (238)) 
  (GPIO P0[7] Sw__0c (124)##) [GPIO P0[7] Sw__0b [040]] (GPIO P0[7] Sw__0a (123)) [GPIO P0[7] Wire [590]] 
    (GPIO P0[7] (121)) 
  (GPIO P3[2] Sw__0c (143)##) [GPIO P3[2] Sw__0b [046]] (GPIO P3[2] Sw__0a (142)) [GPIO P3[2] Wire [599]] 
    (GPIO P3[2] (139)) 
  (GPIO P6[5] Sw__0c (319)##) [GPIO P6[5] Sw__0b [110]] (GPIO P6[5] Sw__0a (318)) [GPIO P6[5] Wire [663]] 
    (GPIO P6[5] (317)) 
  (GPIO P3[3] Sw__0c (157)##) [GPIO P3[3] Sw__0b [051]] (GPIO P3[3] Sw__0a (156)) [GPIO P3[3] Wire [607]] 
    (GPIO P3[3] (154)) 
  (GPIO P4[7] Sw__0c (289)##) [GPIO P4[7] Sw__0b [098]] (GPIO P4[7] Sw__0a (288)) [GPIO P4[7] Wire [653]] 
    (GPIO P4[7] (287)) 
  (GPIO P3[0] Sw__1c (132)##) [GPIO P3[0] Sw__1b [043]] (GPIO P3[0] Sw__1a (131)) [GPIO P3[0] Wire [592]] 
    (GPIO P3[0] (127)) 
  (GPIO P3[4] Sw__1c (194)##) [GPIO P3[4] Sw__1b [064]] (GPIO P3[4] Sw__1a (193)) [GPIO P3[4] Wire [623]] 
    (GPIO P3[4] (189)) 
  (GPIO P3[5] Sw__1c (208)##) [GPIO P3[5] Sw__1b [069]] (GPIO P3[5] Sw__1a (207)) [GPIO P3[5] Wire [628]] 
    (GPIO P3[5] (203)) 
  (i3 hi Sw__0c (670)##) [GPIO P3[1] Wire Alt [597]] 
    (GPIO P3[1] Wire Alt Sw (134)) [GPIO P3[1] Wire [596]] 
    (GPIO P3[1] (133)) 
Connect Mux: Amux::TOP_MUX_GND => { 
  (SC/CT 0out (957)) } -->> {{  { 
  (GPIO P0[0] (000)) [GPIO P0[0] Wire [535]] 
    (GPIO P0[0] Sw__1a (005)) [GPIO P0[0] Sw__1b [001]] (GPIO P0[0] Sw__1c (006)##) [AGL[4] [539]] } || { 
  (GPIO P0[1] (007)) [GPIO P0[1] Wire [540]] } || { 
  (GPIO P3[7] (245)) [GPIO P3[7] Wire [643]] 
    (GPIO P3[7] Sw__1a (250)) [GPIO P3[7] Sw__1b [083]] (GPIO P3[7] Sw__1c (251)##) [AGR[7] [606]] } || { 
  (GPIO P1[6] (442)) [GPIO P1[6] Wire [692]] 
    (GPIO P1[6] Sw__1a (445)) [GPIO P1[6] Sw__1b [161]] (GPIO P1[6] Sw__1c (446)##) [AGR[2] [679]] } || { 
  (GPIO P1[7] (447)) [GPIO P1[7] Wire [693]] 
    (GPIO P1[7] Sw__1a (450)) [GPIO P1[7] Sw__1b [163]] (GPIO P1[7] Sw__1c (451)##) [AGR[3] [681]] } || { 
  (GPIO P6[7] (327)) [GPIO P6[7] Wire [665]] 
    (GPIO P6[7] Sw__1a (330)) [GPIO P6[7] Sw__1b [115]] (GPIO P6[7] Sw__1c (331)##) [AGL[3] [661]] } || { 
  (GPIO P6[4] (312)) [GPIO P6[4] Wire [662]] 
    (GPIO P6[4] Sw__1a (315)) [GPIO P6[4] Sw__1b [109]] (GPIO P6[4] Sw__1c (316)##) [AGL[0] [655]] } || { 
  (GPIO P5[0] (372)) [GPIO P5[0] Wire [674]] 
    (GPIO P5[0] Sw__1a (375)) [GPIO P5[0] Sw__1b [133]] (GPIO P5[0] Sw__1c (376)##) [AGR[0] [675]] } || { 
  (GPIO P0[6] (115)) [GPIO P0[6] Wire [588]] } || { 
  (GPIO P5[5] (397)) [GPIO P5[5] Wire [683]] 
    (GPIO P5[5] Sw__1a (400)) [GPIO P5[5] Sw__1b [143]] (GPIO P5[5] Sw__1c (401)##) [AGR[1] [677]] } }}
Route#50709: 
  (SC/CT 0out (957)) [sc0 out Wire [758]] 
    (sc0 out Sw__4a (1005)) [sc0 out Sw__4b [403]] (sc0 out Sw__4c (1006)##) [AGL[1] [657]] 
    (i0 Sw__2c (614)##) [i0 Sw__2b [226]] (i0 Sw__2a (613)) [i0 Wire [714]] 
    (i0 hi Sw__0a (615)) [i0 hi Sw__0b [227]] (i0 hi Sw__0c (616)##) 
  (SC/CT 0out (957)) [sc0 out Wire [758]] 
    (sc0 out Sw__0a (997)) [sc0 out Sw__0b [399]] (sc0 out Sw__0c (998)##) [AGL[5] [543]] 
    (v2 Sw__2c (622)##) [v2 Sw__2b [230]] (v2 Sw__2a (621)) [v2 Wire [711]] 
    (v2 Sw__1a (619)) [v2 Sw__1b [229]] (v2 Sw__1c (620)##) 
  (SC/CT 0out (957)) [sc0 out Wire [758]] 
    (sc1vin2sc0out Sw__0a (1057)) [sc1vin2sc0out Sw__0b [429]] (sc1vin2sc0out Sw__0c (1058)##) [sc1 Vin Wire [752]] 
    (sc1 Vin Sw__4a (1067)) [sc1 Vin Sw__4b [434]] (sc1 Vin Sw__4c (1068)##) 
  (sc0 out Sw__0c (998)##) [AGL[5] [543]] 
    (GPIO P0[1] Sw__1c (013)##) 
  (sc1vin2sc0out Sw__0c (1058)##) [sc1 Vin Wire [752]] 
    (sc1 Vin Sw__11a (1081)) [sc1 Vin Sw__11b [441]] (sc1 Vin Sw__11c (1082)##) 
  (sc1vin2sc0out Sw__0c (1058)##) [sc1 Vin Wire [752]] 
    (sc1 Vin Sw__8a (1075)) [sc1 Vin Sw__8b [438]] (sc1 Vin Sw__8c (1076)##) 
  (sc1vin2sc0out Sw__0c (1058)##) [sc1 Vin Wire [752]] 
    (sc1 Vin Sw__9a (1077)) [sc1 Vin Sw__9b [439]] (sc1 Vin Sw__9c (1078)##) 
  (sc1vin2sc0out Sw__0c (1058)##) [sc1 Vin Wire [752]] 
    (sc1 Vin Sw__10a (1079)) [sc1 Vin Sw__10b [440]] (sc1 Vin Sw__10c (1080)##) 
  (i0 Sw__2a (613)) [i0 Wire [714]] 
    (i0 Sw__1a (611)) [i0 Sw__1b [225]] (i0 Sw__1c (612)##) 
  (SC/CT 0out (957)) [sc0 out Wire [758]] 
    (sc0 out Sw__5a (1007)) [sc0 out Sw__5b [404]] (sc0 out Sw__5c (1008)##) 
Route#50710: 
  (i0 hi Sw__0c (616)##) [GPIO P0[6] Wire Alt [589]] 
    (GPIO P0[6] Wire Alt Sw (116)) 
  (v2 Sw__1c (620)##) 
  (sc1 Vin Sw__4c (1068)##) 
  (GPIO P0[1] Sw__1c (013)##) [GPIO P0[1] Sw__1b [003]] (GPIO P0[1] Sw__1a (012)) 
  (sc1 Vin Sw__11c (1082)##) 
  (sc1 Vin Sw__8c (1076)##) 
  (sc1 Vin Sw__9c (1078)##) 
  (sc1 Vin Sw__10c (1080)##) 
  (i0 Sw__1c (612)##) 
  (sc0 out Sw__5c (1008)##) 
Connect Mux: Amux::TOP_MUX_VREF => { 
  (SC/CT 2out (958)) } -->> {{  { 
  (GPIO P0[0] (000)) [GPIO P0[0] Wire [535]] 
    (GPIO P0[0] Sw__1a (005)) [GPIO P0[0] Sw__1b [001]] (GPIO P0[0] Sw__1c (006)##) [AGL[4] [539]] } || { 
  (GPIO P0[1] (007)) [GPIO P0[1] Wire [540]] } || { 
  (GPIO P3[7] (245)) [GPIO P3[7] Wire [643]] 
    (GPIO P3[7] Sw__1a (250)) [GPIO P3[7] Sw__1b [083]] (GPIO P3[7] Sw__1c (251)##) [AGR[7] [606]] } || { 
  (GPIO P1[6] (442)) [GPIO P1[6] Wire [692]] 
    (GPIO P1[6] Sw__1a (445)) [GPIO P1[6] Sw__1b [161]] (GPIO P1[6] Sw__1c (446)##) [AGR[2] [679]] } || { 
  (GPIO P1[7] (447)) [GPIO P1[7] Wire [693]] 
    (GPIO P1[7] Sw__1a (450)) [GPIO P1[7] Sw__1b [163]] (GPIO P1[7] Sw__1c (451)##) [AGR[3] [681]] } || { 
  (GPIO P6[7] (327)) [GPIO P6[7] Wire [665]] 
    (GPIO P6[7] Sw__1a (330)) [GPIO P6[7] Sw__1b [115]] (GPIO P6[7] Sw__1c (331)##) [AGL[3] [661]] } || { 
  (GPIO P6[4] (312)) [GPIO P6[4] Wire [662]] 
    (GPIO P6[4] Sw__1a (315)) [GPIO P6[4] Sw__1b [109]] (GPIO P6[4] Sw__1c (316)##) [AGL[0] [655]] } || { 
  (GPIO P5[0] (372)) [GPIO P5[0] Wire [674]] 
    (GPIO P5[0] Sw__1a (375)) [GPIO P5[0] Sw__1b [133]] (GPIO P5[0] Sw__1c (376)##) [AGR[0] [675]] } || { 
  (GPIO P0[6] (115)) [GPIO P0[6] Wire [588]] } || { 
  (GPIO P5[5] (397)) [GPIO P5[5] Wire [683]] 
    (GPIO P5[5] Sw__1a (400)) [GPIO P5[5] Sw__1b [143]] (GPIO P5[5] Sw__1c (401)##) [AGR[1] [677]] } }}
Route#50722: 
  (SC/CT 2out (958)) [sc2 out Wire [759]] 
    (sc2 out Sw__1a (1047)) [sc2 out Sw__1b [424]] (sc2 out Sw__1c (1048)##) [AGL[6] [547]] 
    (AGL2AGR[6] Sw__0a (494)) [AGL2AGR[6] Sw__0b [182]] (AGL2AGR[6] Sw__0c (495)##) [AGR[6] [602]] 
    (comp1+ Sw__3c (880)##) [comp1+ Sw__3b [346]] (comp1+ Sw__3a (879)) [comp1+ Wire [742]] 
    (comp1+ Sw__8a (889)) [comp1+ Sw__8b [351]] (comp1+ Sw__8c (890)##) 
  (sc2 out Sw__1c (1048)##) [AGL[6] [547]] 
    (GPIO P0[3] Mux AGL[6] Sw (064)) [GPIO P0[3] Mux AGL[6] [569]] 
    (GPIO P0[3] Mux__1c (062)!!) [GPIO P0[3] Mux__1b [020]] (GPIO P0[3] Mux__1a (061)) [abuf0- Wire [567]] 
    (abuf02abuf0- Sw__0a (520)) [abuf02abuf0- Sw__0b [189]] (abuf02abuf0- Sw__0c (521)##) 
  (sc2 out Sw__1c (1048)##) [AGL[6] [547]] 
    (DSM+ Sw__3c (535)##) [DSM+ Sw__3b [196]] (DSM+ Sw__3a (534)) [dsm0+ Wire [700]] 
    (DSM+ Sw__10a (548)) [DSM+ Sw__10b [203]] (DSM+ Sw__10c (549)##) 
  (comp1+ Sw__3a (879)) [comp1+ Wire [742]] 
    (comp1+ Sw__4a (881)) [comp1+ Sw__4b [347]] (comp1+ Sw__4c (882)##) 
  (comp1+ Sw__8a (889)) [comp1+ Wire [742]] 
    (comp1+ Sw__7a (887)) [comp1+ Sw__7b [350]] (comp1+ Sw__7c (888)##) 
  (comp1+ Sw__3a (879)) [comp1+ Wire [742]] 
    (comp1+ Sw__9a (891)) [comp1+ Sw__9b [352]] (comp1+ Sw__9c (892)##) 
  (comp1+ Sw__3a (879)) [comp1+ Wire [742]] 
    (comp1+ Sw__10a (893)) [comp1+ Sw__10b [353]] (comp1+ Sw__10c (894)##) 
  (SC/CT 2out (958)) [sc2 out Wire [759]] 
    (sc2 out Sw__4a (1053)) [sc2 out Sw__4b [427]] (sc2 out Sw__4c (1054)##) 
  (sc2 out Sw__1c (1048)##) [AGL[6] [547]] 
    (GPIO P0[6] Sw__1c (120)##) 
  (SC/CT 2out (958)) [sc2 out Wire [759]] 
    (sc2 out Sw__0a (1045)) [sc2 out Sw__0b [423]] (sc2 out Sw__0c (1046)##) 
Route#50723: 
  (comp1+ Sw__8c (890)##) 
  (abuf02abuf0- Sw__0c (521)##) [GPIO P0[1] Wire Alt2 [542]] 
    (GPIO P0[1] Wire Alt2 Sw (009)) 
  (DSM+ Sw__10c (549)##) 
  (comp1+ Sw__4c (882)##) 
  (comp1+ Sw__7c (888)##) 
  (comp1+ Sw__9c (892)##) 
  (comp1+ Sw__10c (894)##) 
  (sc2 out Sw__4c (1054)##) 
  (GPIO P0[6] Sw__1c (120)##) [GPIO P0[6] Sw__1b [039]] (GPIO P0[6] Sw__1a (119)) 
  (sc2 out Sw__0c (1046)##) 
Analog Routing phase: Elapsed time ==> 214s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            4.17
               Macrocells :            2.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.044ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 195, final cost is 195 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :       8.86 :       3.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_80 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_80 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_80
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_80 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_263 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_80
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_80 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_80 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_194, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_194 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_262 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_953 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_263 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_262 );
        Properties:
        {
            int_type = "01"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = TOP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_878 ,
        pad => TOP_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TOP_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_798 ,
        pad => TOP_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TOP_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_992 ,
        pad => TOP_9(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BOTTOM_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1063 ,
        pad => BOTTOM_10(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = TOP_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_796 ,
        pad => TOP_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TOP_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_848 ,
        pad => TOP_5(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = BOTTOM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_968 ,
        pad => BOTTOM_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BOTTOM_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_967 ,
        pad => BOTTOM_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BOTTOM_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_966 ,
        pad => BOTTOM_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BOTTOM_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_965 ,
        pad => BOTTOM_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BOTTOM_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_964 ,
        pad => BOTTOM_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BOTTOM_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_963 ,
        pad => BOTTOM_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BOTTOM_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_962 ,
        pad => BOTTOM_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TOP_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_797 ,
        pad => TOP_3(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=3]: 
Pin : Name = BOTTOM_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1061 ,
        pad => BOTTOM_8(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BOTTOM_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1094 ,
        pad => BOTTOM_12(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = TOP_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_991 ,
        pad => TOP_8(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TOP_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_993 ,
        pad => TOP_10(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = BOTTOM_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1062 ,
        pad => BOTTOM_9(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => Net_80 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TOP_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_990 ,
        pad => TOP_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BOTTOM_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_1093 ,
        pad => BOTTOM_11(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_194 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TOP_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_989 ,
        pad => TOP_6(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => \ADC_SAR_1:Net_221\ ,
            aclk_0 => \ADC_SAR_1:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_221_adig\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_221_adig_local\ ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: 
    SC Block @ [FFB(SC,0)]: 
    sccell: Name =\PGA_TOP_GND:SC\
        PORT MAP (
            vref => \PGA_TOP_GND:Net_17\ ,
            vin => Net_1051 ,
            modout => \PGA_TOP_GND:Net_41\ ,
            vout => Net_669 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,2)]: 
    sccell: Name =\PGA_REF:SC\
        PORT MAP (
            vref => \PGA_REF:Net_17\ ,
            vin => \ADC_SAR_1:Net_248\ ,
            modout => \PGA_REF:Net_41\ ,
            vout => Net_616 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ [FFB(SC,3)]: 
    sccell: Name =\PGA_GAIN:SC\
        PORT MAP (
            vref => \PGA_GAIN:Net_17\ ,
            vin => Net_593 ,
            modout => \PGA_GAIN:Net_41\ ,
            vout => Net_950 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,3)]: 
    vidaccell: Name =\IDAC8_REF:viDAC8\
        PORT MAP (
            vout => \IDAC8_REF:Net_124\ ,
            iout => Net_593 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =VREF_GND
        PORT MAP (
            vout => Net_1051 );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,1)]: 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_950 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_221\ ,
            pump_clock => \ADC_SAR_1:Net_221\ ,
            sof_udb => __ONE__ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_956 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_953 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =BOTTOM_MUX_SENSE
        PORT MAP (
            muxin_11 => Net_1094 ,
            muxin_10 => Net_1093 ,
            muxin_9 => Net_1063 ,
            muxin_8 => Net_1062 ,
            muxin_7 => Net_1061 ,
            muxin_6 => Net_962 ,
            muxin_5 => Net_963 ,
            muxin_4 => Net_964 ,
            muxin_3 => Net_965 ,
            muxin_2 => Net_966 ,
            muxin_1 => Net_967 ,
            muxin_0 => Net_968 ,
            vout => Net_593 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000"
            muxin_width = 12
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =TOP_MUX_GND
        PORT MAP (
            muxin_9 => Net_993 ,
            muxin_8 => Net_992 ,
            muxin_7 => Net_991 ,
            muxin_6 => Net_990 ,
            muxin_5 => Net_989 ,
            muxin_4 => Net_848 ,
            muxin_3 => Net_796 ,
            muxin_2 => Net_797 ,
            muxin_1 => Net_798 ,
            muxin_0 => Net_878 ,
            vout => Net_669 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =TOP_MUX_VREF
        PORT MAP (
            muxin_9 => Net_993 ,
            muxin_8 => Net_992 ,
            muxin_7 => Net_991 ,
            muxin_6 => Net_990 ,
            muxin_5 => Net_989 ,
            muxin_4 => Net_848 ,
            muxin_3 => Net_796 ,
            muxin_2 => Net_797 ,
            muxin_1 => Net_798 ,
            muxin_0 => Net_878 ,
            vout => Net_616 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |              TOP_1(0) | Analog(Net_878)
     |   1 |     * |      NONE |      HI_Z_ANALOG |              TOP_2(0) | Analog(Net_798)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   6 |       |      NONE |      HI_Z_ANALOG |              TOP_9(0) | Analog(Net_992)
     |   7 |       |      NONE |      HI_Z_ANALOG |          BOTTOM_10(0) | Analog(Net_1063)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |              TOP_4(0) | Analog(Net_796)
     |   7 |     * |      NONE |      HI_Z_ANALOG |              TOP_5(0) | Analog(Net_848)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_1(0) | Analog(Net_968)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_2(0) | Analog(Net_967)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_3(0) | Analog(Net_966)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_4(0) | Analog(Net_965)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_5(0) | Analog(Net_964)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_6(0) | Analog(Net_963)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           BOTTOM_7(0) | Analog(Net_962)
     |   7 |     * |      NONE |      HI_Z_ANALOG |              TOP_3(0) | Analog(Net_797)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   4 |   3 |       |      NONE |      HI_Z_ANALOG |           BOTTOM_8(0) | Analog(Net_1061)
     |   7 |       |      NONE |      HI_Z_ANALOG |          BOTTOM_12(0) | Analog(Net_1094)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   5 |   0 |       |      NONE |      HI_Z_ANALOG |              TOP_8(0) | Analog(Net_991)
     |   5 |       |      NONE |      HI_Z_ANALOG |             TOP_10(0) | Analog(Net_993)
     |   7 |       |      NONE |      HI_Z_ANALOG |           BOTTOM_9(0) | Analog(Net_1062)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 RX(0) | FB(Net_80)
     |   4 |       |      NONE |      HI_Z_ANALOG |              TOP_7(0) | Analog(Net_990)
     |   5 |       |      NONE |      HI_Z_ANALOG |          BOTTOM_11(0) | Analog(Net_1093)
     |   6 |     * |      NONE |         CMOS_OUT |                 TX(0) | In(Net_194)
     |   7 |       |      NONE |      HI_Z_ANALOG |              TOP_6(0) | Analog(Net_989)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named TOP_1(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named TOP_2(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named \ADC_SAR_1:Bypass(0)\ at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named TOP_9(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0040: The pin named BOTTOM_3(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named BOTTOM_4(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named BOTTOM_5(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named BOTTOM_6(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named BOTTOM_7(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named TOP_3(0) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0037: Glow.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[6], P3[2], P3[3], P3[4], P3[5], P3[6], P3[7].
      Please check the "Final Placement Details" section of the report file (Glow.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Kojo\Code\Glow.cydsn\Glow.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.041ms
Digital Placement phase: Elapsed time ==> 1s.971ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.426ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Glow_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 255s.043ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 255s.099ms
API generation phase: Elapsed time ==> 0s.796ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.002ms
