
i2c_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001370  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080014fc  080014fc  000024fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001578  08001578  00003010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001578  08001578  00003010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001578  08001578  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001578  08001578  00002578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800157c  0800157c  0000257c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08001580  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00003010  2**0
                  CONTENTS
 10 .bss          00000064  20000010  20000010  00003010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000074  20000074  00003010  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 13 .debug_info   000025be  00000000  00000000  0000303a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000804  00000000  00000000  000055f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000248  00000000  00000000  00005e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001b2  00000000  00000000  00006048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002abb  00000000  00000000  000061fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003010  00000000  00000000  00008cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a5f2  00000000  00000000  0000bcc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000162b7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000008d8  00000000  00000000  000162fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00016bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080014e4 	.word	0x080014e4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	080014e4 	.word	0x080014e4

080001cc <USART2_GPIOInits>:

uint8_t some_data[] = "hello from STM";   // Data to send via I2C

// ------------------- USART2 GPIO Initialization -------------------
void USART2_GPIOInits(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
    GPIO_Handle_t usart2_gpio;
    memset(&usart2_gpio,0,sizeof(usart2_gpio)); // Clear structure
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	220c      	movs	r2, #12
 80001d6:	2100      	movs	r1, #0
 80001d8:	4618      	mov	r0, r3
 80001da:	f001 f957 	bl	800148c <memset>

    usart2_gpio.pGPIOx = GPIOA;                           // Use GPIOA pins
 80001de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80001e2:	607b      	str	r3, [r7, #4]
    usart2_gpio.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;   // Alternate function mode
 80001e4:	2302      	movs	r3, #2
 80001e6:	727b      	strb	r3, [r7, #9]
    usart2_gpio.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP; // Push-pull
 80001e8:	2300      	movs	r3, #0
 80001ea:	733b      	strb	r3, [r7, #12]
    usart2_gpio.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;// Pull-up
 80001ec:	2301      	movs	r3, #1
 80001ee:	72fb      	strb	r3, [r7, #11]
    usart2_gpio.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;  // Fast speed
 80001f0:	2302      	movs	r3, #2
 80001f2:	72bb      	strb	r3, [r7, #10]
    usart2_gpio.GPIO_PinConfig.GPIO_PinAltFunMode = 7;           // USART2 AF7
 80001f4:	2307      	movs	r3, #7
 80001f6:	737b      	strb	r3, [r7, #13]

    // PA2 -> USART2 TX
    usart2_gpio.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_2;
 80001f8:	2302      	movs	r3, #2
 80001fa:	723b      	strb	r3, [r7, #8]
    GPIOA_PCLK_EN();
 80001fc:	4b09      	ldr	r3, [pc, #36]	@ (8000224 <USART2_GPIOInits+0x58>)
 80001fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000200:	4a08      	ldr	r2, [pc, #32]	@ (8000224 <USART2_GPIOInits+0x58>)
 8000202:	f043 0301 	orr.w	r3, r3, #1
 8000206:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIO_Init(&usart2_gpio);
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	4618      	mov	r0, r3
 800020c:	f000 fa18 	bl	8000640 <GPIO_Init>

    // PA3 -> USART2 RX
    usart2_gpio.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000210:	2303      	movs	r3, #3
 8000212:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&usart2_gpio);
 8000214:	1d3b      	adds	r3, r7, #4
 8000216:	4618      	mov	r0, r3
 8000218:	f000 fa12 	bl	8000640 <GPIO_Init>
}
 800021c:	bf00      	nop
 800021e:	3710      	adds	r7, #16
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40021000 	.word	0x40021000

08000228 <USART2_Init>:

// ------------------- USART2 Peripheral Initialization -------------------
void USART2_Init(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
    usart2_handle.pUSARTx = USART2;  // Select USART2
 800022c:	4b0d      	ldr	r3, [pc, #52]	@ (8000264 <USART2_Init+0x3c>)
 800022e:	4a0e      	ldr	r2, [pc, #56]	@ (8000268 <USART2_Init+0x40>)
 8000230:	601a      	str	r2, [r3, #0]
    usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200; // Baudrate
 8000232:	4b0c      	ldr	r3, [pc, #48]	@ (8000264 <USART2_Init+0x3c>)
 8000234:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000238:	609a      	str	r2, [r3, #8]
    usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 800023a:	4b0a      	ldr	r3, [pc, #40]	@ (8000264 <USART2_Init+0x3c>)
 800023c:	2200      	movs	r2, #0
 800023e:	73da      	strb	r2, [r3, #15]
    usart2_handle.USART_Config.USART_Mode = USART_MODE_TXRX; // Enable TX and RX
 8000240:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <USART2_Init+0x3c>)
 8000242:	2202      	movs	r2, #2
 8000244:	711a      	strb	r2, [r3, #4]
    usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000246:	4b07      	ldr	r3, [pc, #28]	@ (8000264 <USART2_Init+0x3c>)
 8000248:	2200      	movs	r2, #0
 800024a:	731a      	strb	r2, [r3, #12]
    usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 800024c:	4b05      	ldr	r3, [pc, #20]	@ (8000264 <USART2_Init+0x3c>)
 800024e:	2200      	movs	r2, #0
 8000250:	735a      	strb	r2, [r3, #13]
    usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000252:	4b04      	ldr	r3, [pc, #16]	@ (8000264 <USART2_Init+0x3c>)
 8000254:	2200      	movs	r2, #0
 8000256:	739a      	strb	r2, [r3, #14]
    USART_Init(&usart2_handle);
 8000258:	4802      	ldr	r0, [pc, #8]	@ (8000264 <USART2_Init+0x3c>)
 800025a:	f001 f81d 	bl	8001298 <USART_Init>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	20000050 	.word	0x20000050
 8000268:	40004400 	.word	0x40004400

0800026c <I2C1_GPIOInits>:

// ------------------- I2C1 GPIO Initialization -------------------
void I2C1_GPIOInits(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0
    GPIO_Handle_t I2CPins;

    I2CPins.pGPIOx = GPIOB;                         // I2C uses GPIOB
 8000272:	4b10      	ldr	r3, [pc, #64]	@ (80002b4 <I2C1_GPIOInits+0x48>)
 8000274:	607b      	str	r3, [r7, #4]
    I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN; // Alternate function
 8000276:	2302      	movs	r3, #2
 8000278:	727b      	strb	r3, [r7, #9]
    I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD; // Open-drain
 800027a:	2301      	movs	r3, #1
 800027c:	733b      	strb	r3, [r7, #12]
    I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU; // Pull-up
 800027e:	2301      	movs	r3, #1
 8000280:	72fb      	strb	r3, [r7, #11]
    I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;  // I2C1 AF4
 8000282:	2304      	movs	r3, #4
 8000284:	737b      	strb	r3, [r7, #13]
    I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000286:	2302      	movs	r3, #2
 8000288:	72bb      	strb	r3, [r7, #10]
    GPIO_PeriClockControl(GPIOB, ENABLE);           // Enable GPIOB clock
 800028a:	2101      	movs	r1, #1
 800028c:	4809      	ldr	r0, [pc, #36]	@ (80002b4 <I2C1_GPIOInits+0x48>)
 800028e:	f000 f909 	bl	80004a4 <GPIO_PeriClockControl>

    // PB6 -> I2C1 SCL
    I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 8000292:	2306      	movs	r3, #6
 8000294:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&I2CPins);
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4618      	mov	r0, r3
 800029a:	f000 f9d1 	bl	8000640 <GPIO_Init>

    // PB7 -> I2C1 SDA
    I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800029e:	2307      	movs	r3, #7
 80002a0:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&I2CPins);
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f9cb 	bl	8000640 <GPIO_Init>
}
 80002aa:	bf00      	nop
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
 80002b2:	bf00      	nop
 80002b4:	48000400 	.word	0x48000400

080002b8 <I2C1_Inits>:

// ------------------- I2C1 Peripheral Initialization -------------------
void I2C1_Inits(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
    I2C1Handle.pI2Cx = I2C1;          // Select I2C1
 80002bc:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <I2C1_Inits+0x20>)
 80002be:	4a07      	ldr	r2, [pc, #28]	@ (80002dc <I2C1_Inits+0x24>)
 80002c0:	601a      	str	r2, [r3, #0]
    I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE; // Enable ACK
 80002c2:	4b05      	ldr	r3, [pc, #20]	@ (80002d8 <I2C1_Inits+0x20>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	715a      	strb	r2, [r3, #5]
    I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_ADDR;     // Own address
 80002c8:	4b03      	ldr	r3, [pc, #12]	@ (80002d8 <I2C1_Inits+0x20>)
 80002ca:	2261      	movs	r2, #97	@ 0x61
 80002cc:	711a      	strb	r2, [r3, #4]
    I2C_Init(&I2C1Handle);
 80002ce:	4802      	ldr	r0, [pc, #8]	@ (80002d8 <I2C1_Inits+0x20>)
 80002d0:	f000 fc00 	bl	8000ad4 <I2C_Init>
}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	2000002c 	.word	0x2000002c
 80002dc:	40005400 	.word	0x40005400

080002e0 <delay>:

// ------------------- Small Delay -------------------
void delay(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	b083      	sub	sp, #12
 80002e4:	af00      	add	r7, sp, #0
    for(uint32_t i = 0; i < 250000; i++);
 80002e6:	2300      	movs	r3, #0
 80002e8:	607b      	str	r3, [r7, #4]
 80002ea:	e002      	b.n	80002f2 <delay+0x12>
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	3301      	adds	r3, #1
 80002f0:	607b      	str	r3, [r7, #4]
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a04      	ldr	r2, [pc, #16]	@ (8000308 <delay+0x28>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d9f8      	bls.n	80002ec <delay+0xc>
}
 80002fa:	bf00      	nop
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	0003d08f 	.word	0x0003d08f

0800030c <I2C_ApplicationEventCallback>:

// ------------------- I2C Application Callback -------------------
void I2C_ApplicationEventCallback(I2C_Handle_t *pI2CHandle, uint8_t AppEv)
{
 800030c:	b5b0      	push	{r4, r5, r7, lr}
 800030e:	b08e      	sub	sp, #56	@ 0x38
 8000310:	af02      	add	r7, sp, #8
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	460b      	mov	r3, r1
 8000316:	70fb      	strb	r3, [r7, #3]
    if(AppEv == I2C_EV_TX_CMPLT)   // Transmission complete event
 8000318:	78fb      	ldrb	r3, [r7, #3]
 800031a:	2b00      	cmp	r3, #0
 800031c:	d11d      	bne.n	800035a <I2C_ApplicationEventCallback+0x4e>
    {
        uint8_t msg1[] = "[I2C] TX Complete Interrupt Triggered\r\n";
 800031e:	4b1b      	ldr	r3, [pc, #108]	@ (800038c <I2C_ApplicationEventCallback+0x80>)
 8000320:	f107 0408 	add.w	r4, r7, #8
 8000324:	461d      	mov	r5, r3
 8000326:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000328:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800032a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800032c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800032e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000332:	e884 0003 	stmia.w	r4, {r0, r1}
        USART_SendData(&usart2_handle, msg1, sizeof(msg1)-1);
 8000336:	f107 0308 	add.w	r3, r7, #8
 800033a:	2227      	movs	r2, #39	@ 0x27
 800033c:	4619      	mov	r1, r3
 800033e:	4814      	ldr	r0, [pc, #80]	@ (8000390 <I2C_ApplicationEventCallback+0x84>)
 8000340:	f001 f827 	bl	8001392 <USART_SendData>

        delay();
 8000344:	f7ff ffcc 	bl	80002e0 <delay>
        // Send data again in interrupt mode
        I2C_MasterSendDataIT(pI2CHandle, some_data, sizeof(some_data)-1, SLAVE_ADDR, 0);
 8000348:	2300      	movs	r3, #0
 800034a:	9300      	str	r3, [sp, #0]
 800034c:	2368      	movs	r3, #104	@ 0x68
 800034e:	220e      	movs	r2, #14
 8000350:	4910      	ldr	r1, [pc, #64]	@ (8000394 <I2C_ApplicationEventCallback+0x88>)
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 fc72 	bl	8000c3c <I2C_MasterSendDataIT>
    else if(AppEv == I2C_ERROR_AF) // NACK received event
    {
        uint8_t msg2[] = "[I2C] NACK Received (AF Error)\r\n";
        USART_SendData(&usart2_handle, msg2, sizeof(msg2)-1);
    }
}
 8000358:	e013      	b.n	8000382 <I2C_ApplicationEventCallback+0x76>
    else if(AppEv == I2C_ERROR_AF) // NACK received event
 800035a:	78fb      	ldrb	r3, [r7, #3]
 800035c:	2b05      	cmp	r3, #5
 800035e:	d110      	bne.n	8000382 <I2C_ApplicationEventCallback+0x76>
        uint8_t msg2[] = "[I2C] NACK Received (AF Error)\r\n";
 8000360:	4b0d      	ldr	r3, [pc, #52]	@ (8000398 <I2C_ApplicationEventCallback+0x8c>)
 8000362:	f107 0408 	add.w	r4, r7, #8
 8000366:	461d      	mov	r5, r3
 8000368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800036a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800036c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800036e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000370:	682b      	ldr	r3, [r5, #0]
 8000372:	7023      	strb	r3, [r4, #0]
        USART_SendData(&usart2_handle, msg2, sizeof(msg2)-1);
 8000374:	f107 0308 	add.w	r3, r7, #8
 8000378:	2220      	movs	r2, #32
 800037a:	4619      	mov	r1, r3
 800037c:	4804      	ldr	r0, [pc, #16]	@ (8000390 <I2C_ApplicationEventCallback+0x84>)
 800037e:	f001 f808 	bl	8001392 <USART_SendData>
}
 8000382:	bf00      	nop
 8000384:	3730      	adds	r7, #48	@ 0x30
 8000386:	46bd      	mov	sp, r7
 8000388:	bdb0      	pop	{r4, r5, r7, pc}
 800038a:	bf00      	nop
 800038c:	080014fc 	.word	0x080014fc
 8000390:	20000050 	.word	0x20000050
 8000394:	20000000 	.word	0x20000000
 8000398:	08001524 	.word	0x08001524

0800039c <main>:

// ------------------- Main Function -------------------
int main(void)
{
 800039c:	b5b0      	push	{r4, r5, r7, lr}
 800039e:	b08e      	sub	sp, #56	@ 0x38
 80003a0:	af02      	add	r7, sp, #8
    // Initialize USART2 for debugging messages
    USART2_GPIOInits();
 80003a2:	f7ff ff13 	bl	80001cc <USART2_GPIOInits>
    USART2_Init();
 80003a6:	f7ff ff3f 	bl	8000228 <USART2_Init>
    USART_PeripheralControl(USART2, ENABLE);
 80003aa:	2101      	movs	r1, #1
 80003ac:	4818      	ldr	r0, [pc, #96]	@ (8000410 <main+0x74>)
 80003ae:	f001 f83e 	bl	800142e <USART_PeripheralControl>

    uint8_t start_msg[] = "Starting I2C Transmission via Interrupts...\r\n";
 80003b2:	4b18      	ldr	r3, [pc, #96]	@ (8000414 <main+0x78>)
 80003b4:	463c      	mov	r4, r7
 80003b6:	461d      	mov	r5, r3
 80003b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80003c4:	c407      	stmia	r4!, {r0, r1, r2}
 80003c6:	8023      	strh	r3, [r4, #0]
    USART_SendData(&usart2_handle, start_msg, sizeof(start_msg)-1);
 80003c8:	463b      	mov	r3, r7
 80003ca:	222d      	movs	r2, #45	@ 0x2d
 80003cc:	4619      	mov	r1, r3
 80003ce:	4812      	ldr	r0, [pc, #72]	@ (8000418 <main+0x7c>)
 80003d0:	f000 ffdf 	bl	8001392 <USART_SendData>

    // Initialize I2C1
    I2C_PeriClockControl(I2C1, ENABLE);
 80003d4:	2101      	movs	r1, #1
 80003d6:	4811      	ldr	r0, [pc, #68]	@ (800041c <main+0x80>)
 80003d8:	f000 fb24 	bl	8000a24 <I2C_PeriClockControl>
    I2C1_GPIOInits();
 80003dc:	f7ff ff46 	bl	800026c <I2C1_GPIOInits>
    I2C1_Inits();
 80003e0:	f7ff ff6a 	bl	80002b8 <I2C1_Inits>
    I2C_PeripheralControl(I2C1, ENABLE);
 80003e4:	2101      	movs	r1, #1
 80003e6:	480d      	ldr	r0, [pc, #52]	@ (800041c <main+0x80>)
 80003e8:	f000 fb00 	bl	80009ec <I2C_PeripheralControl>

    // Enable I2C interrupts (event + error)
    I2C_IRQInterruptConfig(IRQ_NO_I2C1_EV, ENABLE);
 80003ec:	2101      	movs	r1, #1
 80003ee:	201f      	movs	r0, #31
 80003f0:	f000 fba0 	bl	8000b34 <I2C_IRQInterruptConfig>
    I2C_IRQInterruptConfig(IRQ_NO_I2C1_ER, ENABLE);
 80003f4:	2101      	movs	r1, #1
 80003f6:	2020      	movs	r0, #32
 80003f8:	f000 fb9c 	bl	8000b34 <I2C_IRQInterruptConfig>

    // Start sending data via I2C (interrupt mode)
    I2C_MasterSendDataIT(&I2C1Handle, some_data, sizeof(some_data)-1, SLAVE_ADDR, 0);
 80003fc:	2300      	movs	r3, #0
 80003fe:	9300      	str	r3, [sp, #0]
 8000400:	2368      	movs	r3, #104	@ 0x68
 8000402:	220e      	movs	r2, #14
 8000404:	4906      	ldr	r1, [pc, #24]	@ (8000420 <main+0x84>)
 8000406:	4807      	ldr	r0, [pc, #28]	@ (8000424 <main+0x88>)
 8000408:	f000 fc18 	bl	8000c3c <I2C_MasterSendDataIT>

    while(1)
 800040c:	bf00      	nop
 800040e:	e7fd      	b.n	800040c <main+0x70>
 8000410:	40004400 	.word	0x40004400
 8000414:	08001548 	.word	0x08001548
 8000418:	20000050 	.word	0x20000050
 800041c:	40005400 	.word	0x40005400
 8000420:	20000000 	.word	0x20000000
 8000424:	2000002c 	.word	0x2000002c

08000428 <I2C1_EV_IRQHandler>:
    }
}

// ------------------- IRQ Handlers -------------------
void I2C1_EV_IRQHandler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
    I2C_EV_IRQHandling(&I2C1Handle); // Handle I2C event interrupt
 800042c:	4802      	ldr	r0, [pc, #8]	@ (8000438 <I2C1_EV_IRQHandler+0x10>)
 800042e:	f000 fd5b 	bl	8000ee8 <I2C_EV_IRQHandling>
}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	2000002c 	.word	0x2000002c

0800043c <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
    I2C_ER_IRQHandling(&I2C1Handle); // Handle I2C error interrupt
 8000440:	4802      	ldr	r0, [pc, #8]	@ (800044c <I2C1_ER_IRQHandler+0x10>)
 8000442:	f000 fe08 	bl	8001056 <I2C_ER_IRQHandling>
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	2000002c 	.word	0x2000002c

08000450 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000450:	480d      	ldr	r0, [pc, #52]	@ (8000488 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000452:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000454:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000458:	480c      	ldr	r0, [pc, #48]	@ (800048c <LoopForever+0x6>)
  ldr r1, =_edata
 800045a:	490d      	ldr	r1, [pc, #52]	@ (8000490 <LoopForever+0xa>)
  ldr r2, =_sidata
 800045c:	4a0d      	ldr	r2, [pc, #52]	@ (8000494 <LoopForever+0xe>)
  movs r3, #0
 800045e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000460:	e002      	b.n	8000468 <LoopCopyDataInit>

08000462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000466:	3304      	adds	r3, #4

08000468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800046c:	d3f9      	bcc.n	8000462 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800046e:	4a0a      	ldr	r2, [pc, #40]	@ (8000498 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000470:	4c0a      	ldr	r4, [pc, #40]	@ (800049c <LoopForever+0x16>)
  movs r3, #0
 8000472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000474:	e001      	b.n	800047a <LoopFillZerobss>

08000476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000478:	3204      	adds	r2, #4

0800047a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800047c:	d3fb      	bcc.n	8000476 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800047e:	f001 f80d 	bl	800149c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000482:	f7ff ff8b 	bl	800039c <main>

08000486 <LoopForever>:

LoopForever:
  b LoopForever
 8000486:	e7fe      	b.n	8000486 <LoopForever>
  ldr   r0, =_estack
 8000488:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800048c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000490:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000494:	08001580 	.word	0x08001580
  ldr r2, =_sbss
 8000498:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800049c:	20000074 	.word	0x20000074

080004a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a0:	e7fe      	b.n	80004a0 <ADC1_2_IRQHandler>
	...

080004a4 <GPIO_PeriClockControl>:

/* Peripheral clock setup */

// This function enables or disables peripheral clock for the given GPIO port
void GPIO_PeriClockControl(GPIO_Regdef_t *pGPIOx , uint8_t EnorDi)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	460b      	mov	r3, r1
 80004ae:	70fb      	strb	r3, [r7, #3]


	if(EnorDi == ENABLE)
 80004b0:	78fb      	ldrb	r3, [r7, #3]
 80004b2:	2b01      	cmp	r3, #1
 80004b4:	d157      	bne.n	8000566 <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80004bc:	d106      	bne.n	80004cc <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80004be:	4b58      	ldr	r3, [pc, #352]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c2:	4a57      	ldr	r2, [pc, #348]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004c4:	f043 0301 	orr.w	r3, r3, #1
 80004c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
				{
					GPIOH_PCLK_DI();
				}
	}

}
 80004ca:	e0a3      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOB)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	4a55      	ldr	r2, [pc, #340]	@ (8000624 <GPIO_PeriClockControl+0x180>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d106      	bne.n	80004e2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80004d4:	4b52      	ldr	r3, [pc, #328]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d8:	4a51      	ldr	r2, [pc, #324]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004da:	f043 0302 	orr.w	r3, r3, #2
 80004de:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80004e0:	e098      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOC)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	4a50      	ldr	r2, [pc, #320]	@ (8000628 <GPIO_PeriClockControl+0x184>)
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d106      	bne.n	80004f8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80004ea:	4b4d      	ldr	r3, [pc, #308]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ee:	4a4c      	ldr	r2, [pc, #304]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80004f0:	f043 0304 	orr.w	r3, r3, #4
 80004f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80004f6:	e08d      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOD)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	4a4c      	ldr	r2, [pc, #304]	@ (800062c <GPIO_PeriClockControl+0x188>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d106      	bne.n	800050e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000500:	4b47      	ldr	r3, [pc, #284]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000504:	4a46      	ldr	r2, [pc, #280]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000506:	f043 0308 	orr.w	r3, r3, #8
 800050a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800050c:	e082      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOE)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	4a47      	ldr	r2, [pc, #284]	@ (8000630 <GPIO_PeriClockControl+0x18c>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d106      	bne.n	8000524 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000516:	4b42      	ldr	r3, [pc, #264]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800051a:	4a41      	ldr	r2, [pc, #260]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800051c:	f043 0310 	orr.w	r3, r3, #16
 8000520:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000522:	e077      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOF)
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	4a43      	ldr	r2, [pc, #268]	@ (8000634 <GPIO_PeriClockControl+0x190>)
 8000528:	4293      	cmp	r3, r2
 800052a:	d106      	bne.n	800053a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800052c:	4b3c      	ldr	r3, [pc, #240]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800052e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000530:	4a3b      	ldr	r2, [pc, #236]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000532:	f043 0320 	orr.w	r3, r3, #32
 8000536:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000538:	e06c      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOG)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	4a3e      	ldr	r2, [pc, #248]	@ (8000638 <GPIO_PeriClockControl+0x194>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d106      	bne.n	8000550 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000542:	4b37      	ldr	r3, [pc, #220]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000546:	4a36      	ldr	r2, [pc, #216]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000548:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800054c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800054e:	e061      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx==GPIOH)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	4a3a      	ldr	r2, [pc, #232]	@ (800063c <GPIO_PeriClockControl+0x198>)
 8000554:	4293      	cmp	r3, r2
 8000556:	d15d      	bne.n	8000614 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000558:	4b31      	ldr	r3, [pc, #196]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800055a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055c:	4a30      	ldr	r2, [pc, #192]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800055e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000562:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000564:	e056      	b.n	8000614 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800056c:	d106      	bne.n	800057c <GPIO_PeriClockControl+0xd8>
					GPIOA_PCLK_DI();
 800056e:	4b2c      	ldr	r3, [pc, #176]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000572:	4a2b      	ldr	r2, [pc, #172]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000574:	f023 0301 	bic.w	r3, r3, #1
 8000578:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800057a:	e04b      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOB)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	4a29      	ldr	r2, [pc, #164]	@ (8000624 <GPIO_PeriClockControl+0x180>)
 8000580:	4293      	cmp	r3, r2
 8000582:	d106      	bne.n	8000592 <GPIO_PeriClockControl+0xee>
					GPIOB_PCLK_DI();
 8000584:	4b26      	ldr	r3, [pc, #152]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 8000586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000588:	4a25      	ldr	r2, [pc, #148]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800058a:	f023 0302 	bic.w	r3, r3, #2
 800058e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000590:	e040      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOC)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4a24      	ldr	r2, [pc, #144]	@ (8000628 <GPIO_PeriClockControl+0x184>)
 8000596:	4293      	cmp	r3, r2
 8000598:	d106      	bne.n	80005a8 <GPIO_PeriClockControl+0x104>
					GPIOC_PCLK_DI();
 800059a:	4b21      	ldr	r3, [pc, #132]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	4a20      	ldr	r2, [pc, #128]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005a0:	f023 0304 	bic.w	r3, r3, #4
 80005a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80005a6:	e035      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOD)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4a20      	ldr	r2, [pc, #128]	@ (800062c <GPIO_PeriClockControl+0x188>)
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d106      	bne.n	80005be <GPIO_PeriClockControl+0x11a>
					GPIOD_PCLK_DI();
 80005b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005b6:	f023 0308 	bic.w	r3, r3, #8
 80005ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80005bc:	e02a      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOE)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000630 <GPIO_PeriClockControl+0x18c>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d106      	bne.n	80005d4 <GPIO_PeriClockControl+0x130>
					GPIOE_PCLK_DI();
 80005c6:	4b16      	ldr	r3, [pc, #88]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ca:	4a15      	ldr	r2, [pc, #84]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005cc:	f023 0310 	bic.w	r3, r3, #16
 80005d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80005d2:	e01f      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOF)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4a17      	ldr	r2, [pc, #92]	@ (8000634 <GPIO_PeriClockControl+0x190>)
 80005d8:	4293      	cmp	r3, r2
 80005da:	d106      	bne.n	80005ea <GPIO_PeriClockControl+0x146>
					GPIOF_PCLK_DI();
 80005dc:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005e2:	f023 0320 	bic.w	r3, r3, #32
 80005e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80005e8:	e014      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOG)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4a12      	ldr	r2, [pc, #72]	@ (8000638 <GPIO_PeriClockControl+0x194>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d106      	bne.n	8000600 <GPIO_PeriClockControl+0x15c>
					GPIOG_PCLK_DI();
 80005f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 80005f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80005fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80005fe:	e009      	b.n	8000614 <GPIO_PeriClockControl+0x170>
				else if(pGPIOx==GPIOH)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a0e      	ldr	r2, [pc, #56]	@ (800063c <GPIO_PeriClockControl+0x198>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d105      	bne.n	8000614 <GPIO_PeriClockControl+0x170>
					GPIOH_PCLK_DI();
 8000608:	4b05      	ldr	r3, [pc, #20]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800060a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060c:	4a04      	ldr	r2, [pc, #16]	@ (8000620 <GPIO_PeriClockControl+0x17c>)
 800060e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000612:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	bc80      	pop	{r7}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	40021000 	.word	0x40021000
 8000624:	48000400 	.word	0x48000400
 8000628:	48000800 	.word	0x48000800
 800062c:	48000c00 	.word	0x48000c00
 8000630:	48001000 	.word	0x48001000
 8000634:	48001400 	.word	0x48001400
 8000638:	48001800 	.word	0x48001800
 800063c:	48001c00 	.word	0x48001c00

08000640 <GPIO_Init>:

/* Initialization and de-initialization */


void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000640:	b480      	push	{r7}
 8000642:	b087      	sub	sp, #28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	795b      	ldrb	r3, [r3, #5]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d822      	bhi.n	800069a <GPIO_Init+0x5a>
		{
			temp=( pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	795b      	ldrb	r3, [r3, #5]
 8000658:	461a      	mov	r2, r3
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	791b      	ldrb	r3, [r3, #4]
 800065e:	005b      	lsls	r3, r3, #1
 8000660:	fa02 f303 	lsl.w	r3, r2, r3
 8000664:	617b      	str	r3, [r7, #20]
			pGPIOHandle->pGPIOx->MODER &= ~(0X03 << (2* pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	791b      	ldrb	r3, [r3, #4]
 8000670:	005b      	lsls	r3, r3, #1
 8000672:	2103      	movs	r1, #3
 8000674:	fa01 f303 	lsl.w	r3, r1, r3
 8000678:	43db      	mvns	r3, r3
 800067a:	4619      	mov	r1, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	400a      	ands	r2, r1
 8000682:	601a      	str	r2, [r3, #0]
			pGPIOHandle ->pGPIOx->MODER |= temp;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	6819      	ldr	r1, [r3, #0]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	697a      	ldr	r2, [r7, #20]
 8000690:	430a      	orrs	r2, r1
 8000692:	601a      	str	r2, [r3, #0]
			temp=0;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
 8000698:	e0e1      	b.n	800085e <GPIO_Init+0x21e>
		}
		else
		{
			temp=( pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	795b      	ldrb	r3, [r3, #5]
 800069e:	461a      	mov	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	791b      	ldrb	r3, [r3, #4]
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	fa02 f303 	lsl.w	r3, r2, r3
 80006aa:	617b      	str	r3, [r7, #20]
					pGPIOHandle->pGPIOx->MODER &= ~(0X03 << (2* pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	681a      	ldr	r2, [r3, #0]
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	791b      	ldrb	r3, [r3, #4]
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	2103      	movs	r1, #3
 80006ba:	fa01 f303 	lsl.w	r3, r1, r3
 80006be:	43db      	mvns	r3, r3
 80006c0:	4619      	mov	r1, r3
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	400a      	ands	r2, r1
 80006c8:	601a      	str	r2, [r3, #0]
					pGPIOHandle ->pGPIOx->MODER |= temp;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	6819      	ldr	r1, [r3, #0]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	697a      	ldr	r2, [r7, #20]
 80006d6:	430a      	orrs	r2, r1
 80006d8:	601a      	str	r2, [r3, #0]
					temp=0;
 80006da:	2300      	movs	r3, #0
 80006dc:	617b      	str	r3, [r7, #20]
			if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	795b      	ldrb	r3, [r3, #5]
 80006e2:	2b04      	cmp	r3, #4
 80006e4:	d117      	bne.n	8000716 <GPIO_Init+0xd6>
					{
						EXTI->FTSR1 |=1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80006e6:	4b47      	ldr	r3, [pc, #284]	@ (8000804 <GPIO_Init+0x1c4>)
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	7912      	ldrb	r2, [r2, #4]
 80006ee:	4611      	mov	r1, r2
 80006f0:	2201      	movs	r2, #1
 80006f2:	408a      	lsls	r2, r1
 80006f4:	4611      	mov	r1, r2
 80006f6:	4a43      	ldr	r2, [pc, #268]	@ (8000804 <GPIO_Init+0x1c4>)
 80006f8:	430b      	orrs	r3, r1
 80006fa:	60d3      	str	r3, [r2, #12]

						EXTI->RTSR1 &=~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006fc:	4b41      	ldr	r3, [pc, #260]	@ (8000804 <GPIO_Init+0x1c4>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	7912      	ldrb	r2, [r2, #4]
 8000704:	4611      	mov	r1, r2
 8000706:	2201      	movs	r2, #1
 8000708:	408a      	lsls	r2, r1
 800070a:	43d2      	mvns	r2, r2
 800070c:	4611      	mov	r1, r2
 800070e:	4a3d      	ldr	r2, [pc, #244]	@ (8000804 <GPIO_Init+0x1c4>)
 8000710:	400b      	ands	r3, r1
 8000712:	6093      	str	r3, [r2, #8]
 8000714:	e035      	b.n	8000782 <GPIO_Init+0x142>
					}
					else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	795b      	ldrb	r3, [r3, #5]
 800071a:	2b05      	cmp	r3, #5
 800071c:	d117      	bne.n	800074e <GPIO_Init+0x10e>
					{
						EXTI->RTSR1 |=1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800071e:	4b39      	ldr	r3, [pc, #228]	@ (8000804 <GPIO_Init+0x1c4>)
 8000720:	689b      	ldr	r3, [r3, #8]
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	7912      	ldrb	r2, [r2, #4]
 8000726:	4611      	mov	r1, r2
 8000728:	2201      	movs	r2, #1
 800072a:	408a      	lsls	r2, r1
 800072c:	4611      	mov	r1, r2
 800072e:	4a35      	ldr	r2, [pc, #212]	@ (8000804 <GPIO_Init+0x1c4>)
 8000730:	430b      	orrs	r3, r1
 8000732:	6093      	str	r3, [r2, #8]

						EXTI->FTSR1 &=~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000734:	4b33      	ldr	r3, [pc, #204]	@ (8000804 <GPIO_Init+0x1c4>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	687a      	ldr	r2, [r7, #4]
 800073a:	7912      	ldrb	r2, [r2, #4]
 800073c:	4611      	mov	r1, r2
 800073e:	2201      	movs	r2, #1
 8000740:	408a      	lsls	r2, r1
 8000742:	43d2      	mvns	r2, r2
 8000744:	4611      	mov	r1, r2
 8000746:	4a2f      	ldr	r2, [pc, #188]	@ (8000804 <GPIO_Init+0x1c4>)
 8000748:	400b      	ands	r3, r1
 800074a:	60d3      	str	r3, [r2, #12]
 800074c:	e019      	b.n	8000782 <GPIO_Init+0x142>

					}
					else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	795b      	ldrb	r3, [r3, #5]
 8000752:	2b06      	cmp	r3, #6
 8000754:	d115      	bne.n	8000782 <GPIO_Init+0x142>
					{
						EXTI->FTSR1 |=1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <GPIO_Init+0x1c4>)
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	7912      	ldrb	r2, [r2, #4]
 800075e:	4611      	mov	r1, r2
 8000760:	2201      	movs	r2, #1
 8000762:	408a      	lsls	r2, r1
 8000764:	4611      	mov	r1, r2
 8000766:	4a27      	ldr	r2, [pc, #156]	@ (8000804 <GPIO_Init+0x1c4>)
 8000768:	430b      	orrs	r3, r1
 800076a:	60d3      	str	r3, [r2, #12]

						EXTI->RTSR1 |=1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800076c:	4b25      	ldr	r3, [pc, #148]	@ (8000804 <GPIO_Init+0x1c4>)
 800076e:	689b      	ldr	r3, [r3, #8]
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	7912      	ldrb	r2, [r2, #4]
 8000774:	4611      	mov	r1, r2
 8000776:	2201      	movs	r2, #1
 8000778:	408a      	lsls	r2, r1
 800077a:	4611      	mov	r1, r2
 800077c:	4a21      	ldr	r2, [pc, #132]	@ (8000804 <GPIO_Init+0x1c4>)
 800077e:	430b      	orrs	r3, r1
 8000780:	6093      	str	r3, [r2, #8]
					}
				 uint8_t temp1=pGPIOHandle ->GPIO_PinConfig.GPIO_PinNumber/4;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	089b      	lsrs	r3, r3, #2
 8000788:	74fb      	strb	r3, [r7, #19]
				 uint8_t temp2=pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber%4;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	791b      	ldrb	r3, [r3, #4]
 800078e:	f003 0303 	and.w	r3, r3, #3
 8000792:	74bb      	strb	r3, [r7, #18]
				 uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800079c:	d042      	beq.n	8000824 <GPIO_Init+0x1e4>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a19      	ldr	r2, [pc, #100]	@ (8000808 <GPIO_Init+0x1c8>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d02b      	beq.n	8000800 <GPIO_Init+0x1c0>
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a17      	ldr	r2, [pc, #92]	@ (800080c <GPIO_Init+0x1cc>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d024      	beq.n	80007fc <GPIO_Init+0x1bc>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4a16      	ldr	r2, [pc, #88]	@ (8000810 <GPIO_Init+0x1d0>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	d01d      	beq.n	80007f8 <GPIO_Init+0x1b8>
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a14      	ldr	r2, [pc, #80]	@ (8000814 <GPIO_Init+0x1d4>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d016      	beq.n	80007f4 <GPIO_Init+0x1b4>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a13      	ldr	r2, [pc, #76]	@ (8000818 <GPIO_Init+0x1d8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d00f      	beq.n	80007f0 <GPIO_Init+0x1b0>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a11      	ldr	r2, [pc, #68]	@ (800081c <GPIO_Init+0x1dc>)
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d008      	beq.n	80007ec <GPIO_Init+0x1ac>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <GPIO_Init+0x1e0>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d101      	bne.n	80007e8 <GPIO_Init+0x1a8>
 80007e4:	2307      	movs	r3, #7
 80007e6:	e01e      	b.n	8000826 <GPIO_Init+0x1e6>
 80007e8:	2300      	movs	r3, #0
 80007ea:	e01c      	b.n	8000826 <GPIO_Init+0x1e6>
 80007ec:	2306      	movs	r3, #6
 80007ee:	e01a      	b.n	8000826 <GPIO_Init+0x1e6>
 80007f0:	2305      	movs	r3, #5
 80007f2:	e018      	b.n	8000826 <GPIO_Init+0x1e6>
 80007f4:	2304      	movs	r3, #4
 80007f6:	e016      	b.n	8000826 <GPIO_Init+0x1e6>
 80007f8:	2303      	movs	r3, #3
 80007fa:	e014      	b.n	8000826 <GPIO_Init+0x1e6>
 80007fc:	2302      	movs	r3, #2
 80007fe:	e012      	b.n	8000826 <GPIO_Init+0x1e6>
 8000800:	2301      	movs	r3, #1
 8000802:	e010      	b.n	8000826 <GPIO_Init+0x1e6>
 8000804:	40010400 	.word	0x40010400
 8000808:	48000400 	.word	0x48000400
 800080c:	48000800 	.word	0x48000800
 8000810:	48000c00 	.word	0x48000c00
 8000814:	48001000 	.word	0x48001000
 8000818:	48001400 	.word	0x48001400
 800081c:	48001800 	.word	0x48001800
 8000820:	48001c00 	.word	0x48001c00
 8000824:	2300      	movs	r3, #0
 8000826:	747b      	strb	r3, [r7, #17]
				 SYSCFG_PCLK_EN();
 8000828:	4b5e      	ldr	r3, [pc, #376]	@ (80009a4 <GPIO_Init+0x364>)
 800082a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800082c:	4a5d      	ldr	r2, [pc, #372]	@ (80009a4 <GPIO_Init+0x364>)
 800082e:	f043 0301 	orr.w	r3, r3, #1
 8000832:	6613      	str	r3, [r2, #96]	@ 0x60
				 SYSCFG->EXTICR[temp1]=portcode << (temp2 * 4);
 8000834:	7c7a      	ldrb	r2, [r7, #17]
 8000836:	7cbb      	ldrb	r3, [r7, #18]
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	fa02 f103 	lsl.w	r1, r2, r3
 800083e:	4a5a      	ldr	r2, [pc, #360]	@ (80009a8 <GPIO_Init+0x368>)
 8000840:	7cfb      	ldrb	r3, [r7, #19]
 8000842:	3302      	adds	r3, #2
 8000844:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				 EXTI -> IMR1 |=1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000848:	4b58      	ldr	r3, [pc, #352]	@ (80009ac <GPIO_Init+0x36c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	7912      	ldrb	r2, [r2, #4]
 8000850:	4611      	mov	r1, r2
 8000852:	2201      	movs	r2, #1
 8000854:	408a      	lsls	r2, r1
 8000856:	4611      	mov	r1, r2
 8000858:	4a54      	ldr	r2, [pc, #336]	@ (80009ac <GPIO_Init+0x36c>)
 800085a:	430b      	orrs	r3, r1
 800085c:	6013      	str	r3, [r2, #0]
		}

		temp=0;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
		temp=(pGPIOHandle -> GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	799b      	ldrb	r3, [r3, #6]
 8000866:	461a      	mov	r2, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	791b      	ldrb	r3, [r3, #4]
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	617b      	str	r3, [r7, #20]
		pGPIOHandle ->pGPIOx->OSPEEDR &= ~(0X03 << (2* pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	791b      	ldrb	r3, [r3, #4]
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	2103      	movs	r1, #3
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	43db      	mvns	r3, r3
 8000888:	4619      	mov	r1, r3
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	400a      	ands	r2, r1
 8000890:	609a      	str	r2, [r3, #8]
		pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	6899      	ldr	r1, [r3, #8]
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	697a      	ldr	r2, [r7, #20]
 800089e:	430a      	orrs	r2, r1
 80008a0:	609a      	str	r2, [r3, #8]
		temp=0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	617b      	str	r3, [r7, #20]

		temp=(pGPIOHandle -> GPIO_PinConfig.GPIO_PinPuPdControl<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	79db      	ldrb	r3, [r3, #7]
 80008aa:	461a      	mov	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	791b      	ldrb	r3, [r3, #4]
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	617b      	str	r3, [r7, #20]
		pGPIOHandle ->pGPIOx->PUPDR &= ~(0X03 << (2* pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	68da      	ldr	r2, [r3, #12]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	791b      	ldrb	r3, [r3, #4]
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	2103      	movs	r1, #3
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	43db      	mvns	r3, r3
 80008cc:	4619      	mov	r1, r3
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	400a      	ands	r2, r1
 80008d4:	60da      	str	r2, [r3, #12]
		pGPIOHandle->pGPIOx->PUPDR |= temp;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68d9      	ldr	r1, [r3, #12]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	697a      	ldr	r2, [r7, #20]
 80008e2:	430a      	orrs	r2, r1
 80008e4:	60da      	str	r2, [r3, #12]
		temp=0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]

		temp=(pGPIOHandle -> GPIO_PinConfig.GPIO_PinOPType<<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	7a1b      	ldrb	r3, [r3, #8]
 80008ee:	461a      	mov	r2, r3
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	791b      	ldrb	r3, [r3, #4]
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	617b      	str	r3, [r7, #20]
		pGPIOHandle ->pGPIOx->OTYPER &= ~(0X01 << ( pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	685a      	ldr	r2, [r3, #4]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	791b      	ldrb	r3, [r3, #4]
 8000904:	4619      	mov	r1, r3
 8000906:	2301      	movs	r3, #1
 8000908:	408b      	lsls	r3, r1
 800090a:	43db      	mvns	r3, r3
 800090c:	4619      	mov	r1, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	400a      	ands	r2, r1
 8000914:	605a      	str	r2, [r3, #4]
		pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	6859      	ldr	r1, [r3, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	430a      	orrs	r2, r1
 8000924:	605a      	str	r2, [r3, #4]
		temp=0;
 8000926:	2300      	movs	r3, #0
 8000928:	617b      	str	r3, [r7, #20]

		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	795b      	ldrb	r3, [r3, #5]
 800092e:	2b02      	cmp	r3, #2
 8000930:	d132      	bne.n	8000998 <GPIO_Init+0x358>
		{
			uint32_t temp1 ,temp2;
			temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	791b      	ldrb	r3, [r3, #4]
 8000936:	08db      	lsrs	r3, r3, #3
 8000938:	b2db      	uxtb	r3, r3
 800093a:	60fb      	str	r3, [r7, #12]
			temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%8;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	f003 0307 	and.w	r3, r3, #7
 8000944:	60bb      	str	r3, [r7, #8]
			pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0X0f<< (4*temp2));
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	68fa      	ldr	r2, [r7, #12]
 800094c:	3208      	adds	r2, #8
 800094e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	210f      	movs	r1, #15
 8000958:	fa01 f303 	lsl.w	r3, r1, r3
 800095c:	43db      	mvns	r3, r3
 800095e:	4619      	mov	r1, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4011      	ands	r1, r2
 8000966:	68fa      	ldr	r2, [r7, #12]
 8000968:	3208      	adds	r2, #8
 800096a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4*temp2));
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	3208      	adds	r2, #8
 8000976:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	7a5b      	ldrb	r3, [r3, #9]
 800097e:	4619      	mov	r1, r3
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	fa01 f303 	lsl.w	r3, r1, r3
 8000988:	4619      	mov	r1, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4311      	orrs	r1, r2
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	3208      	adds	r2, #8
 8000994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		}




}
 8000998:	bf00      	nop
 800099a:	371c      	adds	r7, #28
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40010000 	.word	0x40010000
 80009ac:	40010400 	.word	0x40010400

080009b0 <I2C_GenerateStartCondition>:
static void I2C_MasterHandleRXNEInterrupt(I2C_Handle_t *pI2CHandle );
static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle );

// Function to generate a START condition on I2C bus
void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    // Set the START bit (bit 13) in CR2 register
    pI2Cx->CR2 |= (1 << 13);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	605a      	str	r2, [r3, #4]
}
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr

080009ce <I2C_GenerateStopCondition>:

// Function to generate a STOP condition on I2C bus
void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 80009ce:	b480      	push	{r7}
 80009d0:	b083      	sub	sp, #12
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
    // Set the STOP bit (bit 14) in CR2 register
    pI2Cx->CR2 |= (1 << 14);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	605a      	str	r2, [r3, #4]
}
 80009e2:	bf00      	nop
 80009e4:	370c      	adds	r7, #12
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <I2C_PeripheralControl>:



// Enable or disable the given I2C peripheral
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b083      	sub	sp, #12
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	70fb      	strb	r3, [r7, #3]
    if(EnOrDi == ENABLE)
 80009f8:	78fb      	ldrb	r3, [r7, #3]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d106      	bne.n	8000a0c <I2C_PeripheralControl+0x20>
    {
        // Set bit 0 (PE - Peripheral Enable) in CR1 → I2C ON
        pI2Cx->CR1 |= (1 << 0);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	f043 0201 	orr.w	r2, r3, #1
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	601a      	str	r2, [r3, #0]
    else
    {
        // Clear bit 0 (PE) in CR1 → I2C OFF
        pI2Cx->CR1 &= ~(1 << 0);
    }
}
 8000a0a:	e005      	b.n	8000a18 <I2C_PeripheralControl+0x2c>
        pI2Cx->CR1 &= ~(1 << 0);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f023 0201 	bic.w	r2, r3, #1
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	601a      	str	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
	...

08000a24 <I2C_PeriClockControl>:



// Enable or disable peripheral clock for the given I2C instance
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE)
 8000a30:	78fb      	ldrb	r3, [r7, #3]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d120      	bne.n	8000a78 <I2C_PeriClockControl+0x54>
    {
        // Turn ON clock for the selected I2C peripheral
        if(pI2Cx == I2C1)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a22      	ldr	r2, [pc, #136]	@ (8000ac4 <I2C_PeriClockControl+0xa0>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d106      	bne.n	8000a4c <I2C_PeriClockControl+0x28>
        {
            I2C1_PCLK_EN();   // Enable clock for I2C1
 8000a3e:	4b22      	ldr	r3, [pc, #136]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a42:	4a21      	ldr	r2, [pc, #132]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a48:	6593      	str	r3, [r2, #88]	@ 0x58
        else if (pI2Cx == I2C3)
        {
            I2C3_PCLK_DI();   // Disable clock for I2C3
        }
    }
}
 8000a4a:	e035      	b.n	8000ab8 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C2)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8000acc <I2C_PeriClockControl+0xa8>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d106      	bne.n	8000a62 <I2C_PeriClockControl+0x3e>
            I2C2_PCLK_EN();   // Enable clock for I2C2
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a5e:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000a60:	e02a      	b.n	8000ab8 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C3)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad0 <I2C_PeriClockControl+0xac>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d126      	bne.n	8000ab8 <I2C_PeriClockControl+0x94>
            I2C3_PCLK_EN();   // Enable clock for I2C3
 8000a6a:	4b17      	ldr	r3, [pc, #92]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6e:	4a16      	ldr	r2, [pc, #88]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a70:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a74:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000a76:	e01f      	b.n	8000ab8 <I2C_PeriClockControl+0x94>
        if(pI2Cx == I2C1)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a12      	ldr	r2, [pc, #72]	@ (8000ac4 <I2C_PeriClockControl+0xa0>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d106      	bne.n	8000a8e <I2C_PeriClockControl+0x6a>
            I2C1_PCLK_DI();   // Disable clock for I2C1
 8000a80:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a84:	4a10      	ldr	r2, [pc, #64]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a8a:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000a8c:	e014      	b.n	8000ab8 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C2)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a0e      	ldr	r2, [pc, #56]	@ (8000acc <I2C_PeriClockControl+0xa8>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d106      	bne.n	8000aa4 <I2C_PeriClockControl+0x80>
            I2C2_PCLK_DI();   // Disable clock for I2C2
 8000a96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000a9c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000aa0:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000aa2:	e009      	b.n	8000ab8 <I2C_PeriClockControl+0x94>
        else if (pI2Cx == I2C3)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad0 <I2C_PeriClockControl+0xac>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d105      	bne.n	8000ab8 <I2C_PeriClockControl+0x94>
            I2C3_PCLK_DI();   // Disable clock for I2C3
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ab0:	4a05      	ldr	r2, [pc, #20]	@ (8000ac8 <I2C_PeriClockControl+0xa4>)
 8000ab2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000ab6:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	40005400 	.word	0x40005400
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	40005800 	.word	0x40005800
 8000ad0:	40005c00 	.word	0x40005c00

08000ad4 <I2C_Init>:


// Initialize I2C peripheral
void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
    uint32_t tempreg = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]

    // 1. Set ACK control (bit 15 of CR2)
    tempreg |= pI2CHandle->I2C_Config.I2C_ACKControl << 15;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	795b      	ldrb	r3, [r3, #5]
 8000ae4:	03db      	lsls	r3, r3, #15
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->CR2 |= tempreg;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6859      	ldr	r1, [r3, #4]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	430a      	orrs	r2, r1
 8000afa:	605a      	str	r2, [r3, #4]

    // 2. Set timing for ~100kHz I2C speed
    pI2CHandle->pI2Cx->TIMINGR |= 0x00411313;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	6919      	ldr	r1, [r3, #16]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <I2C_Init+0x5c>)
 8000b08:	430b      	orrs	r3, r1
 8000b0a:	6113      	str	r3, [r2, #16]

    // 3. Set device own address (shifted left by 1 for 7-bit addr)
    tempreg = pI2CHandle->I2C_Config.I2C_DeviceAddress << 1;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	791b      	ldrb	r3, [r3, #4]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->OAR1 |= tempreg;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	6899      	ldr	r1, [r3, #8]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	430a      	orrs	r2, r1
 8000b22:	609a      	str	r2, [r3, #8]
}
 8000b24:	bf00      	nop
 8000b26:	3714      	adds	r7, #20
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bc80      	pop	{r7}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	00411313 	.word	0x00411313

08000b34 <I2C_IRQInterruptConfig>:



// Configure (enable/disable) NVIC interrupt for given IRQ number
void I2C_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	71fb      	strb	r3, [r7, #7]
 8000b40:	4613      	mov	r3, r2
 8000b42:	71bb      	strb	r3, [r7, #6]
    if(EnorDi == ENABLE)   // Enable interrupt
 8000b44:	79bb      	ldrb	r3, [r7, #6]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d133      	bne.n	8000bb2 <I2C_IRQInterruptConfig+0x7e>
    {
        if(IRQNumber <= 31)
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b1f      	cmp	r3, #31
 8000b4e:	d80a      	bhi.n	8000b66 <I2C_IRQInterruptConfig+0x32>
        {
            // IRQ 0–31 → set bit in NVIC ISER0
            *NVIC_ISER0 |= (1 << IRQNumber);
 8000b50:	4b34      	ldr	r3, [pc, #208]	@ (8000c24 <I2C_IRQInterruptConfig+0xf0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	79fa      	ldrb	r2, [r7, #7]
 8000b56:	2101      	movs	r1, #1
 8000b58:	fa01 f202 	lsl.w	r2, r1, r2
 8000b5c:	4611      	mov	r1, r2
 8000b5e:	4a31      	ldr	r2, [pc, #196]	@ (8000c24 <I2C_IRQInterruptConfig+0xf0>)
 8000b60:	430b      	orrs	r3, r1
 8000b62:	6013      	str	r3, [r2, #0]
        {
            // IRQ 64–95 → clear bit in NVIC ICER3
            *NVIC_ICER3 |= (1 << (IRQNumber % 64));
        }
    }
}
 8000b64:	e059      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber > 31 && IRQNumber < 64)
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	2b1f      	cmp	r3, #31
 8000b6a:	d90f      	bls.n	8000b8c <I2C_IRQInterruptConfig+0x58>
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b70:	d80c      	bhi.n	8000b8c <I2C_IRQInterruptConfig+0x58>
            *NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000b72:	4b2d      	ldr	r3, [pc, #180]	@ (8000c28 <I2C_IRQInterruptConfig+0xf4>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	79fa      	ldrb	r2, [r7, #7]
 8000b78:	f002 021f 	and.w	r2, r2, #31
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b82:	4611      	mov	r1, r2
 8000b84:	4a28      	ldr	r2, [pc, #160]	@ (8000c28 <I2C_IRQInterruptConfig+0xf4>)
 8000b86:	430b      	orrs	r3, r1
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	e046      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber >= 64 && IRQNumber < 96)
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000b90:	d943      	bls.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	2b5f      	cmp	r3, #95	@ 0x5f
 8000b96:	d840      	bhi.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
            *NVIC_ISER3 |= (1 << (IRQNumber % 64));
 8000b98:	4b24      	ldr	r3, [pc, #144]	@ (8000c2c <I2C_IRQInterruptConfig+0xf8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	79fa      	ldrb	r2, [r7, #7]
 8000b9e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	fa01 f202 	lsl.w	r2, r1, r2
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4a20      	ldr	r2, [pc, #128]	@ (8000c2c <I2C_IRQInterruptConfig+0xf8>)
 8000bac:	430b      	orrs	r3, r1
 8000bae:	6013      	str	r3, [r2, #0]
}
 8000bb0:	e033      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
        if(IRQNumber <= 31)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b1f      	cmp	r3, #31
 8000bb6:	d80a      	bhi.n	8000bce <I2C_IRQInterruptConfig+0x9a>
            *NVIC_ICER0 |= (1 << IRQNumber);
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c30 <I2C_IRQInterruptConfig+0xfc>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	79fa      	ldrb	r2, [r7, #7]
 8000bbe:	2101      	movs	r1, #1
 8000bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8000bc4:	4611      	mov	r1, r2
 8000bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8000c30 <I2C_IRQInterruptConfig+0xfc>)
 8000bc8:	430b      	orrs	r3, r1
 8000bca:	6013      	str	r3, [r2, #0]
}
 8000bcc:	e025      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber > 31 && IRQNumber < 64)
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b1f      	cmp	r3, #31
 8000bd2:	d90f      	bls.n	8000bf4 <I2C_IRQInterruptConfig+0xc0>
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bd8:	d80c      	bhi.n	8000bf4 <I2C_IRQInterruptConfig+0xc0>
            *NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000bda:	4b16      	ldr	r3, [pc, #88]	@ (8000c34 <I2C_IRQInterruptConfig+0x100>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	79fa      	ldrb	r2, [r7, #7]
 8000be0:	f002 021f 	and.w	r2, r2, #31
 8000be4:	2101      	movs	r1, #1
 8000be6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bea:	4611      	mov	r1, r2
 8000bec:	4a11      	ldr	r2, [pc, #68]	@ (8000c34 <I2C_IRQInterruptConfig+0x100>)
 8000bee:	430b      	orrs	r3, r1
 8000bf0:	6013      	str	r3, [r2, #0]
 8000bf2:	e012      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
        else if(IRQNumber >= 64 && IRQNumber < 96)
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bf8:	d90f      	bls.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2b5f      	cmp	r3, #95	@ 0x5f
 8000bfe:	d80c      	bhi.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
            *NVIC_ICER3 |= (1 << (IRQNumber % 64));
 8000c00:	4b0d      	ldr	r3, [pc, #52]	@ (8000c38 <I2C_IRQInterruptConfig+0x104>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	79fa      	ldrb	r2, [r7, #7]
 8000c06:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c10:	4611      	mov	r1, r2
 8000c12:	4a09      	ldr	r2, [pc, #36]	@ (8000c38 <I2C_IRQInterruptConfig+0x104>)
 8000c14:	430b      	orrs	r3, r1
 8000c16:	6013      	str	r3, [r2, #0]
}
 8000c18:	e7ff      	b.n	8000c1a <I2C_IRQInterruptConfig+0xe6>
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	e000e100 	.word	0xe000e100
 8000c28:	e000e104 	.word	0xe000e104
 8000c2c:	e000e10c 	.word	0xe000e10c
 8000c30:	e000e180 	.word	0xe000e180
 8000c34:	e000e184 	.word	0xe000e184
 8000c38:	e000e18c 	.word	0xe000e18c

08000c3c <I2C_MasterSendDataIT>:



// Non-blocking master send
uint8_t I2C_MasterSendDataIT(I2C_Handle_t *pI2CHandle,uint8_t *pTxBuffer, uint32_t Len, uint8_t SlaveAddr,uint8_t Sr)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
 8000c48:	70fb      	strb	r3, [r7, #3]
	uint8_t busystate = pI2CHandle->TxRxState;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	7e1b      	ldrb	r3, [r3, #24]
 8000c4e:	74fb      	strb	r3, [r7, #19]

	if((busystate != I2C_BUSY_IN_TX) && (busystate != I2C_BUSY_IN_RX))
 8000c50:	7cfb      	ldrb	r3, [r7, #19]
 8000c52:	2b02      	cmp	r3, #2
 8000c54:	d045      	beq.n	8000ce2 <I2C_MasterSendDataIT+0xa6>
 8000c56:	7cfb      	ldrb	r3, [r7, #19]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d042      	beq.n	8000ce2 <I2C_MasterSendDataIT+0xa6>
	{
		// Save context
		pI2CHandle->pTxBuffer = pTxBuffer;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	68ba      	ldr	r2, [r7, #8]
 8000c60:	609a      	str	r2, [r3, #8]
		pI2CHandle->TxLen     = Len;
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	611a      	str	r2, [r3, #16]
		pI2CHandle->TxRxState = I2C_BUSY_IN_TX;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2202      	movs	r2, #2
 8000c6c:	761a      	strb	r2, [r3, #24]
		pI2CHandle->DevAddr   = SlaveAddr;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	78fa      	ldrb	r2, [r7, #3]
 8000c72:	765a      	strb	r2, [r3, #25]
		pI2CHandle->Sr        = Sr;
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000c7a:	f883 2020 	strb.w	r2, [r3, #32]

		while(((pI2CHandle->pI2Cx->ISR >> 15) & 1) == 0); // Wait until bus free
 8000c7e:	bf00      	nop
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	0bdb      	lsrs	r3, r3, #15
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d0f7      	beq.n	8000c80 <I2C_MasterSendDataIT+0x44>

		// Prepare CR2 for transmission
		uint32_t cr2 = 0;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]
		cr2 |= (SlaveAddr << 1);  // Slave address
 8000c94:	78fb      	ldrb	r3, [r7, #3]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	697a      	ldr	r2, [r7, #20]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	617b      	str	r3, [r7, #20]
		cr2 |= (Len << 16);       // Number of bytes
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	041b      	lsls	r3, r3, #16
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	617b      	str	r3, [r7, #20]
		if(Sr == I2C_DISABLE_SR) cr2 |= (1 << 25); // Auto-stop if needed
 8000ca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d103      	bne.n	8000cb8 <I2C_MasterSendDataIT+0x7c>
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cb6:	617b      	str	r3, [r7, #20]

		pI2CHandle->pI2Cx->CR2 |= cr2;
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	6859      	ldr	r1, [r3, #4]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	605a      	str	r2, [r3, #4]

		// Generate start + enable interrupts
		I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fe6f 	bl	80009b0 <I2C_GenerateStartCondition>
		pI2CHandle->pI2Cx->CR1 |= ((1<<1) | (1<<6) | (1<<7));
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f042 02c2 	orr.w	r2, r2, #194	@ 0xc2
 8000ce0:	601a      	str	r2, [r3, #0]
	}

	return busystate;
 8000ce2:	7cfb      	ldrb	r3, [r7, #19]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <I2C_MasterHandleTXEInterrupt>:
    return busystate;
}

// Handle TXE (data register empty)
static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
	if(pI2CHandle->TxLen > 0)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d00f      	beq.n	8000d1c <I2C_MasterHandleTXEInterrupt+0x30>
	{
		pI2CHandle->pI2Cx->TXDR = *(pI2CHandle->pTxBuffer); // Load next byte
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	781a      	ldrb	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	629a      	str	r2, [r3, #40]	@ 0x28
		pI2CHandle->TxLen--;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	691b      	ldr	r3, [r3, #16]
 8000d0c:	1e5a      	subs	r2, r3, #1
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	611a      	str	r2, [r3, #16]
		pI2CHandle->pTxBuffer++;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	1c5a      	adds	r2, r3, #1
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
	}
}
 8000d1c:	bf00      	nop
 8000d1e:	370c      	adds	r7, #12
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bc80      	pop	{r7}
 8000d24:	4770      	bx	lr

08000d26 <I2C_MasterHandleRXNEInterrupt>:



// Handle RXNE (data available)
static void I2C_MasterHandleRXNEInterrupt(I2C_Handle_t *pI2CHandle )
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
	if(pI2CHandle->RxSize == 1)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d10c      	bne.n	8000d50 <I2C_MasterHandleRXNEInterrupt+0x2a>
	{
		*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->RXDR; // Read last byte
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	b2d2      	uxtb	r2, r2
 8000d42:	701a      	strb	r2, [r3, #0]
		pI2CHandle->RxLen--;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	695b      	ldr	r3, [r3, #20]
 8000d48:	1e5a      	subs	r2, r3, #1
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	615a      	str	r2, [r3, #20]
 8000d4e:	e01e      	b.n	8000d8e <I2C_MasterHandleRXNEInterrupt+0x68>
	}
	else if(pI2CHandle->RxSize > 1)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	69db      	ldr	r3, [r3, #28]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d91a      	bls.n	8000d8e <I2C_MasterHandleRXNEInterrupt+0x68>
	{
		if(pI2CHandle->RxLen == 2) I2C_ManageAcking(pI2CHandle->pI2Cx,DISABLE); // NACK before last byte
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	2b02      	cmp	r3, #2
 8000d5e:	d105      	bne.n	8000d6c <I2C_MasterHandleRXNEInterrupt+0x46>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 f9f3 	bl	8001152 <I2C_ManageAcking>

		*pI2CHandle->pRxBuffer = pI2CHandle->pI2Cx->RXDR;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	68db      	ldr	r3, [r3, #12]
 8000d76:	b2d2      	uxtb	r2, r2
 8000d78:	701a      	strb	r2, [r3, #0]
		pI2CHandle->pRxBuffer++;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	1c5a      	adds	r2, r3, #1
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	60da      	str	r2, [r3, #12]
		pI2CHandle->RxLen--;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	695b      	ldr	r3, [r3, #20]
 8000d88:	1e5a      	subs	r2, r3, #1
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	615a      	str	r2, [r3, #20]
	}

	if(pI2CHandle->RxLen == 0)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d110      	bne.n	8000db8 <I2C_MasterHandleRXNEInterrupt+0x92>
	{
		if(pI2CHandle->Sr == I2C_DISABLE_SR) I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d104      	bne.n	8000daa <I2C_MasterHandleRXNEInterrupt+0x84>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fe12 	bl	80009ce <I2C_GenerateStopCondition>

		I2C_CloseReceiveData(pI2CHandle); // Reset state
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 f808 	bl	8000dc0 <I2C_CloseReceiveData>
		I2C_ApplicationEventCallback(pI2CHandle,I2C_EV_RX_CMPLT); // Notify app
 8000db0:	2101      	movs	r1, #1
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff faaa 	bl	800030c <I2C_ApplicationEventCallback>
	}
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <I2C_CloseReceiveData>:



// Close RX transfer
void I2C_CloseReceiveData(I2C_Handle_t *pI2CHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << 1);  // Disable RXNEIE
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	685a      	ldr	r2, [r3, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f022 0202 	bic.w	r2, r2, #2
 8000dd6:	605a      	str	r2, [r3, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << 6);  // Disable STOPIE
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	685a      	ldr	r2, [r3, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000de6:	605a      	str	r2, [r3, #4]

	// Reset handle state
	pI2CHandle->TxRxState = I2C_READY;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2200      	movs	r2, #0
 8000dec:	761a      	strb	r2, [r3, #24]
	pI2CHandle->pRxBuffer = NULL;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
	pI2CHandle->RxLen     = 0;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	615a      	str	r2, [r3, #20]
	pI2CHandle->RxSize    = 0;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	61da      	str	r2, [r3, #28]

	// Re-enable ACK if it was enabled
	if(pI2CHandle->I2C_Config.I2C_ACKControl == I2C_ACK_ENABLE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	795b      	ldrb	r3, [r3, #5]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d105      	bne.n	8000e14 <I2C_CloseReceiveData+0x54>
		I2C_ManageAcking(pI2CHandle->pI2Cx,ENABLE);
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f000 f99f 	bl	8001152 <I2C_ManageAcking>
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}

08000e1c <I2C_CloseSendData>:

// Close TX transfer
void I2C_CloseSendData(I2C_Handle_t *pI2CHandle)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << 1);  // Disable TXEIE
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	685a      	ldr	r2, [r3, #4]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0202 	bic.w	r2, r2, #2
 8000e32:	605a      	str	r2, [r3, #4]
	pI2CHandle->pI2Cx->CR2 &= ~(1 << 6);  // Disable STOPIE
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e42:	605a      	str	r2, [r3, #4]

	// Reset handle state
	pI2CHandle->TxRxState = I2C_READY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	761a      	strb	r2, [r3, #24]
	pI2CHandle->pTxBuffer = NULL;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
	pI2CHandle->TxLen     = 0;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <I2C_ExecuteAddressPhaseWrite>:


static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	70fb      	strb	r3, [r7, #3]
	// Clear old slave address bits (SADD[9:0]) in CR2
	pI2Cx->CR2 &= ~(0x3FFU << 0);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000e74:	f023 0303 	bic.w	r3, r3, #3
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6053      	str	r3, [r2, #4]

	// Load new slave address (shifted left 1, as LSB = R/W bit)
	pI2Cx->CR2 |= ((uint32_t)SlaveAddr << 1) & (0x3FFU << 0);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	78fb      	ldrb	r3, [r7, #3]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	605a      	str	r2, [r3, #4]

	// Clear bit10 (RD_WRN = 0 → Write operation)
	pI2Cx->CR2 &= ~(1U << 10);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	605a      	str	r2, [r3, #4]
}
 8000e9a:	bf00      	nop
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <I2C_ExecuteAddressPhaseRead>:


static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	460b      	mov	r3, r1
 8000eae:	70fb      	strb	r3, [r7, #3]
    // Clear old slave address bits (SADD[9:0]) in CR2
    pI2Cx->CR2 &= ~(0x3FFU << 0);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000eb8:	f023 0303 	bic.w	r3, r3, #3
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	6053      	str	r3, [r2, #4]

    // Load new slave address (shifted left 1, as LSB = R/W bit)
    pI2Cx->CR2 |= ((uint32_t)SlaveAddr << 1) & (0x3FFU << 0);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	78fb      	ldrb	r3, [r7, #3]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	605a      	str	r2, [r3, #4]

    // Set bit10 (RD_WRN = 1 → Read operation)
    pI2Cx->CR2 |= (1U << 10);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	605a      	str	r2, [r3, #4]
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bc80      	pop	{r7}
 8000ee6:	4770      	bx	lr

08000ee8 <I2C_EV_IRQHandling>:



// Handle event interrupts
void I2C_EV_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    uint32_t isr = pI2CHandle->pI2Cx->ISR;  // Interrupt status
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	60fb      	str	r3, [r7, #12]
    uint32_t cr1 = pI2CHandle->pI2Cx->CR1;  // Control register
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	60bb      	str	r3, [r7, #8]

    // ADDR flag (address matched)
    if((isr & (1U << 3)) && (cr1 & (1U << 3)))
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	f003 0308 	and.w	r3, r3, #8
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d01d      	beq.n	8000f46 <I2C_EV_IRQHandling+0x5e>
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	f003 0308 	and.w	r3, r3, #8
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d018      	beq.n	8000f46 <I2C_EV_IRQHandling+0x5e>
    {
        if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	7e1b      	ldrb	r3, [r3, #24]
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d108      	bne.n	8000f2e <I2C_EV_IRQHandling+0x46>
            I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx, pI2CHandle->DevAddr);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	7e5b      	ldrb	r3, [r3, #25]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f7ff ff9a 	bl	8000e60 <I2C_ExecuteAddressPhaseWrite>
 8000f2c:	e00b      	b.n	8000f46 <I2C_EV_IRQHandling+0x5e>
        else if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	7e1b      	ldrb	r3, [r3, #24]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d107      	bne.n	8000f46 <I2C_EV_IRQHandling+0x5e>
            I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx, pI2CHandle->DevAddr);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	7e5b      	ldrb	r3, [r3, #25]
 8000f3e:	4619      	mov	r1, r3
 8000f40:	4610      	mov	r0, r2
 8000f42:	f7ff ffaf 	bl	8000ea4 <I2C_ExecuteAddressPhaseRead>
    }

    if(isr & (1U << 3)) pI2CHandle->pI2Cx->ICR |= (1U << 3); // Clear ADDR
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f003 0308 	and.w	r3, r3, #8
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d007      	beq.n	8000f60 <I2C_EV_IRQHandling+0x78>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	69da      	ldr	r2, [r3, #28]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f042 0208 	orr.w	r2, r2, #8
 8000f5e:	61da      	str	r2, [r3, #28]

    // STOPF flag
    if((isr & (1U << 6)) && (cr1 & (1U << 6)))
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d020      	beq.n	8000fac <I2C_EV_IRQHandling+0xc4>
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d01b      	beq.n	8000fac <I2C_EV_IRQHandling+0xc4>
    {
        if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX && pI2CHandle->TxLen == 0)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	7e1b      	ldrb	r3, [r3, #24]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d117      	bne.n	8000fac <I2C_EV_IRQHandling+0xc4>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d113      	bne.n	8000fac <I2C_EV_IRQHandling+0xc4>
        {
            if(pI2CHandle->Sr == I2C_DISABLE_SR) pI2CHandle->pI2Cx->CR2 |= (1U << 14); // Generate STOP
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d107      	bne.n	8000f9e <I2C_EV_IRQHandling+0xb6>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	685a      	ldr	r2, [r3, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000f9c:	605a      	str	r2, [r3, #4]

            I2C_CloseSendData(pI2CHandle);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ff3c 	bl	8000e1c <I2C_CloseSendData>
            I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_TX_CMPLT);
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff f9b0 	bl	800030c <I2C_ApplicationEventCallback>
        }
    }

    if(isr & (1U << 6)) // Clear STOPF
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d00b      	beq.n	8000fce <I2C_EV_IRQHandling+0xe6>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 6);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	69da      	ldr	r2, [r3, #28]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000fc4:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_STOP);
 8000fc6:	2102      	movs	r1, #2
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff f99f 	bl	800030c <I2C_ApplicationEventCallback>
    }

    // TXE flag
    if((isr & (1U << 1)) && (cr1 & (1U << 1)))
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f003 0302 	and.w	r3, r3, #2
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d01a      	beq.n	800100e <I2C_EV_IRQHandling+0x126>
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d015      	beq.n	800100e <I2C_EV_IRQHandling+0x126>
    {
        if(isr & (1U << 16)) // TXIS set
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d007      	beq.n	8000ffc <I2C_EV_IRQHandling+0x114>
        {
            if(pI2CHandle->TxRxState == I2C_BUSY_IN_TX)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	7e1b      	ldrb	r3, [r3, #24]
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d10c      	bne.n	800100e <I2C_EV_IRQHandling+0x126>
                I2C_MasterHandleTXEInterrupt(pI2CHandle);
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff fe79 	bl	8000cec <I2C_MasterHandleTXEInterrupt>
 8000ffa:	e008      	b.n	800100e <I2C_EV_IRQHandling+0x126>
        }
        else if(isr & (1U << 17)) // Data request from slave
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001002:	2b00      	cmp	r3, #0
 8001004:	d003      	beq.n	800100e <I2C_EV_IRQHandling+0x126>
            I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_REQ);
 8001006:	2108      	movs	r1, #8
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff f97f 	bl	800030c <I2C_ApplicationEventCallback>
    }

    // RXNE flag
    if((isr & (1U << 2)) && (cr1 & (1U << 2)))
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f003 0304 	and.w	r3, r3, #4
 8001014:	2b00      	cmp	r3, #0
 8001016:	d01a      	beq.n	800104e <I2C_EV_IRQHandling+0x166>
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	f003 0304 	and.w	r3, r3, #4
 800101e:	2b00      	cmp	r3, #0
 8001020:	d015      	beq.n	800104e <I2C_EV_IRQHandling+0x166>
    {
        if(isr & (1U << 16)) // RXNE set
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d007      	beq.n	800103c <I2C_EV_IRQHandling+0x154>
        {
            if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	7e1b      	ldrb	r3, [r3, #24]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d10c      	bne.n	800104e <I2C_EV_IRQHandling+0x166>
                I2C_MasterHandleRXNEInterrupt(pI2CHandle);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fe76 	bl	8000d26 <I2C_MasterHandleRXNEInterrupt>
        }
        else if(!(isr & (1U << 17))) // Data received from slave
            I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RCV);
    }
}
 800103a:	e008      	b.n	800104e <I2C_EV_IRQHandling+0x166>
        else if(!(isr & (1U << 17))) // Data received from slave
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d103      	bne.n	800104e <I2C_EV_IRQHandling+0x166>
            I2C_ApplicationEventCallback(pI2CHandle, I2C_EV_DATA_RCV);
 8001046:	2109      	movs	r1, #9
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff f95f 	bl	800030c <I2C_ApplicationEventCallback>
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <I2C_ER_IRQHandling>:



// Handle error interrupts
void I2C_ER_IRQHandling(I2C_Handle_t *pI2CHandle)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	6078      	str	r0, [r7, #4]
    uint32_t isr = pI2CHandle->pI2Cx->ISR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	60fb      	str	r3, [r7, #12]
    uint32_t cr1 = pI2CHandle->pI2Cx->CR1;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	60bb      	str	r3, [r7, #8]

    if((isr & (1U << 8)) && (cr1 & (1U << 7)))   // Bus error
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001074:	2b00      	cmp	r3, #0
 8001076:	d010      	beq.n	800109a <I2C_ER_IRQHandling+0x44>
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00b      	beq.n	800109a <I2C_ER_IRQHandling+0x44>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 8);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	69da      	ldr	r2, [r3, #28]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001090:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_BERR);
 8001092:	2103      	movs	r1, #3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff f939 	bl	800030c <I2C_ApplicationEventCallback>
    }

    if((isr & (1U << 9)) && (cr1 & (1U << 7)))   // Arbitration lost
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d010      	beq.n	80010c6 <I2C_ER_IRQHandling+0x70>
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d00b      	beq.n	80010c6 <I2C_ER_IRQHandling+0x70>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 9);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	69da      	ldr	r2, [r3, #28]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80010bc:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_ARLO);
 80010be:	2104      	movs	r1, #4
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff f923 	bl	800030c <I2C_ApplicationEventCallback>
    }

    if((isr & (1U << 10)) && (cr1 & (1U << 7)))  // Acknowledge failure
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d010      	beq.n	80010f2 <I2C_ER_IRQHandling+0x9c>
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <I2C_ER_IRQHandling+0x9c>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 10);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	69da      	ldr	r2, [r3, #28]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80010e8:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_AF);
 80010ea:	2105      	movs	r1, #5
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff f90d 	bl	800030c <I2C_ApplicationEventCallback>
    }

    if((isr & (1U << 11)) && (cr1 & (1U << 7)))  // Overrun
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d010      	beq.n	800111e <I2C_ER_IRQHandling+0xc8>
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001102:	2b00      	cmp	r3, #0
 8001104:	d00b      	beq.n	800111e <I2C_ER_IRQHandling+0xc8>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 11);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	69da      	ldr	r2, [r3, #28]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001114:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_OVR);
 8001116:	2106      	movs	r1, #6
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff f8f7 	bl	800030c <I2C_ApplicationEventCallback>
    }

    if((isr & (1U << 12)) && (cr1 & (1U << 7)))  // Timeout
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d010      	beq.n	800114a <I2C_ER_IRQHandling+0xf4>
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00b      	beq.n	800114a <I2C_ER_IRQHandling+0xf4>
    {
        pI2CHandle->pI2Cx->ICR |= (1U << 12);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	69da      	ldr	r2, [r3, #28]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001140:	61da      	str	r2, [r3, #28]
        I2C_ApplicationEventCallback(pI2CHandle, I2C_ERROR_TIMEOUT);
 8001142:	2107      	movs	r1, #7
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff f8e1 	bl	800030c <I2C_ApplicationEventCallback>
    }
}
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <I2C_ManageAcking>:


void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	460b      	mov	r3, r1
 800115c:	70fb      	strb	r3, [r7, #3]
    if (EnOrDi == ENABLE)
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d106      	bne.n	8001172 <I2C_ManageAcking+0x20>
    {
        // Set the ACK bit
        pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	601a      	str	r2, [r3, #0]
    else
    {
        // Clear the ACK bit
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
    }
}
 8001170:	e005      	b.n	800117e <I2C_ManageAcking+0x2c>
        pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	601a      	str	r2, [r3, #0]
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <USART_PeriClockControl>:
#include"stm32l4xx_usart_driver.h"


void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d136      	bne.n	8001208 <USART_PeriClockControl+0x80>
	{
		if(pUSARTx == USART1)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a38      	ldr	r2, [pc, #224]	@ (8001280 <USART_PeriClockControl+0xf8>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d106      	bne.n	80011b0 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 80011a2:	4b38      	ldr	r3, [pc, #224]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011a6:	4a37      	ldr	r2, [pc, #220]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ac:	6613      	str	r3, [r2, #96]	@ 0x60
		else if(pUSARTx == UART5)
		{
			UART5_PCLK_DI();
		}
	}
}
 80011ae:	e061      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a35      	ldr	r2, [pc, #212]	@ (8001288 <USART_PeriClockControl+0x100>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d106      	bne.n	80011c6 <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 80011b8:	4b32      	ldr	r3, [pc, #200]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011bc:	4a31      	ldr	r2, [pc, #196]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011c2:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80011c4:	e056      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART3)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a30      	ldr	r2, [pc, #192]	@ (800128c <USART_PeriClockControl+0x104>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d106      	bne.n	80011dc <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 80011ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d2:	4a2c      	ldr	r2, [pc, #176]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011d8:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80011da:	e04b      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART4)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a2c      	ldr	r2, [pc, #176]	@ (8001290 <USART_PeriClockControl+0x108>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d106      	bne.n	80011f2 <USART_PeriClockControl+0x6a>
			UART4_PCLK_EN();
 80011e4:	4b27      	ldr	r3, [pc, #156]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011e8:	4a26      	ldr	r2, [pc, #152]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011ee:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80011f0:	e040      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART5)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a27      	ldr	r2, [pc, #156]	@ (8001294 <USART_PeriClockControl+0x10c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d13c      	bne.n	8001274 <USART_PeriClockControl+0xec>
			UART5_PCLK_EN();
 80011fa:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <USART_PeriClockControl+0xfc>)
 80011fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fe:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001200:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001204:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001206:	e035      	b.n	8001274 <USART_PeriClockControl+0xec>
		if(pUSARTx == USART1)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a1d      	ldr	r2, [pc, #116]	@ (8001280 <USART_PeriClockControl+0xf8>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d106      	bne.n	800121e <USART_PeriClockControl+0x96>
			USART1_PCLK_DI();
 8001210:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001214:	4a1b      	ldr	r2, [pc, #108]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001216:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800121a:	6613      	str	r3, [r2, #96]	@ 0x60
}
 800121c:	e02a      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART2)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a19      	ldr	r2, [pc, #100]	@ (8001288 <USART_PeriClockControl+0x100>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d106      	bne.n	8001234 <USART_PeriClockControl+0xac>
			USART2_PCLK_DI();
 8001226:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122a:	4a16      	ldr	r2, [pc, #88]	@ (8001284 <USART_PeriClockControl+0xfc>)
 800122c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001230:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001232:	e01f      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART3)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a15      	ldr	r2, [pc, #84]	@ (800128c <USART_PeriClockControl+0x104>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d106      	bne.n	800124a <USART_PeriClockControl+0xc2>
			USART3_PCLK_DI();
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <USART_PeriClockControl+0xfc>)
 800123e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001240:	4a10      	ldr	r2, [pc, #64]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001242:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001246:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001248:	e014      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART4)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a10      	ldr	r2, [pc, #64]	@ (8001290 <USART_PeriClockControl+0x108>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d106      	bne.n	8001260 <USART_PeriClockControl+0xd8>
			UART4_PCLK_DI();
 8001252:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001256:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <USART_PeriClockControl+0xfc>)
 8001258:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800125c:	6593      	str	r3, [r2, #88]	@ 0x58
}
 800125e:	e009      	b.n	8001274 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART5)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a0c      	ldr	r2, [pc, #48]	@ (8001294 <USART_PeriClockControl+0x10c>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d105      	bne.n	8001274 <USART_PeriClockControl+0xec>
			UART5_PCLK_DI();
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <USART_PeriClockControl+0xfc>)
 800126a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800126c:	4a05      	ldr	r2, [pc, #20]	@ (8001284 <USART_PeriClockControl+0xfc>)
 800126e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001272:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40013800 	.word	0x40013800
 8001284:	40021000 	.word	0x40021000
 8001288:	40004400 	.word	0x40004400
 800128c:	40004800 	.word	0x40004800
 8001290:	40004c00 	.word	0x40004c00
 8001294:	40005000 	.word	0x40005000

08001298 <USART_Init>:
}

*/

void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
		uint32_t tempreg=0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]

		 USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2101      	movs	r1, #1
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ff6c 	bl	8001188 <USART_PeriClockControl>

		if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	791b      	ldrb	r3, [r3, #4]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d104      	bne.n	80012c2 <USART_Init+0x2a>
		{
			tempreg|= (1 << USART_CR1_RE);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	e010      	b.n	80012e4 <USART_Init+0x4c>
		}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	791b      	ldrb	r3, [r3, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d104      	bne.n	80012d4 <USART_Init+0x3c>
		{
			tempreg |= ( 1 << USART_CR1_TE );
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	e007      	b.n	80012e4 <USART_Init+0x4c>

		}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	791b      	ldrb	r3, [r3, #4]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d103      	bne.n	80012e4 <USART_Init+0x4c>
		{
			tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f043 030c 	orr.w	r3, r3, #12
 80012e2:	60fb      	str	r3, [r7, #12]
		}

		tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7b5b      	ldrb	r3, [r3, #13]
 80012e8:	031b      	lsls	r3, r3, #12
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	4313      	orrs	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]

		if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	7b9b      	ldrb	r3, [r3, #14]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d104      	bne.n	8001302 <USART_Init+0x6a>
		{
			tempreg |= ( 1 << USART_CR1_PCE);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	e00b      	b.n	800131a <USART_Init+0x82>

		}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	7b9b      	ldrb	r3, [r3, #14]
 8001306:	2b02      	cmp	r3, #2
 8001308:	d107      	bne.n	800131a <USART_Init+0x82>
		{
		    tempreg |= ( 1 << USART_CR1_PCE);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001310:	60fb      	str	r3, [r7, #12]
		    tempreg |= ( 1 << USART_CR1_PS);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001318:	60fb      	str	r3, [r7, #12]
		}


		pUSARTHandle->pUSARTx->CR1 = tempreg;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	601a      	str	r2, [r3, #0]
		tempreg=0;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
		tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7b1b      	ldrb	r3, [r3, #12]
 800132a:	031b      	lsls	r3, r3, #12
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	4313      	orrs	r3, r2
 8001330:	60fb      	str	r3, [r7, #12]
		pUSARTHandle->pUSARTx->CR2 = tempreg;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68fa      	ldr	r2, [r7, #12]
 8001338:	605a      	str	r2, [r3, #4]

		tempreg=0;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]


		if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	7bdb      	ldrb	r3, [r3, #15]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d104      	bne.n	8001350 <USART_Init+0xb8>
		{
			tempreg |= ( 1 << USART_CR3_CTSE);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	e014      	b.n	800137a <USART_Init+0xe2>
		}
		else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7bdb      	ldrb	r3, [r3, #15]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d104      	bne.n	8001362 <USART_Init+0xca>
		{
			tempreg |= ( 1 << USART_CR3_RTSE);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	e00b      	b.n	800137a <USART_Init+0xe2>
		}
		else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	7bdb      	ldrb	r3, [r3, #15]
 8001366:	2b03      	cmp	r3, #3
 8001368:	d107      	bne.n	800137a <USART_Init+0xe2>
		{
			tempreg |= ( 1 << USART_CR3_CTSE);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001370:	60fb      	str	r3, [r7, #12]
			tempreg |= ( 1 << USART_CR3_RTSE);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001378:	60fb      	str	r3, [r7, #12]
		}

		pUSARTHandle->pUSARTx->CR3 = tempreg;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	609a      	str	r2, [r3, #8]
		pUSARTHandle->pUSARTx->BRR=0X23;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2223      	movs	r2, #35	@ 0x23
 8001388:	60da      	str	r2, [r3, #12]
	//	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <USART_SendData>:




void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	60f8      	str	r0, [r7, #12]
 800139a:	60b9      	str	r1, [r7, #8]
 800139c:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;

	for(uint32_t i = 0 ; i < Len; i++)
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	e031      	b.n	8001408 <USART_SendData+0x76>
	{
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 80013a4:	bf00      	nop
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2180      	movs	r1, #128	@ 0x80
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 f859 	bl	8001464 <USART_GetFlagStatus>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0f6      	beq.n	80013a6 <USART_SendData+0x14>

		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	7b5b      	ldrb	r3, [r3, #13]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d118      	bne.n	80013f2 <USART_SendData+0x60>
		{
			pdata = (uint16_t*) pTxBuffer;
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->TDR = (*pdata & (uint16_t)0x01FF);
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	461a      	mov	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80013d2:	629a      	str	r2, [r3, #40]	@ 0x28

			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	7b9b      	ldrb	r3, [r3, #14]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d106      	bne.n	80013ea <USART_SendData+0x58>
			{
				pTxBuffer++;
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	3301      	adds	r3, #1
 80013e0:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3301      	adds	r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	e00b      	b.n	8001402 <USART_SendData+0x70>

			}
			else
			{
				pTxBuffer++;
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	3301      	adds	r3, #1
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	e007      	b.n	8001402 <USART_SendData+0x70>
			}
		}
		else
		{

			pUSARTHandle->pUSARTx->TDR = (*pTxBuffer  & (uint8_t)0xFF);
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	781a      	ldrb	r2, [r3, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	629a      	str	r2, [r3, #40]	@ 0x28
			pTxBuffer++;
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	3301      	adds	r3, #1
 8001400:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3301      	adds	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	697a      	ldr	r2, [r7, #20]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	d3c9      	bcc.n	80013a4 <USART_SendData+0x12>
		}
	}
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8001410:	bf00      	nop
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2140      	movs	r1, #64	@ 0x40
 8001418:	4618      	mov	r0, r3
 800141a:	f000 f823 	bl	8001464 <USART_GetFlagStatus>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f6      	beq.n	8001412 <USART_SendData+0x80>
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <USART_PeripheralControl>:
}



void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 800142e:	b480      	push	{r7}
 8001430:	b083      	sub	sp, #12
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	460b      	mov	r3, r1
 8001438:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d106      	bne.n	800144e <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |=(1<<USART_CR1_UE);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f043 0201 	orr.w	r2, r3, #1
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	601a      	str	r2, [r3, #0]
	}else{
		pUSARTx->CR1 &=~(1<<USART_CR1_UE);
	}
}
 800144c:	e005      	b.n	800145a <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &=~(1<<USART_CR1_UE);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f023 0201 	bic.w	r2, r3, #1
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	601a      	str	r2, [r3, #0]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <USART_GetFlagStatus>:


uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx,uint8_t StatusFlagName)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	70fb      	strb	r3, [r7, #3]
	if(pUSARTx ->ISR & StatusFlagName)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69da      	ldr	r2, [r3, #28]
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <USART_GetFlagStatus+0x1c>
	{
		return SET;
 800147c:	2301      	movs	r3, #1
 800147e:	e000      	b.n	8001482 <USART_GetFlagStatus+0x1e>
	}
	return RESET;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr

0800148c <memset>:
 800148c:	4402      	add	r2, r0
 800148e:	4603      	mov	r3, r0
 8001490:	4293      	cmp	r3, r2
 8001492:	d100      	bne.n	8001496 <memset+0xa>
 8001494:	4770      	bx	lr
 8001496:	f803 1b01 	strb.w	r1, [r3], #1
 800149a:	e7f9      	b.n	8001490 <memset+0x4>

0800149c <__libc_init_array>:
 800149c:	b570      	push	{r4, r5, r6, lr}
 800149e:	4d0d      	ldr	r5, [pc, #52]	@ (80014d4 <__libc_init_array+0x38>)
 80014a0:	4c0d      	ldr	r4, [pc, #52]	@ (80014d8 <__libc_init_array+0x3c>)
 80014a2:	1b64      	subs	r4, r4, r5
 80014a4:	10a4      	asrs	r4, r4, #2
 80014a6:	2600      	movs	r6, #0
 80014a8:	42a6      	cmp	r6, r4
 80014aa:	d109      	bne.n	80014c0 <__libc_init_array+0x24>
 80014ac:	4d0b      	ldr	r5, [pc, #44]	@ (80014dc <__libc_init_array+0x40>)
 80014ae:	4c0c      	ldr	r4, [pc, #48]	@ (80014e0 <__libc_init_array+0x44>)
 80014b0:	f000 f818 	bl	80014e4 <_init>
 80014b4:	1b64      	subs	r4, r4, r5
 80014b6:	10a4      	asrs	r4, r4, #2
 80014b8:	2600      	movs	r6, #0
 80014ba:	42a6      	cmp	r6, r4
 80014bc:	d105      	bne.n	80014ca <__libc_init_array+0x2e>
 80014be:	bd70      	pop	{r4, r5, r6, pc}
 80014c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80014c4:	4798      	blx	r3
 80014c6:	3601      	adds	r6, #1
 80014c8:	e7ee      	b.n	80014a8 <__libc_init_array+0xc>
 80014ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80014ce:	4798      	blx	r3
 80014d0:	3601      	adds	r6, #1
 80014d2:	e7f2      	b.n	80014ba <__libc_init_array+0x1e>
 80014d4:	08001578 	.word	0x08001578
 80014d8:	08001578 	.word	0x08001578
 80014dc:	08001578 	.word	0x08001578
 80014e0:	0800157c 	.word	0x0800157c

080014e4 <_init>:
 80014e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014e6:	bf00      	nop
 80014e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ea:	bc08      	pop	{r3}
 80014ec:	469e      	mov	lr, r3
 80014ee:	4770      	bx	lr

080014f0 <_fini>:
 80014f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014f2:	bf00      	nop
 80014f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014f6:	bc08      	pop	{r3}
 80014f8:	469e      	mov	lr, r3
 80014fa:	4770      	bx	lr
