

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Sep 26 20:29:52 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  12583951|  12583951|  0.126 sec|  0.126 sec|  12583952|  12583952|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%re_sample_0 = alloca i64 1" [dft.cpp:13]   --->   Operation 8 'alloca' 're_sample_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%re_sample_1 = alloca i64 1" [dft.cpp:13]   --->   Operation 9 'alloca' 're_sample_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%re_sample_2 = alloca i64 1" [dft.cpp:13]   --->   Operation 10 'alloca' 're_sample_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%re_sample_3 = alloca i64 1" [dft.cpp:13]   --->   Operation 11 'alloca' 're_sample_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%re_sample_4 = alloca i64 1" [dft.cpp:13]   --->   Operation 12 'alloca' 're_sample_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%re_sample_5 = alloca i64 1" [dft.cpp:13]   --->   Operation 13 'alloca' 're_sample_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%re_sample_6 = alloca i64 1" [dft.cpp:13]   --->   Operation 14 'alloca' 're_sample_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%re_sample_7 = alloca i64 1" [dft.cpp:13]   --->   Operation 15 'alloca' 're_sample_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%re_sample_8 = alloca i64 1" [dft.cpp:13]   --->   Operation 16 'alloca' 're_sample_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%re_sample_9 = alloca i64 1" [dft.cpp:13]   --->   Operation 17 'alloca' 're_sample_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%re_sample_10 = alloca i64 1" [dft.cpp:13]   --->   Operation 18 'alloca' 're_sample_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%re_sample_11 = alloca i64 1" [dft.cpp:13]   --->   Operation 19 'alloca' 're_sample_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%re_sample_12 = alloca i64 1" [dft.cpp:13]   --->   Operation 20 'alloca' 're_sample_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%re_sample_13 = alloca i64 1" [dft.cpp:13]   --->   Operation 21 'alloca' 're_sample_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%re_sample_14 = alloca i64 1" [dft.cpp:13]   --->   Operation 22 'alloca' 're_sample_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%re_sample_15 = alloca i64 1" [dft.cpp:13]   --->   Operation 23 'alloca' 're_sample_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%re_sample_16 = alloca i64 1" [dft.cpp:13]   --->   Operation 24 'alloca' 're_sample_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%re_sample_17 = alloca i64 1" [dft.cpp:13]   --->   Operation 25 'alloca' 're_sample_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%re_sample_18 = alloca i64 1" [dft.cpp:13]   --->   Operation 26 'alloca' 're_sample_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%re_sample_19 = alloca i64 1" [dft.cpp:13]   --->   Operation 27 'alloca' 're_sample_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%re_sample_20 = alloca i64 1" [dft.cpp:13]   --->   Operation 28 'alloca' 're_sample_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%re_sample_21 = alloca i64 1" [dft.cpp:13]   --->   Operation 29 'alloca' 're_sample_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%re_sample_22 = alloca i64 1" [dft.cpp:13]   --->   Operation 30 'alloca' 're_sample_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%re_sample_23 = alloca i64 1" [dft.cpp:13]   --->   Operation 31 'alloca' 're_sample_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%re_sample_24 = alloca i64 1" [dft.cpp:13]   --->   Operation 32 'alloca' 're_sample_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%re_sample_25 = alloca i64 1" [dft.cpp:13]   --->   Operation 33 'alloca' 're_sample_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%re_sample_26 = alloca i64 1" [dft.cpp:13]   --->   Operation 34 'alloca' 're_sample_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%re_sample_27 = alloca i64 1" [dft.cpp:13]   --->   Operation 35 'alloca' 're_sample_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%re_sample_28 = alloca i64 1" [dft.cpp:13]   --->   Operation 36 'alloca' 're_sample_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%re_sample_29 = alloca i64 1" [dft.cpp:13]   --->   Operation 37 'alloca' 're_sample_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%re_sample_30 = alloca i64 1" [dft.cpp:13]   --->   Operation 38 'alloca' 're_sample_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%re_sample_31 = alloca i64 1" [dft.cpp:13]   --->   Operation 39 'alloca' 're_sample_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%re_sample_32 = alloca i64 1" [dft.cpp:13]   --->   Operation 40 'alloca' 're_sample_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%re_sample_33 = alloca i64 1" [dft.cpp:13]   --->   Operation 41 'alloca' 're_sample_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%re_sample_34 = alloca i64 1" [dft.cpp:13]   --->   Operation 42 'alloca' 're_sample_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%re_sample_35 = alloca i64 1" [dft.cpp:13]   --->   Operation 43 'alloca' 're_sample_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%re_sample_36 = alloca i64 1" [dft.cpp:13]   --->   Operation 44 'alloca' 're_sample_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%re_sample_37 = alloca i64 1" [dft.cpp:13]   --->   Operation 45 'alloca' 're_sample_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%re_sample_38 = alloca i64 1" [dft.cpp:13]   --->   Operation 46 'alloca' 're_sample_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%re_sample_39 = alloca i64 1" [dft.cpp:13]   --->   Operation 47 'alloca' 're_sample_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%re_sample_40 = alloca i64 1" [dft.cpp:13]   --->   Operation 48 'alloca' 're_sample_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%re_sample_41 = alloca i64 1" [dft.cpp:13]   --->   Operation 49 'alloca' 're_sample_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%re_sample_42 = alloca i64 1" [dft.cpp:13]   --->   Operation 50 'alloca' 're_sample_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%re_sample_43 = alloca i64 1" [dft.cpp:13]   --->   Operation 51 'alloca' 're_sample_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%re_sample_44 = alloca i64 1" [dft.cpp:13]   --->   Operation 52 'alloca' 're_sample_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%re_sample_45 = alloca i64 1" [dft.cpp:13]   --->   Operation 53 'alloca' 're_sample_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%re_sample_46 = alloca i64 1" [dft.cpp:13]   --->   Operation 54 'alloca' 're_sample_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%re_sample_47 = alloca i64 1" [dft.cpp:13]   --->   Operation 55 'alloca' 're_sample_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%re_sample_48 = alloca i64 1" [dft.cpp:13]   --->   Operation 56 'alloca' 're_sample_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%re_sample_49 = alloca i64 1" [dft.cpp:13]   --->   Operation 57 'alloca' 're_sample_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%re_sample_50 = alloca i64 1" [dft.cpp:13]   --->   Operation 58 'alloca' 're_sample_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%re_sample_51 = alloca i64 1" [dft.cpp:13]   --->   Operation 59 'alloca' 're_sample_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%re_sample_52 = alloca i64 1" [dft.cpp:13]   --->   Operation 60 'alloca' 're_sample_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%re_sample_53 = alloca i64 1" [dft.cpp:13]   --->   Operation 61 'alloca' 're_sample_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%re_sample_54 = alloca i64 1" [dft.cpp:13]   --->   Operation 62 'alloca' 're_sample_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%re_sample_55 = alloca i64 1" [dft.cpp:13]   --->   Operation 63 'alloca' 're_sample_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%re_sample_56 = alloca i64 1" [dft.cpp:13]   --->   Operation 64 'alloca' 're_sample_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%re_sample_57 = alloca i64 1" [dft.cpp:13]   --->   Operation 65 'alloca' 're_sample_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%re_sample_58 = alloca i64 1" [dft.cpp:13]   --->   Operation 66 'alloca' 're_sample_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%re_sample_59 = alloca i64 1" [dft.cpp:13]   --->   Operation 67 'alloca' 're_sample_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%re_sample_60 = alloca i64 1" [dft.cpp:13]   --->   Operation 68 'alloca' 're_sample_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%re_sample_61 = alloca i64 1" [dft.cpp:13]   --->   Operation 69 'alloca' 're_sample_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%re_sample_62 = alloca i64 1" [dft.cpp:13]   --->   Operation 70 'alloca' 're_sample_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%re_sample_63 = alloca i64 1" [dft.cpp:13]   --->   Operation 71 'alloca' 're_sample_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%im_sample_0 = alloca i64 1" [dft.cpp:14]   --->   Operation 72 'alloca' 'im_sample_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%im_sample_1 = alloca i64 1" [dft.cpp:14]   --->   Operation 73 'alloca' 'im_sample_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%im_sample_2 = alloca i64 1" [dft.cpp:14]   --->   Operation 74 'alloca' 'im_sample_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%im_sample_3 = alloca i64 1" [dft.cpp:14]   --->   Operation 75 'alloca' 'im_sample_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%im_sample_4 = alloca i64 1" [dft.cpp:14]   --->   Operation 76 'alloca' 'im_sample_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%im_sample_5 = alloca i64 1" [dft.cpp:14]   --->   Operation 77 'alloca' 'im_sample_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%im_sample_6 = alloca i64 1" [dft.cpp:14]   --->   Operation 78 'alloca' 'im_sample_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%im_sample_7 = alloca i64 1" [dft.cpp:14]   --->   Operation 79 'alloca' 'im_sample_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%im_sample_8 = alloca i64 1" [dft.cpp:14]   --->   Operation 80 'alloca' 'im_sample_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%im_sample_9 = alloca i64 1" [dft.cpp:14]   --->   Operation 81 'alloca' 'im_sample_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%im_sample_10 = alloca i64 1" [dft.cpp:14]   --->   Operation 82 'alloca' 'im_sample_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%im_sample_11 = alloca i64 1" [dft.cpp:14]   --->   Operation 83 'alloca' 'im_sample_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%im_sample_12 = alloca i64 1" [dft.cpp:14]   --->   Operation 84 'alloca' 'im_sample_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%im_sample_13 = alloca i64 1" [dft.cpp:14]   --->   Operation 85 'alloca' 'im_sample_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%im_sample_14 = alloca i64 1" [dft.cpp:14]   --->   Operation 86 'alloca' 'im_sample_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%im_sample_15 = alloca i64 1" [dft.cpp:14]   --->   Operation 87 'alloca' 'im_sample_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%im_sample_16 = alloca i64 1" [dft.cpp:14]   --->   Operation 88 'alloca' 'im_sample_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%im_sample_17 = alloca i64 1" [dft.cpp:14]   --->   Operation 89 'alloca' 'im_sample_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%im_sample_18 = alloca i64 1" [dft.cpp:14]   --->   Operation 90 'alloca' 'im_sample_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%im_sample_19 = alloca i64 1" [dft.cpp:14]   --->   Operation 91 'alloca' 'im_sample_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%im_sample_20 = alloca i64 1" [dft.cpp:14]   --->   Operation 92 'alloca' 'im_sample_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%im_sample_21 = alloca i64 1" [dft.cpp:14]   --->   Operation 93 'alloca' 'im_sample_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%im_sample_22 = alloca i64 1" [dft.cpp:14]   --->   Operation 94 'alloca' 'im_sample_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%im_sample_23 = alloca i64 1" [dft.cpp:14]   --->   Operation 95 'alloca' 'im_sample_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%im_sample_24 = alloca i64 1" [dft.cpp:14]   --->   Operation 96 'alloca' 'im_sample_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%im_sample_25 = alloca i64 1" [dft.cpp:14]   --->   Operation 97 'alloca' 'im_sample_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%im_sample_26 = alloca i64 1" [dft.cpp:14]   --->   Operation 98 'alloca' 'im_sample_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%im_sample_27 = alloca i64 1" [dft.cpp:14]   --->   Operation 99 'alloca' 'im_sample_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%im_sample_28 = alloca i64 1" [dft.cpp:14]   --->   Operation 100 'alloca' 'im_sample_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%im_sample_29 = alloca i64 1" [dft.cpp:14]   --->   Operation 101 'alloca' 'im_sample_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%im_sample_30 = alloca i64 1" [dft.cpp:14]   --->   Operation 102 'alloca' 'im_sample_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%im_sample_31 = alloca i64 1" [dft.cpp:14]   --->   Operation 103 'alloca' 'im_sample_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%im_sample_32 = alloca i64 1" [dft.cpp:14]   --->   Operation 104 'alloca' 'im_sample_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%im_sample_33 = alloca i64 1" [dft.cpp:14]   --->   Operation 105 'alloca' 'im_sample_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%im_sample_34 = alloca i64 1" [dft.cpp:14]   --->   Operation 106 'alloca' 'im_sample_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%im_sample_35 = alloca i64 1" [dft.cpp:14]   --->   Operation 107 'alloca' 'im_sample_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%im_sample_36 = alloca i64 1" [dft.cpp:14]   --->   Operation 108 'alloca' 'im_sample_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%im_sample_37 = alloca i64 1" [dft.cpp:14]   --->   Operation 109 'alloca' 'im_sample_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%im_sample_38 = alloca i64 1" [dft.cpp:14]   --->   Operation 110 'alloca' 'im_sample_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%im_sample_39 = alloca i64 1" [dft.cpp:14]   --->   Operation 111 'alloca' 'im_sample_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%im_sample_40 = alloca i64 1" [dft.cpp:14]   --->   Operation 112 'alloca' 'im_sample_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%im_sample_41 = alloca i64 1" [dft.cpp:14]   --->   Operation 113 'alloca' 'im_sample_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%im_sample_42 = alloca i64 1" [dft.cpp:14]   --->   Operation 114 'alloca' 'im_sample_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%im_sample_43 = alloca i64 1" [dft.cpp:14]   --->   Operation 115 'alloca' 'im_sample_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%im_sample_44 = alloca i64 1" [dft.cpp:14]   --->   Operation 116 'alloca' 'im_sample_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%im_sample_45 = alloca i64 1" [dft.cpp:14]   --->   Operation 117 'alloca' 'im_sample_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%im_sample_46 = alloca i64 1" [dft.cpp:14]   --->   Operation 118 'alloca' 'im_sample_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%im_sample_47 = alloca i64 1" [dft.cpp:14]   --->   Operation 119 'alloca' 'im_sample_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%im_sample_48 = alloca i64 1" [dft.cpp:14]   --->   Operation 120 'alloca' 'im_sample_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%im_sample_49 = alloca i64 1" [dft.cpp:14]   --->   Operation 121 'alloca' 'im_sample_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%im_sample_50 = alloca i64 1" [dft.cpp:14]   --->   Operation 122 'alloca' 'im_sample_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%im_sample_51 = alloca i64 1" [dft.cpp:14]   --->   Operation 123 'alloca' 'im_sample_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%im_sample_52 = alloca i64 1" [dft.cpp:14]   --->   Operation 124 'alloca' 'im_sample_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%im_sample_53 = alloca i64 1" [dft.cpp:14]   --->   Operation 125 'alloca' 'im_sample_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%im_sample_54 = alloca i64 1" [dft.cpp:14]   --->   Operation 126 'alloca' 'im_sample_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%im_sample_55 = alloca i64 1" [dft.cpp:14]   --->   Operation 127 'alloca' 'im_sample_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%im_sample_56 = alloca i64 1" [dft.cpp:14]   --->   Operation 128 'alloca' 'im_sample_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%im_sample_57 = alloca i64 1" [dft.cpp:14]   --->   Operation 129 'alloca' 'im_sample_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%im_sample_58 = alloca i64 1" [dft.cpp:14]   --->   Operation 130 'alloca' 'im_sample_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%im_sample_59 = alloca i64 1" [dft.cpp:14]   --->   Operation 131 'alloca' 'im_sample_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%im_sample_60 = alloca i64 1" [dft.cpp:14]   --->   Operation 132 'alloca' 'im_sample_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%im_sample_61 = alloca i64 1" [dft.cpp:14]   --->   Operation 133 'alloca' 'im_sample_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%im_sample_62 = alloca i64 1" [dft.cpp:14]   --->   Operation 134 'alloca' 'im_sample_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%im_sample_63 = alloca i64 1" [dft.cpp:14]   --->   Operation 135 'alloca' 'im_sample_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 136 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%call_ln0 = call void @dft_Pipeline_loop_sample, i32 %real_sample_V_data_V, i4 %real_sample_V_keep_V, i4 %real_sample_V_strb_V, i1 %real_sample_V_last_V, i32 %imag_sample_V_data_V, i4 %imag_sample_V_keep_V, i4 %imag_sample_V_strb_V, i1 %imag_sample_V_last_V, i32 %re_sample_0, i32 %re_sample_1, i32 %re_sample_2, i32 %re_sample_3, i32 %re_sample_4, i32 %re_sample_5, i32 %re_sample_6, i32 %re_sample_7, i32 %re_sample_8, i32 %re_sample_9, i32 %re_sample_10, i32 %re_sample_11, i32 %re_sample_12, i32 %re_sample_13, i32 %re_sample_14, i32 %re_sample_15, i32 %re_sample_16, i32 %re_sample_17, i32 %re_sample_18, i32 %re_sample_19, i32 %re_sample_20, i32 %re_sample_21, i32 %re_sample_22, i32 %re_sample_23, i32 %re_sample_24, i32 %re_sample_25, i32 %re_sample_26, i32 %re_sample_27, i32 %re_sample_28, i32 %re_sample_29, i32 %re_sample_30, i32 %re_sample_31, i32 %re_sample_32, i32 %re_sample_33, i32 %re_sample_34, i32 %re_sample_35, i32 %re_sample_36, i32 %re_sample_37, i32 %re_sample_38, i32 %re_sample_39, i32 %re_sample_40, i32 %re_sample_41, i32 %re_sample_42, i32 %re_sample_43, i32 %re_sample_44, i32 %re_sample_45, i32 %re_sample_46, i32 %re_sample_47, i32 %re_sample_48, i32 %re_sample_49, i32 %re_sample_50, i32 %re_sample_51, i32 %re_sample_52, i32 %re_sample_53, i32 %re_sample_54, i32 %re_sample_55, i32 %re_sample_56, i32 %re_sample_57, i32 %re_sample_58, i32 %re_sample_59, i32 %re_sample_60, i32 %re_sample_61, i32 %re_sample_62, i32 %re_sample_63, i32 %im_sample_0, i32 %im_sample_1, i32 %im_sample_2, i32 %im_sample_3, i32 %im_sample_4, i32 %im_sample_5, i32 %im_sample_6, i32 %im_sample_7, i32 %im_sample_8, i32 %im_sample_9, i32 %im_sample_10, i32 %im_sample_11, i32 %im_sample_12, i32 %im_sample_13, i32 %im_sample_14, i32 %im_sample_15, i32 %im_sample_16, i32 %im_sample_17, i32 %im_sample_18, i32 %im_sample_19, i32 %im_sample_20, i32 %im_sample_21, i32 %im_sample_22, i32 %im_sample_23, i32 %im_sample_24, i32 %im_sample_25, i32 %im_sample_26, i32 %im_sample_27, i32 %im_sample_28, i32 %im_sample_29, i32 %im_sample_30, i32 %im_sample_31, i32 %im_sample_32, i32 %im_sample_33, i32 %im_sample_34, i32 %im_sample_35, i32 %im_sample_36, i32 %im_sample_37, i32 %im_sample_38, i32 %im_sample_39, i32 %im_sample_40, i32 %im_sample_41, i32 %im_sample_42, i32 %im_sample_43, i32 %im_sample_44, i32 %im_sample_45, i32 %im_sample_46, i32 %im_sample_47, i32 %im_sample_48, i32 %im_sample_49, i32 %im_sample_50, i32 %im_sample_51, i32 %im_sample_52, i32 %im_sample_53, i32 %im_sample_54, i32 %im_sample_55, i32 %im_sample_56, i32 %im_sample_57, i32 %im_sample_58, i32 %im_sample_59, i32 %im_sample_60, i32 %im_sample_61, i32 %im_sample_62, i32 %im_sample_63"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_loop_sample, i32 %real_sample_V_data_V, i4 %real_sample_V_keep_V, i4 %real_sample_V_strb_V, i1 %real_sample_V_last_V, i32 %imag_sample_V_data_V, i4 %imag_sample_V_keep_V, i4 %imag_sample_V_strb_V, i1 %imag_sample_V_last_V, i32 %re_sample_0, i32 %re_sample_1, i32 %re_sample_2, i32 %re_sample_3, i32 %re_sample_4, i32 %re_sample_5, i32 %re_sample_6, i32 %re_sample_7, i32 %re_sample_8, i32 %re_sample_9, i32 %re_sample_10, i32 %re_sample_11, i32 %re_sample_12, i32 %re_sample_13, i32 %re_sample_14, i32 %re_sample_15, i32 %re_sample_16, i32 %re_sample_17, i32 %re_sample_18, i32 %re_sample_19, i32 %re_sample_20, i32 %re_sample_21, i32 %re_sample_22, i32 %re_sample_23, i32 %re_sample_24, i32 %re_sample_25, i32 %re_sample_26, i32 %re_sample_27, i32 %re_sample_28, i32 %re_sample_29, i32 %re_sample_30, i32 %re_sample_31, i32 %re_sample_32, i32 %re_sample_33, i32 %re_sample_34, i32 %re_sample_35, i32 %re_sample_36, i32 %re_sample_37, i32 %re_sample_38, i32 %re_sample_39, i32 %re_sample_40, i32 %re_sample_41, i32 %re_sample_42, i32 %re_sample_43, i32 %re_sample_44, i32 %re_sample_45, i32 %re_sample_46, i32 %re_sample_47, i32 %re_sample_48, i32 %re_sample_49, i32 %re_sample_50, i32 %re_sample_51, i32 %re_sample_52, i32 %re_sample_53, i32 %re_sample_54, i32 %re_sample_55, i32 %re_sample_56, i32 %re_sample_57, i32 %re_sample_58, i32 %re_sample_59, i32 %re_sample_60, i32 %re_sample_61, i32 %re_sample_62, i32 %re_sample_63, i32 %im_sample_0, i32 %im_sample_1, i32 %im_sample_2, i32 %im_sample_3, i32 %im_sample_4, i32 %im_sample_5, i32 %im_sample_6, i32 %im_sample_7, i32 %im_sample_8, i32 %im_sample_9, i32 %im_sample_10, i32 %im_sample_11, i32 %im_sample_12, i32 %im_sample_13, i32 %im_sample_14, i32 %im_sample_15, i32 %im_sample_16, i32 %im_sample_17, i32 %im_sample_18, i32 %im_sample_19, i32 %im_sample_20, i32 %im_sample_21, i32 %im_sample_22, i32 %im_sample_23, i32 %im_sample_24, i32 %im_sample_25, i32 %im_sample_26, i32 %im_sample_27, i32 %im_sample_28, i32 %im_sample_29, i32 %im_sample_30, i32 %im_sample_31, i32 %im_sample_32, i32 %im_sample_33, i32 %im_sample_34, i32 %im_sample_35, i32 %im_sample_36, i32 %im_sample_37, i32 %im_sample_38, i32 %im_sample_39, i32 %im_sample_40, i32 %im_sample_41, i32 %im_sample_42, i32 %im_sample_43, i32 %im_sample_44, i32 %im_sample_45, i32 %im_sample_46, i32 %im_sample_47, i32 %im_sample_48, i32 %im_sample_49, i32 %im_sample_50, i32 %im_sample_51, i32 %im_sample_52, i32 %im_sample_53, i32 %im_sample_54, i32 %im_sample_55, i32 %im_sample_56, i32 %im_sample_57, i32 %im_sample_58, i32 %im_sample_59, i32 %im_sample_60, i32 %im_sample_61, i32 %im_sample_62, i32 %im_sample_63"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 139 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 140 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_loop_k_loop_n, i32 %re_sample_0, i32 %re_sample_1, i32 %re_sample_2, i32 %re_sample_3, i32 %re_sample_4, i32 %re_sample_5, i32 %re_sample_6, i32 %re_sample_7, i32 %re_sample_8, i32 %re_sample_9, i32 %re_sample_10, i32 %re_sample_11, i32 %re_sample_12, i32 %re_sample_13, i32 %re_sample_14, i32 %re_sample_15, i32 %re_sample_16, i32 %re_sample_17, i32 %re_sample_18, i32 %re_sample_19, i32 %re_sample_20, i32 %re_sample_21, i32 %re_sample_22, i32 %re_sample_23, i32 %re_sample_24, i32 %re_sample_25, i32 %re_sample_26, i32 %re_sample_27, i32 %re_sample_28, i32 %re_sample_29, i32 %re_sample_30, i32 %re_sample_31, i32 %re_sample_32, i32 %re_sample_33, i32 %re_sample_34, i32 %re_sample_35, i32 %re_sample_36, i32 %re_sample_37, i32 %re_sample_38, i32 %re_sample_39, i32 %re_sample_40, i32 %re_sample_41, i32 %re_sample_42, i32 %re_sample_43, i32 %re_sample_44, i32 %re_sample_45, i32 %re_sample_46, i32 %re_sample_47, i32 %re_sample_48, i32 %re_sample_49, i32 %re_sample_50, i32 %re_sample_51, i32 %re_sample_52, i32 %re_sample_53, i32 %re_sample_54, i32 %re_sample_55, i32 %re_sample_56, i32 %re_sample_57, i32 %re_sample_58, i32 %re_sample_59, i32 %re_sample_60, i32 %re_sample_61, i32 %re_sample_62, i32 %re_sample_63, i32 %im_sample_0, i32 %im_sample_1, i32 %im_sample_2, i32 %im_sample_3, i32 %im_sample_4, i32 %im_sample_5, i32 %im_sample_6, i32 %im_sample_7, i32 %im_sample_8, i32 %im_sample_9, i32 %im_sample_10, i32 %im_sample_11, i32 %im_sample_12, i32 %im_sample_13, i32 %im_sample_14, i32 %im_sample_15, i32 %im_sample_16, i32 %im_sample_17, i32 %im_sample_18, i32 %im_sample_19, i32 %im_sample_20, i32 %im_sample_21, i32 %im_sample_22, i32 %im_sample_23, i32 %im_sample_24, i32 %im_sample_25, i32 %im_sample_26, i32 %im_sample_27, i32 %im_sample_28, i32 %im_sample_29, i32 %im_sample_30, i32 %im_sample_31, i32 %im_sample_32, i32 %im_sample_33, i32 %im_sample_34, i32 %im_sample_35, i32 %im_sample_36, i32 %im_sample_37, i32 %im_sample_38, i32 %im_sample_39, i32 %im_sample_40, i32 %im_sample_41, i32 %im_sample_42, i32 %im_sample_43, i32 %im_sample_44, i32 %im_sample_45, i32 %im_sample_46, i32 %im_sample_47, i32 %im_sample_48, i32 %im_sample_49, i32 %im_sample_50, i32 %im_sample_51, i32 %im_sample_52, i32 %im_sample_53, i32 %im_sample_54, i32 %im_sample_55, i32 %im_sample_56, i32 %im_sample_57, i32 %im_sample_58, i32 %im_sample_59, i32 %im_sample_60, i32 %im_sample_61, i32 %im_sample_62, i32 %im_sample_63, i32 %real_op_V_data_V, i4 %real_op_V_keep_V, i4 %real_op_V_strb_V, i1 %real_op_V_last_V, i32 %imag_op_V_data_V, i4 %imag_op_V_keep_V, i4 %imag_op_V_strb_V, i1 %imag_op_V_last_V, i32 %cos_coefficients_table, i32 %sin_coefficients_table"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 142 [1/2] (7.25ns)   --->   "%call_ln0 = call void @dft_Pipeline_loop_k_loop_n, i32 %re_sample_0, i32 %re_sample_1, i32 %re_sample_2, i32 %re_sample_3, i32 %re_sample_4, i32 %re_sample_5, i32 %re_sample_6, i32 %re_sample_7, i32 %re_sample_8, i32 %re_sample_9, i32 %re_sample_10, i32 %re_sample_11, i32 %re_sample_12, i32 %re_sample_13, i32 %re_sample_14, i32 %re_sample_15, i32 %re_sample_16, i32 %re_sample_17, i32 %re_sample_18, i32 %re_sample_19, i32 %re_sample_20, i32 %re_sample_21, i32 %re_sample_22, i32 %re_sample_23, i32 %re_sample_24, i32 %re_sample_25, i32 %re_sample_26, i32 %re_sample_27, i32 %re_sample_28, i32 %re_sample_29, i32 %re_sample_30, i32 %re_sample_31, i32 %re_sample_32, i32 %re_sample_33, i32 %re_sample_34, i32 %re_sample_35, i32 %re_sample_36, i32 %re_sample_37, i32 %re_sample_38, i32 %re_sample_39, i32 %re_sample_40, i32 %re_sample_41, i32 %re_sample_42, i32 %re_sample_43, i32 %re_sample_44, i32 %re_sample_45, i32 %re_sample_46, i32 %re_sample_47, i32 %re_sample_48, i32 %re_sample_49, i32 %re_sample_50, i32 %re_sample_51, i32 %re_sample_52, i32 %re_sample_53, i32 %re_sample_54, i32 %re_sample_55, i32 %re_sample_56, i32 %re_sample_57, i32 %re_sample_58, i32 %re_sample_59, i32 %re_sample_60, i32 %re_sample_61, i32 %re_sample_62, i32 %re_sample_63, i32 %im_sample_0, i32 %im_sample_1, i32 %im_sample_2, i32 %im_sample_3, i32 %im_sample_4, i32 %im_sample_5, i32 %im_sample_6, i32 %im_sample_7, i32 %im_sample_8, i32 %im_sample_9, i32 %im_sample_10, i32 %im_sample_11, i32 %im_sample_12, i32 %im_sample_13, i32 %im_sample_14, i32 %im_sample_15, i32 %im_sample_16, i32 %im_sample_17, i32 %im_sample_18, i32 %im_sample_19, i32 %im_sample_20, i32 %im_sample_21, i32 %im_sample_22, i32 %im_sample_23, i32 %im_sample_24, i32 %im_sample_25, i32 %im_sample_26, i32 %im_sample_27, i32 %im_sample_28, i32 %im_sample_29, i32 %im_sample_30, i32 %im_sample_31, i32 %im_sample_32, i32 %im_sample_33, i32 %im_sample_34, i32 %im_sample_35, i32 %im_sample_36, i32 %im_sample_37, i32 %im_sample_38, i32 %im_sample_39, i32 %im_sample_40, i32 %im_sample_41, i32 %im_sample_42, i32 %im_sample_43, i32 %im_sample_44, i32 %im_sample_45, i32 %im_sample_46, i32 %im_sample_47, i32 %im_sample_48, i32 %im_sample_49, i32 %im_sample_50, i32 %im_sample_51, i32 %im_sample_52, i32 %im_sample_53, i32 %im_sample_54, i32 %im_sample_55, i32 %im_sample_56, i32 %im_sample_57, i32 %im_sample_58, i32 %im_sample_59, i32 %im_sample_60, i32 %im_sample_61, i32 %im_sample_62, i32 %im_sample_63, i32 %real_op_V_data_V, i4 %real_op_V_keep_V, i4 %real_op_V_strb_V, i1 %real_op_V_last_V, i32 %imag_op_V_data_V, i4 %imag_op_V_keep_V, i4 %imag_op_V_strb_V, i1 %imag_op_V_last_V, i32 %cos_coefficients_table, i32 %sin_coefficients_table"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 143 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_V_data_V, i4 %real_sample_V_keep_V, i4 %real_sample_V_strb_V, i1 %real_sample_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample_V_data_V"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %real_sample_V_keep_V"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %real_sample_V_strb_V"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %real_sample_V_last_V"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample_V_data_V, i4 %imag_sample_V_keep_V, i4 %imag_sample_V_strb_V, i1 %imag_sample_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample_V_data_V"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %imag_sample_V_keep_V"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %imag_sample_V_strb_V"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %imag_sample_V_last_V"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_V_data_V, i4 %real_op_V_keep_V, i4 %real_op_V_strb_V, i1 %real_op_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_V_data_V"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %real_op_V_keep_V"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %real_op_V_strb_V"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %real_op_V_last_V"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_V_data_V, i4 %imag_op_V_keep_V, i4 %imag_op_V_strb_V, i1 %imag_op_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_V_data_V"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %imag_op_V_keep_V"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %imag_op_V_strb_V"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %imag_op_V_last_V"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [dft.cpp:60]   --->   Operation 165 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dft_Pipeline_loop_sample' [170]  (2.32 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 7.26ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'dft_Pipeline_loop_k_loop_n' [173]  (7.26 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
