Classic Timing Analyzer report for Receive_Port
Thu Apr 16 03:33:32 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock25'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                       ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.592 ns                                       ; comp_en                                                                                                                                    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; --         ; clock25  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.675 ns                                       ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; out_input[3]                                                                                                      ; clock25    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.525 ns                                      ; init                                                                                                                                       ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; --         ; clock25  ; 0            ;
; Clock Setup: 'clock25'       ; N/A   ; None          ; Restricted to 216.08 MHz ( period = 4.628 ns ) ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] ; clock25    ; clock25  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                            ;                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock25         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock25'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                       ; To                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 242.19 MHz ( period = 4.129 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.779 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 261.03 MHz ( period = 3.831 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.475 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.454 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 275.71 MHz ( period = 3.627 ns )                    ; MII_to_RCV:phy_inst|addr_curr[2]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 276.32 MHz ( period = 3.619 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 277.47 MHz ( period = 3.604 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.365 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]                          ; clock25    ; clock25  ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]                                    ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]                                   ; clock25    ; clock25  ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[8]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; clock25    ; clock25  ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[1]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; clock25    ; clock25  ; None                        ; None                      ; 2.736 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[5]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; clock25    ; clock25  ; None                        ; None                      ; 2.698 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[6]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; clock25    ; clock25  ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[4]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; clock25    ; clock25  ; None                        ; None                      ; 2.468 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[7]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; clock25    ; clock25  ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[3]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; clock25    ; clock25  ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[9]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ; clock25    ; clock25  ; None                        ; None                      ; 2.426 ns                ;
; N/A                                     ; Restricted to 216.08 MHz ( period = 4.628 ns )      ; MII_to_RCV:phy_inst|addr_curr[0]                                                                                                           ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; clock25    ; clock25  ; None                        ; None                      ; 2.418 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                            ;                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 5.592 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 5.331 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A   ; None         ; 5.202 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A   ; None         ; 5.090 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 5.090 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 5.090 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 5.090 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A   ; None         ; 5.090 ns   ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A   ; None         ; 4.941 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A   ; None         ; 4.700 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A   ; None         ; 4.700 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A   ; None         ; 4.700 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A   ; None         ; 4.700 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A   ; None         ; 4.700 ns   ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.675 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3] ; out_input[3] ; clock25    ;
; N/A   ; None         ; 8.645 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; outCRC[12]   ; clock25    ;
; N/A   ; None         ; 8.387 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; outCRC[14]   ; clock25    ;
; N/A   ; None         ; 8.350 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; outCRC[22]   ; clock25    ;
; N/A   ; None         ; 8.341 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; outCRC[23]   ; clock25    ;
; N/A   ; None         ; 8.340 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[0] ; out_input[0] ; clock25    ;
; N/A   ; None         ; 8.072 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[2] ; out_input[2] ; clock25    ;
; N/A   ; None         ; 7.859 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; outCRC[18]   ; clock25    ;
; N/A   ; None         ; 7.848 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                 ; outCRC[25]   ; clock25    ;
; N/A   ; None         ; 7.788 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; outCRC[16]   ; clock25    ;
; N/A   ; None         ; 7.744 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; outCRC[17]   ; clock25    ;
; N/A   ; None         ; 7.722 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; outCRC[20]   ; clock25    ;
; N/A   ; None         ; 7.679 ns   ; MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[1] ; out_input[1] ; clock25    ;
; N/A   ; None         ; 7.670 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; outCRC[13]   ; clock25    ;
; N/A   ; None         ; 7.655 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; outCRC[11]   ; clock25    ;
; N/A   ; None         ; 7.611 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                 ; outCRC[31]   ; clock25    ;
; N/A   ; None         ; 7.542 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; outCRC[9]    ; clock25    ;
; N/A   ; None         ; 7.512 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; outCRC[3]    ; clock25    ;
; N/A   ; None         ; 7.490 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                 ; outCRC[28]   ; clock25    ;
; N/A   ; None         ; 7.466 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; outCRC[15]   ; clock25    ;
; N/A   ; None         ; 7.462 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                 ; outCRC[26]   ; clock25    ;
; N/A   ; None         ; 7.452 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; outCRC[8]    ; clock25    ;
; N/A   ; None         ; 7.434 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; outCRC[10]   ; clock25    ;
; N/A   ; None         ; 7.433 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                 ; outCRC[27]   ; clock25    ;
; N/A   ; None         ; 7.282 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                 ; outCRC[30]   ; clock25    ;
; N/A   ; None         ; 7.280 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; outCRC[6]    ; clock25    ;
; N/A   ; None         ; 7.277 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; outCRC[4]    ; clock25    ;
; N/A   ; None         ; 7.274 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; outCRC[0]    ; clock25    ;
; N/A   ; None         ; 7.273 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; outCRC[2]    ; clock25    ;
; N/A   ; None         ; 7.181 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; outCRC[7]    ; clock25    ;
; N/A   ; None         ; 7.115 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29]                                 ; outCRC[29]   ; clock25    ;
; N/A   ; None         ; 7.115 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; outCRC[5]    ; clock25    ;
; N/A   ; None         ; 7.106 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; outCRC[1]    ; clock25    ;
; N/A   ; None         ; 7.104 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; outCRC[19]   ; clock25    ;
; N/A   ; None         ; 7.102 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                 ; outCRC[24]   ; clock25    ;
; N/A   ; None         ; 7.099 ns   ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; outCRC[21]   ; clock25    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.525 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; -3.526 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; -3.527 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; -3.528 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; -3.580 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -3.583 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; -3.590 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; -3.625 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
; N/A           ; None        ; -3.631 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -3.631 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -3.634 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -3.634 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -3.637 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -3.639 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; -3.641 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; -3.645 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; -3.646 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; -3.646 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; -3.916 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; -3.973 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; -3.977 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; -3.981 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; -3.981 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; -3.984 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A           ; None        ; -3.986 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; -3.986 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; -3.988 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; -3.988 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -4.017 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; -4.035 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -4.036 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; -4.038 ns ; init    ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; -4.842 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; clock25  ;
; N/A           ; None        ; -4.842 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; clock25  ;
; N/A           ; None        ; -4.842 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; clock25  ;
; N/A           ; None        ; -4.842 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; clock25  ;
; N/A           ; None        ; -4.842 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; clock25  ;
; N/A           ; None        ; -5.083 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; clock25  ;
; N/A           ; None        ; -5.344 ns ; comp_en ; crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; clock25  ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 16 03:33:31 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock25" is an undefined clock
Info: Clock "clock25" has Internal fmax of 242.19 MHz between source register "MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]" and destination register "MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]" (period= 4.129 ns)
    Info: + Longest register to register delay is 3.890 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]'
        Info: 2: + IC(0.904 ns) + CELL(0.455 ns) = 1.359 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Equal0~0'
        Info: 3: + IC(0.532 ns) + CELL(0.178 ns) = 2.069 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 2; COMB Node = 'MII_to_RCV:phy_inst|Selector3~0'
        Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 2.881 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 12; COMB Node = 'MII_to_RCV:phy_inst|Selector3~1'
        Info: 5: + IC(0.269 ns) + CELL(0.740 ns) = 3.890 ns; Loc. = LCFF_X23_Y18_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.894 ns ( 48.69 % )
        Info: Total interconnect delay = 1.996 ns ( 51.31 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock25" to destination register is 2.820 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.820 ns; Loc. = LCFF_X23_Y18_N7; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.598 ns ( 56.67 % )
            Info: Total interconnect delay = 1.222 ns ( 43.33 % )
        Info: - Longest clock path from clock "clock25" to source register is 2.820 ns
            Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'
            Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.820 ns; Loc. = LCFF_X23_Y18_N25; Fanout = 4; REG Node = 'MII_to_RCV:phy_inst|cntr12bit:cntrx|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]'
            Info: Total cell delay = 1.598 ns ( 56.67 % )
            Info: Total interconnect delay = 1.222 ns ( 43.33 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]" (data pin = "comp_en", clock pin = "clock25") is 5.592 ns
    Info: + Longest pin to register delay is 8.453 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'comp_en'
        Info: 2: + IC(5.814 ns) + CELL(0.278 ns) = 6.925 ns; Loc. = LCCOMB_X48_Y8_N10; Fanout = 32; COMB Node = 'crc32x4r:crc_inst|crcreg_clock_enable'
        Info: 3: + IC(0.770 ns) + CELL(0.758 ns) = 8.453 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: Total cell delay = 1.869 ns ( 22.11 % )
        Info: Total interconnect delay = 6.584 ns ( 77.89 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock25" to destination register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.823 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 6; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[28]'
        Info: Total cell delay = 1.598 ns ( 56.61 % )
        Info: Total interconnect delay = 1.225 ns ( 43.39 % )
Info: tco from clock "clock25" to destination pin "out_input[3]" through memory "MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]" is 8.675 ns
    Info: + Longest clock path from clock "clock25" to source memory is 2.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(0.929 ns) + CELL(0.724 ns) = 2.887 ns; Loc. = M4K_X41_Y11; Fanout = 7; MEM Node = 'MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]'
        Info: Total cell delay = 1.720 ns ( 59.58 % )
        Info: Total interconnect delay = 1.167 ns ( 40.42 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 5.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y11; Fanout = 7; MEM Node = 'MII_to_RCV:phy_inst|framemem:frame_test_mem|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|q_a[3]'
        Info: 2: + IC(2.636 ns) + CELL(2.820 ns) = 5.554 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'out_input[3]'
        Info: Total cell delay = 2.918 ns ( 52.54 % )
        Info: Total interconnect delay = 2.636 ns ( 47.46 % )
Info: th for register "crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]" (data pin = "init", clock pin = "clock25") is -3.525 ns
    Info: + Longest clock path from clock "clock25" to destination register is 2.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'clock25~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X48_Y8_N31; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.598 ns ( 56.59 % )
        Info: Total interconnect delay = 1.226 ns ( 43.41 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.635 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_M15; Fanout = 33; PIN Node = 'init'
        Info: 2: + IC(5.517 ns) + CELL(0.178 ns) = 6.539 ns; Loc. = LCCOMB_X48_Y8_N30; Fanout = 1; COMB Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|_~23'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.635 ns; Loc. = LCFF_X48_Y8_N31; Fanout = 2; REG Node = 'crc32x4r:crc_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[21]'
        Info: Total cell delay = 1.118 ns ( 16.85 % )
        Info: Total interconnect delay = 5.517 ns ( 83.15 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Thu Apr 16 03:33:32 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


