Layer Pairs Export File for PCB: C:\SVN_neu\AA_SVN_cleaned_up_projects\3_FPGA_box_V2\AOTF_yiming_signal_conversion_4channels_V2\board.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=board.txt|DrillLayers=gtl,gbl
