0.7
2020.1
May 27 2020
20:09:33
C:/Users/abole/Documents/GitHub/Hardware-Projects/Processor Design/Processor.sim/sim_1/impl/func/xsim/ProcessorTB_func_impl.v,1603677404,verilog,,C:/Users/abole/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,,Processor;glbl,,,,,,,,
C:/Users/abole/Documents/GitHub/Hardware-Projects/Processor Design/Processor.srcs/sim_1/new/ProcessorTB.v,1601934688,verilog,,,,ProcessorTB,,,,,,,,
