

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
69550e08084f878d1687bdd5d14c2ddb  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x563f03e82f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x563f03e82dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7462
gpu_sim_insn = 1245360
gpu_ipc =     166.8936
gpu_tot_sim_cycle = 7462
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     166.8936
gpu_tot_issued_cta = 128
gpu_occupancy = 78.1392% 
gpu_tot_occupancy = 78.1392% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2900
partiton_level_parallism_total  =       0.2900
partiton_level_parallism_util =       2.8214
partiton_level_parallism_util_total  =       2.8214
L2_BW  =       8.2807 GB/Sec
L2_BW_total  =       8.2807 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1345
	L1I_total_cache_miss_rate = 0.0595
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21279
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1345
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
226, 23, 23, 22, 23, 23, 23, 22, 23, 23, 23, 23, 23, 22, 23, 23, 69, 68, 69, 69, 68, 68, 69, 69, 67, 68, 69, 69, 68, 69, 67, 68, 46, 45, 46, 46, 46, 46, 44, 46, 46, 45, 46, 46, 46, 45, 46, 46, 69, 69, 68, 68, 67, 69, 68, 67, 68, 69, 69, 68, 69, 68, 69, 68, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49163	W0_Idle:60270	W0_Scoreboard:13426	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:7439	WS1:7296	WS2:7324	WS3:7324	
dual_issue_nums: WS0:1494	WS1:1472	WS2:1458	WS3:1458	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 344 {8:43,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 6880 {40:172,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 7 
mrq_lat_table:7 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2106 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1694 	465 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2100 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2449         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 20/6 = 3.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4647    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       142       141       141       140         0         0         0         0         0       136         0         0
dram[1]:          0         0         0         0       142       142       138       170         0         0       136         0         0         0         0         0
dram[2]:          0         0         0         0       141       137       142       142         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       141       143       139       139         0         0       136         0       136         0         0         0
dram[4]:          0         0         0         0       140       139       143       140         0         0         0         0         0         0         0       136
dram[5]:        136         0         0       136       141       142       140       139       136       136         0         0         0         0         0         0
dram[6]:          0         0         0       136       142       143       141       141         0         0         0         0         0         0       136         0
dram[7]:          0         0         0         0       141       142       137       139         0         0         0         0         0         0         0         0
dram[8]:        136         0         0         0       257       141       141       142         0       136         0       136       136         0         0         0
dram[9]:          0         0         0         0       139       140       138       137       136         0       136       136         0         0         0         0
dram[10]:          0         0         0         0       142       141       144       144         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       142       142       142       144       136         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13374 n_act=3 n_pre=1 n_ref_event=94828660427424 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001643
n_activity=186 dram_eff=0.1183
bk0: 7a 13329i bk1: 4a 13363i bk2: 0a 13387i bk3: 0a 13388i bk4: 0a 13388i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13390i bk14: 0a 13390i bk15: 0a 13390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001643 
total_CMD = 13389 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 13289 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13374 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94828660427424 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000299 
CoL_Bus_Util = 0.000822 
Either_Row_CoL_Bus_Util = 0.001120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100829
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13379 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001195
n_activity=104 dram_eff=0.1538
bk0: 4a 13364i bk1: 4a 13363i bk2: 0a 13387i bk3: 0a 13388i bk4: 0a 13388i bk5: 0a 13388i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13390i bk13: 0a 13390i bk14: 0a 13390i bk15: 0a 13390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001195 
total_CMD = 13389 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 13329 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13379 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000747 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00784226
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=315552 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 315552 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13387 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001494
n_activity=52 dram_eff=0.03846
bk0: 0a 13389i bk1: 0a 13390i bk2: 0a 13390i bk3: 0a 13390i bk4: 1a 13373i bk5: 0a 13388i bk6: 0a 13388i bk7: 0a 13388i bk8: 0a 13388i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 13389 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 13371 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13387 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000075 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=13389 n_nop=13389 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 13389i bk1: 0a 13389i bk2: 0a 13389i bk3: 0a 13389i bk4: 0a 13389i bk5: 0a 13389i bk6: 0a 13389i bk7: 0a 13389i bk8: 0a 13389i bk9: 0a 13389i bk10: 0a 13389i bk11: 0a 13389i bk12: 0a 13389i bk13: 0a 13389i bk14: 0a 13389i bk15: 0a 13389i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 13389 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 13389 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 13389 
n_nop = 13389 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186, Miss = 7, Miss_rate = 0.038, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 142, Miss = 4, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 4, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 106, Miss = 1, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2307
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 0.0087
L2_total_cache_pending_hits = 182
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2307
icnt_total_pkts_simt_to_mem=2164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.32342
	minimum = 5
	maximum = 18
Network latency average = 5.32073
	minimum = 5
	maximum = 18
Slowest packet = 13
Flit latency average = 5.32073
	minimum = 5
	maximum = 18
Slowest flit = 13
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157676
	minimum = 0.011257 (at node 18)
	maximum = 0.0278746 (at node 0)
Accepted packet rate average = 0.0157676
	minimum = 0.011257 (at node 18)
	maximum = 0.0296167 (at node 0)
Injected flit rate average = 0.0157676
	minimum = 0.011257 (at node 18)
	maximum = 0.0278746 (at node 0)
Accepted flit rate average= 0.0157676
	minimum = 0.011257 (at node 18)
	maximum = 0.0296167 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.32342 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Network latency average = 5.32073 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Flit latency average = 5.32073 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0157676 (1 samples)
	minimum = 0.011257 (1 samples)
	maximum = 0.0278746 (1 samples)
Accepted packet rate average = 0.0157676 (1 samples)
	minimum = 0.011257 (1 samples)
	maximum = 0.0296167 (1 samples)
Injected flit rate average = 0.0157676 (1 samples)
	minimum = 0.011257 (1 samples)
	maximum = 0.0278746 (1 samples)
Accepted flit rate average = 0.0157676 (1 samples)
	minimum = 0.011257 (1 samples)
	maximum = 0.0296167 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 3731 (cycle/sec)
gpgpu_silicon_slowdown = 224336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1867
gpu_sim_insn = 1114192
gpu_ipc =     596.7820
gpu_tot_sim_cycle = 9329
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     252.9266
gpu_tot_issued_cta = 256
gpu_occupancy = 84.4380% 
gpu_tot_occupancy = 80.5114% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1291
partiton_level_parallism_total  =       0.4579
partiton_level_parallism_util =       2.9690
partiton_level_parallism_util_total  =       2.8923
L2_BW  =      31.4465 GB/Sec
L2_BW_total  =      12.9168 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2017
	L1I_total_cache_miss_rate = 0.0468
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 41127
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2017
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
287, 86, 85, 85, 86, 86, 85, 84, 86, 86, 86, 86, 86, 85, 86, 86, 111, 110, 111, 111, 109, 110, 111, 110, 108, 109, 110, 111, 110, 111, 109, 110, 88, 87, 88, 88, 88, 88, 86, 88, 87, 87, 88, 88, 88, 87, 88, 88, 111, 111, 110, 110, 109, 111, 110, 109, 110, 111, 111, 110, 111, 110, 111, 110, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73469	W0_Idle:89329	W0_Scoreboard:24637	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:13704	WS1:13545	WS2:13567	WS3:13559	
dual_issue_nums: WS0:2986	WS1:2972	WS2:2950	WS3:2954	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 568 {8:71,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 11360 {40:284,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 137 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4186 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3514 	752 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4172 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       296       840         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2449         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28/8 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 28
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4647    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       142       141       141       140       138       138       136       137         0       136         0         0
dram[1]:          0         0         0         0       142       142       138       170       138       138       137       137         0         0         0         0
dram[2]:          0         0         0         0       141       137       142       142       140       164       137       137         0         0         0         0
dram[3]:          0         0         0         0       141       143       139       139       138       140       136       137       136         0         0         0
dram[4]:          0         0         0         0       140       139       143       140       137       138       137       137         0         0         0       136
dram[5]:        136         0         0       136       141       142       140       139       138       139       137       137         0         0         0         0
dram[6]:          0         0         0       136       142       143       141       141       140       137       137       137         0         0       136         0
dram[7]:          0         0         0         0       141       142       137       139       138       137       137       136         0         0         0         0
dram[8]:        136         0         0         0       257       141       141       142       138       138       136       137       136         0         0         0
dram[9]:          0         0         0         0       139       140       138       137       138       138       137       136         0         0         0         0
dram[10]:          0         0         0         0       142       141       144       144       140       138       137       136         0         0         0         0
dram[11]:          0         0         0         0       142       142       142       144       138       139       137       136         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16723 n_act=3 n_pre=1 n_ref_event=94828660427424 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001314
n_activity=186 dram_eff=0.1183
bk0: 7a 16678i bk1: 4a 16712i bk2: 0a 16736i bk3: 0a 16737i bk4: 0a 16737i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16739i bk14: 0a 16739i bk15: 0a 16739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001314 
total_CMD = 16738 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 16638 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16723 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94828660427424 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000239 
CoL_Bus_Util = 0.000657 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00806548
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16728 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009559
n_activity=104 dram_eff=0.1538
bk0: 4a 16713i bk1: 4a 16712i bk2: 0a 16736i bk3: 0a 16737i bk4: 0a 16737i bk5: 0a 16737i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16739i bk13: 0a 16739i bk14: 0a 16739i bk15: 0a 16739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000956 
total_CMD = 16738 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 16678 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16728 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00627315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16728 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009559
n_activity=104 dram_eff=0.1538
bk0: 4a 16714i bk1: 4a 16713i bk2: 0a 16737i bk3: 0a 16737i bk4: 0a 16737i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000956 
total_CMD = 16738 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 16678 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16728 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00627315
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=315552 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 315552 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16736 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001195
n_activity=52 dram_eff=0.03846
bk0: 0a 16738i bk1: 0a 16739i bk2: 0a 16739i bk3: 0a 16739i bk4: 1a 16722i bk5: 0a 16737i bk6: 0a 16737i bk7: 0a 16737i bk8: 0a 16737i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 16738 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 16720 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16736 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=16738 n_nop=16738 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 16738i bk1: 0a 16738i bk2: 0a 16738i bk3: 0a 16738i bk4: 0a 16738i bk5: 0a 16738i bk6: 0a 16738i bk7: 0a 16738i bk8: 0a 16738i bk9: 0a 16738i bk10: 0a 16738i bk11: 0a 16738i bk12: 0a 16738i bk13: 0a 16738i bk14: 0a 16738i bk15: 0a 16738i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 16738 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 16738 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16738 
n_nop = 16738 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282, Miss = 7, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 229, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 190, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4499
L2_total_cache_misses = 28
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 284
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4499
icnt_total_pkts_simt_to_mem=4272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09233
	minimum = 5
	maximum = 14
Network latency average = 5.08953
	minimum = 5
	maximum = 14
Slowest packet = 4477
Flit latency average = 5.08953
	minimum = 5
	maximum = 14
Slowest flit = 4477
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606095
	minimum = 0.044992 (at node 22)
	maximum = 0.0889127 (at node 11)
Accepted packet rate average = 0.0606095
	minimum = 0.044992 (at node 22)
	maximum = 0.0921264 (at node 11)
Injected flit rate average = 0.0606095
	minimum = 0.044992 (at node 22)
	maximum = 0.0889127 (at node 11)
Accepted flit rate average= 0.0606095
	minimum = 0.044992 (at node 22)
	maximum = 0.0921264 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.20787 (2 samples)
	minimum = 5 (2 samples)
	maximum = 16 (2 samples)
Network latency average = 5.20513 (2 samples)
	minimum = 5 (2 samples)
	maximum = 16 (2 samples)
Flit latency average = 5.20513 (2 samples)
	minimum = 5 (2 samples)
	maximum = 16 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0381885 (2 samples)
	minimum = 0.0281245 (2 samples)
	maximum = 0.0583936 (2 samples)
Accepted packet rate average = 0.0381885 (2 samples)
	minimum = 0.0281245 (2 samples)
	maximum = 0.0608716 (2 samples)
Injected flit rate average = 0.0381885 (2 samples)
	minimum = 0.0281245 (2 samples)
	maximum = 0.0583936 (2 samples)
Accepted flit rate average = 0.0381885 (2 samples)
	minimum = 0.0281245 (2 samples)
	maximum = 0.0608716 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 3109 (cycle/sec)
gpgpu_silicon_slowdown = 269218x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7854
gpu_sim_insn = 1246360
gpu_ipc =     158.6911
gpu_tot_sim_cycle = 17183
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     209.8535
gpu_tot_issued_cta = 384
gpu_occupancy = 33.4586% 
gpu_tot_occupancy = 60.1760% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3094
partiton_level_parallism_total  =       0.3900
partiton_level_parallism_util =       1.9934
partiton_level_parallism_util_total  =       2.4859
L2_BW  =       8.3483 GB/Sec
L2_BW_total  =      10.8286 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2023
	L1I_total_cache_miss_rate = 0.0305
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64297
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2023
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
356, 154, 154, 153, 155, 155, 153, 153, 154, 155, 154, 155, 154, 154, 154, 155, 180, 179, 179, 180, 177, 179, 180, 179, 177, 178, 179, 180, 179, 179, 178, 179, 134, 133, 134, 134, 134, 134, 132, 134, 133, 133, 134, 134, 134, 133, 134, 134, 157, 157, 156, 156, 155, 157, 156, 155, 156, 157, 157, 156, 157, 156, 157, 156, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:108300	W0_Idle:186257	W0_Scoreboard:49862	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:21407	WS1:21111	WS2:20848	WS3:20929	
dual_issue_nums: WS0:4541	WS1:4522	WS2:4476	WS3:4467	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 12320 {40:308,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6600 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5764 	932 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6594 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       296       840         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1197         0         0         0         0         0         0         0         0         0         0         0      1247 
dram[4]:         0         0      1696         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2449         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1803         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20543    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1075    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7519    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       19597    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        4746    none      none      none      none  
dram[8]:     none      none        2026    none        7920    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8584    none      none      none      none      none        4748    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       142       141       141       258       138       138       136       137       136       136         0         0
dram[1]:        136       136       136         0       142       142       138       170       138       138       137       137         0         0         0         0
dram[2]:          0         0         0         0       141       138       142       142       140       164       137       137       136       136       136       136
dram[3]:        136         0         0       259       141       143       139       139       138       140       136       137       136       136         0       257
dram[4]:          0       136       258       136       140       139       143       140       137       138       137       137         0         0         0       136
dram[5]:        136       136         0       136       141       258       140       139       138       139       137       137       136       136         0         0
dram[6]:          0         0         0       136       142       143       141       258       140       137       137       137       136       136       136         0
dram[7]:          0         0         0         0       141       142       137       139       138       137       137       258       136       136         0       136
dram[8]:        136         0       258         0       257       141       141       142       138       138       136       137       136       136       136         0
dram[9]:          0       136         0         0       258       140       138       137       138       138       259       136         0         0         0         0
dram[10]:          0       136         0         0       142       141       144       144       140       138       137       136       136         0         0         0
dram[11]:        136       136         0       136       142       142       142       144       138       139       137       136       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30814 n_act=4 n_pre=1 n_ref_event=94828660427424 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007784
n_activity=238 dram_eff=0.1008
bk0: 7a 30771i bk1: 4a 30805i bk2: 0a 30829i bk3: 0a 30830i bk4: 0a 30830i bk5: 0a 30831i bk6: 0a 30831i bk7: 1a 30815i bk8: 0a 30830i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30832i bk14: 0a 30832i bk15: 0a 30832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000778 
total_CMD = 30831 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 30713 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30814 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94828660427424 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00437871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30821 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000519
n_activity=104 dram_eff=0.1538
bk0: 4a 30806i bk1: 4a 30805i bk2: 0a 30829i bk3: 0a 30830i bk4: 0a 30830i bk5: 0a 30830i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30832i bk13: 0a 30832i bk14: 0a 30832i bk15: 0a 30832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000519 
total_CMD = 30831 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 30771 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30821 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340566
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30821 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000519
n_activity=104 dram_eff=0.1538
bk0: 4a 30807i bk1: 4a 30806i bk2: 0a 30830i bk3: 0a 30830i bk4: 0a 30830i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000519 
total_CMD = 30831 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 30771 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30821 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340566
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30826 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001946
n_activity=118 dram_eff=0.05085
bk0: 0a 30830i bk1: 0a 30831i bk2: 0a 30831i bk3: 1a 30814i bk4: 0a 30829i bk5: 0a 30830i bk6: 0a 30830i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30832i bk12: 0a 30832i bk13: 0a 30832i bk14: 0a 30832i bk15: 2a 30815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 30831 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 30793 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30826 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30829 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.487e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30831i bk1: 0a 30832i bk2: 1a 30815i bk3: 0a 30830i bk4: 0a 30830i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30831 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30813 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30829 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30829 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.487e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30831i bk1: 0a 30832i bk2: 0a 30832i bk3: 0a 30832i bk4: 0a 30832i bk5: 1a 30815i bk6: 0a 30830i bk7: 0a 30830i bk8: 0a 30830i bk9: 0a 30830i bk10: 0a 30830i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30831 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30813 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30829 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30829 n_act=1 n_pre=0 n_ref_event=315552 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.487e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30831i bk1: 0a 30832i bk2: 0a 30832i bk3: 0a 30832i bk4: 0a 30832i bk5: 0a 30832i bk6: 0a 30832i bk7: 1a 30815i bk8: 0a 30830i bk9: 0a 30830i bk10: 0a 30830i bk11: 0a 30830i bk12: 0a 30830i bk13: 0a 30830i bk14: 0a 30830i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30831 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30813 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30829 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 315552 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30829 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.487e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 30830i bk1: 0a 30831i bk2: 0a 30831i bk3: 0a 30831i bk4: 0a 30831i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30832i bk8: 0a 30832i bk9: 0a 30832i bk10: 0a 30832i bk11: 1a 30815i bk12: 0a 30830i bk13: 0a 30830i bk14: 0a 30830i bk15: 0a 30830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 30831 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 30813 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30829 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30827 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001297
n_activity=104 dram_eff=0.03846
bk0: 0a 30832i bk1: 0a 30833i bk2: 1a 30816i bk3: 0a 30831i bk4: 1a 30814i bk5: 0a 30829i bk6: 0a 30830i bk7: 0a 30830i bk8: 0a 30830i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 30831 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 30795 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30827 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30827 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001297
n_activity=104 dram_eff=0.03846
bk0: 0a 30831i bk1: 0a 30832i bk2: 0a 30832i bk3: 0a 30832i bk4: 1a 30815i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 1a 30814i bk11: 0a 30829i bk12: 0a 30830i bk13: 0a 30830i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000130 
total_CMD = 30831 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 30795 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30827 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30831 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30831i bk1: 0a 30831i bk2: 0a 30831i bk3: 0a 30831i bk4: 0a 30831i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30831 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30831 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30831 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=30831 n_nop=30831 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 30831i bk1: 0a 30831i bk2: 0a 30831i bk3: 0a 30831i bk4: 0a 30831i bk5: 0a 30831i bk6: 0a 30831i bk7: 0a 30831i bk8: 0a 30831i bk9: 0a 30831i bk10: 0a 30831i bk11: 0a 30831i bk12: 0a 30831i bk13: 0a 30831i bk14: 0a 30831i bk15: 0a 30831i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 30831 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 30831 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30831 
n_nop = 30831 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373, Miss = 7, Miss_rate = 0.019, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 295, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 327, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 319, Miss = 4, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 321, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 274, Miss = 3, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 289, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 266, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 277, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 273, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 317, Miss = 2, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 290, Miss = 2, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 279, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6947
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 308
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6947
icnt_total_pkts_simt_to_mem=6702
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0449
	minimum = 5
	maximum = 8
Network latency average = 5.04449
	minimum = 5
	maximum = 8
Slowest packet = 12371
Flit latency average = 5.04449
	minimum = 5
	maximum = 8
Slowest flit = 12371
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0163443
	minimum = 0.0114591 (at node 35)
	maximum = 0.0319582 (at node 12)
Accepted packet rate average = 0.0163443
	minimum = 0.0114591 (at node 35)
	maximum = 0.0323402 (at node 12)
Injected flit rate average = 0.0163443
	minimum = 0.0114591 (at node 35)
	maximum = 0.0319582 (at node 12)
Accepted flit rate average= 0.0163443
	minimum = 0.0114591 (at node 35)
	maximum = 0.0323402 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.15355 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.3333 (3 samples)
Network latency average = 5.15158 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.3333 (3 samples)
Flit latency average = 5.15158 (3 samples)
	minimum = 5 (3 samples)
	maximum = 13.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0309071 (3 samples)
	minimum = 0.0225694 (3 samples)
	maximum = 0.0495818 (3 samples)
Accepted packet rate average = 0.0309071 (3 samples)
	minimum = 0.0225694 (3 samples)
	maximum = 0.0513611 (3 samples)
Injected flit rate average = 0.0309071 (3 samples)
	minimum = 0.0225694 (3 samples)
	maximum = 0.0495818 (3 samples)
Accepted flit rate average = 0.0309071 (3 samples)
	minimum = 0.0225694 (3 samples)
	maximum = 0.0513611 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 3436 (cycle/sec)
gpgpu_silicon_slowdown = 243597x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1514
gpu_sim_insn = 1114592
gpu_ipc =     736.1902
gpu_tot_sim_cycle = 18697
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     252.4739
gpu_tot_issued_cta = 512
gpu_occupancy = 70.2133% 
gpu_tot_occupancy = 61.6169% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4742
partiton_level_parallism_total  =       0.4778
partiton_level_parallism_util =       2.6699
partiton_level_parallism_util_total  =       2.5294
L2_BW  =      39.4861 GB/Sec
L2_BW_total  =      13.1492 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2023
	L1I_total_cache_miss_rate = 0.0232
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85007
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2023
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
419, 217, 217, 216, 218, 230, 216, 215, 217, 218, 216, 217, 217, 216, 217, 218, 221, 221, 221, 222, 219, 221, 221, 221, 219, 232, 221, 221, 221, 232, 220, 221, 175, 175, 176, 176, 176, 176, 174, 176, 175, 175, 175, 188, 176, 175, 176, 188, 199, 199, 198, 209, 197, 199, 198, 197, 198, 199, 199, 198, 199, 198, 211, 198, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:131958	W0_Idle:193002	W0_Scoreboard:63032	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:27712	WS1:27453	WS2:27150	WS3:27280	
dual_issue_nums: WS0:6057	WS1:6036	WS2:5977	WS3:5971	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 616 {8:77,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 12320 {40:308,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 136 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8832 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7739 	1189 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8819 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       924         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       296       840         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1197         0         0         0         0         0         0         0         0         0         0         0      1247 
dram[4]:         0         0      1696         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      2449         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1803         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20679    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1075    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7519    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       19733    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        7466    none      none      none      none  
dram[8]:     none      none        2026    none        7920    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8584    none      none      none      none      none        7740    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       142       141       141       258       138       139       137       137       136       136         0         0
dram[1]:        136       136       136         0       142       142       138       170       139       139       137       137         0         0         0         0
dram[2]:          0         0         0         0       141       138       142       142       140       164       137       137       136       136       136       136
dram[3]:        136         0         0       259       141       143       139       139       141       140       137       137       136       136         0       257
dram[4]:          0       136       258       136       140       139       143       140       139       139       137       137         0         0         0       136
dram[5]:        136       136         0       136       141       258       140       139       138       139       137       137       136       136         0         0
dram[6]:          0         0         0       136       142       143       141       258       140       141       137       137       136       136       136         0
dram[7]:          0         0         0         0       141       142       137       139       140       139       137       258       136       136         0       136
dram[8]:        136         0       258         0       257       141       141       142       138       139       137       137       136       136       136         0
dram[9]:          0       136         0         0       258       140       138       137       138       138       259       138         0         0         0         0
dram[10]:          0       136         0         0       142       141       144       144       140       138       137       136       136         0         0         0
dram[11]:        136       136         0       136       142       142       142       144       140       139       137       136       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33530 n_act=4 n_pre=1 n_ref_event=94828660427424 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007154
n_activity=238 dram_eff=0.1008
bk0: 7a 33487i bk1: 4a 33521i bk2: 0a 33545i bk3: 0a 33546i bk4: 0a 33546i bk5: 0a 33547i bk6: 0a 33547i bk7: 1a 33531i bk8: 0a 33546i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33548i bk14: 0a 33548i bk15: 0a 33548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000715 
total_CMD = 33547 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 33429 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33530 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94828660427424 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000149 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0040242
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33537 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004769
n_activity=104 dram_eff=0.1538
bk0: 4a 33522i bk1: 4a 33521i bk2: 0a 33545i bk3: 0a 33546i bk4: 0a 33546i bk5: 0a 33546i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33548i bk13: 0a 33548i bk14: 0a 33548i bk15: 0a 33548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000477 
total_CMD = 33547 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 33487 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33537 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00312994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33537 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004769
n_activity=104 dram_eff=0.1538
bk0: 4a 33523i bk1: 4a 33522i bk2: 0a 33546i bk3: 0a 33546i bk4: 0a 33546i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000477 
total_CMD = 33547 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 33487 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33537 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00312994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33542 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001789
n_activity=118 dram_eff=0.05085
bk0: 0a 33546i bk1: 0a 33547i bk2: 0a 33547i bk3: 1a 33530i bk4: 0a 33545i bk5: 0a 33546i bk6: 0a 33546i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33548i bk12: 0a 33548i bk13: 0a 33548i bk14: 0a 33548i bk15: 2a 33531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000179 
total_CMD = 33547 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33509 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33542 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33545 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.962e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 33547i bk1: 0a 33548i bk2: 1a 33531i bk3: 0a 33546i bk4: 0a 33546i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 33547 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33529 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33545 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33545 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.962e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 33547i bk1: 0a 33548i bk2: 0a 33548i bk3: 0a 33548i bk4: 0a 33548i bk5: 1a 33531i bk6: 0a 33546i bk7: 0a 33546i bk8: 0a 33546i bk9: 0a 33546i bk10: 0a 33546i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 33547 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33529 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33545 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33545 n_act=1 n_pre=0 n_ref_event=315552 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.962e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 33547i bk1: 0a 33548i bk2: 0a 33548i bk3: 0a 33548i bk4: 0a 33548i bk5: 0a 33548i bk6: 0a 33548i bk7: 1a 33531i bk8: 0a 33546i bk9: 0a 33546i bk10: 0a 33546i bk11: 0a 33546i bk12: 0a 33546i bk13: 0a 33546i bk14: 0a 33546i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 33547 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33529 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33545 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 315552 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33545 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.962e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 33546i bk1: 0a 33547i bk2: 0a 33547i bk3: 0a 33547i bk4: 0a 33547i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33548i bk8: 0a 33548i bk9: 0a 33548i bk10: 0a 33548i bk11: 1a 33531i bk12: 0a 33546i bk13: 0a 33546i bk14: 0a 33546i bk15: 0a 33546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 33547 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33529 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33545 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33543 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001192
n_activity=104 dram_eff=0.03846
bk0: 0a 33548i bk1: 0a 33549i bk2: 1a 33532i bk3: 0a 33547i bk4: 1a 33530i bk5: 0a 33545i bk6: 0a 33546i bk7: 0a 33546i bk8: 0a 33546i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 33547 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33511 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33543 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33543 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001192
n_activity=104 dram_eff=0.03846
bk0: 0a 33547i bk1: 0a 33548i bk2: 0a 33548i bk3: 0a 33548i bk4: 1a 33531i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 1a 33530i bk11: 0a 33545i bk12: 0a 33546i bk13: 0a 33546i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 33547 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33511 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33543 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33547i bk1: 0a 33547i bk2: 0a 33547i bk3: 0a 33547i bk4: 0a 33547i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=33547 n_nop=33547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 33547i bk1: 0a 33547i bk2: 0a 33547i bk3: 0a 33547i bk4: 0a 33547i bk5: 0a 33547i bk6: 0a 33547i bk7: 0a 33547i bk8: 0a 33547i bk9: 0a 33547i bk10: 0a 33547i bk11: 0a 33547i bk12: 0a 33547i bk13: 0a 33547i bk14: 0a 33547i bk15: 0a 33547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 33547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 33547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33547 
n_nop = 33547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 514, Miss = 7, Miss_rate = 0.014, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 5, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 387, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 421, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 367, Miss = 3, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 354, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 371, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 365, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 362, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 408, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 378, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 353, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9179
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0042
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 308
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9179
icnt_total_pkts_simt_to_mem=8934
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08557
	minimum = 5
	maximum = 10
Network latency average = 5.08557
	minimum = 5
	maximum = 10
Slowest packet = 13901
Flit latency average = 5.08557
	minimum = 5
	maximum = 10
Slowest flit = 13901
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0775916
	minimum = 0.0581242 (at node 24)
	maximum = 0.113606 (at node 0)
Accepted packet rate average = 0.0775916
	minimum = 0.0581242 (at node 24)
	maximum = 0.113606 (at node 0)
Injected flit rate average = 0.0775916
	minimum = 0.0581242 (at node 24)
	maximum = 0.113606 (at node 0)
Accepted flit rate average= 0.0775916
	minimum = 0.0581242 (at node 24)
	maximum = 0.113606 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.13655 (4 samples)
	minimum = 5 (4 samples)
	maximum = 12.5 (4 samples)
Network latency average = 5.13508 (4 samples)
	minimum = 5 (4 samples)
	maximum = 12.5 (4 samples)
Flit latency average = 5.13508 (4 samples)
	minimum = 5 (4 samples)
	maximum = 12.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0425783 (4 samples)
	minimum = 0.0314581 (4 samples)
	maximum = 0.065588 (4 samples)
Accepted packet rate average = 0.0425783 (4 samples)
	minimum = 0.0314581 (4 samples)
	maximum = 0.0669224 (4 samples)
Injected flit rate average = 0.0425783 (4 samples)
	minimum = 0.0314581 (4 samples)
	maximum = 0.065588 (4 samples)
Accepted flit rate average = 0.0425783 (4 samples)
	minimum = 0.0314581 (4 samples)
	maximum = 0.0669224 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 3116 (cycle/sec)
gpgpu_silicon_slowdown = 268613x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 10612
gpu_sim_insn = 1252440
gpu_ipc =     118.0211
gpu_tot_sim_cycle = 29309
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     203.7921
gpu_tot_issued_cta = 640
gpu_occupancy = 16.1699% 
gpu_tot_occupancy = 40.4656% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4126
partiton_level_parallism_total  =       0.4542
partiton_level_parallism_util =       1.5495
partiton_level_parallism_util_total  =       2.0939
L2_BW  =      11.1053 GB/Sec
L2_BW_total  =      12.4092 GB/Sec
gpu_total_sim_rate=663660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111433
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
488, 286, 286, 285, 287, 298, 285, 284, 286, 286, 285, 285, 286, 285, 286, 286, 288, 290, 290, 291, 481, 290, 290, 289, 613, 301, 290, 290, 290, 301, 289, 373, 244, 244, 245, 244, 245, 245, 243, 245, 244, 244, 244, 257, 245, 242, 244, 257, 245, 245, 244, 255, 243, 245, 244, 243, 244, 245, 245, 244, 245, 244, 257, 244, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:167229	W0_Idle:476338	W0_Scoreboard:156603	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:36553	WS1:36547	WS2:35372	WS3:36245	
dual_issue_nums: WS0:7730	WS1:7743	WS2:7589	WS3:7659	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:93 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13141 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11913 	1394 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13182 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1041       924      3900         0      4541      1384         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464      1727         0         0      1846      1255         0         0         0         0         0         0         0         0         0 
dram[2]:       296       840         0         0         0         0         0         0      1379         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1197      1817         0         0         0         0      1379         0         0         0      1403         0      1247 
dram[4]:         0      1644      1696         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1708      1787      1379         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1369         0         0         0         0      1375         0         0         0         0 
dram[7]:         0         0      1760         0         0         0         0         0         0         0         0         0      1447      6386         0         0 
dram[8]:         0         0      1799      1798      2449         0      1236      4892         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1803         0         0         0         0         0         0         0         0         0      1371         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1627         0      1656         0      1262      6963         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  2.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/45 = 2.511111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2202    none        3857      4531    none       29793    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3115    none       11731     12849     27485    none      none      none      none      none        2842    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none        7116    none      none      none      none      none      none        5154
dram[3]:     none      none      none        1483      6947    none      none      none      none       10152    none      none      none        1137    none        1001
dram[4]:     none        2708      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2234      5369     10383    none       15902    none      none      none        8283    none      none      none      none  
dram[6]:     none      none      none      none      none      none       15436     28712    none      none      none        9237    none      none        3114      1618
dram[7]:     none        3387      2572    none        7084     11353    none      none      none      none      none        8282      3525      1618    none      none  
dram[8]:       5021    none        2302      2026      7013    none       31164     28026    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12132    none      none      none      none      none       10053     11416      2843      3794      1001    none  
dram[10]:       1486      2978    none      none      none       13334    none      none       21505    none      none      none      none        3522    none      none  
dram[11]:       4066      2026      2846    none        5787     10521    none      none       20555    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       267       136       267       266       141       258       138       139       137       137       136       136       136       136
dram[1]:        136       136       259       136       258       258       258       170       139       139       137       137       258       136       136       136
dram[2]:        136         0       137       136       141       138       142       142       266       164       137       137       136       136       136       258
dram[3]:        136       136       136       259       259       143       139       139       141       268       137       137       136       258       136       257
dram[4]:        136       258       258       136       140       139       143       140       139       139       137       137       136       136       137       258
dram[5]:        136       136       258       267       258       258       140       258       138       139       137       258       136       136       136       136
dram[6]:        136       136       136       136       142       143       258       258       140       141       137       258       136       136       258       258
dram[7]:        136       259       258       136       258       258       137       139       140       139       137       258       266       258       136       136
dram[8]:        259       136       267       258       257       141       259       258       138       139       137       137       136       136       136       136
dram[9]:        136       136       136       136       258       140       138       137       138       138       259       258       258       258       258       136
dram[10]:        261       258         0       136       142       258       144       144       258       138       137       136       136       258         0       136
dram[11]:        258       258       266       136       258       258       142       144       258       139       137       136       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52544 n_act=14 n_pre=8 n_ref_event=94828660427424 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008747
n_activity=825 dram_eff=0.05576
bk0: 8a 52499i bk1: 4a 52564i bk2: 4a 52474i bk3: 0a 52585i bk4: 3a 52507i bk5: 3a 52536i bk6: 0a 52585i bk7: 1a 52571i bk8: 0a 52587i bk9: 0a 52589i bk10: 0a 52589i bk11: 0a 52589i bk12: 0a 52590i bk13: 0a 52591i bk14: 0a 52591i bk15: 0a 52592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000875 
total_CMD = 52589 
util_bw = 46 
Wasted_Col = 238 
Wasted_Row = 128 
Idle = 52177 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52544 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94828660427424 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000418 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52569 n_act=7 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004944
n_activity=364 dram_eff=0.07143
bk0: 4a 52564i bk1: 4a 52563i bk2: 1a 52571i bk3: 0a 52587i bk4: 1a 52572i bk5: 1a 52571i bk6: 1a 52571i bk7: 0a 52586i bk8: 0a 52590i bk9: 0a 52590i bk10: 0a 52590i bk11: 0a 52590i bk12: 1a 52574i bk13: 0a 52589i bk14: 0a 52590i bk15: 0a 52590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000494 
total_CMD = 52589 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 52439 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52569 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52571 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004564
n_activity=290 dram_eff=0.08276
bk0: 4a 52564i bk1: 4a 52563i bk2: 0a 52587i bk3: 0a 52587i bk4: 0a 52587i bk5: 0a 52588i bk6: 0a 52590i bk7: 0a 52590i bk8: 3a 52541i bk9: 0a 52587i bk10: 0a 52589i bk11: 0a 52589i bk12: 0a 52590i bk13: 0a 52590i bk14: 0a 52590i bk15: 1a 52574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000456 
total_CMD = 52589 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 52457 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52571 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000114 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00199662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52573 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003423
n_activity=331 dram_eff=0.05438
bk0: 0a 52587i bk1: 0a 52589i bk2: 0a 52591i bk3: 1a 52574i bk4: 2a 52569i bk5: 0a 52588i bk6: 0a 52588i bk7: 0a 52589i bk8: 0a 52589i bk9: 2a 52540i bk10: 0a 52586i bk11: 0a 52590i bk12: 0a 52590i bk13: 2a 52573i bk14: 0a 52588i bk15: 2a 52572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000342 
total_CMD = 52589 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 52457 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52573 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000285231
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52583 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001141
n_activity=156 dram_eff=0.03846
bk0: 0a 52588i bk1: 1a 52573i bk2: 1a 52571i bk3: 0a 52587i bk4: 0a 52588i bk5: 0a 52589i bk6: 0a 52589i bk7: 0a 52589i bk8: 0a 52589i bk9: 0a 52589i bk10: 0a 52589i bk11: 0a 52589i bk12: 0a 52590i bk13: 0a 52590i bk14: 0a 52590i bk15: 1a 52573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 52589 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 52535 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52583 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52571 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003803
n_activity=422 dram_eff=0.04739
bk0: 0a 52591i bk1: 0a 52592i bk2: 2a 52576i bk3: 2a 52542i bk4: 2a 52571i bk5: 1a 52570i bk6: 0a 52587i bk7: 2a 52571i bk8: 0a 52586i bk9: 0a 52588i bk10: 0a 52588i bk11: 1a 52572i bk12: 0a 52587i bk13: 0a 52589i bk14: 0a 52589i bk15: 0a 52590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000380 
total_CMD = 52589 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 52441 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52571 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52578 n_act=5 n_pre=0 n_ref_event=315552 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002282
n_activity=232 dram_eff=0.05172
bk0: 0a 52588i bk1: 0a 52590i bk2: 0a 52590i bk3: 0a 52590i bk4: 0a 52590i bk5: 0a 52591i bk6: 2a 52574i bk7: 1a 52572i bk8: 0a 52588i bk9: 0a 52589i bk10: 0a 52589i bk11: 1a 52572i bk12: 0a 52587i bk13: 0a 52588i bk14: 1a 52571i bk15: 1a 52571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061728
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.000228 
total_CMD = 52589 
util_bw = 12 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 52503 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52578 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 315552 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52571 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003423
n_activity=402 dram_eff=0.04478
bk0: 0a 52589i bk1: 1a 52571i bk2: 1a 52572i bk3: 0a 52588i bk4: 2a 52573i bk5: 1a 52570i bk6: 0a 52586i bk7: 0a 52587i bk8: 0a 52590i bk9: 0a 52591i bk10: 0a 52591i bk11: 1a 52574i bk12: 2a 52540i bk13: 1a 52571i bk14: 0a 52589i bk15: 0a 52589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076389
Bank_Level_Parallism_Col = 1.066116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066116 

BW Util details:
bwutil = 0.000342 
total_CMD = 52589 
util_bw = 18 
Wasted_Col = 118 
Wasted_Row = 16 
Idle = 52437 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52571 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52573 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003042
n_activity=344 dram_eff=0.04651
bk0: 1a 52575i bk1: 0a 52592i bk2: 2a 52543i bk3: 1a 52573i bk4: 2a 52571i bk5: 0a 52588i bk6: 1a 52572i bk7: 1a 52570i bk8: 0a 52586i bk9: 0a 52587i bk10: 0a 52587i bk11: 0a 52588i bk12: 0a 52589i bk13: 0a 52589i bk14: 0a 52590i bk15: 0a 52590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123967
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000304 
total_CMD = 52589 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 52461 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52573 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52576 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002662
n_activity=280 dram_eff=0.05
bk0: 0a 52588i bk1: 0a 52589i bk2: 0a 52589i bk3: 0a 52589i bk4: 1a 52572i bk5: 0a 52588i bk6: 0a 52590i bk7: 0a 52590i bk8: 0a 52590i bk9: 0a 52591i bk10: 1a 52574i bk11: 1a 52571i bk12: 1a 52572i bk13: 1a 52572i bk14: 2a 52571i bk15: 0a 52587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106383
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000266 
total_CMD = 52589 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 52489 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52576 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000114 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52579 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001902
n_activity=216 dram_eff=0.0463
bk0: 1a 52566i bk1: 1a 52572i bk2: 0a 52588i bk3: 0a 52590i bk4: 0a 52590i bk5: 1a 52573i bk6: 0a 52588i bk7: 0a 52589i bk8: 1a 52572i bk9: 0a 52587i bk10: 0a 52589i bk11: 0a 52590i bk12: 0a 52590i bk13: 1a 52573i bk14: 0a 52588i bk15: 0a 52589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000190 
total_CMD = 52589 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 52509 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52579 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52589 n_nop=52573 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003042
n_activity=358 dram_eff=0.04469
bk0: 1a 52575i bk1: 1a 52574i bk2: 2a 52540i bk3: 0a 52587i bk4: 2a 52572i bk5: 1a 52572i bk6: 0a 52588i bk7: 0a 52589i bk8: 1a 52572i bk9: 0a 52587i bk10: 0a 52588i bk11: 0a 52588i bk12: 0a 52589i bk13: 0a 52589i bk14: 0a 52589i bk15: 0a 52590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014815
Bank_Level_Parallism_Col = 1.008850
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008850 

BW Util details:
bwutil = 0.000304 
total_CMD = 52589 
util_bw = 16 
Wasted_Col = 110 
Wasted_Row = 16 
Idle = 52447 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52589 
n_nop = 52573 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 769, Miss = 15, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 8, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 612, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 583, Miss = 5, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 573, Miss = 7, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 616, Miss = 5, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 577, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 501, Miss = 7, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 529, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 542, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 528, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 568, Miss = 6, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 592, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 530, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 633, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 515, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 544, Miss = 5, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 563, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 524, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 533, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 577, Miss = 6, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13579
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0083
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13579
icnt_total_pkts_simt_to_mem=13313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03497
	minimum = 5
	maximum = 9
Network latency average = 5.03474
	minimum = 5
	maximum = 9
Slowest packet = 18336
Flit latency average = 5.03474
	minimum = 5
	maximum = 9
Slowest flit = 18336
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0217703
	minimum = 0.0126272 (at node 21)
	maximum = 0.0452318 (at node 8)
Accepted packet rate average = 0.0217703
	minimum = 0.0126272 (at node 21)
	maximum = 0.0455145 (at node 8)
Injected flit rate average = 0.0217703
	minimum = 0.0126272 (at node 21)
	maximum = 0.0452318 (at node 8)
Accepted flit rate average= 0.0217703
	minimum = 0.0126272 (at node 21)
	maximum = 0.0455145 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.11624 (5 samples)
	minimum = 5 (5 samples)
	maximum = 11.8 (5 samples)
Network latency average = 5.11501 (5 samples)
	minimum = 5 (5 samples)
	maximum = 11.8 (5 samples)
Flit latency average = 5.11501 (5 samples)
	minimum = 5 (5 samples)
	maximum = 11.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0384167 (5 samples)
	minimum = 0.0276919 (5 samples)
	maximum = 0.0615167 (5 samples)
Accepted packet rate average = 0.0384167 (5 samples)
	minimum = 0.0276919 (5 samples)
	maximum = 0.0626408 (5 samples)
Injected flit rate average = 0.0384167 (5 samples)
	minimum = 0.0276919 (5 samples)
	maximum = 0.0615167 (5 samples)
Accepted flit rate average = 0.0384167 (5 samples)
	minimum = 0.0276919 (5 samples)
	maximum = 0.0626408 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 663660 (inst/sec)
gpgpu_simulation_rate = 3256 (cycle/sec)
gpgpu_silicon_slowdown = 257063x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1675
gpu_sim_insn = 1117092
gpu_ipc =     666.9206
gpu_tot_sim_cycle = 30984
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     228.8289
gpu_tot_issued_cta = 768
gpu_occupancy = 63.8265% 
gpu_tot_occupancy = 42.3635% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8627
partiton_level_parallism_total  =       0.5304
partiton_level_parallism_util =       2.7957
partiton_level_parallism_util_total  =       2.1987
L2_BW  =      49.8902 GB/Sec
L2_BW_total  =      14.4354 GB/Sec
gpu_total_sim_rate=709003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 133253
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
550, 349, 349, 372, 362, 361, 360, 346, 348, 384, 348, 348, 349, 348, 361, 361, 341, 332, 332, 333, 535, 331, 332, 331, 655, 343, 331, 332, 331, 343, 331, 427, 286, 286, 298, 286, 287, 287, 296, 286, 286, 286, 285, 299, 287, 284, 285, 309, 287, 287, 286, 297, 297, 299, 298, 285, 286, 287, 287, 286, 299, 286, 299, 286, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:191674	W0_Idle:486349	W0_Scoreboard:174872	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:43378	WS1:43406	WS2:42237	WS3:43034	
dual_issue_nums: WS0:9294	WS1:9290	WS2:9155	WS3:9219	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 274 
max_icnt2mem_latency = 24 
maxmrqlatency = 18 
max_icnt2sh_latency = 10 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:93 	0 	0 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16261 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14571 	1823 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16302 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1041       924      3900         0      4541      1384         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2159      1464      1727         0         0      1846      1255         0         0         0         0         0         0         0         0         0 
dram[2]:       296       840         0         0         0         0         0         0      1379         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1197      1817         0         0         0         0      1379         0         0         0      1403         0      1247 
dram[4]:         0      1644      1696         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1708      1787      1379         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1369         0         0         0         0      1375         0         0         0         0 
dram[7]:         0         0      1760         0         0         0         0         0         0         0         0         0      1447      6386         0         0 
dram[8]:         0         0      1799      1798      2449         0      1236      4892         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1803         0         0         0         0         0         0         0         0         0      1371         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1627         0      1656         0      1262      6963         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  2.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/45 = 2.511111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2202    none        3947      4622    none       31160    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3115    none       12003     13257     28709    none      none      none      none      none        3931    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none       10258    none      none      none      none      none      none        5154
dram[3]:     none      none      none        1483      7219    none      none      none      none       14790    none      none      none        1342    none        1001
dram[4]:     none        2708      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2234      5573     10655    none       16310    none      none      none       12246    none      none      none      none  
dram[6]:     none      none      none      none      none      none       16185     30346    none      none      none       14000    none      none        3114      1618
dram[7]:     none        3387      2572    none        7152     11897    none      none      none      none      none       11683      4002      2026    none      none  
dram[8]:       5021    none        2302      2026      7217    none       32524     29658    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12541    none      none      none      none      none       13731     15091      3931      4611      1001    none  
dram[10]:       1486      2978    none      none      none       14014    none      none       31723    none      none      none      none        4474    none      none  
dram[11]:       4066      2026      2846    none        6059     10521    none      none       30121    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       267       136       267       266       141       258       153       141       138       138       136       137       136       136
dram[1]:        136       136       259       136       258       258       258       170       141       145       137       138       258       136       136       136
dram[2]:        136         0       137       136       141       138       142       142       266       164       137       137       138       137       136       258
dram[3]:        136       136       136       259       259       143       139       139       147       268       137       137       136       258       136       257
dram[4]:        136       258       258       136       140       139       143       140       146       142       137       141       137       136       137       258
dram[5]:        136       136       258       267       258       258       140       258       145       141       141       258       136       136       136       136
dram[6]:        136       136       136       136       142       143       258       258       140       147       141       258       137       136       258       258
dram[7]:        136       259       258       136       258       258       137       139       147       145       137       258       266       258       136       136
dram[8]:        259       136       267       258       257       141       259       258       153       147       138       137       137       137       136       136
dram[9]:        136       136       136       136       258       141       138       137       141       150       259       258       258       258       258       136
dram[10]:        261       258         0       136       142       258       144       144       258       140       137       146       136       258         0       136
dram[11]:        258       258       266       136       258       258       142       144       258       142       137       137       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55549 n_act=14 n_pre=8 n_ref_event=94828660427424 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008274
n_activity=825 dram_eff=0.05576
bk0: 8a 55504i bk1: 4a 55569i bk2: 4a 55479i bk3: 0a 55590i bk4: 3a 55512i bk5: 3a 55541i bk6: 0a 55590i bk7: 1a 55576i bk8: 0a 55592i bk9: 0a 55594i bk10: 0a 55594i bk11: 0a 55594i bk12: 0a 55595i bk13: 0a 55596i bk14: 0a 55596i bk15: 0a 55597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000827 
total_CMD = 55594 
util_bw = 46 
Wasted_Col = 238 
Wasted_Row = 128 
Idle = 55182 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55549 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94828660427424 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000396 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000809 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00242832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55574 n_act=7 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004677
n_activity=364 dram_eff=0.07143
bk0: 4a 55569i bk1: 4a 55568i bk2: 1a 55576i bk3: 0a 55592i bk4: 1a 55577i bk5: 1a 55576i bk6: 1a 55576i bk7: 0a 55591i bk8: 0a 55595i bk9: 0a 55595i bk10: 0a 55595i bk11: 0a 55595i bk12: 1a 55579i bk13: 0a 55594i bk14: 0a 55595i bk15: 0a 55595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000468 
total_CMD = 55594 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 55444 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55574 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188869
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55576 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004317
n_activity=290 dram_eff=0.08276
bk0: 4a 55569i bk1: 4a 55568i bk2: 0a 55592i bk3: 0a 55592i bk4: 0a 55592i bk5: 0a 55593i bk6: 0a 55595i bk7: 0a 55595i bk8: 3a 55546i bk9: 0a 55592i bk10: 0a 55594i bk11: 0a 55594i bk12: 0a 55595i bk13: 0a 55595i bk14: 0a 55595i bk15: 1a 55579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000432 
total_CMD = 55594 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 16 
Idle = 55462 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55576 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00188869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55578 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003238
n_activity=331 dram_eff=0.05438
bk0: 0a 55592i bk1: 0a 55594i bk2: 0a 55596i bk3: 1a 55579i bk4: 2a 55574i bk5: 0a 55593i bk6: 0a 55593i bk7: 0a 55594i bk8: 0a 55594i bk9: 2a 55545i bk10: 0a 55591i bk11: 0a 55595i bk12: 0a 55595i bk13: 2a 55578i bk14: 0a 55593i bk15: 2a 55577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 55594 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 55462 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55578 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000126 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55588 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001079
n_activity=156 dram_eff=0.03846
bk0: 0a 55593i bk1: 1a 55578i bk2: 1a 55576i bk3: 0a 55592i bk4: 0a 55593i bk5: 0a 55594i bk6: 0a 55594i bk7: 0a 55594i bk8: 0a 55594i bk9: 0a 55594i bk10: 0a 55594i bk11: 0a 55594i bk12: 0a 55595i bk13: 0a 55595i bk14: 0a 55595i bk15: 1a 55578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000108 
total_CMD = 55594 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 55540 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55588 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55576 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003598
n_activity=422 dram_eff=0.04739
bk0: 0a 55596i bk1: 0a 55597i bk2: 2a 55581i bk3: 2a 55547i bk4: 2a 55576i bk5: 1a 55575i bk6: 0a 55592i bk7: 2a 55576i bk8: 0a 55591i bk9: 0a 55593i bk10: 0a 55593i bk11: 1a 55577i bk12: 0a 55592i bk13: 0a 55594i bk14: 0a 55594i bk15: 0a 55595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 55594 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 55446 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55576 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55583 n_act=5 n_pre=0 n_ref_event=315552 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002159
n_activity=232 dram_eff=0.05172
bk0: 0a 55593i bk1: 0a 55595i bk2: 0a 55595i bk3: 0a 55595i bk4: 0a 55595i bk5: 0a 55596i bk6: 2a 55579i bk7: 1a 55577i bk8: 0a 55593i bk9: 0a 55594i bk10: 0a 55594i bk11: 1a 55577i bk12: 0a 55592i bk13: 0a 55593i bk14: 1a 55576i bk15: 1a 55576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061728
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.000216 
total_CMD = 55594 
util_bw = 12 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 55508 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55583 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 315552 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55576 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003238
n_activity=402 dram_eff=0.04478
bk0: 0a 55594i bk1: 1a 55576i bk2: 1a 55577i bk3: 0a 55593i bk4: 2a 55578i bk5: 1a 55575i bk6: 0a 55591i bk7: 0a 55592i bk8: 0a 55595i bk9: 0a 55596i bk10: 0a 55596i bk11: 1a 55579i bk12: 2a 55545i bk13: 1a 55576i bk14: 0a 55594i bk15: 0a 55594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076389
Bank_Level_Parallism_Col = 1.066116
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066116 

BW Util details:
bwutil = 0.000324 
total_CMD = 55594 
util_bw = 18 
Wasted_Col = 118 
Wasted_Row = 16 
Idle = 55442 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55576 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000162 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55578 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002878
n_activity=344 dram_eff=0.04651
bk0: 1a 55580i bk1: 0a 55597i bk2: 2a 55548i bk3: 1a 55578i bk4: 2a 55576i bk5: 0a 55593i bk6: 1a 55577i bk7: 1a 55575i bk8: 0a 55591i bk9: 0a 55592i bk10: 0a 55592i bk11: 0a 55593i bk12: 0a 55594i bk13: 0a 55594i bk14: 0a 55595i bk15: 0a 55595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123967
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000288 
total_CMD = 55594 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 55466 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55578 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55581 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002518
n_activity=280 dram_eff=0.05
bk0: 0a 55593i bk1: 0a 55594i bk2: 0a 55594i bk3: 0a 55594i bk4: 1a 55577i bk5: 0a 55593i bk6: 0a 55595i bk7: 0a 55595i bk8: 0a 55595i bk9: 0a 55596i bk10: 1a 55579i bk11: 1a 55576i bk12: 1a 55577i bk13: 1a 55577i bk14: 2a 55576i bk15: 0a 55592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106383
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000252 
total_CMD = 55594 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 55494 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55581 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55584 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001799
n_activity=216 dram_eff=0.0463
bk0: 1a 55571i bk1: 1a 55577i bk2: 0a 55593i bk3: 0a 55595i bk4: 0a 55595i bk5: 1a 55578i bk6: 0a 55593i bk7: 0a 55594i bk8: 1a 55577i bk9: 0a 55592i bk10: 0a 55594i bk11: 0a 55595i bk12: 0a 55595i bk13: 1a 55578i bk14: 0a 55593i bk15: 0a 55594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000180 
total_CMD = 55594 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 55514 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55584 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=55594 n_nop=55578 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002878
n_activity=358 dram_eff=0.04469
bk0: 1a 55580i bk1: 1a 55579i bk2: 2a 55545i bk3: 0a 55592i bk4: 2a 55577i bk5: 1a 55577i bk6: 0a 55593i bk7: 0a 55594i bk8: 1a 55577i bk9: 0a 55592i bk10: 0a 55593i bk11: 0a 55593i bk12: 0a 55594i bk13: 0a 55594i bk14: 0a 55594i bk15: 0a 55595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014815
Bank_Level_Parallism_Col = 1.008850
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008850 

BW Util details:
bwutil = 0.000288 
total_CMD = 55594 
util_bw = 16 
Wasted_Col = 110 
Wasted_Row = 16 
Idle = 55452 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55594 
n_nop = 55578 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.000144 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1164, Miss = 15, Miss_rate = 0.013, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 729, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 699, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 693, Miss = 7, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 703, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 7, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 652, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 663, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 641, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 680, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 635, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 645, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 714, Miss = 5, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 637, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 756, Miss = 6, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 636, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 657, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 675, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 640, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 659, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 699, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 619, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16699
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0068
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16699
icnt_total_pkts_simt_to_mem=16433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.19327
	minimum = 5
	maximum = 22
Network latency average = 5.19327
	minimum = 5
	maximum = 22
Slowest packet = 28140
Flit latency average = 5.19327
	minimum = 5
	maximum = 22
Slowest flit = 28140
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0980361
	minimum = 0.0638806 (at node 29)
	maximum = 0.235821 (at node 14)
Accepted packet rate average = 0.0980361
	minimum = 0.0638806 (at node 29)
	maximum = 0.235821 (at node 14)
Injected flit rate average = 0.0980361
	minimum = 0.0638806 (at node 29)
	maximum = 0.235821 (at node 14)
Accepted flit rate average= 0.0980361
	minimum = 0.0638806 (at node 29)
	maximum = 0.235821 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.12908 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Network latency average = 5.12806 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Flit latency average = 5.12806 (6 samples)
	minimum = 5 (6 samples)
	maximum = 13.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0483532 (6 samples)
	minimum = 0.0337234 (6 samples)
	maximum = 0.0905674 (6 samples)
Accepted packet rate average = 0.0483532 (6 samples)
	minimum = 0.0337234 (6 samples)
	maximum = 0.0915042 (6 samples)
Injected flit rate average = 0.0483532 (6 samples)
	minimum = 0.0337234 (6 samples)
	maximum = 0.0905674 (6 samples)
Accepted flit rate average = 0.0483532 (6 samples)
	minimum = 0.0337234 (6 samples)
	maximum = 0.0915042 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 709003 (inst/sec)
gpgpu_simulation_rate = 3098 (cycle/sec)
gpgpu_silicon_slowdown = 270174x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 17326
gpu_sim_insn = 1290400
gpu_ipc =      74.4777
gpu_tot_sim_cycle = 48310
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     173.4721
gpu_tot_issued_cta = 896
gpu_occupancy = 16.1124% 
gpu_tot_occupancy = 30.5818% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9495
partiton_level_parallism_total  =       0.6807
partiton_level_parallism_util =       1.7161
partiton_level_parallism_util_total  =       1.9275
L2_BW  =      25.4314 GB/Sec
L2_BW_total  =      18.3790 GB/Sec
gpu_total_sim_rate=558695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0112
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178880
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
596, 394, 394, 632, 534, 406, 696, 392, 394, 512, 523, 394, 394, 394, 407, 407, 387, 378, 378, 379, 817, 377, 378, 376, 701, 388, 377, 378, 377, 389, 377, 881, 355, 354, 471, 355, 356, 504, 447, 354, 570, 355, 353, 676, 356, 353, 354, 378, 333, 333, 481, 343, 536, 581, 344, 502, 332, 333, 333, 547, 345, 332, 345, 332, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230738	W0_Idle:840212	W0_Scoreboard:571046	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:58993	WS1:60322	WS2:59376	WS3:58609	
dual_issue_nums: WS0:11785	WS1:11845	WS2:11758	WS3:11664	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 291 
max_icnt2mem_latency = 24 
maxmrqlatency = 19 
max_icnt2sh_latency = 10 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:514 	1 	2 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32430 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30082 	2763 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32708 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         1         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6563      6365      7700         0      4541      5714      1354         0      1287      1191         0         0      1203      3824         0      4683 
dram[1]:      6759      6601      6909         0      9672      8911      1255         0         0      1219         0         0      1163         0      1369         0 
dram[2]:      6548      5991      8608      8529      9152         0      1230      4944      1379         0         0      1323         0      3766         0      5412 
dram[3]:      7263      7950         0      7095      7851         0         0         0      1175      1379      2408      2461      8621      3300      1233      5608 
dram[4]:      7273      6584      1696      9075      1320         0      1230      1218      1203         0         0      1208      1276      3706      5705      4773 
dram[5]:      7476      6092      1708      7757      8308      8619         0         0         0      1221      1174         0         0         0         0         0 
dram[6]:      7493      7813         0      7042         0         0      1369      2012         0      1218      1206      1375         0         0         0         0 
dram[7]:      7325      7837      1760      8582      9274         0      4396      1371         0         0         0         0      1447      6386         0         0 
dram[8]:         0      6336      8182      8238      8472      1170      4017      4892         0         0      1408         0         0         0      5456         0 
dram[9]:      7834      7513         0      8595      2303      1257         0      1241      1367         0      1214         0         0         0      1371         0 
dram[10]:      6073      7252      1327      8629      9750      8417      4953      6008      1190      3322      1176      1296      3992         0      1371      5968 
dram[11]:      6635      7948      7314      9077      1262      6963         0      2275      1243         0      1360         0      3451         0         0      5938 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.500000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  2.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.250000  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 556/239 = 2.326360
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         3         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 63/31 = 2.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2023      2013      2829    none        4864      3074     11997     46945     17284     21102    none       22433      6147      5745      8013      3023
dram[1]:       2581      1517      2862    none        6905      8907     44903     45418     38678     20639     11683     10730      4475     13455      4064    none  
dram[2]:       1258      1079      2708      3997     10607    none       16551     44093      8871     40803     28694     12904      6148      5428      9918      2886
dram[3]:       4132      2985    none        4003      4853      7216    none      none       20300      8576     12168      5249     14402      3727      5154      2057
dram[4]:       3553      2819      3570      3212      6662    none       11176     16908     13286    none      none       22844     11005      3658      3842      2538
dram[5]:       7194      2254      4649      2980      6527      6452     46251     14062     22254     37294      6523     11620     13725     13452      6519    none  
dram[6]:       6792      6386    none        3492     19744    none        9733     10116    none       19397     19580     11054      7397    none        9234      4673
dram[7]:       2893      2603      3107      3818      8305     19116     39856     14645     41141     39210    none       24608     10055      4885      9915      6383
dram[8]:       7055      2201      2611      3075      6975      7026     10605     11363     37871     11561      9381     23257    none        9710      3250      4743
dram[9]:       5474      4475      5574      4648      4012     11242    none       10223     20485     43028      7920      7461      8009      5694      2202      5564
dram[10]:       3254      4132      1651      3383     15588      4345      5794     16415     21503      9329      8621     20263      4101      5558      3794      2501
dram[11]:       3224      3795      1986      4431      3844     18684    none        9497     13249     15184      5787     19713      4609     15221      2839      2888
maximum mf latency per bank:
dram[0]:        274       267       268       137       267       267       266       258       271       267       138       258       260       267       258       268
dram[1]:        275       267       270       139       267       269       258       258       258       267       258       259       267       258       259       136
dram[2]:        267       267       267       267       258       140       267       258       267       258       259       258       258       267       258       266
dram[3]:        258       268       136       267       267       258       139       139       267       268       266       267       258       266       258       267
dram[4]:        258       269       266       270       266       139       268       266       257       142       137       258       258       267       267       266
dram[5]:        258       267       258       267       267       267       258       258       257       258       267       258       258       258       258       137
dram[6]:        267       267       136       267       258       143       267       268       140       257       258       267       258       137       258       258
dram[7]:        266       267       258       267       267       258       258       268       261       259       137       258       266       268       258       258
dram[8]:        259       270       270       267       267       266       267       267       258       260       267       257       137       257       267       258
dram[9]:        267       267       263       268       270       266       138       267       267       258       267       258       258       258       258       258
dram[10]:        267       268       267       267       271       270       267       267       267       274       258       258       267       258       258       266
dram[11]:        271       268       267       267       267       258       142       291       266       258       268       258       266       257       258       267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86559 n_act=38 n_pre=24 n_ref_event=94828660427424 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001454
n_activity=2107 dram_eff=0.0598
bk0: 11a 86520i bk1: 6a 86625i bk2: 8a 86496i bk3: 0a 86677i bk4: 4a 86573i bk5: 8a 86469i bk6: 4a 86627i bk7: 1a 86664i bk8: 5a 86626i bk9: 2a 86633i bk10: 0a 86683i bk11: 1a 86668i bk12: 3a 86666i bk13: 3a 86632i bk14: 1a 86668i bk15: 6a 86637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102183
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.015873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001454 
total_CMD = 86684 
util_bw = 126 
Wasted_Col = 576 
Wasted_Row = 350 
Idle = 85632 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86559 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94828660427424 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000715 
CoL_Bus_Util = 0.000727 
Either_Row_CoL_Bus_Util = 0.001442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86599 n_act=26 n_pre=12 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001107
n_activity=1408 dram_eff=0.06818
bk0: 10a 86577i bk1: 6a 86592i bk2: 8a 86558i bk3: 0a 86677i bk4: 5a 86631i bk5: 3a 86595i bk6: 1a 86663i bk7: 1a 86665i bk8: 1a 86670i bk9: 2a 86638i bk10: 2a 86669i bk11: 3a 86666i bk12: 3a 86635i bk13: 1a 86667i bk14: 2a 86670i bk15: 0a 86687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159350
Bank_Level_Parallism_Col = 1.075171
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047836 

BW Util details:
bwutil = 0.001107 
total_CMD = 86684 
util_bw = 96 
Wasted_Col = 398 
Wasted_Row = 152 
Idle = 86038 

BW Util Bottlenecks: 
RCDc_limit = 404 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86599 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000438 
CoL_Bus_Util = 0.000554 
Either_Row_CoL_Bus_Util = 0.000981 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.011765 
queue_avg = 0.002503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250335
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86594 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001177
n_activity=1559 dram_eff=0.06543
bk0: 7a 86592i bk1: 9a 86593i bk2: 3a 86632i bk3: 4a 86632i bk4: 2a 86665i bk5: 0a 86685i bk6: 3a 86638i bk7: 1a 86668i bk8: 5a 86603i bk9: 1a 86664i bk10: 1a 86665i bk11: 2a 86663i bk12: 3a 86665i bk13: 3a 86638i bk14: 1a 86667i bk15: 6a 86605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 1.021413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021413 

BW Util details:
bwutil = 0.001177 
total_CMD = 86684 
util_bw = 102 
Wasted_Col = 429 
Wasted_Row = 175 
Idle = 85978 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86594 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000450 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.001038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86597 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001015
n_activity=1641 dram_eff=0.05363
bk0: 2a 86665i bk1: 3a 86631i bk2: 0a 86683i bk3: 2a 86638i bk4: 7a 86567i bk5: 3a 86665i bk6: 0a 86682i bk7: 0a 86685i bk8: 2a 86638i bk9: 5a 86571i bk10: 2a 86632i bk11: 6a 86570i bk12: 1a 86665i bk13: 6a 86627i bk14: 1a 86667i bk15: 4a 86633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050847
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001015 
total_CMD = 86684 
util_bw = 88 
Wasted_Col = 447 
Wasted_Row = 207 
Idle = 85942 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86597 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000496 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.001004 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000980573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86608 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000946
n_activity=1210 dram_eff=0.06777
bk0: 4a 86661i bk1: 5a 86599i bk2: 3a 86630i bk3: 3a 86628i bk4: 3a 86633i bk5: 0a 86683i bk6: 5a 86635i bk7: 3a 86635i bk8: 3a 86665i bk9: 0a 86683i bk10: 0a 86685i bk11: 1a 86670i bk12: 1a 86671i bk13: 3a 86637i bk14: 3a 86635i bk15: 4a 86604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163810
Bank_Level_Parallism_Col = 1.087302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066138 

BW Util details:
bwutil = 0.000946 
total_CMD = 86684 
util_bw = 82 
Wasted_Col = 348 
Wasted_Row = 127 
Idle = 86127 

BW Util Bottlenecks: 
RCDc_limit = 372 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86608 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000404 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000877 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000715242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86609 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008767
n_activity=1528 dram_eff=0.04974
bk0: 1a 86674i bk1: 6a 86574i bk2: 3a 86667i bk3: 6a 86573i bk4: 3a 86633i bk5: 3a 86599i bk6: 1a 86663i bk7: 4a 86666i bk8: 2a 86661i bk9: 1a 86666i bk10: 3a 86600i bk11: 2a 86663i bk12: 1a 86664i bk13: 1a 86668i bk14: 1a 86667i bk15: 0a 86687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009554
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000877 
total_CMD = 86684 
util_bw = 76 
Wasted_Col = 409 
Wasted_Row = 176 
Idle = 86023 

BW Util Bottlenecks: 
RCDc_limit = 409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86609 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000427 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.30723e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86623 n_act=21 n_pre=9 n_ref_event=315552 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007152
n_activity=1138 dram_eff=0.05448
bk0: 2a 86637i bk1: 2a 86637i bk2: 0a 86686i bk3: 5a 86636i bk4: 1a 86668i bk5: 0a 86688i bk6: 5a 86606i bk7: 5a 86570i bk8: 0a 86680i bk9: 2a 86667i bk10: 1a 86666i bk11: 3a 86633i bk12: 2a 86663i bk13: 0a 86679i bk14: 1a 86663i bk15: 2a 86666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088983
Bank_Level_Parallism_Col = 1.035928
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011976 

BW Util details:
bwutil = 0.000715 
total_CMD = 86684 
util_bw = 62 
Wasted_Col = 320 
Wasted_Row = 117 
Idle = 86185 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86623 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 9 
n_ref = 315552 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 31 
Row_Bus_Util =  0.000346 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86618 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008537
n_activity=1315 dram_eff=0.05627
bk0: 5a 86633i bk1: 4a 86634i bk2: 4a 86667i bk3: 5a 86634i bk4: 3a 86634i bk5: 1a 86664i bk6: 1a 86665i bk7: 3a 86629i bk8: 1a 86659i bk9: 1a 86667i bk10: 0a 86685i bk11: 1a 86670i bk12: 2a 86636i bk13: 4a 86633i bk14: 1a 86668i bk15: 1a 86668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729730
Row_Buffer_Locality_read = 0.729730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054990
Bank_Level_Parallism_Col = 1.047354
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047354 

BW Util details:
bwutil = 0.000854 
total_CMD = 86684 
util_bw = 74 
Wasted_Col = 336 
Wasted_Row = 112 
Idle = 86162 

BW Util Bottlenecks: 
RCDc_limit = 346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86618 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000335 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000761 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000726778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86589 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001061
n_activity=1561 dram_eff=0.05894
bk0: 2a 86671i bk1: 4a 86603i bk2: 4a 86564i bk3: 3a 86602i bk4: 4a 86600i bk5: 3a 86635i bk6: 5a 86599i bk7: 5a 86596i bk8: 1a 86660i bk9: 4a 86660i bk10: 3a 86601i bk11: 1a 86665i bk12: 0a 86683i bk13: 2a 86670i bk14: 3a 86637i bk15: 2a 86669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211127
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065574 

BW Util details:
bwutil = 0.001061 
total_CMD = 86684 
util_bw = 92 
Wasted_Col = 462 
Wasted_Row = 183 
Idle = 85947 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86589 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000565 
CoL_Bus_Util = 0.000531 
Either_Row_CoL_Bus_Util = 0.001096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86597 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001015
n_activity=1600 dram_eff=0.055
bk0: 3a 86630i bk1: 3a 86637i bk2: 1a 86660i bk3: 4a 86620i bk4: 6a 86533i bk5: 2a 86633i bk6: 0a 86683i bk7: 5a 86568i bk8: 2a 86632i bk9: 1a 86667i bk10: 4a 86569i bk11: 4a 86660i bk12: 2a 86664i bk13: 3a 86666i bk14: 3a 86667i bk15: 1a 86669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177843
Bank_Level_Parallism_Col = 1.113333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113333 

BW Util details:
bwutil = 0.001015 
total_CMD = 86684 
util_bw = 88 
Wasted_Col = 420 
Wasted_Row = 212 
Idle = 85964 

BW Util Bottlenecks: 
RCDc_limit = 457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86597 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000519 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.001004 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.022989 
queue_avg = 0.000358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000357621
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86566 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00143
n_activity=1654 dram_eff=0.07497
bk0: 5a 86593i bk1: 4a 86633i bk2: 4a 86631i bk3: 6a 86639i bk4: 2a 86635i bk5: 7a 86568i bk6: 9a 86529i bk7: 3a 86625i bk8: 2a 86629i bk9: 5a 86551i bk10: 2a 86662i bk11: 1a 86664i bk12: 4a 86631i bk13: 3a 86667i bk14: 1a 86668i bk15: 4a 86636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283544
Bank_Level_Parallism_Col = 1.139963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121547 

BW Util details:
bwutil = 0.001430 
total_CMD = 86684 
util_bw = 124 
Wasted_Col = 488 
Wasted_Row = 219 
Idle = 85853 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86566 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000646 
CoL_Bus_Util = 0.000715 
Either_Row_CoL_Bus_Util = 0.001361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000565272
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86684 n_nop=86580 n_act=34 n_pre=19 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001177
n_activity=1906 dram_eff=0.05352
bk0: 4a 86564i bk1: 3a 86637i bk2: 7a 86572i bk3: 3a 86633i bk4: 6a 86636i bk5: 1a 86670i bk6: 0a 86687i bk7: 5a 86522i bk8: 3a 86632i bk9: 3a 86664i bk10: 5a 86555i bk11: 1a 86662i bk12: 4a 86630i bk13: 1a 86662i bk14: 2a 86666i bk15: 3a 86636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509804
Row_Buffer_Locality_read = 0.509804
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100350
Bank_Level_Parallism_Col = 1.040516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018416 

BW Util details:
bwutil = 0.001177 
total_CMD = 86684 
util_bw = 102 
Wasted_Col = 517 
Wasted_Row = 280 
Idle = 85785 

BW Util Bottlenecks: 
RCDc_limit = 532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86684 
n_nop = 86580 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 51 
Row_Bus_Util =  0.000611 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.001200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000276868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1806, Miss = 36, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1440, Miss = 27, Miss_rate = 0.019, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1586, Miss = 32, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1362, Miss = 16, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1427, Miss = 25, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1426, Miss = 26, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1272, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1325, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1334, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1239, Miss = 19, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1245, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1357, Miss = 23, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1221, Miss = 12, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1390, Miss = 19, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1337, Miss = 17, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1321, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1382, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1406, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1329, Miss = 21, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1457, Miss = 23, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1345, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1514, Miss = 33, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1325, Miss = 31, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1304, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33150
L2_total_cache_misses = 556
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26231
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=33150
icnt_total_pkts_simt_to_mem=32884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03647
	minimum = 5
	maximum = 10
Network latency average = 5.03647
	minimum = 5
	maximum = 10
Slowest packet = 36902
Flit latency average = 5.03647
	minimum = 5
	maximum = 10
Slowest flit = 36902
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499736
	minimum = 0.0328408 (at node 20)
	maximum = 0.0836893 (at node 3)
Accepted packet rate average = 0.0499736
	minimum = 0.0328408 (at node 20)
	maximum = 0.0836893 (at node 3)
Injected flit rate average = 0.0499736
	minimum = 0.0328408 (at node 20)
	maximum = 0.0836893 (at node 3)
Accepted flit rate average= 0.0499736
	minimum = 0.0328408 (at node 20)
	maximum = 0.0836893 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.11585 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Network latency average = 5.11497 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Flit latency average = 5.11497 (7 samples)
	minimum = 5 (7 samples)
	maximum = 13 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0485847 (7 samples)
	minimum = 0.0335973 (7 samples)
	maximum = 0.0895848 (7 samples)
Accepted packet rate average = 0.0485847 (7 samples)
	minimum = 0.0335973 (7 samples)
	maximum = 0.0903878 (7 samples)
Injected flit rate average = 0.0485847 (7 samples)
	minimum = 0.0335973 (7 samples)
	maximum = 0.0895848 (7 samples)
Accepted flit rate average = 0.0485847 (7 samples)
	minimum = 0.0335973 (7 samples)
	maximum = 0.0903878 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 558695 (inst/sec)
gpgpu_simulation_rate = 3220 (cycle/sec)
gpgpu_silicon_slowdown = 259937x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2269
gpu_sim_insn = 1132352
gpu_ipc =     499.0533
gpu_tot_sim_cycle = 50579
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     188.0778
gpu_tot_issued_cta = 1024
gpu_occupancy = 66.4060% 
gpu_tot_occupancy = 32.6467% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0075
partiton_level_parallism_total  =       0.7851
partiton_level_parallism_util =       3.6688
partiton_level_parallism_util_total  =       2.0987
L2_BW  =      80.5527 GB/Sec
L2_BW_total  =      21.1681 GB/Sec
gpu_total_sim_rate=594549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 205330
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
683, 456, 479, 719, 609, 505, 783, 477, 481, 599, 598, 481, 493, 481, 481, 494, 486, 465, 453, 466, 904, 476, 476, 463, 788, 487, 452, 453, 476, 464, 440, 944, 409, 408, 537, 421, 422, 570, 489, 420, 624, 409, 395, 730, 410, 419, 408, 432, 399, 387, 547, 397, 602, 647, 398, 544, 386, 387, 385, 600, 399, 398, 387, 386, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:258071	W0_Idle:867434	W0_Scoreboard:591536	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:67841	WS1:69237	WS2:68191	WS3:67663	
dual_issue_nums: WS0:13575	WS1:13651	WS2:13537	WS3:13472	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 494 
max_icnt2mem_latency = 365 
maxmrqlatency = 19 
max_icnt2sh_latency = 10 
averagemflatency = 151 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:514 	1 	2 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37047 	2591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	31914 	3581 	436 	601 	987 	1835 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39520 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         1         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6563      6365      7700         0      4541      5714      1354         0      1287      1191         0         0      1203      3824         0      4683 
dram[1]:      6759      6601      6909         0      9672      8911      1255         0         0      1219         0         0      1163         0      1369         0 
dram[2]:      6548      5991      8608      8529      9152         0      1230      4944      1379         0         0      1323         0      3766         0      5412 
dram[3]:      7263      7950         0      7095      7851         0         0         0      1175      1379      2408      2461      8621      3300      1233      5608 
dram[4]:      7273      6584      1696      9075      1320         0      1230      1218      1203         0         0      1208      1276      3706      5705      4773 
dram[5]:      7476      6092      1708      7757      8308      8619         0         0         0      1221      1174         0         0         0         0         0 
dram[6]:      7493      7813         0      7042         0         0      1369      2012         0      1218      1206      1375         0         0         0         0 
dram[7]:      7325      7837      1760      8582      9274         0      4396      1371         0         0         0         0      1447      6386         0         0 
dram[8]:         0      6336      8182      8238      8472      1170      4017      4892         0         0      1408         0         0         0      5456         0 
dram[9]:      7834      7513         0      8595      2303      1257         0      1241      1367         0      1214         0         0         0      1371         0 
dram[10]:      6073      7252      1327      8629      9750      8417      4953      6008      1190      3322      1176      1296      3992         0      1371      5968 
dram[11]:      6635      7948      7314      9077      1262      6963         0      2275      1243         0      1360         0      3451         0         0      5938 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.500000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  2.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.250000  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 556/239 = 2.326360
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         3         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 556
min_bank_accesses = 0!
chip skew: 63/31 = 2.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2023      2013      2829    none        5354      3293     14481     56008     81738     32184    none       35794      7807      7406      8013      3023
dram[1]:       2581      1517      2862    none        7533      9346     53383     55773     56904     29545     18218     15354      6799     21122      4064    none  
dram[2]:       1258      1079      2708      3997     11177    none       19500     52877     12682     59953     42507     19901      8110      7439      9918      2886
dram[3]:       4132      2985    none        4003      5102      7931    none      none       29493     12572     18564      7553     18689      4640      5154      2057
dram[4]:       3553      2819      3570      3212      7389    none       12872     20043     19887    none      none       36621     16264      5821      3842      2538
dram[5]:       7194      2254      4649      2980      7373      7611     55853     16904     32555     56551     10057     17784     20640     18073      6519    none  
dram[6]:       6792      6386    none        3492     22773    none       11574     12090    none       28903     31139     15206     10425    none        9234      4673
dram[7]:       2893      2603      3107      3818      9081     22147     47715     17472     57970     56637    none       37149     12273      6578      9915      6383
dram[8]:       7055      2201      2611      3075      7418      8320     12275     13328     57179     16720     13606     33328    none       12849      3250      4743
dram[9]:       5474      4475      5574      4648      4342     12640    none       11665     30637     65411     11184     10745     10492      7637      2202      5564
dram[10]:       3254      4132      1651      3383     17074      4822      6768     19347     32042     13391     14124     33239      5325      7203      3794      2501
dram[11]:       3224      3795      1986      4431      4440     21916    none       11434     19663     21986      7711     30220      6020     20212      2839      2888
maximum mf latency per bank:
dram[0]:        274       267       268       137       421       295       424       372       494       473       466       440       390       387       258       268
dram[1]:        275       267       270       139       376       269       381       401       454       459       459       444       354       372       259       136
dram[2]:        267       267       267       267       277       384       408       464       399       470       456       400       362       362       258       266
dram[3]:        258       268       136       267       358       388       470       400       383       470       470       470       331       321       258       267
dram[4]:        258       269       266       270       470       396       383       412       473       368       381       439       422       378       267       266
dram[5]:        258       267       258       267       459       386       423       429       441       395       457       425       423       431       258       137
dram[6]:        267       267       136       267       354       300       465       400       470       493       379       409       362       397       258       258
dram[7]:        266       267       258       267       297       464       436       384       491       464       377       415       339       397       258       258
dram[8]:        259       270       270       267       304       335       418       409       461       447       439       410       390       368       267       258
dram[9]:        267       267       263       268       369       376       459       422       454       477       376       411       352       372       258       258
dram[10]:        267       268       267       267       280       348       386       361       470       470       411       470       330       370       258       266
dram[11]:        271       268       267       267       384       383       364       379       488       493       476       392       360       355       258       267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90629 n_act=38 n_pre=24 n_ref_event=94828660427424 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001388
n_activity=2107 dram_eff=0.0598
bk0: 11a 90590i bk1: 6a 90695i bk2: 8a 90566i bk3: 0a 90747i bk4: 4a 90643i bk5: 8a 90539i bk6: 4a 90697i bk7: 1a 90734i bk8: 5a 90696i bk9: 2a 90703i bk10: 0a 90753i bk11: 1a 90738i bk12: 3a 90736i bk13: 3a 90702i bk14: 1a 90738i bk15: 6a 90707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102183
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.015873
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001388 
total_CMD = 90754 
util_bw = 126 
Wasted_Col = 576 
Wasted_Row = 350 
Idle = 89702 

BW Util Bottlenecks: 
RCDc_limit = 596 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90629 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94828660427424 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000683 
CoL_Bus_Util = 0.000694 
Either_Row_CoL_Bus_Util = 0.001377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00197236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90669 n_act=26 n_pre=12 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001058
n_activity=1408 dram_eff=0.06818
bk0: 10a 90647i bk1: 6a 90662i bk2: 8a 90628i bk3: 0a 90747i bk4: 5a 90701i bk5: 3a 90665i bk6: 1a 90733i bk7: 1a 90735i bk8: 1a 90740i bk9: 2a 90708i bk10: 2a 90739i bk11: 3a 90736i bk12: 3a 90705i bk13: 1a 90737i bk14: 2a 90740i bk15: 0a 90757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159350
Bank_Level_Parallism_Col = 1.075171
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047836 

BW Util details:
bwutil = 0.001058 
total_CMD = 90754 
util_bw = 96 
Wasted_Col = 398 
Wasted_Row = 152 
Idle = 90108 

BW Util Bottlenecks: 
RCDc_limit = 404 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90669 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000419 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000937 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.011765 
queue_avg = 0.002391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00239108
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90664 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=1559 dram_eff=0.06543
bk0: 7a 90662i bk1: 9a 90663i bk2: 3a 90702i bk3: 4a 90702i bk4: 2a 90735i bk5: 0a 90755i bk6: 3a 90708i bk7: 1a 90738i bk8: 5a 90673i bk9: 1a 90734i bk10: 1a 90735i bk11: 2a 90733i bk12: 3a 90735i bk13: 3a 90708i bk14: 1a 90737i bk15: 6a 90675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 1.021413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021413 

BW Util details:
bwutil = 0.001124 
total_CMD = 90754 
util_bw = 102 
Wasted_Col = 429 
Wasted_Row = 175 
Idle = 90048 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90664 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000992 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90667 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009697
n_activity=1641 dram_eff=0.05363
bk0: 2a 90735i bk1: 3a 90701i bk2: 0a 90753i bk3: 2a 90708i bk4: 7a 90637i bk5: 3a 90735i bk6: 0a 90752i bk7: 0a 90755i bk8: 2a 90708i bk9: 5a 90641i bk10: 2a 90702i bk11: 6a 90640i bk12: 1a 90735i bk13: 6a 90697i bk14: 1a 90737i bk15: 4a 90703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050847
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000970 
total_CMD = 90754 
util_bw = 88 
Wasted_Col = 447 
Wasted_Row = 207 
Idle = 90012 

BW Util Bottlenecks: 
RCDc_limit = 442 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90667 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000474 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000959 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000936598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90678 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009035
n_activity=1210 dram_eff=0.06777
bk0: 4a 90731i bk1: 5a 90669i bk2: 3a 90700i bk3: 3a 90698i bk4: 3a 90703i bk5: 0a 90753i bk6: 5a 90705i bk7: 3a 90705i bk8: 3a 90735i bk9: 0a 90753i bk10: 0a 90755i bk11: 1a 90740i bk12: 1a 90741i bk13: 3a 90707i bk14: 3a 90705i bk15: 4a 90674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163810
Bank_Level_Parallism_Col = 1.087302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066138 

BW Util details:
bwutil = 0.000904 
total_CMD = 90754 
util_bw = 82 
Wasted_Col = 348 
Wasted_Row = 127 
Idle = 90197 

BW Util Bottlenecks: 
RCDc_limit = 372 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90678 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000386 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000837 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000683166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90679 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008374
n_activity=1528 dram_eff=0.04974
bk0: 1a 90744i bk1: 6a 90644i bk2: 3a 90737i bk3: 6a 90643i bk4: 3a 90703i bk5: 3a 90669i bk6: 1a 90733i bk7: 4a 90736i bk8: 2a 90731i bk9: 1a 90736i bk10: 3a 90670i bk11: 2a 90733i bk12: 1a 90734i bk13: 1a 90738i bk14: 1a 90737i bk15: 0a 90757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009554
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000837 
total_CMD = 90754 
util_bw = 76 
Wasted_Col = 409 
Wasted_Row = 176 
Idle = 90093 

BW Util Bottlenecks: 
RCDc_limit = 409 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90679 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000408 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.20376e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90693 n_act=21 n_pre=9 n_ref_event=315552 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006832
n_activity=1138 dram_eff=0.05448
bk0: 2a 90707i bk1: 2a 90707i bk2: 0a 90756i bk3: 5a 90706i bk4: 1a 90738i bk5: 0a 90758i bk6: 5a 90676i bk7: 5a 90640i bk8: 0a 90750i bk9: 2a 90737i bk10: 1a 90736i bk11: 3a 90703i bk12: 2a 90733i bk13: 0a 90749i bk14: 1a 90733i bk15: 2a 90736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548387
Row_Buffer_Locality_read = 0.548387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088983
Bank_Level_Parallism_Col = 1.035928
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011976 

BW Util details:
bwutil = 0.000683 
total_CMD = 90754 
util_bw = 62 
Wasted_Col = 320 
Wasted_Row = 117 
Idle = 90255 

BW Util Bottlenecks: 
RCDc_limit = 332 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90693 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 9 
n_ref = 315552 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 30 
issued_total_col = 31 
Row_Bus_Util =  0.000331 
CoL_Bus_Util = 0.000342 
Either_Row_CoL_Bus_Util = 0.000672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90688 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008154
n_activity=1315 dram_eff=0.05627
bk0: 5a 90703i bk1: 4a 90704i bk2: 4a 90737i bk3: 5a 90704i bk4: 3a 90704i bk5: 1a 90734i bk6: 1a 90735i bk7: 3a 90699i bk8: 1a 90729i bk9: 1a 90737i bk10: 0a 90755i bk11: 1a 90740i bk12: 2a 90706i bk13: 4a 90703i bk14: 1a 90738i bk15: 1a 90738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729730
Row_Buffer_Locality_read = 0.729730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054990
Bank_Level_Parallism_Col = 1.047354
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047354 

BW Util details:
bwutil = 0.000815 
total_CMD = 90754 
util_bw = 74 
Wasted_Col = 336 
Wasted_Row = 112 
Idle = 90232 

BW Util Bottlenecks: 
RCDc_limit = 346 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90688 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000320 
CoL_Bus_Util = 0.000408 
Either_Row_CoL_Bus_Util = 0.000727 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000694184
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90659 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001014
n_activity=1561 dram_eff=0.05894
bk0: 2a 90741i bk1: 4a 90673i bk2: 4a 90634i bk3: 3a 90672i bk4: 4a 90670i bk5: 3a 90705i bk6: 5a 90669i bk7: 5a 90666i bk8: 1a 90730i bk9: 4a 90730i bk10: 3a 90671i bk11: 1a 90735i bk12: 0a 90753i bk13: 2a 90740i bk14: 3a 90707i bk15: 2a 90739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211127
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065574 

BW Util details:
bwutil = 0.001014 
total_CMD = 90754 
util_bw = 92 
Wasted_Col = 462 
Wasted_Row = 183 
Idle = 90017 

BW Util Bottlenecks: 
RCDc_limit = 500 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90659 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000540 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.001047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90667 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009697
n_activity=1600 dram_eff=0.055
bk0: 3a 90700i bk1: 3a 90707i bk2: 1a 90730i bk3: 4a 90690i bk4: 6a 90603i bk5: 2a 90703i bk6: 0a 90753i bk7: 5a 90638i bk8: 2a 90702i bk9: 1a 90737i bk10: 4a 90639i bk11: 4a 90730i bk12: 2a 90734i bk13: 3a 90736i bk14: 3a 90737i bk15: 1a 90739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177843
Bank_Level_Parallism_Col = 1.113333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113333 

BW Util details:
bwutil = 0.000970 
total_CMD = 90754 
util_bw = 88 
Wasted_Col = 420 
Wasted_Row = 212 
Idle = 90034 

BW Util Bottlenecks: 
RCDc_limit = 457 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90667 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000496 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000959 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.022989 
queue_avg = 0.000342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000341583
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90636 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001366
n_activity=1654 dram_eff=0.07497
bk0: 5a 90663i bk1: 4a 90703i bk2: 4a 90701i bk3: 6a 90709i bk4: 2a 90705i bk5: 7a 90638i bk6: 9a 90599i bk7: 3a 90695i bk8: 2a 90699i bk9: 5a 90621i bk10: 2a 90732i bk11: 1a 90734i bk12: 4a 90701i bk13: 3a 90737i bk14: 1a 90738i bk15: 4a 90706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283544
Bank_Level_Parallism_Col = 1.139963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121547 

BW Util details:
bwutil = 0.001366 
total_CMD = 90754 
util_bw = 124 
Wasted_Col = 488 
Wasted_Row = 219 
Idle = 89923 

BW Util Bottlenecks: 
RCDc_limit = 542 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90636 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000617 
CoL_Bus_Util = 0.000683 
Either_Row_CoL_Bus_Util = 0.001300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000539921
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=90754 n_nop=90650 n_act=34 n_pre=19 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001124
n_activity=1906 dram_eff=0.05352
bk0: 4a 90634i bk1: 3a 90707i bk2: 7a 90642i bk3: 3a 90703i bk4: 6a 90706i bk5: 1a 90740i bk6: 0a 90757i bk7: 5a 90592i bk8: 3a 90702i bk9: 3a 90734i bk10: 5a 90625i bk11: 1a 90732i bk12: 4a 90700i bk13: 1a 90732i bk14: 2a 90736i bk15: 3a 90706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.509804
Row_Buffer_Locality_read = 0.509804
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100350
Bank_Level_Parallism_Col = 1.040516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018416 

BW Util details:
bwutil = 0.001124 
total_CMD = 90754 
util_bw = 102 
Wasted_Col = 517 
Wasted_Row = 280 
Idle = 89855 

BW Util Bottlenecks: 
RCDc_limit = 532 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90754 
n_nop = 90650 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 34 
n_pre = 19 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 53 
issued_total_col = 51 
Row_Bus_Util =  0.000584 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.001146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000264451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3224, Miss = 36, Miss_rate = 0.011, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1677, Miss = 27, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1824, Miss = 32, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1601, Miss = 16, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1672, Miss = 25, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1675, Miss = 26, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1499, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1564, Miss = 29, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1554, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1472, Miss = 19, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1479, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1592, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1462, Miss = 12, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1635, Miss = 19, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1560, Miss = 17, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1556, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1602, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1639, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1563, Miss = 21, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1692, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1586, Miss = 29, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1759, Miss = 33, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1548, Miss = 31, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1539, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39974
L2_total_cache_misses = 556
L2_total_cache_miss_rate = 0.0139
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39974
icnt_total_pkts_simt_to_mem=39708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.3774
	minimum = 5
	maximum = 363
Network latency average = 43.9768
	minimum = 5
	maximum = 315
Slowest packet = 68776
Flit latency average = 43.9768
	minimum = 5
	maximum = 315
Slowest flit = 69643
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.158289
	minimum = 0.096959 (at node 22)
	maximum = 0.624945 (at node 14)
Accepted packet rate average = 0.158289
	minimum = 0.096959 (at node 22)
	maximum = 0.624945 (at node 14)
Injected flit rate average = 0.158289
	minimum = 0.096959 (at node 22)
	maximum = 0.624945 (at node 14)
Accepted flit rate average= 0.158289
	minimum = 0.096959 (at node 22)
	maximum = 0.624945 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1485 (8 samples)
	minimum = 5 (8 samples)
	maximum = 56.75 (8 samples)
Network latency average = 9.97271 (8 samples)
	minimum = 5 (8 samples)
	maximum = 50.75 (8 samples)
Flit latency average = 9.97271 (8 samples)
	minimum = 5 (8 samples)
	maximum = 50.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0622978 (8 samples)
	minimum = 0.0415175 (8 samples)
	maximum = 0.156505 (8 samples)
Accepted packet rate average = 0.0622978 (8 samples)
	minimum = 0.0415175 (8 samples)
	maximum = 0.157207 (8 samples)
Injected flit rate average = 0.0622978 (8 samples)
	minimum = 0.0415175 (8 samples)
	maximum = 0.156505 (8 samples)
Accepted flit rate average = 0.0622978 (8 samples)
	minimum = 0.0415175 (8 samples)
	maximum = 0.157207 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 594549 (inst/sec)
gpgpu_simulation_rate = 3161 (cycle/sec)
gpgpu_silicon_slowdown = 264789x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 26323
gpu_sim_insn = 1510919
gpu_ipc =      57.3992
gpu_tot_sim_cycle = 76902
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     143.3475
gpu_tot_issued_cta = 1152
gpu_occupancy = 35.8677% 
gpu_tot_occupancy = 33.8836% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1858
partiton_level_parallism_total  =       1.6068
partiton_level_parallism_util =       4.0426
partiton_level_parallism_util_total  =       3.1153
L2_BW  =      85.3276 GB/Sec
L2_BW_total  =      43.1295 GB/Sec
gpu_total_sim_rate=459321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 334290
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
944, 651, 718, 1094, 1052, 775, 1042, 792, 1009, 903, 1117, 1053, 847, 653, 718, 710, 798, 758, 929, 512, 1291, 522, 682, 855, 833, 712, 678, 841, 873, 510, 679, 990, 950, 712, 754, 572, 749, 616, 848, 648, 1034, 653, 656, 776, 561, 465, 454, 851, 929, 433, 774, 927, 796, 1101, 658, 783, 432, 721, 827, 854, 720, 444, 708, 927, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307916	W0_Idle:1085719	W0_Scoreboard:1375804	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:115981	WS1:119454	WS2:117367	WS3:117464	
dual_issue_nums: WS0:19533	WS1:19789	WS2:19508	WS3:19709	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 494 
max_icnt2mem_latency = 365 
maxmrqlatency = 53 
max_icnt2sh_latency = 22 
averagemflatency = 145 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:3259 	23 	44 	126 	141 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119672 	3825 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87009 	28778 	2827 	1733 	1031 	1835 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	116172 	7230 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	154 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         6         7         4         4         3         2         7        11         2         2 
dram[1]:         8         4         8         5         8         4         6         6         7         3         8         5         4         8         2         3 
dram[2]:         5         7         6         8         9        10         5         9         4         2         5         3         4         4         7         3 
dram[3]:         4         7         6        11         4         8        11         5         5         4         2         5         7         4         5         4 
dram[4]:         6         6        15         6         4         6         8         7         3         8         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         8        10         6         4         9         6         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         5         3         4         5         6         2         4         4         3 
dram[7]:        13         9         9         9        12         6         9         7         4         7         7        13         3         9         2         2 
dram[8]:         9         5         5         5         8         8         5         6         5         6         4         7         2         4         5         4 
dram[9]:         6         3         7         8         9        10         8        11         5         4         3         4         3         3         5         2 
dram[10]:         5         8         5         4         6         9         3         8         5         5         2         7         5         7         2         2 
dram[11]:         6         7         4         6         8         7        10         6         6         8         5         2         3         2         4         2 
maximum service time to same row:
dram[0]:      8770      8659      7700      6399     14871      7796      3980      1140      2041      3431      4303      5327      4585      7486      8178      4683 
dram[1]:      7343      7223      6909      5950      9672      8911      9788      7347      5715      2022      2723      3063      7392      7381      8155      5030 
dram[2]:      8719      6404     10235      8529      9690      8081      4162      4944      3836      5978      4292      6499      5048      9043      8102      5412 
dram[3]:      7263      8772     10286      9114      7851     14798      2172      2590      5619      4901      3061      3294      8621      5688      4470      5608 
dram[4]:      7273      8775      7978      9075      1320     12024      1230      3061      1742      7984      3221      6435      7365      6775      6458      5528 
dram[5]:      7476      6092      6177     11085      9835      8619      1273      4692      3397      5228      6060      2142      7325      5205      4245      7276 
dram[6]:      7493      8808      6114      7042      3238      7889      4384      2796      3707      2168      4381      4648      4143      7449      7321      5873 
dram[7]:      8740      7837      6269      8582      9274      7963      4396      1994      2548      5057      6213      5981      3509      6386      5437      8044 
dram[8]:      8691      8807      8182      8238      8472     14912      7235      4892      2208      4980      3422      3351      7416      5361      5456      6090 
dram[9]:      7834      9102      6419      8595     14949     13436      7041      2131      3029      3975      3344      3941      3125      7355      6679      5929 
dram[10]:      9260      8874      6350      8629     15368      8417      4953      9810      5120      3564      4188      5391      7480      3158      7331      7341 
dram[11]:      8877      8734      9061      9077     15227     14839      7158      2275      4000      4438      3677      3262      7401      5839      8152      5938 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  3.400000 11.000000  3.400000  2.571429  3.000000  4.000000  4.000000  5.000000  5.500000  5.000000 
dram[1]:  2.583333  2.250000  3.700000  4.666667  5.000000  1.714286  1.750000  5.000000  8.000000  1.857143  2.428571  6.000000  2.285714  4.000000  3.000000  2.666667 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  3.333333  3.000000  2.428571  2.333333  2.600000  2.800000  4.250000  1.666667  3.000000  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.100000  8.500000  3.500000  2.666667  3.200000  1.900000  1.857143  2.428571  4.666667  2.125000  2.777778  1.750000 
dram[4]:  3.142857  4.833333  6.000000  4.600000  4.333333  2.600000  4.600000  3.166667  2.222222  3.000000  2.285714  4.666667  5.500000  2.375000  2.500000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  8.500000  3.333333  2.428571  2.714286  4.000000  3.428571  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  2.545455  3.571429  2.222222  2.181818  2.400000  2.166667  2.750000  2.111111  2.400000  6.000000  5.000000  2.000000 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  3.142857  3.666667  2.800000  3.000000  4.000000  5.000000  2.666667  2.714286  3.500000  2.750000 
dram[8]:  8.500000  3.600000  3.222222  1.750000  2.333333  5.000000  3.000000  2.000000  2.857143  3.200000  2.181818  2.500000  4.333333  3.666667  3.333333  2.000000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  3.250000  2.600000  2.571429  3.250000  2.000000  3.000000  4.250000  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.888889  3.333333  2.200000  3.000000  3.600000  2.500000  3.750000  2.222222  3.333333  2.166667 
dram[11]:  3.000000  5.250000  2.857143  4.200000  3.800000  4.750000  5.000000  3.500000  3.333333  2.857143  2.300000  2.166667  2.666667  3.000000  3.200000  2.285714 
average row locality = 3603/1128 = 3.194149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        12        16        16        20        11        10 
dram[1]:        31        18        37        14        20        12        14        10        16        13        17        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        15        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        22        29        24        23        13        13        23        19        20        21        16        14        11        19        10        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        13        22        19        12        12        20        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        19        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        17        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        21        20        21        19        19        15        21        20        20        23        13        16        12        16        16 
total dram reads = 3603
bank skew: 37/6 = 6.17
chip skew: 328/280 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2594      3100      3101      3402      4793      3876      6727     10514     27896      7784      8532      7292      5524      4978      4389      4930
dram[1]:       2910      2879      2855      4207      5032      5812      8023     11262      8193      9520      6666      7002      5390      5785      4047      3162
dram[2]:       2756      2613      3021      2920      4705      4567      5705      5677      7450     16589      8643      7803      5788      8233      3814      3844
dram[3]:       2865      2567      3130      2255      4280      4571      5913      6750      8710      7070      7867      7110      5718      5359      2322      2719
dram[4]:       3226      2816      3061      3012      6032      5632      5608      6165      6788      6333      6724      8063      7240      4794      5629      3943
dram[5]:       3083      2851      3930      3054      3920      3705      6914      6633      7796      6524      5236      4710      9080     11702      4008      3576
dram[6]:       3213      3474      3746      2639      3456      3708      5979      5135     10050      9428      4949      6400      6808      7348      3655      3164
dram[7]:       2533      2797      2728      2901      4083      3235      5002      9650      8548      7059      9015      6187      6072      5402      3683      4087
dram[8]:       4505      3188      2669      3418      2736      4345      5473      6562      6667      8249      4843      5077      7092      4406      2821      3517
dram[9]:       3439      4875      2853      2889      3624      3127      8256      4959      7074      9975      7287      8906      5529      4860      3666      3489
dram[10]:       3660      3055      3064      3566      7049      3949      6581      5930     11496      5732      6996      6806      5994      4658      3064      4658
dram[11]:       3415      3301      3105      3860      4356      3951      7452      5471      6465      6864      4961      7582      5378      7312      3753      3586
maximum mf latency per bank:
dram[0]:        275       268       268       278       421       295       424       372       494       473       466       440       390       387       267       268
dram[1]:        308       274       278       269       376       279       381       401       454       459       459       444       354       372       268       271
dram[2]:        268       274       273       282       277       384       408       464       399       470       456       400       362       362       275       273
dram[3]:        275       271       273       272       358       388       470       400       383       470       470       470       331       321       276       267
dram[4]:        272       270       273       272       470       396       383       412       473       368       381       439       422       378       268       271
dram[5]:        295       270       269       273       459       386       423       429       441       395       457       425       423       431       302       270
dram[6]:        287       271       298       270       354       300       465       400       470       493       379       409       362       397       269       271
dram[7]:        276       273       275       273       297       464       436       384       491       464       377       415       339       397       271       283
dram[8]:        272       270       281       272       307       335       418       409       461       447       439       410       390       368       286       272
dram[9]:        270       267       271       274       369       376       459       422       454       477       376       411       352       372       270       291
dram[10]:        271       273       272       269       280       348       386       361       470       470       411       470       330       370       300       274
dram[11]:        271       275       280       273       384       383       364       379       488       493       476       392       360       355       281       319
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137545 n_act=90 n_pre=74 n_ref_event=94828660427424 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004058
n_activity=5444 dram_eff=0.1029
bk0: 36a 137691i bk1: 20a 137765i bk2: 21a 137660i bk3: 19a 137844i bk4: 14a 137810i bk5: 22a 137634i bk6: 17a 137785i bk7: 11a 137921i bk8: 17a 137791i bk9: 18a 137723i bk10: 12a 137822i bk11: 16a 137813i bk12: 16a 137861i bk13: 20a 137859i bk14: 11a 137907i bk15: 10a 137948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710714
Row_Buffer_Locality_read = 0.710714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289708
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.028369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004058 
total_CMD = 137989 
util_bw = 560 
Wasted_Col = 1270 
Wasted_Row = 819 
Idle = 135340 

BW Util Bottlenecks: 
RCDc_limit = 1342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137545 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 94828660427424 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 280 
Row_Bus_Util =  0.001189 
CoL_Bus_Util = 0.002029 
Either_Row_CoL_Bus_Util = 0.003218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0051236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137525 n_act=103 n_pre=87 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004058
n_activity=5731 dram_eff=0.09771
bk0: 31a 137569i bk1: 18a 137706i bk2: 37a 137638i bk3: 14a 137857i bk4: 20a 137807i bk5: 12a 137735i bk6: 14a 137700i bk7: 10a 137886i bk8: 16a 137891i bk9: 13a 137745i bk10: 17a 137729i bk11: 18a 137851i bk12: 16a 137728i bk13: 16a 137817i bk14: 12a 137871i bk15: 16a 137802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664286
Row_Buffer_Locality_read = 0.664286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398106
Bank_Level_Parallism_Col = 1.183383
Bank_Level_Parallism_Ready = 1.020979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126410 

BW Util details:
bwutil = 0.004058 
total_CMD = 137989 
util_bw = 560 
Wasted_Col = 1387 
Wasted_Row = 863 
Idle = 135179 

BW Util Bottlenecks: 
RCDc_limit = 1486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137525 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 280 
Row_Bus_Util =  0.001377 
CoL_Bus_Util = 0.002029 
Either_Row_CoL_Bus_Util = 0.003363 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.012931 
queue_avg = 0.004515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00451485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137528 n_act=97 n_pre=81 n_ref_event=0 n_req=286 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004145
n_activity=5468 dram_eff=0.1046
bk0: 20a 137790i bk1: 28a 137729i bk2: 23a 137825i bk3: 25a 137757i bk4: 18a 137734i bk5: 21a 137867i bk6: 20a 137764i bk7: 21a 137731i bk8: 17a 137713i bk9: 7a 137860i bk10: 13a 137797i bk11: 14a 137776i bk12: 17a 137823i bk13: 10a 137805i bk14: 15a 137796i bk15: 17a 137736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695804
Row_Buffer_Locality_read = 0.695804
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369836
Bank_Level_Parallism_Col = 1.160671
Bank_Level_Parallism_Ready = 1.045139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143885 

BW Util details:
bwutil = 0.004145 
total_CMD = 137989 
util_bw = 572 
Wasted_Col = 1346 
Wasted_Row = 817 
Idle = 135254 

BW Util Bottlenecks: 
RCDc_limit = 1403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137528 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 286 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 286 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.002073 
Either_Row_CoL_Bus_Util = 0.003341 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.006508 
queue_avg = 0.006138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00613817
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137482 n_act=112 n_pre=96 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004363
n_activity=6132 dram_eff=0.09817
bk0: 22a 137673i bk1: 21a 137809i bk2: 21a 137883i bk3: 27a 137734i bk4: 21a 137619i bk5: 17a 137881i bk6: 21a 137763i bk7: 16a 137739i bk8: 16a 137766i bk9: 19a 137615i bk10: 13a 137753i bk11: 17a 137734i bk12: 14a 137896i bk13: 17a 137718i bk14: 25a 137676i bk15: 14a 137737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654485
Row_Buffer_Locality_read = 0.654485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405226
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004363 
total_CMD = 137989 
util_bw = 602 
Wasted_Col = 1479 
Wasted_Row = 963 
Idle = 134945 

BW Util Bottlenecks: 
RCDc_limit = 1588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137482 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 301 
Row_Bus_Util =  0.001507 
CoL_Bus_Util = 0.002181 
Either_Row_CoL_Bus_Util = 0.003674 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003945 
queue_avg = 0.006182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00618165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137530 n_act=93 n_pre=77 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004203
n_activity=5368 dram_eff=0.108
bk0: 22a 137763i bk1: 29a 137783i bk2: 24a 137846i bk3: 23a 137789i bk4: 13a 137849i bk5: 13a 137805i bk6: 23a 137792i bk7: 19a 137725i bk8: 20a 137689i bk9: 21a 137712i bk10: 16a 137746i bk11: 14a 137889i bk12: 11a 137927i bk13: 19a 137739i bk14: 10a 137871i bk15: 13a 137812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703448
Row_Buffer_Locality_read = 0.703448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324597
Bank_Level_Parallism_Col = 1.184975
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128788 

BW Util details:
bwutil = 0.004203 
total_CMD = 137989 
util_bw = 580 
Wasted_Col = 1256 
Wasted_Row = 810 
Idle = 135343 

BW Util Bottlenecks: 
RCDc_limit = 1310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137530 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 290 
Row_Bus_Util =  0.001232 
CoL_Bus_Util = 0.002102 
Either_Row_CoL_Bus_Util = 0.003326 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002179 
queue_avg = 0.004479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00447862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137511 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004348
n_activity=5675 dram_eff=0.1057
bk0: 20a 137830i bk1: 24a 137617i bk2: 17a 137825i bk3: 29a 137755i bk4: 21a 137788i bk5: 26a 137661i bk6: 17a 137875i bk7: 20a 137764i bk8: 17a 137630i bk9: 19a 137750i bk10: 20a 137823i bk11: 24a 137716i bk12: 8a 137889i bk13: 6a 137861i bk14: 15a 137857i bk15: 17a 137875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392829
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.078947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004348 
total_CMD = 137989 
util_bw = 600 
Wasted_Col = 1291 
Wasted_Row = 839 
Idle = 135259 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137511 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001290 
CoL_Bus_Util = 0.002174 
Either_Row_CoL_Bus_Util = 0.003464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00408728
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137446 n_act=124 n_pre=108 n_ref_event=315552 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004624
n_activity=6809 dram_eff=0.0937
bk0: 22a 137575i bk1: 24a 137822i bk2: 19a 137815i bk3: 29a 137663i bk4: 28a 137529i bk5: 25a 137705i bk6: 20a 137699i bk7: 24a 137575i bk8: 12a 137780i bk9: 13a 137779i bk10: 22a 137733i bk11: 19a 137695i bk12: 12a 137771i bk13: 12a 137930i bk14: 20a 137839i bk15: 18a 137670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642633
Row_Buffer_Locality_read = 0.642633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329352
Bank_Level_Parallism_Col = 1.152709
Bank_Level_Parallism_Ready = 1.033951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115764 

BW Util details:
bwutil = 0.004624 
total_CMD = 137989 
util_bw = 638 
Wasted_Col = 1697 
Wasted_Row = 1206 
Idle = 134448 

BW Util Bottlenecks: 
RCDc_limit = 1794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137446 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 315552 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 319 
Row_Bus_Util =  0.001681 
CoL_Bus_Util = 0.002312 
Either_Row_CoL_Bus_Util = 0.003935 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.014733 
queue_avg = 0.003942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00394234
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137496 n_act=95 n_pre=79 n_ref_event=0 n_req=322 n_rd=322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004667
n_activity=5497 dram_eff=0.1172
bk0: 25a 137796i bk1: 26a 137671i bk2: 33a 137797i bk3: 30a 137766i bk4: 26a 137778i bk5: 25a 137749i bk6: 22a 137726i bk7: 11a 137864i bk8: 14a 137769i bk9: 18a 137749i bk10: 12a 137881i bk11: 20a 137840i bk12: 16a 137764i bk13: 19a 137765i bk14: 14a 137835i bk15: 11a 137817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742236
Row_Buffer_Locality_read = 0.742236
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434211
Bank_Level_Parallism_Col = 1.210494
Bank_Level_Parallism_Ready = 1.027864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189506 

BW Util details:
bwutil = 0.004667 
total_CMD = 137989 
util_bw = 644 
Wasted_Col = 1250 
Wasted_Row = 735 
Idle = 135360 

BW Util Bottlenecks: 
RCDc_limit = 1351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137496 
Read = 322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 322 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 322 
Row_Bus_Util =  0.001261 
CoL_Bus_Util = 0.002334 
Either_Row_CoL_Bus_Util = 0.003573 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.006085 
queue_avg = 0.006805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00680489
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137435 n_act=125 n_pre=109 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004754
n_activity=6571 dram_eff=0.09983
bk0: 17a 137880i bk1: 18a 137805i bk2: 29a 137657i bk3: 21a 137613i bk4: 35a 137404i bk5: 20a 137814i bk6: 21a 137728i bk7: 18a 137694i bk8: 20a 137639i bk9: 16a 137755i bk10: 24a 137518i bk11: 20a 137687i bk12: 13a 137883i bk13: 22a 137735i bk14: 20a 137777i bk15: 14a 137714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646341
Row_Buffer_Locality_read = 0.646341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538786
Bank_Level_Parallism_Col = 1.223132
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204197 

BW Util details:
bwutil = 0.004754 
total_CMD = 137989 
util_bw = 656 
Wasted_Col = 1589 
Wasted_Row = 1026 
Idle = 134718 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137435 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 328 
Row_Bus_Util =  0.001696 
CoL_Bus_Util = 0.002377 
Either_Row_CoL_Bus_Util = 0.004015 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.014440 
queue_avg = 0.009334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00933408
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137492 n_act=104 n_pre=88 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004508
n_activity=6168 dram_eff=0.1008
bk0: 23a 137659i bk1: 14a 137837i bk2: 28a 137807i bk3: 29a 137770i bk4: 26a 137683i bk5: 29a 137749i bk6: 13a 137775i bk7: 26a 137652i bk8: 18a 137727i bk9: 13a 137830i bk10: 16a 137705i bk11: 12a 137831i bk12: 17a 137834i bk13: 22a 137829i bk14: 12a 137871i bk15: 13a 137754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707395
Row_Buffer_Locality_read = 0.707395
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322706
Bank_Level_Parallism_Col = 1.163056
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137400 

BW Util details:
bwutil = 0.004508 
total_CMD = 137989 
util_bw = 622 
Wasted_Col = 1427 
Wasted_Row = 969 
Idle = 134971 

BW Util Bottlenecks: 
RCDc_limit = 1504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137492 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 311 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.002254 
Either_Row_CoL_Bus_Util = 0.003602 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.012072 
queue_avg = 0.003457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0034568
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137513 n_act=104 n_pre=88 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004247
n_activity=5450 dram_eff=0.1075
bk0: 17a 137783i bk1: 27a 137813i bk2: 19a 137790i bk3: 21a 137811i bk4: 12a 137861i bk5: 24a 137722i bk6: 17a 137640i bk7: 20a 137702i bk8: 11a 137794i bk9: 24a 137668i bk10: 18a 137813i bk11: 15a 137782i bk12: 15a 137861i bk13: 20a 137647i bk14: 20a 137769i bk15: 13a 137795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682594
Row_Buffer_Locality_read = 0.682594
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445681
Bank_Level_Parallism_Col = 1.193568
Bank_Level_Parallism_Ready = 1.030201
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144729 

BW Util details:
bwutil = 0.004247 
total_CMD = 137989 
util_bw = 586 
Wasted_Col = 1356 
Wasted_Row = 838 
Idle = 135209 

BW Util Bottlenecks: 
RCDc_limit = 1474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137513 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 293 
Row_Bus_Util =  0.001391 
CoL_Bus_Util = 0.002123 
Either_Row_CoL_Bus_Util = 0.003450 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.018908 
queue_avg = 0.003515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351477
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137989 n_nop=137511 n_act=102 n_pre=86 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004247
n_activity=5720 dram_eff=0.1024
bk0: 21a 137751i bk1: 21a 137806i bk2: 20a 137721i bk3: 21a 137801i bk4: 19a 137840i bk5: 19a 137866i bk6: 15a 137823i bk7: 21a 137743i bk8: 20a 137759i bk9: 20a 137712i bk10: 23a 137650i bk11: 13a 137745i bk12: 16a 137769i bk13: 12a 137820i bk14: 16a 137747i bk15: 16a 137772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686007
Row_Buffer_Locality_read = 0.686007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399623
Bank_Level_Parallism_Col = 1.180572
Bank_Level_Parallism_Ready = 1.050167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128725 

BW Util details:
bwutil = 0.004247 
total_CMD = 137989 
util_bw = 586 
Wasted_Col = 1373 
Wasted_Row = 877 
Idle = 135153 

BW Util Bottlenecks: 
RCDc_limit = 1481 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137989 
n_nop = 137511 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 293 
Row_Bus_Util =  0.001362 
CoL_Bus_Util = 0.002123 
Either_Row_CoL_Bus_Util = 0.003464 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.006276 
queue_avg = 0.003500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00350028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6440, Miss = 144, Miss_rate = 0.022, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5149, Miss = 136, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5530, Miss = 163, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4822, Miss = 117, Miss_rate = 0.024, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5057, Miss = 143, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5155, Miss = 143, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5024, Miss = 153, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4744, Miss = 148, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5083, Miss = 139, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5041, Miss = 151, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4837, Miss = 135, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5205, Miss = 165, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5151, Miss = 155, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5307, Miss = 164, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5192, Miss = 162, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5166, Miss = 160, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5271, Miss = 179, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4929, Miss = 149, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5145, Miss = 153, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5259, Miss = 158, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5027, Miss = 129, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5296, Miss = 164, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4995, Miss = 150, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5008, Miss = 143, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123833
L2_total_cache_misses = 3603
L2_total_cache_miss_rate = 0.0291
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 945
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.065
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=123833
icnt_total_pkts_simt_to_mem=123567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.89171
	minimum = 5
	maximum = 66
Network latency average = 5.89171
	minimum = 5
	maximum = 66
Slowest packet = 92069
Flit latency average = 5.89171
	minimum = 5
	maximum = 66
Slowest flit = 92069
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.167672
	minimum = 0.120807 (at node 21)
	maximum = 0.274171 (at node 3)
Accepted packet rate average = 0.167672
	minimum = 0.120807 (at node 21)
	maximum = 0.274171 (at node 3)
Injected flit rate average = 0.167672
	minimum = 0.120807 (at node 21)
	maximum = 0.274171 (at node 3)
Accepted flit rate average= 0.167672
	minimum = 0.120807 (at node 21)
	maximum = 0.274171 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.67556 (9 samples)
	minimum = 5 (9 samples)
	maximum = 57.7778 (9 samples)
Network latency average = 9.51926 (9 samples)
	minimum = 5 (9 samples)
	maximum = 52.4444 (9 samples)
Flit latency average = 9.51926 (9 samples)
	minimum = 5 (9 samples)
	maximum = 52.4444 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.074006 (9 samples)
	minimum = 0.0503274 (9 samples)
	maximum = 0.169579 (9 samples)
Accepted packet rate average = 0.074006 (9 samples)
	minimum = 0.0503274 (9 samples)
	maximum = 0.170203 (9 samples)
Injected flit rate average = 0.074006 (9 samples)
	minimum = 0.0503274 (9 samples)
	maximum = 0.169579 (9 samples)
Accepted flit rate average = 0.074006 (9 samples)
	minimum = 0.0503274 (9 samples)
	maximum = 0.170203 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 459321 (inst/sec)
gpgpu_simulation_rate = 3204 (cycle/sec)
gpgpu_silicon_slowdown = 261235x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3051
gpu_sim_insn = 1211812
gpu_ipc =     397.1852
gpu_tot_sim_cycle = 79953
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     153.0339
gpu_tot_issued_cta = 1280
gpu_occupancy = 73.4812% 
gpu_tot_occupancy = 35.7489% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3327
partiton_level_parallism_total  =       1.6727
partiton_level_parallism_util =       3.7912
partiton_level_parallism_util_total  =       3.1581
L2_BW  =      89.2624 GB/Sec
L2_BW_total  =      44.8899 GB/Sec
gpu_total_sim_rate=470596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121984
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364920
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1043, 750, 817, 1193, 1151, 874, 1141, 890, 1108, 1002, 1216, 1152, 946, 752, 815, 808, 863, 824, 995, 578, 1357, 588, 747, 921, 899, 778, 732, 906, 939, 576, 745, 1056, 1016, 778, 820, 626, 815, 682, 914, 714, 1099, 719, 722, 842, 627, 531, 520, 917, 995, 499, 838, 992, 862, 1167, 724, 849, 498, 787, 893, 920, 785, 509, 774, 993, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:339958	W0_Idle:1145563	W0_Scoreboard:1396807	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:126779	WS1:130242	WS2:128162	WS3:128255	
dual_issue_nums: WS0:21536	WS1:21797	WS2:21507	WS3:21710	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 843 
max_icnt2mem_latency = 714 
maxmrqlatency = 53 
max_icnt2sh_latency = 22 
averagemflatency = 160 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:3259 	23 	44 	126 	141 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124444 	6624 	2597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	88533 	29519 	3202 	2575 	2332 	3387 	2984 	1203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	126300 	7270 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	157 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         6         7         4         4         3         2         7        11         2         2 
dram[1]:         8         4         8         5         8         4         6         6         7         3         8         5         4         8         2         3 
dram[2]:         5         7         6         8         9        10         5         9         4         2         5         3         4         4         7         3 
dram[3]:         4         7         6        11         4         8        11         5         5         4         2         5         7         4         5         4 
dram[4]:         6         6        15         6         4         6         8         7         3         8         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         8        10         6         4         9         6         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         5         3         4         5         6         2         4         4         3 
dram[7]:        13         9         9         9        12         6         9         7         4         7         7        13         3         9         2         2 
dram[8]:         9         5         5         5         8         8         5         6         5         6         4         7         2         4         5         4 
dram[9]:         6         3         7         8         9        10         8        11         5         4         3         4         3         3         5         2 
dram[10]:         5         8         5         4         6         9         3         8         5         5         2         7         5         7         2         2 
dram[11]:         6         7         4         6         8         7        10         6         6         8         5         2         3         2         4         2 
maximum service time to same row:
dram[0]:      8770      8659      7700      6399     14871      7796      3980      1140      2041      3431      4303      5327      4585      7486      8178      4683 
dram[1]:      7343      7223      6909      5950      9672      8911      9788      7347      5715      2022      2723      3063      7392      7381      8155      5030 
dram[2]:      8719      6404     10235      8529      9690      8081      4162      4944      3836      5978      4292      6499      5048      9043      8102      5412 
dram[3]:      7263      8772     10286      9114      7851     14798      2172      2590      5619      4901      3061      3294      8621      5688      4470      5608 
dram[4]:      7273      8775      7978      9075      1320     12024      1230      3061      1742      7984      3221      6435      7365      6775      6458      5528 
dram[5]:      7476      6092      6177     11085      9835      8619      1273      4692      3397      5228      6060      2142      7325      5205      4245      7276 
dram[6]:      7493      8808      6114      7042      3238      7889      4384      2796      3707      2168      4381      4648      4143      7449      7321      5873 
dram[7]:      8740      7837      6269      8582      9274      7963      4396      1994      2548      5057      6213      5981      3509      6386      5437      8044 
dram[8]:      8691      8807      8182      8238      8472     14912      7235      4892      2208      4980      3422      3351      7416      5361      5456      6090 
dram[9]:      7834      9102      6419      8595     14949     13436      7041      2131      3029      3975      3344      3941      3125      7355      6679      5929 
dram[10]:      9260      8874      6350      8629     15368      8417      4953      9810      5120      3564      4188      5391      7480      3158      7331      7341 
dram[11]:      8877      8734      9061      9077     15227     14839      7158      2275      4000      4438      3677      3262      7401      5839      8152      5938 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  3.400000 11.000000  3.400000  2.571429  3.000000  4.000000  4.000000  5.000000  5.500000  5.000000 
dram[1]:  2.583333  2.250000  3.700000  4.666667  5.000000  1.714286  1.750000  5.000000  8.000000  1.857143  2.428571  6.000000  2.285714  4.000000  3.000000  2.666667 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  3.333333  3.000000  2.428571  2.333333  2.600000  2.800000  4.250000  1.666667  3.000000  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.100000  8.500000  3.500000  2.666667  3.200000  1.900000  1.857143  2.428571  4.666667  2.125000  2.777778  1.750000 
dram[4]:  3.142857  4.833333  6.000000  4.600000  4.333333  2.600000  4.600000  3.166667  2.222222  3.000000  2.285714  4.666667  5.500000  2.375000  2.500000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  8.500000  3.333333  2.428571  2.714286  4.000000  3.428571  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  2.545455  3.571429  2.222222  2.181818  2.400000  2.166667  2.750000  2.111111  2.400000  6.000000  5.000000  2.000000 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  3.142857  3.666667  2.800000  3.000000  4.000000  5.000000  2.666667  2.714286  3.500000  2.750000 
dram[8]:  8.500000  3.600000  3.222222  1.750000  2.333333  5.000000  3.000000  2.000000  2.857143  3.200000  2.181818  2.500000  4.333333  3.666667  3.333333  2.000000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  3.250000  2.600000  2.571429  3.250000  2.000000  3.000000  4.250000  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.888889  3.333333  2.200000  3.000000  3.600000  2.500000  3.750000  2.222222  3.333333  2.166667 
dram[11]:  3.000000  5.250000  2.857143  4.200000  3.800000  4.750000  5.000000  3.500000  3.333333  2.857143  2.300000  2.166667  2.666667  3.000000  3.200000  2.285714 
average row locality = 3603/1128 = 3.194149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        12        16        16        20        11        10 
dram[1]:        31        18        37        14        20        12        14        10        16        13        17        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        15        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        22        29        24        23        13        13        23        19        20        21        16        14        11        19        10        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        13        22        19        12        12        20        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        19        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        17        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        21        20        21        19        19        15        21        20        20        23        13        16        12        16        16 
total dram reads = 3603
bank skew: 37/6 = 6.17
chip skew: 328/280 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2594      3100      3101      3402      5194      4243      8254     12925     78975     10102     11221      9270      6424      5634      4389      4930
dram[1]:       2910      2879      2855      4207      5403      6448      9691     13648     10717     12802      8407      8792      6245      6640      4047      3162
dram[2]:       2756      2613      3021      2920      4998      4835      6728      6791      9740     21798     10688      9786      6533      9532      3814      3844
dram[3]:       2865      2567      3130      2255      4594      4894      6933      8099     10944      9105      9966      8835      6747      6194      2322      2719
dram[4]:       3226      2816      3061      3012      6646      6136      6567      7314      8747      8377      8823     10381      8625      5638      5629      3943
dram[5]:       3083      2851      3930      3054      4245      3949      8167      7798     10082      8654      6762      6124     11045     14356      4008      3576
dram[6]:       3213      3474      3746      2639      3669      3924      6897      5978     12774     12146      6316      7956      8042      8564      3655      3164
dram[7]:       2533      2797      2728      2901      4292      3508      5954     11614     11054      8918     11355      7728      6989      6172      3683      4087
dram[8]:       4505      3188      2669      3418      2988      4741      6640      7997      8700     10658      6061      6703      8294      5107      2821      3517
dram[9]:       3439      4875      2853      2889      3891      3486     10093      5903      9133     12953      9107     11502      6452      5546      3666      3489
dram[10]:       3660      3055      3064      3566      7604      4250      7943      6996     14598      7173      8414      8626      6842      5392      3064      4658
dram[11]:       3415      3301      3105      3860      4682      4345      8928      6546      8236      8792      6134      9577      6312      8499      3753      3586
maximum mf latency per bank:
dram[0]:        275       268       268       278       771       748       776       820       843       841       839       822       656       667       267       268
dram[1]:        308       274       278       269       666       784       769       826       836       842       800       784       664       658       268       271
dram[2]:        268       274       273       282       672       466       657       659       692       690       667       687       657       660       275       273
dram[3]:        275       271       273       272       619       561       659       661       662       692       687       672       644       675       276       267
dram[4]:        272       270       273       272       739       565       818       808       827       823       837       837       684       726       268       271
dram[5]:        295       270       269       273       788       785       779       793       784       821       842       837       732       726       302       270
dram[6]:        287       271       298       270       613       492       675       674       698       691       692       692       638       653       269       271
dram[7]:        276       273       275       273       641       673       658       659       667       669       668       693       665       658       271       283
dram[8]:        272       270       281       272       761       731       842       838       839       840       810       821       662       673       286       272
dram[9]:        270       267       271       274       706       770       837       839       818       822       761       823       667       667       270       291
dram[10]:        271       273       272       269       585       639       690       689       677       700       674       689       649       659       300       274
dram[11]:        271       275       280       273       676       645       667       682       663       700       668       689       662       658       281       319
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=143019 n_act=90 n_pre=74 n_ref_event=94828660427424 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003903
n_activity=5444 dram_eff=0.1029
bk0: 36a 143165i bk1: 20a 143239i bk2: 21a 143134i bk3: 19a 143318i bk4: 14a 143284i bk5: 22a 143108i bk6: 17a 143259i bk7: 11a 143395i bk8: 17a 143265i bk9: 18a 143197i bk10: 12a 143296i bk11: 16a 143287i bk12: 16a 143335i bk13: 20a 143333i bk14: 11a 143381i bk15: 10a 143422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710714
Row_Buffer_Locality_read = 0.710714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.289708
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.028369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003903 
total_CMD = 143463 
util_bw = 560 
Wasted_Col = 1270 
Wasted_Row = 819 
Idle = 140814 

BW Util Bottlenecks: 
RCDc_limit = 1342 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 143019 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 90 
n_pre = 74 
n_ref = 94828660427424 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 164 
issued_total_col = 280 
Row_Bus_Util =  0.001143 
CoL_Bus_Util = 0.001952 
Either_Row_CoL_Bus_Util = 0.003095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0049281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142999 n_act=103 n_pre=87 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003903
n_activity=5731 dram_eff=0.09771
bk0: 31a 143043i bk1: 18a 143180i bk2: 37a 143112i bk3: 14a 143331i bk4: 20a 143281i bk5: 12a 143209i bk6: 14a 143174i bk7: 10a 143360i bk8: 16a 143365i bk9: 13a 143219i bk10: 17a 143203i bk11: 18a 143325i bk12: 16a 143202i bk13: 16a 143291i bk14: 12a 143345i bk15: 16a 143276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664286
Row_Buffer_Locality_read = 0.664286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.398106
Bank_Level_Parallism_Col = 1.183383
Bank_Level_Parallism_Ready = 1.020979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.126410 

BW Util details:
bwutil = 0.003903 
total_CMD = 143463 
util_bw = 560 
Wasted_Col = 1387 
Wasted_Row = 863 
Idle = 140653 

BW Util Bottlenecks: 
RCDc_limit = 1486 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142999 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 280 
Row_Bus_Util =  0.001324 
CoL_Bus_Util = 0.001952 
Either_Row_CoL_Bus_Util = 0.003234 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.012931 
queue_avg = 0.004343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00434258
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=143002 n_act=97 n_pre=81 n_ref_event=0 n_req=286 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003987
n_activity=5468 dram_eff=0.1046
bk0: 20a 143264i bk1: 28a 143203i bk2: 23a 143299i bk3: 25a 143231i bk4: 18a 143208i bk5: 21a 143341i bk6: 20a 143238i bk7: 21a 143205i bk8: 17a 143187i bk9: 7a 143334i bk10: 13a 143271i bk11: 14a 143250i bk12: 17a 143297i bk13: 10a 143279i bk14: 15a 143270i bk15: 17a 143210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695804
Row_Buffer_Locality_read = 0.695804
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.369836
Bank_Level_Parallism_Col = 1.160671
Bank_Level_Parallism_Ready = 1.045139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143885 

BW Util details:
bwutil = 0.003987 
total_CMD = 143463 
util_bw = 572 
Wasted_Col = 1346 
Wasted_Row = 817 
Idle = 140728 

BW Util Bottlenecks: 
RCDc_limit = 1403 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 143002 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 286 
total_req = 286 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 286 
Row_Bus_Util =  0.001241 
CoL_Bus_Util = 0.001994 
Either_Row_CoL_Bus_Util = 0.003213 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.006508 
queue_avg = 0.005904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00590396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142956 n_act=112 n_pre=96 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004196
n_activity=6132 dram_eff=0.09817
bk0: 22a 143147i bk1: 21a 143283i bk2: 21a 143357i bk3: 27a 143208i bk4: 21a 143093i bk5: 17a 143355i bk6: 21a 143237i bk7: 16a 143213i bk8: 16a 143240i bk9: 19a 143089i bk10: 13a 143227i bk11: 17a 143208i bk12: 14a 143370i bk13: 17a 143192i bk14: 25a 143150i bk15: 14a 143211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654485
Row_Buffer_Locality_read = 0.654485
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.405226
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.032787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004196 
total_CMD = 143463 
util_bw = 602 
Wasted_Col = 1479 
Wasted_Row = 963 
Idle = 140419 

BW Util Bottlenecks: 
RCDc_limit = 1588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142956 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 301 
Row_Bus_Util =  0.001450 
CoL_Bus_Util = 0.002098 
Either_Row_CoL_Bus_Util = 0.003534 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.003945 
queue_avg = 0.005946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00594578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=143004 n_act=93 n_pre=77 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004043
n_activity=5368 dram_eff=0.108
bk0: 22a 143237i bk1: 29a 143257i bk2: 24a 143320i bk3: 23a 143263i bk4: 13a 143323i bk5: 13a 143279i bk6: 23a 143266i bk7: 19a 143199i bk8: 20a 143163i bk9: 21a 143186i bk10: 16a 143220i bk11: 14a 143363i bk12: 11a 143401i bk13: 19a 143213i bk14: 10a 143345i bk15: 13a 143286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703448
Row_Buffer_Locality_read = 0.703448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324597
Bank_Level_Parallism_Col = 1.184975
Bank_Level_Parallism_Ready = 1.041096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128788 

BW Util details:
bwutil = 0.004043 
total_CMD = 143463 
util_bw = 580 
Wasted_Col = 1256 
Wasted_Row = 810 
Idle = 140817 

BW Util Bottlenecks: 
RCDc_limit = 1310 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 143004 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 93 
n_pre = 77 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 170 
issued_total_col = 290 
Row_Bus_Util =  0.001185 
CoL_Bus_Util = 0.002021 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002179 
queue_avg = 0.004308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00430773
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142985 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004182
n_activity=5675 dram_eff=0.1057
bk0: 20a 143304i bk1: 24a 143091i bk2: 17a 143299i bk3: 29a 143229i bk4: 21a 143262i bk5: 26a 143135i bk6: 17a 143349i bk7: 20a 143238i bk8: 17a 143104i bk9: 19a 143224i bk10: 20a 143297i bk11: 24a 143190i bk12: 8a 143363i bk13: 6a 143335i bk14: 15a 143331i bk15: 17a 143349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.392829
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.078947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004182 
total_CMD = 143463 
util_bw = 600 
Wasted_Col = 1291 
Wasted_Row = 839 
Idle = 140733 

BW Util Bottlenecks: 
RCDc_limit = 1380 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142985 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001241 
CoL_Bus_Util = 0.002091 
Either_Row_CoL_Bus_Util = 0.003332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00393133
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142920 n_act=124 n_pre=108 n_ref_event=315552 n_req=319 n_rd=319 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004447
n_activity=6809 dram_eff=0.0937
bk0: 22a 143049i bk1: 24a 143296i bk2: 19a 143289i bk3: 29a 143137i bk4: 28a 143003i bk5: 25a 143179i bk6: 20a 143173i bk7: 24a 143049i bk8: 12a 143254i bk9: 13a 143253i bk10: 22a 143207i bk11: 19a 143169i bk12: 12a 143245i bk13: 12a 143404i bk14: 20a 143313i bk15: 18a 143144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642633
Row_Buffer_Locality_read = 0.642633
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.329352
Bank_Level_Parallism_Col = 1.152709
Bank_Level_Parallism_Ready = 1.033951
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115764 

BW Util details:
bwutil = 0.004447 
total_CMD = 143463 
util_bw = 638 
Wasted_Col = 1697 
Wasted_Row = 1206 
Idle = 139922 

BW Util Bottlenecks: 
RCDc_limit = 1794 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142920 
Read = 319 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 124 
n_pre = 108 
n_ref = 315552 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 319 
Row_Bus_Util =  0.001617 
CoL_Bus_Util = 0.002224 
Either_Row_CoL_Bus_Util = 0.003785 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.014733 
queue_avg = 0.003792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00379192
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142970 n_act=95 n_pre=79 n_ref_event=0 n_req=322 n_rd=322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004489
n_activity=5497 dram_eff=0.1172
bk0: 25a 143270i bk1: 26a 143145i bk2: 33a 143271i bk3: 30a 143240i bk4: 26a 143252i bk5: 25a 143223i bk6: 22a 143200i bk7: 11a 143338i bk8: 14a 143243i bk9: 18a 143223i bk10: 12a 143355i bk11: 20a 143314i bk12: 16a 143238i bk13: 19a 143239i bk14: 14a 143309i bk15: 11a 143291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.742236
Row_Buffer_Locality_read = 0.742236
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.434211
Bank_Level_Parallism_Col = 1.210494
Bank_Level_Parallism_Ready = 1.027864
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.189506 

BW Util details:
bwutil = 0.004489 
total_CMD = 143463 
util_bw = 644 
Wasted_Col = 1250 
Wasted_Row = 735 
Idle = 140834 

BW Util Bottlenecks: 
RCDc_limit = 1351 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142970 
Read = 322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 95 
n_pre = 79 
n_ref = 0 
n_req = 322 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 174 
issued_total_col = 322 
Row_Bus_Util =  0.001213 
CoL_Bus_Util = 0.002244 
Either_Row_CoL_Bus_Util = 0.003436 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.006085 
queue_avg = 0.006545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00654524
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142909 n_act=125 n_pre=109 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004573
n_activity=6571 dram_eff=0.09983
bk0: 17a 143354i bk1: 18a 143279i bk2: 29a 143131i bk3: 21a 143087i bk4: 35a 142878i bk5: 20a 143288i bk6: 21a 143202i bk7: 18a 143168i bk8: 20a 143113i bk9: 16a 143229i bk10: 24a 142992i bk11: 20a 143161i bk12: 13a 143357i bk13: 22a 143209i bk14: 20a 143251i bk15: 14a 143188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646341
Row_Buffer_Locality_read = 0.646341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.538786
Bank_Level_Parallism_Col = 1.223132
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.204197 

BW Util details:
bwutil = 0.004573 
total_CMD = 143463 
util_bw = 656 
Wasted_Col = 1589 
Wasted_Row = 1026 
Idle = 140192 

BW Util Bottlenecks: 
RCDc_limit = 1749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142909 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 328 
Row_Bus_Util =  0.001631 
CoL_Bus_Util = 0.002286 
Either_Row_CoL_Bus_Util = 0.003862 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.014440 
queue_avg = 0.008978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00897792
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142966 n_act=104 n_pre=88 n_ref_event=0 n_req=311 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004336
n_activity=6168 dram_eff=0.1008
bk0: 23a 143133i bk1: 14a 143311i bk2: 28a 143281i bk3: 29a 143244i bk4: 26a 143157i bk5: 29a 143223i bk6: 13a 143249i bk7: 26a 143126i bk8: 18a 143201i bk9: 13a 143304i bk10: 16a 143179i bk11: 12a 143305i bk12: 17a 143308i bk13: 22a 143303i bk14: 12a 143345i bk15: 13a 143228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707395
Row_Buffer_Locality_read = 0.707395
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.322706
Bank_Level_Parallism_Col = 1.163056
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137400 

BW Util details:
bwutil = 0.004336 
total_CMD = 143463 
util_bw = 622 
Wasted_Col = 1427 
Wasted_Row = 969 
Idle = 140445 

BW Util Bottlenecks: 
RCDc_limit = 1504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 108 
rwq = 0 
CCDLc_limit_alone = 108 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142966 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 311 
Row_Bus_Util =  0.001338 
CoL_Bus_Util = 0.002168 
Either_Row_CoL_Bus_Util = 0.003464 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.012072 
queue_avg = 0.003325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0033249
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142987 n_act=104 n_pre=88 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004085
n_activity=5450 dram_eff=0.1075
bk0: 17a 143257i bk1: 27a 143287i bk2: 19a 143264i bk3: 21a 143285i bk4: 12a 143335i bk5: 24a 143196i bk6: 17a 143114i bk7: 20a 143176i bk8: 11a 143268i bk9: 24a 143142i bk10: 18a 143287i bk11: 15a 143256i bk12: 15a 143335i bk13: 20a 143121i bk14: 20a 143243i bk15: 13a 143269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682594
Row_Buffer_Locality_read = 0.682594
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445681
Bank_Level_Parallism_Col = 1.193568
Bank_Level_Parallism_Ready = 1.030201
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144729 

BW Util details:
bwutil = 0.004085 
total_CMD = 143463 
util_bw = 586 
Wasted_Col = 1356 
Wasted_Row = 838 
Idle = 140683 

BW Util Bottlenecks: 
RCDc_limit = 1474 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142987 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 293 
Row_Bus_Util =  0.001338 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.003318 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.018908 
queue_avg = 0.003381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00338066
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=143463 n_nop=142985 n_act=102 n_pre=86 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004085
n_activity=5720 dram_eff=0.1024
bk0: 21a 143225i bk1: 21a 143280i bk2: 20a 143195i bk3: 21a 143275i bk4: 19a 143314i bk5: 19a 143340i bk6: 15a 143297i bk7: 21a 143217i bk8: 20a 143233i bk9: 20a 143186i bk10: 23a 143124i bk11: 13a 143219i bk12: 16a 143243i bk13: 12a 143294i bk14: 16a 143221i bk15: 16a 143246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686007
Row_Buffer_Locality_read = 0.686007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.399623
Bank_Level_Parallism_Col = 1.180572
Bank_Level_Parallism_Ready = 1.050167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128725 

BW Util details:
bwutil = 0.004085 
total_CMD = 143463 
util_bw = 586 
Wasted_Col = 1373 
Wasted_Row = 877 
Idle = 140627 

BW Util Bottlenecks: 
RCDc_limit = 1481 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 143463 
n_nop = 142985 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 102 
n_pre = 86 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 188 
issued_total_col = 293 
Row_Bus_Util =  0.001310 
CoL_Bus_Util = 0.002042 
Either_Row_CoL_Bus_Util = 0.003332 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.006276 
queue_avg = 0.003367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00336672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8813, Miss = 144, Miss_rate = 0.016, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5490, Miss = 136, Miss_rate = 0.025, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5870, Miss = 163, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5165, Miss = 117, Miss_rate = 0.023, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5399, Miss = 143, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5496, Miss = 143, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5365, Miss = 153, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5087, Miss = 148, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5422, Miss = 139, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5378, Miss = 151, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5173, Miss = 135, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5544, Miss = 165, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5489, Miss = 155, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5644, Miss = 164, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5529, Miss = 162, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 160, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5610, Miss = 179, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5266, Miss = 149, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5481, Miss = 153, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5598, Miss = 158, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5365, Miss = 129, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5633, Miss = 164, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5332, Miss = 150, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5347, Miss = 143, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 134001
L2_total_cache_misses = 3603
L2_total_cache_miss_rate = 0.0269
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 945
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=134001
icnt_total_pkts_simt_to_mem=133735
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 109.603
	minimum = 5
	maximum = 712
Network latency average = 72.0473
	minimum = 5
	maximum = 334
Slowest packet = 250223
Flit latency average = 72.0473
	minimum = 5
	maximum = 334
Slowest flit = 251975
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.175404
	minimum = 0.110128 (at node 24)
	maximum = 0.777778 (at node 14)
Accepted packet rate average = 0.175404
	minimum = 0.110128 (at node 24)
	maximum = 0.777778 (at node 14)
Injected flit rate average = 0.175404
	minimum = 0.110128 (at node 24)
	maximum = 0.777778 (at node 14)
Accepted flit rate average= 0.175404
	minimum = 0.110128 (at node 24)
	maximum = 0.777778 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6683 (10 samples)
	minimum = 5 (10 samples)
	maximum = 123.2 (10 samples)
Network latency average = 15.7721 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.6 (10 samples)
Flit latency average = 15.7721 (10 samples)
	minimum = 5 (10 samples)
	maximum = 80.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0841458 (10 samples)
	minimum = 0.0563075 (10 samples)
	maximum = 0.230399 (10 samples)
Accepted packet rate average = 0.0841458 (10 samples)
	minimum = 0.0563075 (10 samples)
	maximum = 0.230961 (10 samples)
Injected flit rate average = 0.0841458 (10 samples)
	minimum = 0.0563075 (10 samples)
	maximum = 0.230399 (10 samples)
Accepted flit rate average = 0.0841458 (10 samples)
	minimum = 0.0563075 (10 samples)
	maximum = 0.230961 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 470596 (inst/sec)
gpgpu_simulation_rate = 3075 (cycle/sec)
gpgpu_silicon_slowdown = 272195x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53338
gpu_sim_insn = 2569542
gpu_ipc =      48.1747
gpu_tot_sim_cycle = 133291
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =     111.0732
gpu_tot_issued_cta = 1408
gpu_occupancy = 71.8432% 
gpu_tot_occupancy = 50.8573% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8978
partiton_level_parallism_total  =       3.7636
partiton_level_parallism_util =       8.1130
partiton_level_parallism_util_total  =       5.7204
L2_BW  =     184.7518 GB/Sec
L2_BW_total  =     100.8573 GB/Sec
gpu_total_sim_rate=321849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 614131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1656, 1021, 1348, 1522, 1658, 1261, 1616, 1464, 1629, 1481, 1813, 1715, 1431, 1291, 1267, 1227, 1303, 1398, 1447, 1154, 1819, 1030, 1253, 1437, 1393, 1297, 1460, 1382, 1456, 1127, 1242, 1541, 1601, 1363, 1329, 1144, 1109, 1176, 1565, 1267, 1496, 1269, 1240, 1250, 1068, 1070, 1137, 1501, 1666, 950, 1366, 1543, 1360, 1761, 1261, 1389, 897, 1180, 1457, 1361, 1257, 928, 1349, 1696, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 253800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:546758	W0_Idle:1319129	W0_Scoreboard:3086101	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:226442	WS1:227670	WS2:226963	WS3:228918	
dual_issue_nums: WS0:31680	WS1:31797	WS2:31620	WS3:31914	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 971 
max_icnt2mem_latency = 714 
maxmrqlatency = 245 
max_icnt2sh_latency = 321 
averagemflatency = 271 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 29 
mrq_lat_table:21745 	678 	563 	851 	1856 	439 	37 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	261375 	207743 	32464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	119187 	64784 	24911 	32980 	62475 	122292 	73820 	1203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	191464 	122293 	68549 	54145 	39751 	23076 	2304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	216 	50 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        26        30        25        32        19        21        34        31        20        28        14         9 
dram[1]:        32        36        27        19        23        38        22        30        23        19        24        22        24        30        15        16 
dram[2]:        25        28        24        28        24        23        32        26        18        21        29        29        20        25        17        14 
dram[3]:        38        30        25        27        33        32        22        24        21        17        20        22        32        23        11        12 
dram[4]:        38        31        26        26        33        30        16        30        26        18        34        37        28        27        14        15 
dram[5]:        24        30        29        27        28        23        33        24        17        23        24        30        25        20        15        10 
dram[6]:        30        38        25        26        27        25        25        30        17        19        30        21        22        23        18        11 
dram[7]:        31        28        29        25        24        30        28        28        24        23        35        24        23        17        11        11 
dram[8]:        30        27        32        26        20        23        29        31        15        23        33        33        22        19        10        13 
dram[9]:        18        29        31        34        32        28        27        23        16        15        31        28        23        20        11        11 
dram[10]:        30        27        23        25        28        24        26        24        16        24        20        29        24        28        12        15 
dram[11]:        30        30        25        25        29        32        29        25        21        15        31        33        14        18        12        15 
maximum service time to same row:
dram[0]:      8770      9090     16731     16392     14871      7987      5728     16986      6192      7669      4303      5327      5183      7486     12842     14268 
dram[1]:     12584      7223     15987     16508     14548      8911      9788      7347      8358      4777      7716      6186      7392      7381     14281     14930 
dram[2]:      8719      9013     16447     16558      9690     11866      4162      5063     10353      5978      5431      6499      5723      9043     14599     12642 
dram[3]:      7471     10361     16298     16427     11203     14798      8009      6219      5619      6284      7797      4736      8621      5688     13260     10722 
dram[4]:     11730     12408     16390     14660      8464     12024      7468      4942      7021      7984      4172      9476      7365      6775     14470     13394 
dram[5]:      7476      6092     16529     16524      9835     10751      7216      4692      4225      5596      6060      9105      7325      5205     10673     11650 
dram[6]:     12235      8808     16146     16459      6275      8040      5428      5389      4883      7026      5783      6142      7377      8334     14026     12076 
dram[7]:      8740      7837     16342     16390      9274      7963      9240      6771      8529      6832      6213      5981      5667      6386      9831     12875 
dram[8]:     11896     10726     16362     16401     13074     14912      7235      5495      3499      7992      7021      7439      7416      6150     13050     11484 
dram[9]:      7834      9102     16432     16432     16865     16667      7041      7706      4179      5674      4273      4336      6100      7355     13912     13442 
dram[10]:      9260      8874     16523     16601     15368      8417      5906      9810      5120      8566      5914      6306      7480      4956      9364     12053 
dram[11]:      8877     10385     16528     15863     15227     14839     10223      9302      4332      4438      5854      4494      7470      5839     13553     13106 
average row accesses per activate:
dram[0]:  5.366667  4.142857  6.280000  7.894737  3.914286  3.795455  3.731707  5.080000  3.827586  3.685714  4.500000  4.925926  3.892857  4.461538  3.606061  3.862069 
dram[1]:  5.407407  5.166667  4.647059  7.277778  4.451613  3.489796  3.628572  5.840000  5.619048  3.057143  4.068965  4.692307  3.305556  4.481482  4.160000  3.162162 
dram[2]:  3.974359  5.235294  7.391304  7.550000  4.647059  6.739130  3.651163  3.756098  4.480000  4.440000  4.034483  4.148148  3.371428  3.687500  3.892857  3.388889 
dram[3]:  4.968750  4.515152  8.117647  4.969697  4.388889  6.227273  3.648649  3.230769  3.700000  4.000000  5.111111  3.607143  5.040000  3.250000  3.862069  3.606061 
dram[4]:  5.962963  7.950000  7.380952  6.521739  6.714286  3.970588  3.641026  3.090909  4.241379  3.909091  4.272727  5.434783  5.320000  3.051282  3.580645  4.653846 
dram[5]:  4.468750  4.282051  9.058824  7.150000  4.108108  4.517241  4.054054  3.196079  3.146342  4.096774  3.838710  5.043478  4.172414  3.470588  4.730769  3.457143 
dram[6]:  4.885714  6.600000  6.680000  6.416667  3.534884  3.644444  2.877193  3.129630  3.194444  4.200000  3.696970  3.656250  3.517241  4.071429  5.434783  3.676471 
dram[7]:  5.965517  5.566667  8.800000  7.000000  4.939394  4.617647  3.911765  4.030303  3.892857  4.360000  4.090909  4.296296  3.459460  3.740741  5.200000  4.481482 
dram[8]:  5.321429  5.333333  6.000000  5.310345  3.000000  4.758621  4.076923  3.340425  3.472222  3.750000  4.357143  4.343750  3.781250  3.885714  3.862069  3.470588 
dram[9]:  3.761905  4.911765  6.500000  6.720000  4.000000  4.906250  3.864865  3.945946  3.766667  3.892857  3.735294  3.696970  3.076923  4.000000  3.027027  4.074074 
dram[10]:  6.458333  4.571429  6.333333  7.100000  4.838710  5.241379  3.418605  4.068965  3.111111  4.028572  3.500000  3.793103  3.515152  3.341463  3.517241  4.200000 
dram[11]:  4.285714  4.636364  6.391304  7.818182  4.500000  4.131579  4.000000  3.820513  3.852941  3.470588  3.750000  4.333333  3.555556  4.068965  3.794118  4.071429 
average row locality = 26182/6053 = 4.325459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       161       145       119       111       129       126       133       109       116       119       111 
dram[1]:       146       185       156       131       133       165       121       138       118       107       118       122       119       121       104       117 
dram[2]:       155       178       170       151       153       151       149       145       112       111       117       112       118       118       109       122 
dram[3]:       159       149       138       164       153       132       128       119       111       124        92       101       126       103       112       119 
dram[4]:       161       159       155       149       136       130       133       160       123       129       141       125       133       119       111       121 
dram[5]:       143       167       154       143       148       126       141       154       129       127       119       116       121       118       123       121 
dram[6]:       171       165       166       154       147       158       155       162       115       126       122       117       102       114       125       123 
dram[7]:       173       167       176       168       158       152       126       126       109       109       135       116       128       101       130       121 
dram[8]:       149       160       156       154       166       132       151       148       125       120       122       139       121       136       112       118 
dram[9]:       158       166       156       168       146       151       134       139       113       109       127       122       120       116       112       110 
dram[10]:       155       160       152       142       144       147       139       112       112       141       126       110       116       137       102       105 
dram[11]:       150       151       147       171       147       152       123       141       131       118       135       130       128       118       129       114 
total dram reads = 25847
bank skew: 185/92 = 2.01
chip skew: 2222/2030 = 1.09
number of total write accesses:
dram[0]:         0         3         0         0        20        23        32        32         0         0         0         0         0         0         0         4 
dram[1]:         0         4         5         0        20        22        24        32         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        20        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         4         0         0 
dram[4]:         0         0         0         1        20        20        36        38         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        35         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         0        20        23        35        28         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        29        24        32        36         0         0         0         0         0         0         0         0 
dram[9]:         0         2         0         0        24        24        36        28         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2        24        20        36        32         0         0         0         0         0         0         0         0 
total dram writes = 1309
min_bank_accesses = 0!
chip skew: 121/96 = 1.26
average mf latency per bank:
dram[0]:       4220      4015      3721      4013      3533      3468      3442      4113     18541      7585      7383      7632      7377      7385      4229      4284
dram[1]:       4432      4201      3801      4505      3724      3868      3997      4097      7931      9193      8143      9027      7154      8048      4745      4724
dram[2]:       3818      3656      3425      3714      3427      3447      3431      3382      7732      7790      8097      8397      6699      7292      4483      4282
dram[3]:       3986      4116      4086      3432      3345      3791      3871      3683      7508      6990      9157      9250      6299      7794      3912      4088
dram[4]:       4443      4426      4087      3898      3988      3734      3449      3345      8096      7353      7472      8371      6903      7605      4996      4387
dram[5]:       4099      3998      3861      3977      3651      3643      3560      3193      7116      7033      7738      8047      7135      6634      4194      4114
dram[6]:       3993      3968      3685      3645      3614      3084      3198      3354      7692      7126      8221      7821      8160      6806      4549      3593
dram[7]:       3752      3723      3411      3550      3534      3302      3659      3785      7581      7806      7088      8147      6138      7500      3965      4043
dram[8]:       4329      4171      3739      3666      3094      3561      3414      3471      7127      7668      7543      6815      6809      5993      4484      4108
dram[9]:       3942      3899      3683      3524      3670      3305      3366      3356      7996      8052      7823      7651      6800      6844      4139      4361
dram[10]:       3939      4112      3722      3789      3216      3618      3490      4303      7379      6484      7439      8582      6453      6181      4261      4498
dram[11]:       4246      4564      3598      3833      3651      3788      3433      3772      6679      8202      6932      8027      6280      7282      4172      4778
maximum mf latency per bank:
dram[0]:        762       878       738       852       771       887       776       882       843       896       839       882       725       850       746       971
dram[1]:        790       786       724       793       680       860       769       874       836       853       800       807       670       809       665       817
dram[2]:        758       753       644       626       697       651       722       670       720       739       689       710       657       698       735       740
dram[3]:        693       699       613       694       720       682       725       674       671       770       687       696       648       685       721       718
dram[4]:        879       857       804       860       824       853       860       879       829       883       876       837       833       875       831       902
dram[5]:        819       750       711       676       788       785       779       793       784       821       842       837       732       748       759       658
dram[6]:        792       720       805       709       822       744       782       737       854       744       745       719       788       745       873       703
dram[7]:        707       694       711       676       644       673       672       695       710       706       670       693       665       673       733       648
dram[8]:        667       686       629       715       761       731       842       838       839       840       810       821       701       735       722       796
dram[9]:        807       683       697       753       706       770       837       839       818       822       795       823       752       667       769       653
dram[10]:        663       775       688       708       647       696       726       704       697       708       689       689       649       667       737       763
dram[11]:        771       854       729       778       701       848       759       853       785       923       763       835       865       863       728       916
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235939 n_act=505 n_pre=489 n_ref_event=94828660427424 n_req=2181 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01895
n_activity=29034 dram_eff=0.1561
bk0: 161a 237852i bk1: 173a 237341i bk2: 157a 238082i bk3: 150a 238270i bk4: 132a 237749i bk5: 161a 237263i bk6: 145a 237106i bk7: 119a 237724i bk8: 111a 237930i bk9: 129a 237708i bk10: 126a 238016i bk11: 133a 238016i bk12: 109a 238090i bk13: 116a 238091i bk14: 119a 237700i bk15: 111a 237892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772581
Row_Buffer_Locality_read = 0.777416
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.581009
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.174103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018948 
total_CMD = 239177 
util_bw = 4532 
Wasted_Col = 6813 
Wasted_Row = 4629 
Idle = 223203 

BW Util Bottlenecks: 
RCDc_limit = 6461 
RCDWRc_limit = 119 
WTRc_limit = 332 
RTWc_limit = 379 
CCDLc_limit = 987 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 328 
RTWc_limit_alone = 367 

Commands details: 
total_CMD = 239177 
n_nop = 235939 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 505 
n_pre = 489 
n_ref = 94828660427424 
n_req = 2181 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 2266 
Row_Bus_Util =  0.004156 
CoL_Bus_Util = 0.009474 
Either_Row_CoL_Bus_Util = 0.013538 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.006794 
queue_avg = 0.046413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0464133
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=236016 n_act=500 n_pre=484 n_ref_event=0 n_req=2129 n_rd=2101 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.01846
n_activity=28968 dram_eff=0.1524
bk0: 146a 237809i bk1: 185a 237408i bk2: 156a 237300i bk3: 131a 238232i bk4: 133a 237705i bk5: 165a 236932i bk6: 121a 237691i bk7: 138a 237831i bk8: 118a 238140i bk9: 107a 237638i bk10: 118a 237816i bk11: 122a 237963i bk12: 119a 237606i bk13: 121a 237993i bk14: 104a 238171i bk15: 117a 237646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769375
Row_Buffer_Locality_read = 0.774869
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.685753
Bank_Level_Parallism_Col = 1.439125
Bank_Level_Parallism_Ready = 1.198024
write_to_read_ratio_blp_rw_average = 0.079914
GrpLevelPara = 1.324804 

BW Util details:
bwutil = 0.018463 
total_CMD = 239177 
util_bw = 4416 
Wasted_Col = 6701 
Wasted_Row = 4507 
Idle = 223553 

BW Util Bottlenecks: 
RCDc_limit = 6289 
RCDWRc_limit = 115 
WTRc_limit = 441 
RTWc_limit = 512 
CCDLc_limit = 1070 
rwq = 0 
CCDLc_limit_alone = 1037 
WTRc_limit_alone = 433 
RTWc_limit_alone = 487 

Commands details: 
total_CMD = 239177 
n_nop = 236016 
Read = 2101 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 500 
n_pre = 484 
n_ref = 0 
n_req = 2129 
total_req = 2208 

Dual Bus Interface Util: 
issued_total_row = 984 
issued_total_col = 2208 
Row_Bus_Util =  0.004114 
CoL_Bus_Util = 0.009232 
Either_Row_CoL_Bus_Util = 0.013216 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.009807 
queue_avg = 0.065684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0656836
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235933 n_act=504 n_pre=488 n_ref_event=0 n_req=2197 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=101 bw_util=0.019
n_activity=29485 dram_eff=0.1541
bk0: 155a 237566i bk1: 178a 237695i bk2: 170a 238179i bk3: 151a 238221i bk4: 153a 237664i bk5: 151a 238088i bk6: 149a 237321i bk7: 145a 237419i bk8: 112a 237956i bk9: 111a 238083i bk10: 117a 238036i bk11: 112a 238102i bk12: 118a 237746i bk13: 118a 237956i bk14: 109a 237867i bk15: 122a 237774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775148
Row_Buffer_Locality_read = 0.779825
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.536574
Bank_Level_Parallism_Col = 1.335935
Bank_Level_Parallism_Ready = 1.155623
write_to_read_ratio_blp_rw_average = 0.059993
GrpLevelPara = 1.266802 

BW Util details:
bwutil = 0.018998 
total_CMD = 239177 
util_bw = 4544 
Wasted_Col = 6799 
Wasted_Row = 4604 
Idle = 223230 

BW Util Bottlenecks: 
RCDc_limit = 6471 
RCDWRc_limit = 118 
WTRc_limit = 247 
RTWc_limit = 252 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 243 
RTWc_limit_alone = 248 

Commands details: 
total_CMD = 239177 
n_nop = 235933 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 101 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 2197 
total_req = 2272 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 2272 
Row_Bus_Util =  0.004148 
CoL_Bus_Util = 0.009499 
Either_Row_CoL_Bus_Util = 0.013563 
Issued_on_Two_Bus_Simul_Util = 0.000084 
issued_two_Eff = 0.006165 
queue_avg = 0.041584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0415843
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=236114 n_act=483 n_pre=467 n_ref_event=0 n_req=2055 n_rd=2030 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.01781
n_activity=29065 dram_eff=0.1466
bk0: 159a 237787i bk1: 149a 237739i bk2: 138a 238321i bk3: 164a 237838i bk4: 153a 237601i bk5: 132a 238077i bk6: 128a 237593i bk7: 119a 237529i bk8: 111a 237972i bk9: 124a 237905i bk10: 92a 238422i bk11: 101a 238038i bk12: 126a 238137i bk13: 103a 238027i bk14: 112a 237985i bk15: 119a 237944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768856
Row_Buffer_Locality_read = 0.775862
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.469744
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.130536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017811 
total_CMD = 239177 
util_bw = 4260 
Wasted_Col = 6813 
Wasted_Row = 4589 
Idle = 223515 

BW Util Bottlenecks: 
RCDc_limit = 6449 
RCDWRc_limit = 146 
WTRc_limit = 383 
RTWc_limit = 272 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 377 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 239177 
n_nop = 236114 
Read = 2030 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 483 
n_pre = 467 
n_ref = 0 
n_req = 2055 
total_req = 2130 

Dual Bus Interface Util: 
issued_total_row = 950 
issued_total_col = 2130 
Row_Bus_Util =  0.003972 
CoL_Bus_Util = 0.008906 
Either_Row_CoL_Bus_Util = 0.012806 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.005550 
queue_avg = 0.033737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0337365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235942 n_act=486 n_pre=470 n_ref_event=0 n_req=2215 n_rd=2185 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.01923
n_activity=28791 dram_eff=0.1598
bk0: 161a 237935i bk1: 159a 238173i bk2: 155a 238200i bk3: 149a 238144i bk4: 136a 238099i bk5: 130a 237685i bk6: 133a 237355i bk7: 160a 236616i bk8: 123a 237924i bk9: 129a 237714i bk10: 141a 237726i bk11: 125a 238174i bk12: 133a 237948i bk13: 119a 237693i bk14: 111a 237820i bk15: 121a 238079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783747
Row_Buffer_Locality_read = 0.788101
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.585932
Bank_Level_Parallism_Col = 1.420006
Bank_Level_Parallism_Ready = 1.213609
write_to_read_ratio_blp_rw_average = 0.072387
GrpLevelPara = 1.316473 

BW Util details:
bwutil = 0.019233 
total_CMD = 239177 
util_bw = 4600 
Wasted_Col = 6563 
Wasted_Row = 4545 
Idle = 223469 

BW Util Bottlenecks: 
RCDc_limit = 6104 
RCDWRc_limit = 120 
WTRc_limit = 661 
RTWc_limit = 305 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 939 
WTRc_limit_alone = 618 
RTWc_limit_alone = 292 

Commands details: 
total_CMD = 239177 
n_nop = 235942 
Read = 2185 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 486 
n_pre = 470 
n_ref = 0 
n_req = 2215 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 956 
issued_total_col = 2300 
Row_Bus_Util =  0.003997 
CoL_Bus_Util = 0.009616 
Either_Row_CoL_Bus_Util = 0.013526 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.006491 
queue_avg = 0.039711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0397112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235922 n_act=522 n_pre=506 n_ref_event=0 n_req=2177 n_rd=2150 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01886
n_activity=30632 dram_eff=0.1473
bk0: 143a 237722i bk1: 167a 237660i bk2: 154a 238371i bk3: 143a 238222i bk4: 148a 237531i bk5: 126a 237848i bk6: 141a 237480i bk7: 154a 236631i bk8: 129a 237323i bk9: 127a 237742i bk10: 119a 237759i bk11: 116a 238203i bk12: 121a 237835i bk13: 118a 237740i bk14: 123a 237956i bk15: 121a 237740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764814
Row_Buffer_Locality_read = 0.769767
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.592759
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.144049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018865 
total_CMD = 239177 
util_bw = 4512 
Wasted_Col = 7097 
Wasted_Row = 5017 
Idle = 222551 

BW Util Bottlenecks: 
RCDc_limit = 6732 
RCDWRc_limit = 125 
WTRc_limit = 459 
RTWc_limit = 346 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 976 
WTRc_limit_alone = 441 
RTWc_limit_alone = 331 

Commands details: 
total_CMD = 239177 
n_nop = 235922 
Read = 2150 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 2177 
total_req = 2256 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2256 
Row_Bus_Util =  0.004298 
CoL_Bus_Util = 0.009432 
Either_Row_CoL_Bus_Util = 0.013609 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.008909 
queue_avg = 0.054876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0548757
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235769 n_act=563 n_pre=547 n_ref_event=315552 n_req=2252 n_rd=2222 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.01955
n_activity=31379 dram_eff=0.149
bk0: 171a 237588i bk1: 165a 238070i bk2: 166a 237744i bk3: 154a 238247i bk4: 147a 237203i bk5: 158a 237097i bk6: 155a 236833i bk7: 162a 236725i bk8: 115a 237510i bk9: 126a 237739i bk10: 122a 237768i bk11: 117a 237877i bk12: 102a 237799i bk13: 114a 237976i bk14: 125a 238183i bk15: 123a 237780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754440
Row_Buffer_Locality_read = 0.762376
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.647183
Bank_Level_Parallism_Col = 1.385321
Bank_Level_Parallism_Ready = 1.149537
write_to_read_ratio_blp_rw_average = 0.071914
GrpLevelPara = 1.290329 

BW Util details:
bwutil = 0.019550 
total_CMD = 239177 
util_bw = 4676 
Wasted_Col = 7337 
Wasted_Row = 5112 
Idle = 222052 

BW Util Bottlenecks: 
RCDc_limit = 6965 
RCDWRc_limit = 180 
WTRc_limit = 371 
RTWc_limit = 371 
CCDLc_limit = 1066 
rwq = 0 
CCDLc_limit_alone = 1060 
WTRc_limit_alone = 371 
RTWc_limit_alone = 365 

Commands details: 
total_CMD = 239177 
n_nop = 235769 
Read = 2222 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 563 
n_pre = 547 
n_ref = 315552 
n_req = 2252 
total_req = 2338 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 2338 
Row_Bus_Util =  0.004641 
CoL_Bus_Util = 0.009775 
Either_Row_CoL_Bus_Util = 0.014249 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.011737 
queue_avg = 0.050782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0507825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235968 n_act=478 n_pre=462 n_ref_event=0 n_req=2219 n_rd=2195 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01916
n_activity=28783 dram_eff=0.1592
bk0: 173a 237813i bk1: 167a 237888i bk2: 176a 238259i bk3: 168a 238206i bk4: 158a 237674i bk5: 152a 237743i bk6: 126a 237556i bk7: 126a 237633i bk8: 109a 237953i bk9: 109a 238069i bk10: 135a 237749i bk11: 116a 237968i bk12: 128a 237549i bk13: 101a 238100i bk14: 130a 238086i bk15: 121a 237971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789995
Row_Buffer_Locality_read = 0.796355
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.569426
Bank_Level_Parallism_Col = 1.338332
Bank_Level_Parallism_Ready = 1.124350
write_to_read_ratio_blp_rw_average = 0.062672
GrpLevelPara = 1.264097 

BW Util details:
bwutil = 0.019157 
total_CMD = 239177 
util_bw = 4582 
Wasted_Col = 6379 
Wasted_Row = 4358 
Idle = 223858 

BW Util Bottlenecks: 
RCDc_limit = 5975 
RCDWRc_limit = 148 
WTRc_limit = 287 
RTWc_limit = 260 
CCDLc_limit = 1005 
rwq = 0 
CCDLc_limit_alone = 994 
WTRc_limit_alone = 284 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 239177 
n_nop = 235968 
Read = 2195 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 478 
n_pre = 462 
n_ref = 0 
n_req = 2219 
total_req = 2291 

Dual Bus Interface Util: 
issued_total_row = 940 
issued_total_col = 2291 
Row_Bus_Util =  0.003930 
CoL_Bus_Util = 0.009579 
Either_Row_CoL_Bus_Util = 0.013417 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.006856 
queue_avg = 0.041120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0411202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235786 n_act=553 n_pre=537 n_ref_event=0 n_req=2240 n_rd=2209 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.01948
n_activity=31059 dram_eff=0.15
bk0: 149a 237854i bk1: 160a 237853i bk2: 156a 238036i bk3: 154a 238088i bk4: 166a 236549i bk5: 132a 237795i bk6: 151a 237229i bk7: 148a 237074i bk8: 125a 237464i bk9: 120a 237643i bk10: 122a 237831i bk11: 139a 237806i bk12: 121a 237763i bk13: 136a 237707i bk14: 112a 237952i bk15: 118a 237820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757143
Row_Buffer_Locality_read = 0.760978
Row_Buffer_Locality_write = 0.483871
Bank_Level_Parallism = 1.649987
Bank_Level_Parallism_Col = 1.430554
Bank_Level_Parallism_Ready = 1.227137
write_to_read_ratio_blp_rw_average = 0.068364
GrpLevelPara = 1.327518 

BW Util details:
bwutil = 0.019483 
total_CMD = 239177 
util_bw = 4660 
Wasted_Col = 7188 
Wasted_Row = 5015 
Idle = 222314 

BW Util Bottlenecks: 
RCDc_limit = 6982 
RCDWRc_limit = 113 
WTRc_limit = 374 
RTWc_limit = 393 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1006 
WTRc_limit_alone = 364 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 239177 
n_nop = 235786 
Read = 2209 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 2240 
total_req = 2330 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 2330 
Row_Bus_Util =  0.004557 
CoL_Bus_Util = 0.009742 
Either_Row_CoL_Bus_Util = 0.014178 
Issued_on_Two_Bus_Simul_Util = 0.000121 
issued_two_Eff = 0.008552 
queue_avg = 0.051217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0512173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235882 n_act=539 n_pre=523 n_ref_event=0 n_req=2176 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01891
n_activity=30905 dram_eff=0.1463
bk0: 158a 237510i bk1: 166a 237674i bk2: 156a 238098i bk3: 168a 238056i bk4: 146a 237530i bk5: 151a 237613i bk6: 134a 237375i bk7: 139a 237487i bk8: 113a 237933i bk9: 109a 237950i bk10: 127a 237766i bk11: 122a 237791i bk12: 120a 237531i bk13: 116a 237993i bk14: 112a 237653i bk15: 110a 238073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758272
Row_Buffer_Locality_read = 0.763391
Row_Buffer_Locality_write = 0.379310
Bank_Level_Parallism = 1.533308
Bank_Level_Parallism_Col = 1.331433
Bank_Level_Parallism_Ready = 1.162730
write_to_read_ratio_blp_rw_average = 0.066230
GrpLevelPara = 1.269591 

BW Util details:
bwutil = 0.018907 
total_CMD = 239177 
util_bw = 4522 
Wasted_Col = 7323 
Wasted_Row = 5146 
Idle = 222186 

BW Util Bottlenecks: 
RCDc_limit = 6915 
RCDWRc_limit = 141 
WTRc_limit = 409 
RTWc_limit = 334 
CCDLc_limit = 1032 
rwq = 0 
CCDLc_limit_alone = 1008 
WTRc_limit_alone = 395 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 239177 
n_nop = 235882 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 2176 
total_req = 2261 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 2261 
Row_Bus_Util =  0.004440 
CoL_Bus_Util = 0.009453 
Either_Row_CoL_Bus_Util = 0.013776 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.008498 
queue_avg = 0.042065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0420651
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235999 n_act=510 n_pre=494 n_ref_event=0 n_req=2125 n_rd=2100 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01839
n_activity=29882 dram_eff=0.1472
bk0: 155a 238039i bk1: 160a 237642i bk2: 152a 238083i bk3: 142a 238249i bk4: 144a 237809i bk5: 147a 237929i bk6: 139a 237275i bk7: 112a 237847i bk8: 112a 237767i bk9: 141a 237694i bk10: 126a 237682i bk11: 110a 237942i bk12: 116a 237833i bk13: 137a 237402i bk14: 102a 238030i bk15: 105a 238150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765176
Row_Buffer_Locality_read = 0.769048
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.530190
Bank_Level_Parallism_Col = 1.339465
Bank_Level_Parallism_Ready = 1.136180
write_to_read_ratio_blp_rw_average = 0.059593
GrpLevelPara = 1.272284 

BW Util details:
bwutil = 0.018388 
total_CMD = 239177 
util_bw = 4398 
Wasted_Col = 6920 
Wasted_Row = 4830 
Idle = 223029 

BW Util Bottlenecks: 
RCDc_limit = 6662 
RCDWRc_limit = 104 
WTRc_limit = 397 
RTWc_limit = 263 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 392 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 239177 
n_nop = 235999 
Read = 2100 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 2125 
total_req = 2199 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 2199 
Row_Bus_Util =  0.004198 
CoL_Bus_Util = 0.009194 
Either_Row_CoL_Bus_Util = 0.013287 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.007867 
queue_avg = 0.044699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0446991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=239177 n_nop=235847 n_act=528 n_pre=512 n_ref_event=0 n_req=2216 n_rd=2185 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.01927
n_activity=30546 dram_eff=0.1509
bk0: 150a 237601i bk1: 151a 237437i bk2: 147a 238184i bk3: 171a 238233i bk4: 147a 237542i bk5: 152a 237550i bk6: 123a 237381i bk7: 141a 237275i bk8: 131a 237488i bk9: 118a 237675i bk10: 135a 237700i bk11: 130a 237774i bk12: 128a 237686i bk13: 118a 237908i bk14: 129a 237623i bk15: 114a 238008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766245
Row_Buffer_Locality_read = 0.771625
Row_Buffer_Locality_write = 0.387097
Bank_Level_Parallism = 1.609044
Bank_Level_Parallism_Col = 1.413271
Bank_Level_Parallism_Ready = 1.224989
write_to_read_ratio_blp_rw_average = 0.085588
GrpLevelPara = 1.294851 

BW Util details:
bwutil = 0.019274 
total_CMD = 239177 
util_bw = 4610 
Wasted_Col = 7317 
Wasted_Row = 4943 
Idle = 222307 

BW Util Bottlenecks: 
RCDc_limit = 6819 
RCDWRc_limit = 140 
WTRc_limit = 451 
RTWc_limit = 529 
CCDLc_limit = 1118 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 435 
RTWc_limit_alone = 488 

Commands details: 
total_CMD = 239177 
n_nop = 235847 
Read = 2185 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2216 
total_req = 2305 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2305 
Row_Bus_Util =  0.004348 
CoL_Bus_Util = 0.009637 
Either_Row_CoL_Bus_Util = 0.013923 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.004505 
queue_avg = 0.049591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0495909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23946, Miss = 1060, Miss_rate = 0.044, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 20995, Miss = 1142, Miss_rate = 0.054, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 21035, Miss = 1054, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 20876, Miss = 1112, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 20762, Miss = 1083, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 20984, Miss = 1110, Miss_rate = 0.053, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20340, Miss = 1019, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20113, Miss = 1016, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20882, Miss = 1093, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21076, Miss = 1139, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20587, Miss = 1078, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20706, Miss = 1083, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 20894, Miss = 1141, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21014, Miss = 1195, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21119, Miss = 1135, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20796, Miss = 1060, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20850, Miss = 1126, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 20584, Miss = 1107, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 20717, Miss = 1069, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 20710, Miss = 1121, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20243, Miss = 1046, Miss_rate = 0.052, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 20874, Miss = 1054, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20621, Miss = 1095, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21194, Miss = 1149, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501918
L2_total_cache_misses = 26287
L2_total_cache_miss_rate = 0.0524
L2_total_cache_pending_hits = 294
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13274
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138566
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 414
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.149
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=501918
icnt_total_pkts_simt_to_mem=501652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.5381
	minimum = 5
	maximum = 481
Network latency average = 49.4811
	minimum = 5
	maximum = 254
Slowest packet = 295077
Flit latency average = 49.4811
	minimum = 5
	maximum = 254
Slowest flit = 356135
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.363044
	minimum = 0.278938 (at node 34)
	maximum = 0.57235 (at node 7)
Accepted packet rate average = 0.363044
	minimum = 0.278938 (at node 34)
	maximum = 0.57235 (at node 7)
Injected flit rate average = 0.363044
	minimum = 0.278938 (at node 34)
	maximum = 0.57235 (at node 7)
Accepted flit rate average= 0.363044
	minimum = 0.278938 (at node 34)
	maximum = 0.57235 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.0201 (11 samples)
	minimum = 5 (11 samples)
	maximum = 155.727 (11 samples)
Network latency average = 18.8365 (11 samples)
	minimum = 5 (11 samples)
	maximum = 96.3636 (11 samples)
Flit latency average = 18.8365 (11 samples)
	minimum = 5 (11 samples)
	maximum = 96.3636 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.1095 (11 samples)
	minimum = 0.0765466 (11 samples)
	maximum = 0.261485 (11 samples)
Accepted packet rate average = 0.1095 (11 samples)
	minimum = 0.0765466 (11 samples)
	maximum = 0.261996 (11 samples)
Injected flit rate average = 0.1095 (11 samples)
	minimum = 0.0765466 (11 samples)
	maximum = 0.261485 (11 samples)
Accepted flit rate average = 0.1095 (11 samples)
	minimum = 0.0765466 (11 samples)
	maximum = 0.261996 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 321849 (inst/sec)
gpgpu_simulation_rate = 2897 (cycle/sec)
gpgpu_silicon_slowdown = 288919x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3085
gpu_sim_insn = 1431682
gpu_ipc =     464.0784
gpu_tot_sim_cycle = 136376
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =     119.0587
gpu_tot_issued_cta = 1536
gpu_occupancy = 73.4915% 
gpu_tot_occupancy = 51.4681% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.3193
partiton_level_parallism_total  =       3.7535
partiton_level_parallism_util =       3.8053
partiton_level_parallism_util_total  =       5.6634
L2_BW  =      88.9038 GB/Sec
L2_BW_total  =     100.5869 GB/Sec
gpu_total_sim_rate=345462

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0031
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644851
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1755, 1120, 1446, 1621, 1757, 1359, 1714, 1562, 1728, 1580, 1911, 1813, 1529, 1389, 1366, 1326, 1400, 1496, 1545, 1253, 1918, 1129, 1352, 1536, 1490, 1395, 1559, 1480, 1555, 1225, 1341, 1639, 1667, 1428, 1395, 1210, 1175, 1241, 1631, 1333, 1562, 1335, 1306, 1316, 1134, 1136, 1203, 1567, 1732, 1016, 1432, 1609, 1426, 1827, 1327, 1455, 963, 1246, 1523, 1427, 1323, 994, 1415, 1762, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 253800
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:578399	W0_Idle:1380108	W0_Scoreboard:3108284	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:237262	WS1:238488	WS2:237785	WS3:239748	
dual_issue_nums: WS0:33694	WS1:33812	WS2:33633	WS3:33923	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 971 
max_icnt2mem_latency = 727 
maxmrqlatency = 245 
max_icnt2sh_latency = 321 
averagemflatency = 273 
avg_icnt2mem_latency = 116 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 29 
mrq_lat_table:21745 	678 	563 	851 	1856 	439 	37 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	266163 	210448 	35211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120792 	65463 	25434 	33729 	63721 	123781 	76388 	2584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	201671 	122326 	68549 	54145 	39751 	23076 	2304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	219 	53 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        26        30        25        32        19        21        34        31        20        28        14         9 
dram[1]:        32        36        27        19        23        38        22        30        23        19        24        22        24        30        15        16 
dram[2]:        25        28        24        28        24        23        32        26        18        21        29        29        20        25        17        14 
dram[3]:        38        30        25        27        33        32        22        24        21        17        20        22        32        23        11        12 
dram[4]:        38        31        26        26        33        30        16        30        26        18        34        37        28        27        14        15 
dram[5]:        24        30        29        27        28        23        33        24        17        23        24        30        25        20        15        10 
dram[6]:        30        38        25        26        27        25        25        30        17        19        30        21        22        23        18        11 
dram[7]:        31        28        29        25        24        30        28        28        24        23        35        24        23        17        11        11 
dram[8]:        30        27        32        26        20        23        29        31        15        23        33        33        22        19        10        13 
dram[9]:        18        29        31        34        32        28        27        23        16        15        31        28        23        20        11        11 
dram[10]:        30        27        23        25        28        24        26        24        16        24        20        29        24        28        12        15 
dram[11]:        30        30        25        25        29        32        29        25        21        15        31        33        14        18        12        15 
maximum service time to same row:
dram[0]:      8770      9090     16731     16392     14871      7987      5728     16986      6192      7669      4303      5327      5183      7486     12842     14268 
dram[1]:     12584      7223     15987     16508     14548      8911      9788      7347      8358      4777      7716      6186      7392      7381     14281     14930 
dram[2]:      8719      9013     16447     16558      9690     11866      4162      5063     10353      5978      5431      6499      5723      9043     14599     12642 
dram[3]:      7471     10361     16298     16427     11203     14798      8009      6219      5619      6284      7797      4736      8621      5688     13260     10722 
dram[4]:     11730     12408     16390     14660      8464     12024      7468      4942      7021      7984      4172      9476      7365      6775     14470     13394 
dram[5]:      7476      6092     16529     16524      9835     10751      7216      4692      4225      5596      6060      9105      7325      5205     10673     11650 
dram[6]:     12235      8808     16146     16459      6275      8040      5428      5389      4883      7026      5783      6142      7377      8334     14026     12076 
dram[7]:      8740      7837     16342     16390      9274      7963      9240      6771      8529      6832      6213      5981      5667      6386      9831     12875 
dram[8]:     11896     10726     16362     16401     13074     14912      7235      5495      3499      7992      7021      7439      7416      6150     13050     11484 
dram[9]:      7834      9102     16432     16432     16865     16667      7041      7706      4179      5674      4273      4336      6100      7355     13912     13442 
dram[10]:      9260      8874     16523     16601     15368      8417      5906      9810      5120      8566      5914      6306      7480      4956      9364     12053 
dram[11]:      8877     10385     16528     15863     15227     14839     10223      9302      4332      4438      5854      4494      7470      5839     13553     13106 
average row accesses per activate:
dram[0]:  5.366667  4.142857  6.280000  7.894737  3.914286  3.795455  3.731707  5.080000  3.827586  3.685714  4.500000  4.925926  3.892857  4.461538  3.606061  3.862069 
dram[1]:  5.407407  5.166667  4.647059  7.277778  4.451613  3.489796  3.628572  5.840000  5.619048  3.057143  4.068965  4.692307  3.305556  4.481482  4.160000  3.162162 
dram[2]:  3.974359  5.235294  7.391304  7.550000  4.647059  6.739130  3.651163  3.756098  4.480000  4.440000  4.034483  4.148148  3.371428  3.687500  3.892857  3.388889 
dram[3]:  4.968750  4.515152  8.117647  4.969697  4.388889  6.227273  3.648649  3.230769  3.700000  4.000000  5.111111  3.607143  5.040000  3.250000  3.862069  3.606061 
dram[4]:  5.962963  7.950000  7.380952  6.521739  6.714286  3.970588  3.641026  3.090909  4.241379  3.909091  4.272727  5.434783  5.320000  3.051282  3.580645  4.653846 
dram[5]:  4.468750  4.282051  9.058824  7.150000  4.108108  4.517241  4.054054  3.196079  3.146342  4.096774  3.838710  5.043478  4.172414  3.470588  4.730769  3.457143 
dram[6]:  4.885714  6.600000  6.680000  6.416667  3.534884  3.644444  2.877193  3.129630  3.194444  4.200000  3.696970  3.656250  3.517241  4.071429  5.434783  3.676471 
dram[7]:  5.965517  5.566667  8.800000  7.000000  4.939394  4.617647  3.911765  4.030303  3.892857  4.360000  4.090909  4.296296  3.459460  3.740741  5.200000  4.481482 
dram[8]:  5.321429  5.333333  6.000000  5.310345  3.000000  4.758621  4.076923  3.340425  3.472222  3.750000  4.357143  4.343750  3.781250  3.885714  3.862069  3.470588 
dram[9]:  3.761905  4.911765  6.500000  6.720000  4.000000  4.906250  3.864865  3.945946  3.766667  3.892857  3.735294  3.696970  3.076923  4.000000  3.027027  4.074074 
dram[10]:  6.458333  4.571429  6.333333  7.100000  4.838710  5.241379  3.418605  4.068965  3.111111  4.028572  3.500000  3.793103  3.515152  3.341463  3.517241  4.200000 
dram[11]:  4.285714  4.636364  6.391304  7.818182  4.500000  4.131579  4.000000  3.820513  3.852941  3.470588  3.750000  4.333333  3.555556  4.068965  3.794118  4.071429 
average row locality = 26182/6053 = 4.325459
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       161       145       119       111       129       126       133       109       116       119       111 
dram[1]:       146       185       156       131       133       165       121       138       118       107       118       122       119       121       104       117 
dram[2]:       155       178       170       151       153       151       149       145       112       111       117       112       118       118       109       122 
dram[3]:       159       149       138       164       153       132       128       119       111       124        92       101       126       103       112       119 
dram[4]:       161       159       155       149       136       130       133       160       123       129       141       125       133       119       111       121 
dram[5]:       143       167       154       143       148       126       141       154       129       127       119       116       121       118       123       121 
dram[6]:       171       165       166       154       147       158       155       162       115       126       122       117       102       114       125       123 
dram[7]:       173       167       176       168       158       152       126       126       109       109       135       116       128       101       130       121 
dram[8]:       149       160       156       154       166       132       151       148       125       120       122       139       121       136       112       118 
dram[9]:       158       166       156       168       146       151       134       139       113       109       127       122       120       116       112       110 
dram[10]:       155       160       152       142       144       147       139       112       112       141       126       110       116       137       102       105 
dram[11]:       150       151       147       171       147       152       123       141       131       118       135       130       128       118       129       114 
total dram reads = 25847
bank skew: 185/92 = 2.01
chip skew: 2222/2030 = 1.09
number of total write accesses:
dram[0]:         0         3         0         0        20        23        32        32         0         0         0         0         0         0         0         4 
dram[1]:         0         4         5         0        20        22        24        32         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        20        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         4         0         0 
dram[4]:         0         0         0         1        20        20        36        38         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        35         0         0         0         0         0         0         0         0 
dram[6]:         0         0         2         0        20        23        35        28         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        29        24        32        36         0         0         0         0         0         0         0         0 
dram[9]:         0         2         0         0        24        24        36        28         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2        24        20        36        32         0         0         0         0         0         0         0         0 
total dram writes = 1309
min_bank_accesses = 0!
chip skew: 121/96 = 1.26
average mf latency per bank:
dram[0]:       4220      4015      3721      4013      3577      3508      3582      4259     26519      7908      7639      7858      7519      7519      4229      4284
dram[1]:       4432      4201      3801      4505      3777      3898      4155      4244      8280      9593      8417      9292      7282      8179      4745      4724
dram[2]:       3818      3656      3425      3714      3459      3480      3557      3501      8055      8115      8339      8670      6825      7420      4483      4282
dram[3]:       3986      4116      4086      3432      3378      3826      4014      3831      7836      7291      9478      9523      6424      7925      3912      4088
dram[4]:       4443      4426      4087      3898      4034      3776      3592      3460      8434      7668      7700      8626      7019      7743      4996      4387
dram[5]:       4099      3998      3861      3977      3700      3694      3699      3323      7441      7348      7998      8327      7262      6781      4194      4114
dram[6]:       3993      3968      3685      3645      3652      3119      3310      3477      8006      7401      8460      8065      8298      6943      4549      3593
dram[7]:       3752      3723      3411      3550      3571      3332      3811      3916      7912      8129      7301      8397      6259      7658      3965      4043
dram[8]:       4329      4171      3739      3666      3134      3614      3551      3608      7467      7996      7805      7037      6932      6096      4484      4108
dram[9]:       3942      3899      3683      3524      3717      3353      3509      3517      8369      8437      8087      7900      6907      6977      4139      4361
dram[10]:       3939      4112      3722      3789      3261      3656      3614      4476      7715      6766      7648      8812      6572      6278      4261      4498
dram[11]:       4246      4564      3598      3833      3691      3830      3578      3905      6977      8507      7125      8217      6393      7399      4172      4778
maximum mf latency per bank:
dram[0]:        762       878       738       852       771       887       817       882       856       896       839       882       725       850       746       971
dram[1]:        790       786       724       793       819       860       801       874       836       855       837       831       743       809       665       817
dram[2]:        758       753       644       626       697       651       722       696       720       739       689       710       684       698       735       740
dram[3]:        693       699       613       694       720       682       725       674       719       770       697       700       719       685       721       718
dram[4]:        879       857       804       860       824       853       860       879       833       883       876       842       833       875       831       902
dram[5]:        819       750       711       676       789       785       809       808       853       831       842       837       732       748       759       658
dram[6]:        792       720       805       709       822       744       782       737       854       744       746       746       788       745       873       703
dram[7]:        707       694       711       676       661       673       725       695       714       706       740       701       689       677       733       648
dram[8]:        667       686       629       715       774       731       847       838       839       840       834       821       712       735       722       796
dram[9]:        807       683       697       753       706       770       837       839       853       836       837       823       752       719       769       653
dram[10]:        663       775       688       708       652       696       726       704       716       718       689       689       696       740       737       763
dram[11]:        771       854       729       778       701       848       759       853       785       923       763       835       865       863       728       916
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241474 n_act=505 n_pre=489 n_ref_event=94828660427424 n_req=2181 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01852
n_activity=29034 dram_eff=0.1561
bk0: 161a 243387i bk1: 173a 242876i bk2: 157a 243617i bk3: 150a 243805i bk4: 132a 243284i bk5: 161a 242798i bk6: 145a 242641i bk7: 119a 243259i bk8: 111a 243465i bk9: 129a 243243i bk10: 126a 243551i bk11: 133a 243551i bk12: 109a 243625i bk13: 116a 243626i bk14: 119a 243235i bk15: 111a 243427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772581
Row_Buffer_Locality_read = 0.777416
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.581009
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.174103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018520 
total_CMD = 244712 
util_bw = 4532 
Wasted_Col = 6813 
Wasted_Row = 4629 
Idle = 228738 

BW Util Bottlenecks: 
RCDc_limit = 6461 
RCDWRc_limit = 119 
WTRc_limit = 332 
RTWc_limit = 379 
CCDLc_limit = 987 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 328 
RTWc_limit_alone = 367 

Commands details: 
total_CMD = 244712 
n_nop = 241474 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 505 
n_pre = 489 
n_ref = 94828660427424 
n_req = 2181 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 994 
issued_total_col = 2266 
Row_Bus_Util =  0.004062 
CoL_Bus_Util = 0.009260 
Either_Row_CoL_Bus_Util = 0.013232 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006794 
queue_avg = 0.045364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0453635
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241551 n_act=500 n_pre=484 n_ref_event=0 n_req=2129 n_rd=2101 n_rd_L2_A=0 n_write=0 n_wr_bk=107 bw_util=0.01805
n_activity=28968 dram_eff=0.1524
bk0: 146a 243344i bk1: 185a 242943i bk2: 156a 242835i bk3: 131a 243767i bk4: 133a 243240i bk5: 165a 242467i bk6: 121a 243226i bk7: 138a 243366i bk8: 118a 243675i bk9: 107a 243173i bk10: 118a 243351i bk11: 122a 243498i bk12: 119a 243141i bk13: 121a 243528i bk14: 104a 243706i bk15: 117a 243181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769375
Row_Buffer_Locality_read = 0.774869
Row_Buffer_Locality_write = 0.357143
Bank_Level_Parallism = 1.685753
Bank_Level_Parallism_Col = 1.439125
Bank_Level_Parallism_Ready = 1.198024
write_to_read_ratio_blp_rw_average = 0.079914
GrpLevelPara = 1.324804 

BW Util details:
bwutil = 0.018046 
total_CMD = 244712 
util_bw = 4416 
Wasted_Col = 6701 
Wasted_Row = 4507 
Idle = 229088 

BW Util Bottlenecks: 
RCDc_limit = 6289 
RCDWRc_limit = 115 
WTRc_limit = 441 
RTWc_limit = 512 
CCDLc_limit = 1070 
rwq = 0 
CCDLc_limit_alone = 1037 
WTRc_limit_alone = 433 
RTWc_limit_alone = 487 

Commands details: 
total_CMD = 244712 
n_nop = 241551 
Read = 2101 
Write = 0 
L2_Alloc = 0 
L2_WB = 107 
n_act = 500 
n_pre = 484 
n_ref = 0 
n_req = 2129 
total_req = 2208 

Dual Bus Interface Util: 
issued_total_row = 984 
issued_total_col = 2208 
Row_Bus_Util =  0.004021 
CoL_Bus_Util = 0.009023 
Either_Row_CoL_Bus_Util = 0.012917 
Issued_on_Two_Bus_Simul_Util = 0.000127 
issued_two_Eff = 0.009807 
queue_avg = 0.064198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0641979
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241468 n_act=504 n_pre=488 n_ref_event=0 n_req=2197 n_rd=2171 n_rd_L2_A=0 n_write=0 n_wr_bk=101 bw_util=0.01857
n_activity=29485 dram_eff=0.1541
bk0: 155a 243101i bk1: 178a 243230i bk2: 170a 243714i bk3: 151a 243756i bk4: 153a 243199i bk5: 151a 243623i bk6: 149a 242856i bk7: 145a 242954i bk8: 112a 243491i bk9: 111a 243618i bk10: 117a 243571i bk11: 112a 243637i bk12: 118a 243281i bk13: 118a 243491i bk14: 109a 243402i bk15: 122a 243309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775148
Row_Buffer_Locality_read = 0.779825
Row_Buffer_Locality_write = 0.384615
Bank_Level_Parallism = 1.536574
Bank_Level_Parallism_Col = 1.335935
Bank_Level_Parallism_Ready = 1.155623
write_to_read_ratio_blp_rw_average = 0.059993
GrpLevelPara = 1.266802 

BW Util details:
bwutil = 0.018569 
total_CMD = 244712 
util_bw = 4544 
Wasted_Col = 6799 
Wasted_Row = 4604 
Idle = 228765 

BW Util Bottlenecks: 
RCDc_limit = 6471 
RCDWRc_limit = 118 
WTRc_limit = 247 
RTWc_limit = 252 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 243 
RTWc_limit_alone = 248 

Commands details: 
total_CMD = 244712 
n_nop = 241468 
Read = 2171 
Write = 0 
L2_Alloc = 0 
L2_WB = 101 
n_act = 504 
n_pre = 488 
n_ref = 0 
n_req = 2197 
total_req = 2272 

Dual Bus Interface Util: 
issued_total_row = 992 
issued_total_col = 2272 
Row_Bus_Util =  0.004054 
CoL_Bus_Util = 0.009284 
Either_Row_CoL_Bus_Util = 0.013256 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.006165 
queue_avg = 0.040644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0406437
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241649 n_act=483 n_pre=467 n_ref_event=0 n_req=2055 n_rd=2030 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.01741
n_activity=29065 dram_eff=0.1466
bk0: 159a 243322i bk1: 149a 243274i bk2: 138a 243856i bk3: 164a 243373i bk4: 153a 243136i bk5: 132a 243612i bk6: 128a 243128i bk7: 119a 243064i bk8: 111a 243507i bk9: 124a 243440i bk10: 92a 243957i bk11: 101a 243573i bk12: 126a 243672i bk13: 103a 243562i bk14: 112a 243520i bk15: 119a 243479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768856
Row_Buffer_Locality_read = 0.775862
Row_Buffer_Locality_write = 0.200000
Bank_Level_Parallism = 1.469744
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.130536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017408 
total_CMD = 244712 
util_bw = 4260 
Wasted_Col = 6813 
Wasted_Row = 4589 
Idle = 229050 

BW Util Bottlenecks: 
RCDc_limit = 6449 
RCDWRc_limit = 146 
WTRc_limit = 383 
RTWc_limit = 272 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 873 
WTRc_limit_alone = 377 
RTWc_limit_alone = 268 

Commands details: 
total_CMD = 244712 
n_nop = 241649 
Read = 2030 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 483 
n_pre = 467 
n_ref = 0 
n_req = 2055 
total_req = 2130 

Dual Bus Interface Util: 
issued_total_row = 950 
issued_total_col = 2130 
Row_Bus_Util =  0.003882 
CoL_Bus_Util = 0.008704 
Either_Row_CoL_Bus_Util = 0.012517 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005550 
queue_avg = 0.032973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0329735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241477 n_act=486 n_pre=470 n_ref_event=0 n_req=2215 n_rd=2185 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.0188
n_activity=28791 dram_eff=0.1598
bk0: 161a 243470i bk1: 159a 243708i bk2: 155a 243735i bk3: 149a 243679i bk4: 136a 243634i bk5: 130a 243220i bk6: 133a 242890i bk7: 160a 242151i bk8: 123a 243459i bk9: 129a 243249i bk10: 141a 243261i bk11: 125a 243709i bk12: 133a 243483i bk13: 119a 243228i bk14: 111a 243355i bk15: 121a 243614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783747
Row_Buffer_Locality_read = 0.788101
Row_Buffer_Locality_write = 0.466667
Bank_Level_Parallism = 1.585932
Bank_Level_Parallism_Col = 1.420006
Bank_Level_Parallism_Ready = 1.213609
write_to_read_ratio_blp_rw_average = 0.072387
GrpLevelPara = 1.316473 

BW Util details:
bwutil = 0.018798 
total_CMD = 244712 
util_bw = 4600 
Wasted_Col = 6563 
Wasted_Row = 4545 
Idle = 229004 

BW Util Bottlenecks: 
RCDc_limit = 6104 
RCDWRc_limit = 120 
WTRc_limit = 661 
RTWc_limit = 305 
CCDLc_limit = 995 
rwq = 0 
CCDLc_limit_alone = 939 
WTRc_limit_alone = 618 
RTWc_limit_alone = 292 

Commands details: 
total_CMD = 244712 
n_nop = 241477 
Read = 2185 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 486 
n_pre = 470 
n_ref = 0 
n_req = 2215 
total_req = 2300 

Dual Bus Interface Util: 
issued_total_row = 956 
issued_total_col = 2300 
Row_Bus_Util =  0.003907 
CoL_Bus_Util = 0.009399 
Either_Row_CoL_Bus_Util = 0.013220 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.006491 
queue_avg = 0.038813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.038813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241457 n_act=522 n_pre=506 n_ref_event=0 n_req=2177 n_rd=2150 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01844
n_activity=30632 dram_eff=0.1473
bk0: 143a 243257i bk1: 167a 243195i bk2: 154a 243906i bk3: 143a 243757i bk4: 148a 243066i bk5: 126a 243383i bk6: 141a 243015i bk7: 154a 242166i bk8: 129a 242858i bk9: 127a 243277i bk10: 119a 243294i bk11: 116a 243738i bk12: 121a 243370i bk13: 118a 243275i bk14: 123a 243491i bk15: 121a 243275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764814
Row_Buffer_Locality_read = 0.769767
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.592759
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.144049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018438 
total_CMD = 244712 
util_bw = 4512 
Wasted_Col = 7097 
Wasted_Row = 5017 
Idle = 228086 

BW Util Bottlenecks: 
RCDc_limit = 6732 
RCDWRc_limit = 125 
WTRc_limit = 459 
RTWc_limit = 346 
CCDLc_limit = 1009 
rwq = 0 
CCDLc_limit_alone = 976 
WTRc_limit_alone = 441 
RTWc_limit_alone = 331 

Commands details: 
total_CMD = 244712 
n_nop = 241457 
Read = 2150 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 522 
n_pre = 506 
n_ref = 0 
n_req = 2177 
total_req = 2256 

Dual Bus Interface Util: 
issued_total_row = 1028 
issued_total_col = 2256 
Row_Bus_Util =  0.004201 
CoL_Bus_Util = 0.009219 
Either_Row_CoL_Bus_Util = 0.013301 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.008909 
queue_avg = 0.053634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0536345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241304 n_act=563 n_pre=547 n_ref_event=315552 n_req=2252 n_rd=2222 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.01911
n_activity=31379 dram_eff=0.149
bk0: 171a 243123i bk1: 165a 243605i bk2: 166a 243279i bk3: 154a 243782i bk4: 147a 242738i bk5: 158a 242632i bk6: 155a 242368i bk7: 162a 242260i bk8: 115a 243045i bk9: 126a 243274i bk10: 122a 243303i bk11: 117a 243412i bk12: 102a 243334i bk13: 114a 243511i bk14: 125a 243718i bk15: 123a 243315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754440
Row_Buffer_Locality_read = 0.762376
Row_Buffer_Locality_write = 0.166667
Bank_Level_Parallism = 1.647183
Bank_Level_Parallism_Col = 1.385321
Bank_Level_Parallism_Ready = 1.149537
write_to_read_ratio_blp_rw_average = 0.071914
GrpLevelPara = 1.290329 

BW Util details:
bwutil = 0.019108 
total_CMD = 244712 
util_bw = 4676 
Wasted_Col = 7337 
Wasted_Row = 5112 
Idle = 227587 

BW Util Bottlenecks: 
RCDc_limit = 6965 
RCDWRc_limit = 180 
WTRc_limit = 371 
RTWc_limit = 371 
CCDLc_limit = 1066 
rwq = 0 
CCDLc_limit_alone = 1060 
WTRc_limit_alone = 371 
RTWc_limit_alone = 365 

Commands details: 
total_CMD = 244712 
n_nop = 241304 
Read = 2222 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 563 
n_pre = 547 
n_ref = 315552 
n_req = 2252 
total_req = 2338 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 2338 
Row_Bus_Util =  0.004536 
CoL_Bus_Util = 0.009554 
Either_Row_CoL_Bus_Util = 0.013927 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.011737 
queue_avg = 0.049634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0496339
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241503 n_act=478 n_pre=462 n_ref_event=0 n_req=2219 n_rd=2195 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01872
n_activity=28783 dram_eff=0.1592
bk0: 173a 243348i bk1: 167a 243423i bk2: 176a 243794i bk3: 168a 243741i bk4: 158a 243209i bk5: 152a 243278i bk6: 126a 243091i bk7: 126a 243168i bk8: 109a 243488i bk9: 109a 243604i bk10: 135a 243284i bk11: 116a 243503i bk12: 128a 243084i bk13: 101a 243635i bk14: 130a 243621i bk15: 121a 243506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789995
Row_Buffer_Locality_read = 0.796355
Row_Buffer_Locality_write = 0.208333
Bank_Level_Parallism = 1.569426
Bank_Level_Parallism_Col = 1.338332
Bank_Level_Parallism_Ready = 1.124350
write_to_read_ratio_blp_rw_average = 0.062672
GrpLevelPara = 1.264097 

BW Util details:
bwutil = 0.018724 
total_CMD = 244712 
util_bw = 4582 
Wasted_Col = 6379 
Wasted_Row = 4358 
Idle = 229393 

BW Util Bottlenecks: 
RCDc_limit = 5975 
RCDWRc_limit = 148 
WTRc_limit = 287 
RTWc_limit = 260 
CCDLc_limit = 1005 
rwq = 0 
CCDLc_limit_alone = 994 
WTRc_limit_alone = 284 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 244712 
n_nop = 241503 
Read = 2195 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 478 
n_pre = 462 
n_ref = 0 
n_req = 2219 
total_req = 2291 

Dual Bus Interface Util: 
issued_total_row = 940 
issued_total_col = 2291 
Row_Bus_Util =  0.003841 
CoL_Bus_Util = 0.009362 
Either_Row_CoL_Bus_Util = 0.013113 
Issued_on_Two_Bus_Simul_Util = 0.000090 
issued_two_Eff = 0.006856 
queue_avg = 0.040190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0401901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241321 n_act=553 n_pre=537 n_ref_event=0 n_req=2240 n_rd=2209 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.01904
n_activity=31059 dram_eff=0.15
bk0: 149a 243389i bk1: 160a 243388i bk2: 156a 243571i bk3: 154a 243623i bk4: 166a 242084i bk5: 132a 243330i bk6: 151a 242764i bk7: 148a 242609i bk8: 125a 242999i bk9: 120a 243178i bk10: 122a 243366i bk11: 139a 243341i bk12: 121a 243298i bk13: 136a 243242i bk14: 112a 243487i bk15: 118a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757143
Row_Buffer_Locality_read = 0.760978
Row_Buffer_Locality_write = 0.483871
Bank_Level_Parallism = 1.649987
Bank_Level_Parallism_Col = 1.430554
Bank_Level_Parallism_Ready = 1.227137
write_to_read_ratio_blp_rw_average = 0.068364
GrpLevelPara = 1.327518 

BW Util details:
bwutil = 0.019043 
total_CMD = 244712 
util_bw = 4660 
Wasted_Col = 7188 
Wasted_Row = 5015 
Idle = 227849 

BW Util Bottlenecks: 
RCDc_limit = 6982 
RCDWRc_limit = 113 
WTRc_limit = 374 
RTWc_limit = 393 
CCDLc_limit = 1033 
rwq = 0 
CCDLc_limit_alone = 1006 
WTRc_limit_alone = 364 
RTWc_limit_alone = 376 

Commands details: 
total_CMD = 244712 
n_nop = 241321 
Read = 2209 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 2240 
total_req = 2330 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 2330 
Row_Bus_Util =  0.004454 
CoL_Bus_Util = 0.009521 
Either_Row_CoL_Bus_Util = 0.013857 
Issued_on_Two_Bus_Simul_Util = 0.000119 
issued_two_Eff = 0.008552 
queue_avg = 0.050059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0500588
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241417 n_act=539 n_pre=523 n_ref_event=0 n_req=2176 n_rd=2147 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01848
n_activity=30905 dram_eff=0.1463
bk0: 158a 243045i bk1: 166a 243209i bk2: 156a 243633i bk3: 168a 243591i bk4: 146a 243065i bk5: 151a 243148i bk6: 134a 242910i bk7: 139a 243022i bk8: 113a 243468i bk9: 109a 243485i bk10: 127a 243301i bk11: 122a 243326i bk12: 120a 243066i bk13: 116a 243528i bk14: 112a 243188i bk15: 110a 243608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758272
Row_Buffer_Locality_read = 0.763391
Row_Buffer_Locality_write = 0.379310
Bank_Level_Parallism = 1.533308
Bank_Level_Parallism_Col = 1.331433
Bank_Level_Parallism_Ready = 1.162730
write_to_read_ratio_blp_rw_average = 0.066230
GrpLevelPara = 1.269591 

BW Util details:
bwutil = 0.018479 
total_CMD = 244712 
util_bw = 4522 
Wasted_Col = 7323 
Wasted_Row = 5146 
Idle = 227721 

BW Util Bottlenecks: 
RCDc_limit = 6915 
RCDWRc_limit = 141 
WTRc_limit = 409 
RTWc_limit = 334 
CCDLc_limit = 1032 
rwq = 0 
CCDLc_limit_alone = 1008 
WTRc_limit_alone = 395 
RTWc_limit_alone = 324 

Commands details: 
total_CMD = 244712 
n_nop = 241417 
Read = 2147 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 539 
n_pre = 523 
n_ref = 0 
n_req = 2176 
total_req = 2261 

Dual Bus Interface Util: 
issued_total_row = 1062 
issued_total_col = 2261 
Row_Bus_Util =  0.004340 
CoL_Bus_Util = 0.009239 
Either_Row_CoL_Bus_Util = 0.013465 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.008498 
queue_avg = 0.041114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0411136
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241534 n_act=510 n_pre=494 n_ref_event=0 n_req=2125 n_rd=2100 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01797
n_activity=29882 dram_eff=0.1472
bk0: 155a 243574i bk1: 160a 243177i bk2: 152a 243618i bk3: 142a 243784i bk4: 144a 243344i bk5: 147a 243464i bk6: 139a 242810i bk7: 112a 243382i bk8: 112a 243302i bk9: 141a 243229i bk10: 126a 243217i bk11: 110a 243477i bk12: 116a 243368i bk13: 137a 242937i bk14: 102a 243565i bk15: 105a 243685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765176
Row_Buffer_Locality_read = 0.769048
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.530190
Bank_Level_Parallism_Col = 1.339465
Bank_Level_Parallism_Ready = 1.136180
write_to_read_ratio_blp_rw_average = 0.059593
GrpLevelPara = 1.272284 

BW Util details:
bwutil = 0.017972 
total_CMD = 244712 
util_bw = 4398 
Wasted_Col = 6920 
Wasted_Row = 4830 
Idle = 228564 

BW Util Bottlenecks: 
RCDc_limit = 6662 
RCDWRc_limit = 104 
WTRc_limit = 397 
RTWc_limit = 263 
CCDLc_limit = 972 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 392 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 244712 
n_nop = 241534 
Read = 2100 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 510 
n_pre = 494 
n_ref = 0 
n_req = 2125 
total_req = 2199 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 2199 
Row_Bus_Util =  0.004103 
CoL_Bus_Util = 0.008986 
Either_Row_CoL_Bus_Util = 0.012987 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.007867 
queue_avg = 0.043688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0436881
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=244712 n_nop=241382 n_act=528 n_pre=512 n_ref_event=0 n_req=2216 n_rd=2185 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.01884
n_activity=30546 dram_eff=0.1509
bk0: 150a 243136i bk1: 151a 242972i bk2: 147a 243719i bk3: 171a 243768i bk4: 147a 243077i bk5: 152a 243085i bk6: 123a 242916i bk7: 141a 242810i bk8: 131a 243023i bk9: 118a 243210i bk10: 135a 243235i bk11: 130a 243309i bk12: 128a 243221i bk13: 118a 243443i bk14: 129a 243158i bk15: 114a 243543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766245
Row_Buffer_Locality_read = 0.771625
Row_Buffer_Locality_write = 0.387097
Bank_Level_Parallism = 1.609044
Bank_Level_Parallism_Col = 1.413271
Bank_Level_Parallism_Ready = 1.224989
write_to_read_ratio_blp_rw_average = 0.085588
GrpLevelPara = 1.294851 

BW Util details:
bwutil = 0.018838 
total_CMD = 244712 
util_bw = 4610 
Wasted_Col = 7317 
Wasted_Row = 4943 
Idle = 227842 

BW Util Bottlenecks: 
RCDc_limit = 6819 
RCDWRc_limit = 140 
WTRc_limit = 451 
RTWc_limit = 529 
CCDLc_limit = 1118 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 435 
RTWc_limit_alone = 488 

Commands details: 
total_CMD = 244712 
n_nop = 241382 
Read = 2185 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 2216 
total_req = 2305 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 2305 
Row_Bus_Util =  0.004250 
CoL_Bus_Util = 0.009419 
Either_Row_CoL_Bus_Util = 0.013608 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.004505 
queue_avg = 0.048469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0484692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26338, Miss = 3148, Miss_rate = 0.120, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 21339, Miss = 1174, Miss_rate = 0.055, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 21379, Miss = 1090, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21220, Miss = 1148, Miss_rate = 0.054, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 21106, Miss = 1119, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 21328, Miss = 1142, Miss_rate = 0.054, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20684, Miss = 1055, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20457, Miss = 1048, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21222, Miss = 1133, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21416, Miss = 1175, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20927, Miss = 1114, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21046, Miss = 1119, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 21234, Miss = 1177, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21354, Miss = 1231, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21459, Miss = 1171, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21136, Miss = 1096, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 21190, Miss = 1166, Miss_rate = 0.055, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 20924, Miss = 1151, Miss_rate = 0.055, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 21057, Miss = 1105, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 21050, Miss = 1157, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20583, Miss = 1086, Miss_rate = 0.053, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 21214, Miss = 1086, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20961, Miss = 1135, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21534, Miss = 1185, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 512158
L2_total_cache_misses = 29211
L2_total_cache_miss_rate = 0.0570
L2_total_cache_pending_hits = 294
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13274
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143834
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3118
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.147
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=512158
icnt_total_pkts_simt_to_mem=511892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 111.792
	minimum = 5
	maximum = 725
Network latency average = 72.0976
	minimum = 5
	maximum = 357
Slowest packet = 1006220
Flit latency average = 72.0976
	minimum = 5
	maximum = 357
Slowest flit = 1015381
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.174699
	minimum = 0.110211 (at node 22)
	maximum = 0.775365 (at node 14)
Accepted packet rate average = 0.174699
	minimum = 0.110211 (at node 22)
	maximum = 0.775365 (at node 14)
Injected flit rate average = 0.174699
	minimum = 0.110211 (at node 22)
	maximum = 0.775365 (at node 14)
Accepted flit rate average= 0.174699
	minimum = 0.110211 (at node 22)
	maximum = 0.775365 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.1678 (12 samples)
	minimum = 5 (12 samples)
	maximum = 203.167 (12 samples)
Network latency average = 23.275 (12 samples)
	minimum = 5 (12 samples)
	maximum = 118.083 (12 samples)
Flit latency average = 23.275 (12 samples)
	minimum = 5 (12 samples)
	maximum = 118.083 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.114933 (12 samples)
	minimum = 0.079352 (12 samples)
	maximum = 0.304308 (12 samples)
Accepted packet rate average = 0.114933 (12 samples)
	minimum = 0.079352 (12 samples)
	maximum = 0.304777 (12 samples)
Injected flit rate average = 0.114933 (12 samples)
	minimum = 0.079352 (12 samples)
	maximum = 0.304308 (12 samples)
Accepted flit rate average = 0.114933 (12 samples)
	minimum = 0.079352 (12 samples)
	maximum = 0.304777 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 345462 (inst/sec)
gpgpu_simulation_rate = 2901 (cycle/sec)
gpgpu_silicon_slowdown = 288521x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 85016
gpu_sim_insn = 4557217
gpu_ipc =      53.6042
gpu_tot_sim_cycle = 221392
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      93.9237
gpu_tot_issued_cta = 1664
gpu_occupancy = 83.8117% 
gpu_tot_occupancy = 64.6717% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       8.2470
partiton_level_parallism_total  =       5.4790
partiton_level_parallism_util =       8.5484
partiton_level_parallism_util_total  =       7.0359
L2_BW  =     220.8864 GB/Sec
L2_BW_total  =     146.7827 GB/Sec
gpu_total_sim_rate=253584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 916191
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2586, 1921, 2214, 2453, 2666, 2122, 2446, 2405, 2485, 2413, 2694, 2555, 2305, 2271, 2091, 2093, 1868, 2003, 2127, 1750, 2468, 1648, 1868, 2134, 2026, 1926, 2112, 2123, 2066, 1796, 1871, 2148, 2243, 1923, 1964, 1728, 1725, 1761, 2128, 1828, 2115, 1943, 1948, 1811, 1721, 1755, 1788, 2155, 2294, 1480, 1984, 2214, 1991, 2300, 1814, 2016, 1460, 1828, 2023, 1971, 1878, 1489, 1968, 2429, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 938307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1816783	W0_Idle:1508091	W0_Scoreboard:5516679	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:344434	WS1:344233	WS2:344848	WS3:347978	
dual_issue_nums: WS0:44353	WS1:44435	WS2:44336	WS3:44646	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 263 
max_icnt2sh_latency = 845 
averagemflatency = 429 
avg_icnt2mem_latency = 230 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 68 
mrq_lat_table:60638 	3849 	2465 	2936 	8374 	2184 	371 	50 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371143 	353970 	472032 	15800 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	145353 	98889 	49576 	60616 	103882 	200580 	550934 	3185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	270883 	289347 	161486 	139376 	135698 	139153 	63358 	13644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	248 	101 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        47        44        48        39        25        32        41        43        57        59        61        56        24        23 
dram[1]:        37        39        35        56        39        40        22        36        39        34        62        62        59        55        24        22 
dram[2]:        47        47        50        38        50        48        32        26        40        48        56        59        62        61        25        22 
dram[3]:        42        40        50        46        43        42        36        46        35        40        53        57        54        56        17        22 
dram[4]:        38        42        46        46        43        41        22        30        33        40        60        56        58        56        29        25 
dram[5]:        38        46        44        50        43        39        43        48        39        38        57        59        63        59        19        26 
dram[6]:        35        39        50        56        40        42        44        30        39        31        58        61        58        57        22        25 
dram[7]:        48        42        39        42        41        45        28        33        42        37        51        58        56        53        32        27 
dram[8]:        34        44        42        42        45        37        29        31        40        40        61        58        60        60        26        20 
dram[9]:        48        45        52        51        40        38        28        26        44        44        56        61        59        53        18        21 
dram[10]:        40        35        48        50        45        36        40        40        49        41        42        62        56        53        26        19 
dram[11]:        39        38        55        43        38        37        31        36        37        36        59        58        59        62        23        18 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      7001      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.775000  5.395605  6.811594  9.957447  6.397260  4.787879  4.299066  4.155963  5.013699  4.853333  6.062500  6.466667  5.409091  5.462687  4.804878  4.883117 
dram[1]:  5.763158  5.975308  5.790123  7.983051  5.725000  5.494253  3.981651  4.827957  5.629032  4.680555  6.362069  6.962963  4.972973  5.571429  5.557143  4.782051 
dram[2]:  5.464286  6.098765  8.642858  8.016949  5.540230  5.729412  3.638462  3.923729  5.966102  6.773585  5.803030  5.838710  5.026316  4.810127  5.093333  4.517241 
dram[3]:  6.246575  5.750000  8.321428  6.900000  5.593023  5.756098  4.340000  3.584615  5.086957  5.385714  5.883333  5.629032  5.239437  4.782051  4.148936  4.662500 
dram[4]:  6.120000  6.216216  7.786885  7.866667  5.623529  5.136842  3.593750  3.361111  5.000000  5.391304  5.628572  6.350877  5.256757  4.500000  4.329412  5.536232 
dram[5]:  5.294117  5.311111  8.388889  8.735849  5.348837  5.822785  4.770000  3.983193  4.146068  5.424242  5.523077  6.066667  5.656716  4.820513  4.630952  4.666667 
dram[6]:  6.075949  6.383562  7.737705  7.104477  4.850000  4.825688  3.711111  3.692913  5.000000  4.786667  5.888889  5.718750  5.055555  5.222222  4.586207  4.431818 
dram[7]:  6.381579  6.507042  7.515625  6.586667  6.337838  6.087500  3.905983  4.259615  5.590909  5.028169  4.822785  5.432836  4.726191  5.271429  5.366197  5.012987 
dram[8]:  6.257143  6.779412  7.966667  6.000000  4.660378  6.724638  3.982456  3.646154  5.342857  5.159420  6.237288  5.162162  4.710526  5.037500  5.371428  4.871795 
dram[9]:  5.088889  6.025641  8.333333  8.050000  5.139785  6.405406  3.713115  3.913793  4.931507  5.646154  5.449275  5.260870  4.628205  5.056338  4.435294  5.309859 
dram[10]:  7.078125  5.559524  7.072464  8.490909  6.000000  6.302631  3.727273  4.339806  4.868421  5.136986  5.936508  5.441176  4.658823  4.728395  5.054054  4.888889 
dram[11]:  5.369048  4.594059  7.688525  8.490909  5.488636  5.096774  4.376237  3.982301  5.761194  5.703125  5.794117  6.063492  4.802469  5.400000  4.876543  5.000000 
average row locality = 80869/15164 = 5.332960
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       461       488       468       466       454       460       432       425       365       364       388       388       357       365       392       372 
dram[1]:       437       482       463       468       445       466       409       422       348       337       369       376       368       389       387       373 
dram[2]:       457       491       481       469       468       471       445       437       352       359       383       362       381       378       379       389 
dram[3]:       454       437       463       480       468       456       407       434       351       377       353       349       370       371       386       373 
dram[4]:       458       458       471       469       463       471       433       454       355       372       394       362       388       376       366       381 
dram[5]:       447       475       451       461       450       447       447       447       369       358       359       364       379       375       387       377 
dram[6]:       478       466       468       472       470       507       471       446       360       359       371       366       362       375       397       385 
dram[7]:       483       460       476       489       458       473       432       417       369       357       381       364       394       368       381       385 
dram[8]:       437       460       474       474       478       450       428       442       374       356       368       382       358       399       374       380 
dram[9]:       454       466       473       481       461       459       424       427       360       367       376       363       360       359       374       374 
dram[10]:       453       464       483       465       454       464       421       422       370       375       374       370       394       383       372       390 
dram[11]:       450       458       465       464       465       460       415       423       386       365       394       382       385       376       393       372 
total dram reads = 79638
bank skew: 507/337 = 1.50
chip skew: 6753/6529 = 1.03
number of total write accesses:
dram[0]:         4        11         8         8        52        55       112       112         1         0         0         0         0         4         8        16 
dram[1]:         4         8        20        12        52        46       100       108         4         0         0         0         0         4         8         0 
dram[2]:         8        12        12        16        56        64       111       101         0         0         0         0         4         8        12        16 
dram[3]:         8         0        12        12        52        64       108       128         0         0         0         0         8         8        16         0 
dram[4]:         4         8        16         9        60        68       108       118         0         0         0         0         4         8         8         4 
dram[5]:        12        12         8         8        40        52       119       107         0         0         0         0         0         4         8         4 
dram[6]:         8         0        14        16        60        75       119        92         0         0         0         0         8         4         8        20 
dram[7]:         8         8        20        20        44        56       100       103         0         0         0         0        12         4         0         4 
dram[8]:         4         4        14        23        61        56       104       128         0         0         0         0         0        16         8         0 
dram[9]:        16        14         8         8        68        60       116       108         0         0         0         0         4         0        12        12 
dram[10]:         0        12        19         8        55        60       120       100         0         0         0         0         8         0         8        24 
dram[11]:         4        22        16        10        72        56       108       108         0         0         0         0        16         8         8        12 
total dram writes = 4883
min_bank_accesses = 0!
chip skew: 440/366 = 1.20
average mf latency per bank:
dram[0]:       4694      4681      4180      4618      3819      4047      3532      3748     13267      8221     11319     11937     11396     12067      4446      4809
dram[1]:       4780      4420      3959      4082      3700      3869      3506      3483      7761      8197     11088     10832     10382     10309      4390      4566
dram[2]:       4910      4267      4367      4033      3944      3489      3578      3556      8498      7712     12515     11879     11742     10390      4856      4217
dram[3]:       4547      5168      4037      4089      3731      3898      3522      3449      7699      7631     11728     12800     10229     11585      4248      4961
dram[4]:       4736      4738      4085      4362      3751      3742      3430      3426      7876      8023     11066     12589     10424     11316      4737      4828
dram[5]:       4773      4219      4429      4080      4048      3649      3528      3160      7877      7773     12561     11303     11542     10199      4651      4477
dram[6]:       4928      4837      4558      4167      4045      3562      3334      3512      8413      8068     13280     12641     12301     11248      4909      4339
dram[7]:       4332      4658      3860      4010      3894      3800      3596      3648      7518      7932     11591     12109      9590     11193      4550      4496
dram[8]:       4937      5148      4243      4522      3628      4350      3613      3565      7795      8834     12805     13139     11279     10646      4827      5159
dram[9]:       4400      4403      4090      4077      3686      3746      3471      3460      7743      7509     11692     12051     10343     10539      4472      4493
dram[10]:       5084      5354      4288      5268      4032      4689      3523      4494      8149      9172     13200     15522     10525     13312      4930      5188
dram[11]:       4716      4599      3927      4306      3731      3882      3556      3522      7347      7792     11404     11666      9564     10402      4494      4646
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:        945       936       896       877      1018       894       953       912       959       950       917       907       954       908       963       817
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       973      1135       966      1125       982      1139       962      1188      1042      1147      1002      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       878      1121       869      1126       868      1114       874      1137       915      1089       947      1119       923
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940       954       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1003       949       942       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1087      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387802 n_act=1248 n_pre=1232 n_ref_event=94828660427424 n_req=6744 n_rd=6645 n_rd_L2_A=0 n_write=0 n_wr_bk=391 bw_util=0.03542
n_activity=72926 dram_eff=0.193
bk0: 461a 393495i bk1: 488a 392942i bk2: 468a 393893i bk3: 466a 394735i bk4: 454a 393532i bk5: 460a 392560i bk6: 432a 391270i bk7: 425a 391497i bk8: 365a 393747i bk9: 364a 393546i bk10: 388a 394269i bk11: 388a 394517i bk12: 357a 394224i bk13: 365a 393969i bk14: 392a 393465i bk15: 372a 393508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816281
Row_Buffer_Locality_read = 0.822874
Row_Buffer_Locality_write = 0.373737
Bank_Level_Parallism = 1.651874
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.242629
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035422 
total_CMD = 397272 
util_bw = 14072 
Wasted_Col = 17401 
Wasted_Row = 11340 
Idle = 354459 

BW Util Bottlenecks: 
RCDc_limit = 15452 
RCDWRc_limit = 384 
WTRc_limit = 1318 
RTWc_limit = 1230 
CCDLc_limit = 3479 
rwq = 0 
CCDLc_limit_alone = 3339 
WTRc_limit_alone = 1259 
RTWc_limit_alone = 1149 

Commands details: 
total_CMD = 397272 
n_nop = 387802 
Read = 6645 
Write = 0 
L2_Alloc = 0 
L2_WB = 391 
n_act = 1248 
n_pre = 1232 
n_ref = 94828660427424 
n_req = 6744 
total_req = 7036 

Dual Bus Interface Util: 
issued_total_row = 2480 
issued_total_col = 7036 
Row_Bus_Util =  0.006243 
CoL_Bus_Util = 0.017711 
Either_Row_CoL_Bus_Util = 0.023838 
Issued_on_Two_Bus_Simul_Util = 0.000116 
issued_two_Eff = 0.004857 
queue_avg = 0.119135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.119135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=388013 n_act=1213 n_pre=1197 n_ref_event=0 n_req=6632 n_rd=6539 n_rd_L2_A=0 n_write=0 n_wr_bk=366 bw_util=0.03476
n_activity=72103 dram_eff=0.1915
bk0: 437a 393536i bk1: 482a 393282i bk2: 463a 392960i bk3: 468a 394294i bk4: 445a 393309i bk5: 466a 392803i bk6: 409a 391760i bk7: 422a 392120i bk8: 348a 394082i bk9: 337a 393719i bk10: 369a 394160i bk11: 376a 394534i bk12: 368a 393883i bk13: 389a 393854i bk14: 387a 393911i bk15: 373a 393632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818456
Row_Buffer_Locality_read = 0.824285
Row_Buffer_Locality_write = 0.408602
Bank_Level_Parallism = 1.688137
Bank_Level_Parallism_Col = 1.531140
Bank_Level_Parallism_Ready = 1.241836
write_to_read_ratio_blp_rw_average = 0.085317
GrpLevelPara = 1.390205 

BW Util details:
bwutil = 0.034762 
total_CMD = 397272 
util_bw = 13810 
Wasted_Col = 16648 
Wasted_Row = 11034 
Idle = 355780 

BW Util Bottlenecks: 
RCDc_limit = 14546 
RCDWRc_limit = 332 
WTRc_limit = 1218 
RTWc_limit = 1460 
CCDLc_limit = 3550 
rwq = 0 
CCDLc_limit_alone = 3394 
WTRc_limit_alone = 1178 
RTWc_limit_alone = 1344 

Commands details: 
total_CMD = 397272 
n_nop = 388013 
Read = 6539 
Write = 0 
L2_Alloc = 0 
L2_WB = 366 
n_act = 1213 
n_pre = 1197 
n_ref = 0 
n_req = 6632 
total_req = 6905 

Dual Bus Interface Util: 
issued_total_row = 2410 
issued_total_col = 6905 
Row_Bus_Util =  0.006066 
CoL_Bus_Util = 0.017381 
Either_Row_CoL_Bus_Util = 0.023306 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.006048 
queue_avg = 0.120419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.120419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387673 n_act=1267 n_pre=1251 n_ref_event=0 n_req=6808 n_rd=6702 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03585
n_activity=73341 dram_eff=0.1942
bk0: 457a 393356i bk1: 491a 393349i bk2: 481a 394366i bk3: 469a 394221i bk4: 468a 392800i bk5: 471a 392697i bk6: 445a 390909i bk7: 437a 391350i bk8: 352a 394099i bk9: 359a 394425i bk10: 383a 394161i bk11: 362a 394445i bk12: 381a 393589i bk13: 378a 393552i bk14: 379a 393305i bk15: 389a 393114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815364
Row_Buffer_Locality_read = 0.822590
Row_Buffer_Locality_write = 0.358491
Bank_Level_Parallism = 1.689111
Bank_Level_Parallism_Col = 1.545075
Bank_Level_Parallism_Ready = 1.270067
write_to_read_ratio_blp_rw_average = 0.088282
GrpLevelPara = 1.406048 

BW Util details:
bwutil = 0.035855 
total_CMD = 397272 
util_bw = 14244 
Wasted_Col = 17258 
Wasted_Row = 11289 
Idle = 354481 

BW Util Bottlenecks: 
RCDc_limit = 15284 
RCDWRc_limit = 396 
WTRc_limit = 1252 
RTWc_limit = 1382 
CCDLc_limit = 3499 
rwq = 0 
CCDLc_limit_alone = 3354 
WTRc_limit_alone = 1200 
RTWc_limit_alone = 1289 

Commands details: 
total_CMD = 397272 
n_nop = 387673 
Read = 6702 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 1267 
n_pre = 1251 
n_ref = 0 
n_req = 6808 
total_req = 7122 

Dual Bus Interface Util: 
issued_total_row = 2518 
issued_total_col = 7122 
Row_Bus_Util =  0.006338 
CoL_Bus_Util = 0.017927 
Either_Row_CoL_Bus_Util = 0.024162 
Issued_on_Two_Bus_Simul_Util = 0.000103 
issued_two_Eff = 0.004271 
queue_avg = 0.139841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.139841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387853 n_act=1265 n_pre=1249 n_ref_event=0 n_req=6633 n_rd=6529 n_rd_L2_A=0 n_write=0 n_wr_bk=416 bw_util=0.03496
n_activity=73286 dram_eff=0.1895
bk0: 454a 393519i bk1: 437a 393733i bk2: 463a 394117i bk3: 480a 393818i bk4: 468a 393254i bk5: 456a 393102i bk6: 407a 392193i bk7: 434a 390950i bk8: 351a 393964i bk9: 377a 393933i bk10: 353a 394421i bk11: 349a 394278i bk12: 370a 394049i bk13: 371a 393692i bk14: 386a 392808i bk15: 373a 393410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810493
Row_Buffer_Locality_read = 0.818808
Row_Buffer_Locality_write = 0.288462
Bank_Level_Parallism = 1.661180
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.252393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034963 
total_CMD = 397272 
util_bw = 13890 
Wasted_Col = 17481 
Wasted_Row = 11167 
Idle = 354734 

BW Util Bottlenecks: 
RCDc_limit = 15395 
RCDWRc_limit = 488 
WTRc_limit = 1460 
RTWc_limit = 1335 
CCDLc_limit = 3567 
rwq = 0 
CCDLc_limit_alone = 3374 
WTRc_limit_alone = 1366 
RTWc_limit_alone = 1236 

Commands details: 
total_CMD = 397272 
n_nop = 387853 
Read = 6529 
Write = 0 
L2_Alloc = 0 
L2_WB = 416 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 6633 
total_req = 6945 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 6945 
Row_Bus_Util =  0.006328 
CoL_Bus_Util = 0.017482 
Either_Row_CoL_Bus_Util = 0.023709 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.004247 
queue_avg = 0.126040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.12604
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387647 n_act=1308 n_pre=1292 n_ref_event=0 n_req=6776 n_rd=6671 n_rd_L2_A=0 n_write=0 n_wr_bk=415 bw_util=0.03567
n_activity=73899 dram_eff=0.1918
bk0: 458a 393582i bk1: 458a 393657i bk2: 471a 394094i bk3: 469a 394141i bk4: 463a 392893i bk5: 471a 392656i bk6: 433a 390598i bk7: 454a 389991i bk8: 355a 393549i bk9: 372a 393527i bk10: 394a 393770i bk11: 362a 394515i bk12: 388a 393494i bk13: 376a 393158i bk14: 366a 393073i bk15: 381a 393660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807999
Row_Buffer_Locality_read = 0.814720
Row_Buffer_Locality_write = 0.380952
Bank_Level_Parallism = 1.756522
Bank_Level_Parallism_Col = 1.615533
Bank_Level_Parallism_Ready = 1.315981
write_to_read_ratio_blp_rw_average = 0.083528
GrpLevelPara = 1.433231 

BW Util details:
bwutil = 0.035673 
total_CMD = 397272 
util_bw = 14172 
Wasted_Col = 17283 
Wasted_Row = 11640 
Idle = 354177 

BW Util Bottlenecks: 
RCDc_limit = 15548 
RCDWRc_limit = 396 
WTRc_limit = 2014 
RTWc_limit = 1312 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3251 
WTRc_limit_alone = 1915 
RTWc_limit_alone = 1243 

Commands details: 
total_CMD = 397272 
n_nop = 387647 
Read = 6671 
Write = 0 
L2_Alloc = 0 
L2_WB = 415 
n_act = 1308 
n_pre = 1292 
n_ref = 0 
n_req = 6776 
total_req = 7086 

Dual Bus Interface Util: 
issued_total_row = 2600 
issued_total_col = 7086 
Row_Bus_Util =  0.006545 
CoL_Bus_Util = 0.017837 
Either_Row_CoL_Bus_Util = 0.024228 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.006338 
queue_avg = 0.147196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.147196
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387851 n_act=1266 n_pre=1250 n_ref_event=0 n_req=6687 n_rd=6593 n_rd_L2_A=0 n_write=0 n_wr_bk=374 bw_util=0.03507
n_activity=73927 dram_eff=0.1885
bk0: 447a 393100i bk1: 475a 393121i bk2: 451a 394297i bk3: 461a 394450i bk4: 450a 393026i bk5: 447a 392937i bk6: 447a 391654i bk7: 447a 390759i bk8: 369a 393028i bk9: 358a 393936i bk10: 359a 394069i bk11: 364a 394541i bk12: 379a 393907i bk13: 375a 393573i bk14: 387a 393219i bk15: 377a 393271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812173
Row_Buffer_Locality_read = 0.817837
Row_Buffer_Locality_write = 0.414894
Bank_Level_Parallism = 1.718403
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.252846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035074 
total_CMD = 397272 
util_bw = 13934 
Wasted_Col = 17139 
Wasted_Row = 11532 
Idle = 354667 

BW Util Bottlenecks: 
RCDc_limit = 15309 
RCDWRc_limit = 322 
WTRc_limit = 1396 
RTWc_limit = 1314 
CCDLc_limit = 3501 
rwq = 0 
CCDLc_limit_alone = 3281 
WTRc_limit_alone = 1326 
RTWc_limit_alone = 1164 

Commands details: 
total_CMD = 397272 
n_nop = 387851 
Read = 6593 
Write = 0 
L2_Alloc = 0 
L2_WB = 374 
n_act = 1266 
n_pre = 1250 
n_ref = 0 
n_req = 6687 
total_req = 6967 

Dual Bus Interface Util: 
issued_total_row = 2516 
issued_total_col = 6967 
Row_Bus_Util =  0.006333 
CoL_Bus_Util = 0.017537 
Either_Row_CoL_Bus_Util = 0.023714 
Issued_on_Two_Bus_Simul_Util = 0.000156 
issued_two_Eff = 0.006581 
queue_avg = 0.141943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.141943
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387478 n_act=1354 n_pre=1338 n_ref_event=315552 n_req=6860 n_rd=6753 n_rd_L2_A=0 n_write=0 n_wr_bk=424 bw_util=0.03613
n_activity=76431 dram_eff=0.1878
bk0: 478a 393362i bk1: 466a 393861i bk2: 468a 393919i bk3: 472a 394085i bk4: 470a 392337i bk5: 507a 391831i bk6: 471a 390634i bk7: 446a 390637i bk8: 360a 393467i bk9: 359a 393549i bk10: 371a 394071i bk11: 366a 394190i bk12: 362a 393452i bk13: 375a 393768i bk14: 397a 392941i bk15: 385a 392845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804082
Row_Buffer_Locality_read = 0.812084
Row_Buffer_Locality_write = 0.299065
Bank_Level_Parallism = 1.747554
Bank_Level_Parallism_Col = 1.569956
Bank_Level_Parallism_Ready = 1.265968
write_to_read_ratio_blp_rw_average = 0.080241
GrpLevelPara = 1.407860 

BW Util details:
bwutil = 0.036131 
total_CMD = 397272 
util_bw = 14354 
Wasted_Col = 17897 
Wasted_Row = 12013 
Idle = 353008 

BW Util Bottlenecks: 
RCDc_limit = 16130 
RCDWRc_limit = 447 
WTRc_limit = 1840 
RTWc_limit = 1251 
CCDLc_limit = 3725 
rwq = 0 
CCDLc_limit_alone = 3502 
WTRc_limit_alone = 1719 
RTWc_limit_alone = 1149 

Commands details: 
total_CMD = 397272 
n_nop = 387478 
Read = 6753 
Write = 0 
L2_Alloc = 0 
L2_WB = 424 
n_act = 1354 
n_pre = 1338 
n_ref = 315552 
n_req = 6860 
total_req = 7177 

Dual Bus Interface Util: 
issued_total_row = 2692 
issued_total_col = 7177 
Row_Bus_Util =  0.006776 
CoL_Bus_Util = 0.018066 
Either_Row_CoL_Bus_Util = 0.024653 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.007658 
queue_avg = 0.146127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.146127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387778 n_act=1258 n_pre=1242 n_ref_event=0 n_req=6782 n_rd=6687 n_rd_L2_A=0 n_write=0 n_wr_bk=379 bw_util=0.03557
n_activity=72974 dram_eff=0.1937
bk0: 483a 393497i bk1: 460a 393847i bk2: 476a 393623i bk3: 489a 393767i bk4: 458a 393345i bk5: 473a 393112i bk6: 432a 391059i bk7: 417a 391782i bk8: 369a 393671i bk9: 357a 393650i bk10: 381a 393576i bk11: 364a 393977i bk12: 394a 393267i bk13: 368a 393983i bk14: 381a 393676i bk15: 385a 393352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816278
Row_Buffer_Locality_read = 0.823090
Row_Buffer_Locality_write = 0.336842
Bank_Level_Parallism = 1.726917
Bank_Level_Parallism_Col = 1.575604
Bank_Level_Parallism_Ready = 1.289570
write_to_read_ratio_blp_rw_average = 0.082386
GrpLevelPara = 1.408871 

BW Util details:
bwutil = 0.035573 
total_CMD = 397272 
util_bw = 14132 
Wasted_Col = 16879 
Wasted_Row = 11208 
Idle = 355053 

BW Util Bottlenecks: 
RCDc_limit = 15046 
RCDWRc_limit = 373 
WTRc_limit = 1463 
RTWc_limit = 1407 
CCDLc_limit = 3510 
rwq = 0 
CCDLc_limit_alone = 3254 
WTRc_limit_alone = 1343 
RTWc_limit_alone = 1271 

Commands details: 
total_CMD = 397272 
n_nop = 387778 
Read = 6687 
Write = 0 
L2_Alloc = 0 
L2_WB = 379 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 6782 
total_req = 7066 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 7066 
Row_Bus_Util =  0.006293 
CoL_Bus_Util = 0.017786 
Either_Row_CoL_Bus_Util = 0.023898 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.007584 
queue_avg = 0.142910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.14291
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387732 n_act=1282 n_pre=1266 n_ref_event=0 n_req=6740 n_rd=6634 n_rd_L2_A=0 n_write=0 n_wr_bk=418 bw_util=0.0355
n_activity=73982 dram_eff=0.1906
bk0: 437a 393812i bk1: 460a 393927i bk2: 474a 394126i bk3: 474a 393538i bk4: 478a 391965i bk5: 450a 393288i bk6: 428a 391187i bk7: 442a 390470i bk8: 374a 393578i bk9: 356a 393707i bk10: 368a 394113i bk11: 382a 393752i bk12: 358a 393638i bk13: 399a 393217i bk14: 374a 393815i bk15: 380a 393603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811128
Row_Buffer_Locality_read = 0.817456
Row_Buffer_Locality_write = 0.415094
Bank_Level_Parallism = 1.745279
Bank_Level_Parallism_Col = 1.589907
Bank_Level_Parallism_Ready = 1.280753
write_to_read_ratio_blp_rw_average = 0.084058
GrpLevelPara = 1.427023 

BW Util details:
bwutil = 0.035502 
total_CMD = 397272 
util_bw = 14104 
Wasted_Col = 17148 
Wasted_Row = 11380 
Idle = 354640 

BW Util Bottlenecks: 
RCDc_limit = 15303 
RCDWRc_limit = 334 
WTRc_limit = 1683 
RTWc_limit = 1461 
CCDLc_limit = 3549 
rwq = 0 
CCDLc_limit_alone = 3236 
WTRc_limit_alone = 1551 
RTWc_limit_alone = 1280 

Commands details: 
total_CMD = 397272 
n_nop = 387732 
Read = 6634 
Write = 0 
L2_Alloc = 0 
L2_WB = 418 
n_act = 1282 
n_pre = 1266 
n_ref = 0 
n_req = 6740 
total_req = 7052 

Dual Bus Interface Util: 
issued_total_row = 2548 
issued_total_col = 7052 
Row_Bus_Util =  0.006414 
CoL_Bus_Util = 0.017751 
Either_Row_CoL_Bus_Util = 0.024014 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.006289 
queue_avg = 0.133032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.133032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387768 n_act=1284 n_pre=1268 n_ref_event=0 n_req=6685 n_rd=6578 n_rd_L2_A=0 n_write=0 n_wr_bk=426 bw_util=0.03526
n_activity=74995 dram_eff=0.1868
bk0: 454a 393280i bk1: 466a 393513i bk2: 473a 394257i bk3: 481a 394163i bk4: 461a 392786i bk5: 459a 393236i bk6: 424a 391076i bk7: 427a 391225i bk8: 360a 393665i bk9: 367a 393885i bk10: 376a 394005i bk11: 363a 394185i bk12: 360a 393189i bk13: 359a 393930i bk14: 374a 393191i bk15: 374a 393676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809873
Row_Buffer_Locality_read = 0.816966
Row_Buffer_Locality_write = 0.373832
Bank_Level_Parallism = 1.676024
Bank_Level_Parallism_Col = 1.533224
Bank_Level_Parallism_Ready = 1.252335
write_to_read_ratio_blp_rw_average = 0.090719
GrpLevelPara = 1.399936 

BW Util details:
bwutil = 0.035260 
total_CMD = 397272 
util_bw = 14008 
Wasted_Col = 17581 
Wasted_Row = 11749 
Idle = 353934 

BW Util Bottlenecks: 
RCDc_limit = 15565 
RCDWRc_limit = 421 
WTRc_limit = 1619 
RTWc_limit = 1522 
CCDLc_limit = 3322 
rwq = 0 
CCDLc_limit_alone = 3099 
WTRc_limit_alone = 1531 
RTWc_limit_alone = 1387 

Commands details: 
total_CMD = 397272 
n_nop = 387768 
Read = 6578 
Write = 0 
L2_Alloc = 0 
L2_WB = 426 
n_act = 1284 
n_pre = 1268 
n_ref = 0 
n_req = 6685 
total_req = 7004 

Dual Bus Interface Util: 
issued_total_row = 2552 
issued_total_col = 7004 
Row_Bus_Util =  0.006424 
CoL_Bus_Util = 0.017630 
Either_Row_CoL_Bus_Util = 0.023923 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.005471 
queue_avg = 0.122073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.122073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387754 n_act=1262 n_pre=1246 n_ref_event=0 n_req=6758 n_rd=6654 n_rd_L2_A=0 n_write=0 n_wr_bk=414 bw_util=0.03558
n_activity=74507 dram_eff=0.1897
bk0: 453a 394002i bk1: 464a 393439i bk2: 483a 393611i bk3: 465a 394451i bk4: 454a 393411i bk5: 464a 393658i bk6: 421a 391325i bk7: 422a 391917i bk8: 370a 393641i bk9: 375a 393719i bk10: 374a 394006i bk11: 370a 393990i bk12: 394a 393207i bk13: 383a 393338i bk14: 372a 393564i bk15: 390a 393071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814886
Row_Buffer_Locality_read = 0.821461
Row_Buffer_Locality_write = 0.394231
Bank_Level_Parallism = 1.675171
Bank_Level_Parallism_Col = 1.532116
Bank_Level_Parallism_Ready = 1.220463
write_to_read_ratio_blp_rw_average = 0.085276
GrpLevelPara = 1.395115 

BW Util details:
bwutil = 0.035583 
total_CMD = 397272 
util_bw = 14136 
Wasted_Col = 17303 
Wasted_Row = 11415 
Idle = 354418 

BW Util Bottlenecks: 
RCDc_limit = 15388 
RCDWRc_limit = 377 
WTRc_limit = 1521 
RTWc_limit = 1433 
CCDLc_limit = 3468 
rwq = 0 
CCDLc_limit_alone = 3297 
WTRc_limit_alone = 1444 
RTWc_limit_alone = 1339 

Commands details: 
total_CMD = 397272 
n_nop = 387754 
Read = 6654 
Write = 0 
L2_Alloc = 0 
L2_WB = 414 
n_act = 1262 
n_pre = 1246 
n_ref = 0 
n_req = 6758 
total_req = 7068 

Dual Bus Interface Util: 
issued_total_row = 2508 
issued_total_col = 7068 
Row_Bus_Util =  0.006313 
CoL_Bus_Util = 0.017791 
Either_Row_CoL_Bus_Util = 0.023958 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.006094 
queue_avg = 0.125108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.125108
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=397272 n_nop=387677 n_act=1275 n_pre=1259 n_ref_event=0 n_req=6764 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.03571
n_activity=73948 dram_eff=0.1918
bk0: 450a 393217i bk1: 458a 392122i bk2: 465a 393991i bk3: 464a 394452i bk4: 465a 392567i bk5: 460a 392626i bk6: 415a 391474i bk7: 423a 391202i bk8: 386a 393601i bk9: 365a 393934i bk10: 394a 394097i bk11: 382a 394171i bk12: 385a 393134i bk13: 376a 393720i bk14: 393a 393014i bk15: 372a 393674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812980
Row_Buffer_Locality_read = 0.820382
Row_Buffer_Locality_write = 0.369369
Bank_Level_Parallism = 1.733604
Bank_Level_Parallism_Col = 1.595406
Bank_Level_Parallism_Ready = 1.311966
write_to_read_ratio_blp_rw_average = 0.098834
GrpLevelPara = 1.429566 

BW Util details:
bwutil = 0.035709 
total_CMD = 397272 
util_bw = 14186 
Wasted_Col = 17749 
Wasted_Row = 11320 
Idle = 354017 

BW Util Bottlenecks: 
RCDc_limit = 15678 
RCDWRc_limit = 437 
WTRc_limit = 1782 
RTWc_limit = 1934 
CCDLc_limit = 3663 
rwq = 0 
CCDLc_limit_alone = 3347 
WTRc_limit_alone = 1682 
RTWc_limit_alone = 1718 

Commands details: 
total_CMD = 397272 
n_nop = 387677 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 1275 
n_pre = 1259 
n_ref = 0 
n_req = 6764 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 2534 
issued_total_col = 7093 
Row_Bus_Util =  0.006379 
CoL_Bus_Util = 0.017854 
Either_Row_CoL_Bus_Util = 0.024152 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.003335 
queue_avg = 0.135738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.135738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55632, Miss = 5545, Miss_rate = 0.100, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 50558, Miss = 3486, Miss_rate = 0.069, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 50096, Miss = 3455, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 50045, Miss = 3458, Miss_rate = 0.069, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[4]: Access = 50493, Miss = 3463, Miss_rate = 0.069, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 50329, Miss = 3585, Miss_rate = 0.071, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[6]: Access = 49855, Miss = 3416, Miss_rate = 0.069, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 49883, Miss = 3435, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 50436, Miss = 3553, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 51034, Miss = 3523, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 50438, Miss = 3434, Miss_rate = 0.068, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 50454, Miss = 3477, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 50777, Miss = 3599, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 50699, Miss = 3706, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 50902, Miss = 3548, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 50836, Miss = 3486, Miss_rate = 0.069, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 50029, Miss = 3448, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 50302, Miss = 3571, Miss_rate = 0.071, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 49809, Miss = 3418, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 49882, Miss = 3555, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 49670, Miss = 3511, Miss_rate = 0.071, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 50639, Miss = 3483, Miss_rate = 0.069, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 50141, Miss = 3531, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50342, Miss = 3517, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1213281
L2_total_cache_misses = 86203
L2_total_cache_miss_rate = 0.0710
L2_total_cache_pending_hits = 333
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856054
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51611
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 270639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6052
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1213281
icnt_total_pkts_simt_to_mem=1213015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 203.471
	minimum = 5
	maximum = 843
Network latency average = 70.8958
	minimum = 5
	maximum = 310
Slowest packet = 1028657
Flit latency average = 70.8958
	minimum = 5
	maximum = 310
Slowest flit = 2269329
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.43405
	minimum = 0.337783 (at node 16)
	maximum = 0.696669 (at node 12)
Accepted packet rate average = 0.43405
	minimum = 0.337783 (at node 16)
	maximum = 0.696669 (at node 12)
Injected flit rate average = 0.43405
	minimum = 0.337783 (at node 16)
	maximum = 0.696669 (at node 12)
Accepted flit rate average= 0.43405
	minimum = 0.337783 (at node 16)
	maximum = 0.696669 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 46.268 (13 samples)
	minimum = 5 (13 samples)
	maximum = 252.385 (13 samples)
Network latency average = 26.9381 (13 samples)
	minimum = 5 (13 samples)
	maximum = 132.846 (13 samples)
Flit latency average = 26.9381 (13 samples)
	minimum = 5 (13 samples)
	maximum = 132.846 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.139481 (13 samples)
	minimum = 0.0992313 (13 samples)
	maximum = 0.33449 (13 samples)
Accepted packet rate average = 0.139481 (13 samples)
	minimum = 0.0992313 (13 samples)
	maximum = 0.334922 (13 samples)
Injected flit rate average = 0.139481 (13 samples)
	minimum = 0.0992313 (13 samples)
	maximum = 0.33449 (13 samples)
Accepted flit rate average = 0.139481 (13 samples)
	minimum = 0.0992313 (13 samples)
	maximum = 0.334922 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 22 sec (82 sec)
gpgpu_simulation_rate = 253584 (inst/sec)
gpgpu_simulation_rate = 2699 (cycle/sec)
gpgpu_silicon_slowdown = 310114x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3150
gpu_sim_insn = 1323702
gpu_ipc =     420.2229
gpu_tot_sim_cycle = 224542
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      98.5012
gpu_tot_issued_cta = 1792
gpu_occupancy = 73.5135% 
gpu_tot_occupancy = 64.8111% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       3.2508
partiton_level_parallism_total  =       5.4478
partiton_level_parallism_util =       3.6928
partiton_level_parallism_util_total  =       6.9830
L2_BW  =      87.0693 GB/Sec
L2_BW_total  =     145.9450 GB/Sec
gpu_total_sim_rate=263305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0052
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946911
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2652, 1986, 2280, 2519, 2732, 2188, 2512, 2471, 2551, 2479, 2760, 2621, 2371, 2337, 2157, 2158, 1934, 2069, 2193, 1816, 2534, 1714, 1934, 2200, 2092, 1992, 2178, 2189, 2132, 1862, 1937, 2214, 2309, 1989, 2030, 1794, 1791, 1827, 2194, 1894, 2181, 2009, 2014, 1877, 1787, 1821, 1854, 2221, 2360, 1546, 2050, 2280, 2057, 2366, 1880, 2082, 1526, 1894, 2089, 2037, 1944, 1555, 2033, 2495, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 938307
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1848580	W0_Idle:1569213	W0_Scoreboard:5539124	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:355244	WS1:355059	WS2:355662	WS3:358816	
dual_issue_nums: WS0:46372	WS1:46446	WS2:46353	WS3:46651	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 263 
max_icnt2sh_latency = 845 
averagemflatency = 428 
avg_icnt2mem_latency = 230 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 67 
mrq_lat_table:60640 	3849 	2466 	2938 	8374 	2184 	371 	50 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	375873 	356697 	474815 	15800 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	146917 	99552 	50084 	61367 	105143 	202121 	553432 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	281076 	289394 	161486 	139376 	135698 	139153 	63358 	13644 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	104 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        36        47        44        48        39        25        32        41        43        57        59        61        56        24        23 
dram[1]:        37        39        35        56        39        40        22        36        39        34        62        62        59        55        24        22 
dram[2]:        47        47        50        38        50        48        32        26        40        48        56        59        62        61        25        22 
dram[3]:        42        40        50        46        43        42        36        46        35        40        53        57        54        56        17        22 
dram[4]:        38        42        46        46        43        41        22        30        33        40        60        56        58        56        29        25 
dram[5]:        38        46        44        50        43        39        43        48        39        38        57        59        63        59        19        26 
dram[6]:        35        39        50        56        40        42        44        30        39        31        58        61        58        57        22        25 
dram[7]:        48        42        39        42        41        45        28        33        42        37        51        58        56        53        32        27 
dram[8]:        34        44        42        42        45        37        29        31        40        40        61        58        60        60        26        20 
dram[9]:        48        45        52        51        40        38        28        26        44        44        56        61        59        53        18        21 
dram[10]:        40        35        48        50        45        36        40        40        49        41        42        62        56        53        26        19 
dram[11]:        39        38        55        43        38        37        31        36        37        36        59        58        59        62        23        18 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      7001      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.775000  5.395605  6.811594  9.957447  6.397260  4.787879  4.268518  4.155963  5.013699  4.853333  6.062500  6.466667  5.409091  5.462687  4.804878  4.883117 
dram[1]:  5.763158  5.975308  5.790123  7.983051  5.725000  5.494253  3.981651  4.827957  5.603175  4.680555  6.362069  6.962963  4.972973  5.571429  5.557143  4.782051 
dram[2]:  5.464286  6.098765  8.642858  8.016949  5.540230  5.729412  3.638462  3.923729  5.966102  6.773585  5.803030  5.838710  5.026316  4.810127  5.093333  4.517241 
dram[3]:  6.246575  5.750000  8.321428  6.900000  5.593023  5.756098  4.340000  3.584615  5.086957  5.385714  5.883333  5.629032  5.239437  4.782051  4.148936  4.662500 
dram[4]:  6.120000  6.216216  7.786885  7.866667  5.623529  5.136842  3.593750  3.361111  5.000000  5.391304  5.628572  6.350877  5.256757  4.500000  4.329412  5.536232 
dram[5]:  5.294117  5.311111  8.388889  8.735849  5.348837  5.822785  4.770000  3.983193  4.146068  5.424242  5.523077  6.066667  5.656716  4.820513  4.630952  4.666667 
dram[6]:  6.075949  6.383562  7.737705  7.104477  4.850000  4.825688  3.711111  3.692913  5.000000  4.786667  5.888889  5.718750  5.055555  5.222222  4.586207  4.431818 
dram[7]:  6.381579  6.507042  7.515625  6.586667  6.337838  6.087500  3.905983  4.259615  5.590909  5.028169  4.822785  5.432836  4.726191  5.271429  5.366197  5.012987 
dram[8]:  6.257143  6.779412  7.966667  6.000000  4.660378  6.724638  3.982456  3.646154  5.342857  5.159420  6.237288  5.162162  4.710526  5.037500  5.371428  4.871795 
dram[9]:  5.088889  6.025641  8.333333  8.050000  5.139785  6.405406  3.713115  3.913793  4.931507  5.646154  5.449275  5.260870  4.628205  5.056338  4.435294  5.309859 
dram[10]:  7.078125  5.559524  7.072464  8.490909  6.000000  6.302631  3.727273  4.339806  4.868421  5.136986  5.936508  5.441176  4.658823  4.728395  5.054054  4.888889 
dram[11]:  5.369048  4.594059  7.688525  8.490909  5.488636  5.096774  4.376237  3.982301  5.761194  5.703125  5.794117  6.063492  4.802469  5.400000  4.876543  5.000000 
average row locality = 80874/15166 = 5.332586
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       461       488       468       466       454       460       432       425       365       364       388       388       357       365       392       372 
dram[1]:       437       482       463       468       445       466       409       422       352       337       369       376       368       389       387       373 
dram[2]:       457       491       481       469       468       471       445       437       352       359       383       362       381       378       379       389 
dram[3]:       454       437       463       480       468       456       407       434       351       377       353       349       370       371       386       373 
dram[4]:       458       458       471       469       463       471       433       454       355       372       394       362       388       376       366       381 
dram[5]:       447       475       451       461       450       447       447       447       369       358       359       364       379       375       387       377 
dram[6]:       478       466       468       472       470       507       471       446       360       359       371       366       362       375       397       385 
dram[7]:       483       460       476       489       458       473       432       417       369       357       381       364       394       368       381       385 
dram[8]:       437       460       474       474       478       450       428       442       374       356       368       382       358       399       374       380 
dram[9]:       454       466       473       481       461       459       424       427       360       367       376       363       360       359       374       374 
dram[10]:       453       464       483       465       454       464       421       422       370       375       374       370       394       383       372       390 
dram[11]:       450       458       465       464       465       460       415       423       386       365       394       382       385       376       393       372 
total dram reads = 79642
bank skew: 507/337 = 1.50
chip skew: 6753/6529 = 1.03
number of total write accesses:
dram[0]:         4        11         8         8        52        55       116       112         1         0         0         0         0         4         8        16 
dram[1]:         4         8        20        12        52        46       100       108         4         0         0         0         0         4         8         0 
dram[2]:         8        12        12        16        56        64       111       101         0         0         0         0         4         8        12        16 
dram[3]:         8         0        12        12        52        64       108       128         0         0         0         0         8         8        16         0 
dram[4]:         4         8        16         9        60        68       108       118         0         0         0         0         4         8         8         4 
dram[5]:        12        12         8         8        40        52       119       107         0         0         0         0         0         4         8         4 
dram[6]:         8         0        14        16        60        75       119        92         0         0         0         0         8         4         8        20 
dram[7]:         8         8        20        20        44        56       100       103         0         0         0         0        12         4         0         4 
dram[8]:         4         4        14        23        61        56       104       128         0         0         0         0         0        16         8         0 
dram[9]:        16        14         8         8        68        60       116       108         0         0         0         0         4         0        12        12 
dram[10]:         0        12        19         8        55        60       120       100         0         0         0         0         8         0         8        24 
dram[11]:         4        22        16        10        72        56       108       108         0         0         0         0        16         8         8        12 
total dram writes = 4887
min_bank_accesses = 0!
chip skew: 440/366 = 1.20
average mf latency per bank:
dram[0]:       4694      4681      4180      4618      3835      4061      3552      3791     15709      8339     11407     12022     11438     12111      4446      4809
dram[1]:       4780      4420      3959      4082      3712      3881      3556      3531      7794      8324     11177     10915     10422     10349      4390      4566
dram[2]:       4910      4267      4367      4033      3954      3499      3624      3601      8604      7816     12588     11956     11777     10426      4856      4217
dram[3]:       4547      5168      4037      4089      3743      3909      3567      3492      7802      7727     11808     12875     10266     11621      4248      4961
dram[4]:       4736      4738      4085      4362      3766      3754      3475      3470      7993      8129     11153     12679     10465     11361      4737      4828
dram[5]:       4773      4219      4429      4080      4062      3663      3571      3202      7983      7885     12651     11394     11587     10244      4651      4477
dram[6]:       4928      4837      4558      4167      4058      3572      3368      3553      8520      8173     13361     12721     12336     11284      4909      4339
dram[7]:       4332      4658      3860      4010      3907      3811      3636      3686      7618      8039     11668     12188      9623     11229      4550      4496
dram[8]:       4937      5148      4243      4522      3645      4365      3662      3614      7907      8949     12890     13217     11323     10683      4827      5159
dram[9]:       4400      4403      4090      4077      3699      3762      3521      3510      7857      7617     11770     12133     10386     10586      4472      4493
dram[10]:       5084      5354      4288      5268      4048      4702      3561      4535      8249      9271     13274     15597     10566     13353      4930      5188
dram[11]:       4716      4599      3927      4306      3743      3895      3596      3561      7444      7888     11473     11739      9603     10444      4494      4646
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:        945       936       896       877      1018       894       953       912       959       950       917       907       954       908       963       817
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       973      1135       966      1125       982      1139       962      1188      1042      1147      1002      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       878      1121       869      1126       868      1114       874      1137       915      1089       947      1119       923
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940       954       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1003       949       942       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1087      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393447 n_act=1249 n_pre=1233 n_ref_event=94828660427424 n_req=6745 n_rd=6645 n_rd_L2_A=0 n_write=0 n_wr_bk=395 bw_util=0.03494
n_activity=72994 dram_eff=0.1929
bk0: 461a 399146i bk1: 488a 398593i bk2: 468a 399544i bk3: 466a 400386i bk4: 454a 399184i bk5: 460a 398212i bk6: 432a 396884i bk7: 425a 397147i bk8: 365a 399397i bk9: 364a 399196i bk10: 388a 399920i bk11: 388a 400168i bk12: 357a 399875i bk13: 365a 399620i bk14: 392a 399116i bk15: 372a 399159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816160
Row_Buffer_Locality_read = 0.822874
Row_Buffer_Locality_write = 0.370000
Bank_Level_Parallism = 1.651262
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.242493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034945 
total_CMD = 402923 
util_bw = 14080 
Wasted_Col = 17416 
Wasted_Row = 11356 
Idle = 360071 

BW Util Bottlenecks: 
RCDc_limit = 15452 
RCDWRc_limit = 393 
WTRc_limit = 1318 
RTWc_limit = 1230 
CCDLc_limit = 3485 
rwq = 0 
CCDLc_limit_alone = 3345 
WTRc_limit_alone = 1259 
RTWc_limit_alone = 1149 

Commands details: 
total_CMD = 402923 
n_nop = 393447 
Read = 6645 
Write = 0 
L2_Alloc = 0 
L2_WB = 395 
n_act = 1249 
n_pre = 1233 
n_ref = 94828660427424 
n_req = 6745 
total_req = 7040 

Dual Bus Interface Util: 
issued_total_row = 2482 
issued_total_col = 7040 
Row_Bus_Util =  0.006160 
CoL_Bus_Util = 0.017472 
Either_Row_CoL_Bus_Util = 0.023518 
Issued_on_Two_Bus_Simul_Util = 0.000114 
issued_two_Eff = 0.004854 
queue_avg = 0.117464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.117464
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393658 n_act=1214 n_pre=1198 n_ref_event=0 n_req=6636 n_rd=6543 n_rd_L2_A=0 n_write=0 n_wr_bk=366 bw_util=0.03429
n_activity=72171 dram_eff=0.1915
bk0: 437a 399187i bk1: 482a 398933i bk2: 463a 398611i bk3: 468a 399945i bk4: 445a 398960i bk5: 466a 398455i bk6: 409a 397412i bk7: 422a 397772i bk8: 352a 399692i bk9: 337a 399369i bk10: 369a 399810i bk11: 376a 400184i bk12: 368a 399533i bk13: 389a 399505i bk14: 387a 399562i bk15: 373a 399283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818415
Row_Buffer_Locality_read = 0.824240
Row_Buffer_Locality_write = 0.408602
Bank_Level_Parallism = 1.687347
Bank_Level_Parallism_Col = 1.530591
Bank_Level_Parallism_Ready = 1.241697
write_to_read_ratio_blp_rw_average = 0.085228
GrpLevelPara = 1.389802 

BW Util details:
bwutil = 0.034294 
total_CMD = 402923 
util_bw = 13818 
Wasted_Col = 16670 
Wasted_Row = 11050 
Idle = 361385 

BW Util Bottlenecks: 
RCDc_limit = 14562 
RCDWRc_limit = 332 
WTRc_limit = 1218 
RTWc_limit = 1460 
CCDLc_limit = 3556 
rwq = 0 
CCDLc_limit_alone = 3400 
WTRc_limit_alone = 1178 
RTWc_limit_alone = 1344 

Commands details: 
total_CMD = 402923 
n_nop = 393658 
Read = 6543 
Write = 0 
L2_Alloc = 0 
L2_WB = 366 
n_act = 1214 
n_pre = 1198 
n_ref = 0 
n_req = 6636 
total_req = 6909 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 6909 
Row_Bus_Util =  0.005986 
CoL_Bus_Util = 0.017147 
Either_Row_CoL_Bus_Util = 0.022994 
Issued_on_Two_Bus_Simul_Util = 0.000139 
issued_two_Eff = 0.006044 
queue_avg = 0.118847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.118847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393324 n_act=1267 n_pre=1251 n_ref_event=0 n_req=6808 n_rd=6702 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03535
n_activity=73341 dram_eff=0.1942
bk0: 457a 399007i bk1: 491a 399000i bk2: 481a 400017i bk3: 469a 399872i bk4: 468a 398451i bk5: 471a 398348i bk6: 445a 396560i bk7: 437a 397001i bk8: 352a 399750i bk9: 359a 400076i bk10: 383a 399812i bk11: 362a 400096i bk12: 381a 399240i bk13: 378a 399203i bk14: 379a 398956i bk15: 389a 398765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815364
Row_Buffer_Locality_read = 0.822590
Row_Buffer_Locality_write = 0.358491
Bank_Level_Parallism = 1.689111
Bank_Level_Parallism_Col = 1.545075
Bank_Level_Parallism_Ready = 1.270067
write_to_read_ratio_blp_rw_average = 0.088282
GrpLevelPara = 1.406048 

BW Util details:
bwutil = 0.035352 
total_CMD = 402923 
util_bw = 14244 
Wasted_Col = 17258 
Wasted_Row = 11289 
Idle = 360132 

BW Util Bottlenecks: 
RCDc_limit = 15284 
RCDWRc_limit = 396 
WTRc_limit = 1252 
RTWc_limit = 1382 
CCDLc_limit = 3499 
rwq = 0 
CCDLc_limit_alone = 3354 
WTRc_limit_alone = 1200 
RTWc_limit_alone = 1289 

Commands details: 
total_CMD = 402923 
n_nop = 393324 
Read = 6702 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 1267 
n_pre = 1251 
n_ref = 0 
n_req = 6808 
total_req = 7122 

Dual Bus Interface Util: 
issued_total_row = 2518 
issued_total_col = 7122 
Row_Bus_Util =  0.006249 
CoL_Bus_Util = 0.017676 
Either_Row_CoL_Bus_Util = 0.023823 
Issued_on_Two_Bus_Simul_Util = 0.000102 
issued_two_Eff = 0.004271 
queue_avg = 0.137880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.13788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393504 n_act=1265 n_pre=1249 n_ref_event=0 n_req=6633 n_rd=6529 n_rd_L2_A=0 n_write=0 n_wr_bk=416 bw_util=0.03447
n_activity=73286 dram_eff=0.1895
bk0: 454a 399170i bk1: 437a 399384i bk2: 463a 399768i bk3: 480a 399469i bk4: 468a 398905i bk5: 456a 398753i bk6: 407a 397844i bk7: 434a 396601i bk8: 351a 399615i bk9: 377a 399584i bk10: 353a 400072i bk11: 349a 399929i bk12: 370a 399700i bk13: 371a 399343i bk14: 386a 398459i bk15: 373a 399061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810493
Row_Buffer_Locality_read = 0.818808
Row_Buffer_Locality_write = 0.288462
Bank_Level_Parallism = 1.661180
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.252393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034473 
total_CMD = 402923 
util_bw = 13890 
Wasted_Col = 17481 
Wasted_Row = 11167 
Idle = 360385 

BW Util Bottlenecks: 
RCDc_limit = 15395 
RCDWRc_limit = 488 
WTRc_limit = 1460 
RTWc_limit = 1335 
CCDLc_limit = 3567 
rwq = 0 
CCDLc_limit_alone = 3374 
WTRc_limit_alone = 1366 
RTWc_limit_alone = 1236 

Commands details: 
total_CMD = 402923 
n_nop = 393504 
Read = 6529 
Write = 0 
L2_Alloc = 0 
L2_WB = 416 
n_act = 1265 
n_pre = 1249 
n_ref = 0 
n_req = 6633 
total_req = 6945 

Dual Bus Interface Util: 
issued_total_row = 2514 
issued_total_col = 6945 
Row_Bus_Util =  0.006239 
CoL_Bus_Util = 0.017237 
Either_Row_CoL_Bus_Util = 0.023377 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.004247 
queue_avg = 0.124272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.124272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393298 n_act=1308 n_pre=1292 n_ref_event=0 n_req=6776 n_rd=6671 n_rd_L2_A=0 n_write=0 n_wr_bk=415 bw_util=0.03517
n_activity=73899 dram_eff=0.1918
bk0: 458a 399233i bk1: 458a 399308i bk2: 471a 399745i bk3: 469a 399792i bk4: 463a 398544i bk5: 471a 398307i bk6: 433a 396249i bk7: 454a 395642i bk8: 355a 399200i bk9: 372a 399178i bk10: 394a 399421i bk11: 362a 400166i bk12: 388a 399145i bk13: 376a 398809i bk14: 366a 398724i bk15: 381a 399311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807999
Row_Buffer_Locality_read = 0.814720
Row_Buffer_Locality_write = 0.380952
Bank_Level_Parallism = 1.756522
Bank_Level_Parallism_Col = 1.615533
Bank_Level_Parallism_Ready = 1.315981
write_to_read_ratio_blp_rw_average = 0.083528
GrpLevelPara = 1.433231 

BW Util details:
bwutil = 0.035173 
total_CMD = 402923 
util_bw = 14172 
Wasted_Col = 17283 
Wasted_Row = 11640 
Idle = 359828 

BW Util Bottlenecks: 
RCDc_limit = 15548 
RCDWRc_limit = 396 
WTRc_limit = 2014 
RTWc_limit = 1312 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3251 
WTRc_limit_alone = 1915 
RTWc_limit_alone = 1243 

Commands details: 
total_CMD = 402923 
n_nop = 393298 
Read = 6671 
Write = 0 
L2_Alloc = 0 
L2_WB = 415 
n_act = 1308 
n_pre = 1292 
n_ref = 0 
n_req = 6776 
total_req = 7086 

Dual Bus Interface Util: 
issued_total_row = 2600 
issued_total_col = 7086 
Row_Bus_Util =  0.006453 
CoL_Bus_Util = 0.017586 
Either_Row_CoL_Bus_Util = 0.023888 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.006338 
queue_avg = 0.145132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.145132
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393502 n_act=1266 n_pre=1250 n_ref_event=0 n_req=6687 n_rd=6593 n_rd_L2_A=0 n_write=0 n_wr_bk=374 bw_util=0.03458
n_activity=73927 dram_eff=0.1885
bk0: 447a 398751i bk1: 475a 398772i bk2: 451a 399948i bk3: 461a 400101i bk4: 450a 398677i bk5: 447a 398588i bk6: 447a 397305i bk7: 447a 396410i bk8: 369a 398679i bk9: 358a 399587i bk10: 359a 399720i bk11: 364a 400192i bk12: 379a 399558i bk13: 375a 399224i bk14: 387a 398870i bk15: 377a 398922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812173
Row_Buffer_Locality_read = 0.817837
Row_Buffer_Locality_write = 0.414894
Bank_Level_Parallism = 1.718403
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.252846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034582 
total_CMD = 402923 
util_bw = 13934 
Wasted_Col = 17139 
Wasted_Row = 11532 
Idle = 360318 

BW Util Bottlenecks: 
RCDc_limit = 15309 
RCDWRc_limit = 322 
WTRc_limit = 1396 
RTWc_limit = 1314 
CCDLc_limit = 3501 
rwq = 0 
CCDLc_limit_alone = 3281 
WTRc_limit_alone = 1326 
RTWc_limit_alone = 1164 

Commands details: 
total_CMD = 402923 
n_nop = 393502 
Read = 6593 
Write = 0 
L2_Alloc = 0 
L2_WB = 374 
n_act = 1266 
n_pre = 1250 
n_ref = 0 
n_req = 6687 
total_req = 6967 

Dual Bus Interface Util: 
issued_total_row = 2516 
issued_total_col = 6967 
Row_Bus_Util =  0.006244 
CoL_Bus_Util = 0.017291 
Either_Row_CoL_Bus_Util = 0.023382 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.006581 
queue_avg = 0.139952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.139952
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393129 n_act=1354 n_pre=1338 n_ref_event=315552 n_req=6860 n_rd=6753 n_rd_L2_A=0 n_write=0 n_wr_bk=424 bw_util=0.03562
n_activity=76431 dram_eff=0.1878
bk0: 478a 399013i bk1: 466a 399512i bk2: 468a 399570i bk3: 472a 399736i bk4: 470a 397988i bk5: 507a 397482i bk6: 471a 396285i bk7: 446a 396288i bk8: 360a 399118i bk9: 359a 399200i bk10: 371a 399722i bk11: 366a 399841i bk12: 362a 399103i bk13: 375a 399419i bk14: 397a 398592i bk15: 385a 398496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804082
Row_Buffer_Locality_read = 0.812084
Row_Buffer_Locality_write = 0.299065
Bank_Level_Parallism = 1.747554
Bank_Level_Parallism_Col = 1.569956
Bank_Level_Parallism_Ready = 1.265968
write_to_read_ratio_blp_rw_average = 0.080241
GrpLevelPara = 1.407860 

BW Util details:
bwutil = 0.035625 
total_CMD = 402923 
util_bw = 14354 
Wasted_Col = 17897 
Wasted_Row = 12013 
Idle = 358659 

BW Util Bottlenecks: 
RCDc_limit = 16130 
RCDWRc_limit = 447 
WTRc_limit = 1840 
RTWc_limit = 1251 
CCDLc_limit = 3725 
rwq = 0 
CCDLc_limit_alone = 3502 
WTRc_limit_alone = 1719 
RTWc_limit_alone = 1149 

Commands details: 
total_CMD = 402923 
n_nop = 393129 
Read = 6753 
Write = 0 
L2_Alloc = 0 
L2_WB = 424 
n_act = 1354 
n_pre = 1338 
n_ref = 315552 
n_req = 6860 
total_req = 7177 

Dual Bus Interface Util: 
issued_total_row = 2692 
issued_total_col = 7177 
Row_Bus_Util =  0.006681 
CoL_Bus_Util = 0.017812 
Either_Row_CoL_Bus_Util = 0.024307 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.007658 
queue_avg = 0.144077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.144077
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393429 n_act=1258 n_pre=1242 n_ref_event=0 n_req=6782 n_rd=6687 n_rd_L2_A=0 n_write=0 n_wr_bk=379 bw_util=0.03507
n_activity=72974 dram_eff=0.1937
bk0: 483a 399148i bk1: 460a 399498i bk2: 476a 399274i bk3: 489a 399418i bk4: 458a 398996i bk5: 473a 398763i bk6: 432a 396710i bk7: 417a 397433i bk8: 369a 399322i bk9: 357a 399301i bk10: 381a 399227i bk11: 364a 399628i bk12: 394a 398918i bk13: 368a 399634i bk14: 381a 399327i bk15: 385a 399003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816278
Row_Buffer_Locality_read = 0.823090
Row_Buffer_Locality_write = 0.336842
Bank_Level_Parallism = 1.726917
Bank_Level_Parallism_Col = 1.575604
Bank_Level_Parallism_Ready = 1.289570
write_to_read_ratio_blp_rw_average = 0.082386
GrpLevelPara = 1.408871 

BW Util details:
bwutil = 0.035074 
total_CMD = 402923 
util_bw = 14132 
Wasted_Col = 16879 
Wasted_Row = 11208 
Idle = 360704 

BW Util Bottlenecks: 
RCDc_limit = 15046 
RCDWRc_limit = 373 
WTRc_limit = 1463 
RTWc_limit = 1407 
CCDLc_limit = 3510 
rwq = 0 
CCDLc_limit_alone = 3254 
WTRc_limit_alone = 1343 
RTWc_limit_alone = 1271 

Commands details: 
total_CMD = 402923 
n_nop = 393429 
Read = 6687 
Write = 0 
L2_Alloc = 0 
L2_WB = 379 
n_act = 1258 
n_pre = 1242 
n_ref = 0 
n_req = 6782 
total_req = 7066 

Dual Bus Interface Util: 
issued_total_row = 2500 
issued_total_col = 7066 
Row_Bus_Util =  0.006205 
CoL_Bus_Util = 0.017537 
Either_Row_CoL_Bus_Util = 0.023563 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.007584 
queue_avg = 0.140905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.140905
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393383 n_act=1282 n_pre=1266 n_ref_event=0 n_req=6740 n_rd=6634 n_rd_L2_A=0 n_write=0 n_wr_bk=418 bw_util=0.035
n_activity=73982 dram_eff=0.1906
bk0: 437a 399463i bk1: 460a 399578i bk2: 474a 399777i bk3: 474a 399189i bk4: 478a 397616i bk5: 450a 398939i bk6: 428a 396838i bk7: 442a 396121i bk8: 374a 399229i bk9: 356a 399358i bk10: 368a 399764i bk11: 382a 399403i bk12: 358a 399289i bk13: 399a 398868i bk14: 374a 399466i bk15: 380a 399254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811128
Row_Buffer_Locality_read = 0.817456
Row_Buffer_Locality_write = 0.415094
Bank_Level_Parallism = 1.745279
Bank_Level_Parallism_Col = 1.589907
Bank_Level_Parallism_Ready = 1.280753
write_to_read_ratio_blp_rw_average = 0.084058
GrpLevelPara = 1.427023 

BW Util details:
bwutil = 0.035004 
total_CMD = 402923 
util_bw = 14104 
Wasted_Col = 17148 
Wasted_Row = 11380 
Idle = 360291 

BW Util Bottlenecks: 
RCDc_limit = 15303 
RCDWRc_limit = 334 
WTRc_limit = 1683 
RTWc_limit = 1461 
CCDLc_limit = 3549 
rwq = 0 
CCDLc_limit_alone = 3236 
WTRc_limit_alone = 1551 
RTWc_limit_alone = 1280 

Commands details: 
total_CMD = 402923 
n_nop = 393383 
Read = 6634 
Write = 0 
L2_Alloc = 0 
L2_WB = 418 
n_act = 1282 
n_pre = 1266 
n_ref = 0 
n_req = 6740 
total_req = 7052 

Dual Bus Interface Util: 
issued_total_row = 2548 
issued_total_col = 7052 
Row_Bus_Util =  0.006324 
CoL_Bus_Util = 0.017502 
Either_Row_CoL_Bus_Util = 0.023677 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.006289 
queue_avg = 0.131167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.131167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393419 n_act=1284 n_pre=1268 n_ref_event=0 n_req=6685 n_rd=6578 n_rd_L2_A=0 n_write=0 n_wr_bk=426 bw_util=0.03477
n_activity=74995 dram_eff=0.1868
bk0: 454a 398931i bk1: 466a 399164i bk2: 473a 399908i bk3: 481a 399814i bk4: 461a 398437i bk5: 459a 398887i bk6: 424a 396727i bk7: 427a 396876i bk8: 360a 399316i bk9: 367a 399536i bk10: 376a 399656i bk11: 363a 399836i bk12: 360a 398840i bk13: 359a 399581i bk14: 374a 398842i bk15: 374a 399327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809873
Row_Buffer_Locality_read = 0.816966
Row_Buffer_Locality_write = 0.373832
Bank_Level_Parallism = 1.676024
Bank_Level_Parallism_Col = 1.533224
Bank_Level_Parallism_Ready = 1.252335
write_to_read_ratio_blp_rw_average = 0.090719
GrpLevelPara = 1.399936 

BW Util details:
bwutil = 0.034766 
total_CMD = 402923 
util_bw = 14008 
Wasted_Col = 17581 
Wasted_Row = 11749 
Idle = 359585 

BW Util Bottlenecks: 
RCDc_limit = 15565 
RCDWRc_limit = 421 
WTRc_limit = 1619 
RTWc_limit = 1522 
CCDLc_limit = 3322 
rwq = 0 
CCDLc_limit_alone = 3099 
WTRc_limit_alone = 1531 
RTWc_limit_alone = 1387 

Commands details: 
total_CMD = 402923 
n_nop = 393419 
Read = 6578 
Write = 0 
L2_Alloc = 0 
L2_WB = 426 
n_act = 1284 
n_pre = 1268 
n_ref = 0 
n_req = 6685 
total_req = 7004 

Dual Bus Interface Util: 
issued_total_row = 2552 
issued_total_col = 7004 
Row_Bus_Util =  0.006334 
CoL_Bus_Util = 0.017383 
Either_Row_CoL_Bus_Util = 0.023588 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.005471 
queue_avg = 0.120360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.12036
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393405 n_act=1262 n_pre=1246 n_ref_event=0 n_req=6758 n_rd=6654 n_rd_L2_A=0 n_write=0 n_wr_bk=414 bw_util=0.03508
n_activity=74507 dram_eff=0.1897
bk0: 453a 399653i bk1: 464a 399090i bk2: 483a 399262i bk3: 465a 400102i bk4: 454a 399062i bk5: 464a 399309i bk6: 421a 396976i bk7: 422a 397568i bk8: 370a 399292i bk9: 375a 399370i bk10: 374a 399657i bk11: 370a 399641i bk12: 394a 398858i bk13: 383a 398989i bk14: 372a 399215i bk15: 390a 398722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814886
Row_Buffer_Locality_read = 0.821461
Row_Buffer_Locality_write = 0.394231
Bank_Level_Parallism = 1.675171
Bank_Level_Parallism_Col = 1.532116
Bank_Level_Parallism_Ready = 1.220463
write_to_read_ratio_blp_rw_average = 0.085276
GrpLevelPara = 1.395115 

BW Util details:
bwutil = 0.035084 
total_CMD = 402923 
util_bw = 14136 
Wasted_Col = 17303 
Wasted_Row = 11415 
Idle = 360069 

BW Util Bottlenecks: 
RCDc_limit = 15388 
RCDWRc_limit = 377 
WTRc_limit = 1521 
RTWc_limit = 1433 
CCDLc_limit = 3468 
rwq = 0 
CCDLc_limit_alone = 3297 
WTRc_limit_alone = 1444 
RTWc_limit_alone = 1339 

Commands details: 
total_CMD = 402923 
n_nop = 393405 
Read = 6654 
Write = 0 
L2_Alloc = 0 
L2_WB = 414 
n_act = 1262 
n_pre = 1246 
n_ref = 0 
n_req = 6758 
total_req = 7068 

Dual Bus Interface Util: 
issued_total_row = 2508 
issued_total_col = 7068 
Row_Bus_Util =  0.006225 
CoL_Bus_Util = 0.017542 
Either_Row_CoL_Bus_Util = 0.023622 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.006094 
queue_avg = 0.123354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.123354
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=402923 n_nop=393328 n_act=1275 n_pre=1259 n_ref_event=0 n_req=6764 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.03521
n_activity=73948 dram_eff=0.1918
bk0: 450a 398868i bk1: 458a 397773i bk2: 465a 399642i bk3: 464a 400103i bk4: 465a 398218i bk5: 460a 398277i bk6: 415a 397125i bk7: 423a 396853i bk8: 386a 399252i bk9: 365a 399585i bk10: 394a 399748i bk11: 382a 399822i bk12: 385a 398785i bk13: 376a 399371i bk14: 393a 398665i bk15: 372a 399325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812980
Row_Buffer_Locality_read = 0.820382
Row_Buffer_Locality_write = 0.369369
Bank_Level_Parallism = 1.733604
Bank_Level_Parallism_Col = 1.595406
Bank_Level_Parallism_Ready = 1.311966
write_to_read_ratio_blp_rw_average = 0.098834
GrpLevelPara = 1.429566 

BW Util details:
bwutil = 0.035208 
total_CMD = 402923 
util_bw = 14186 
Wasted_Col = 17749 
Wasted_Row = 11320 
Idle = 359668 

BW Util Bottlenecks: 
RCDc_limit = 15678 
RCDWRc_limit = 437 
WTRc_limit = 1782 
RTWc_limit = 1934 
CCDLc_limit = 3663 
rwq = 0 
CCDLc_limit_alone = 3347 
WTRc_limit_alone = 1682 
RTWc_limit_alone = 1718 

Commands details: 
total_CMD = 402923 
n_nop = 393328 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 1275 
n_pre = 1259 
n_ref = 0 
n_req = 6764 
total_req = 7093 

Dual Bus Interface Util: 
issued_total_row = 2534 
issued_total_col = 7093 
Row_Bus_Util =  0.006289 
CoL_Bus_Util = 0.017604 
Either_Row_CoL_Bus_Util = 0.023813 
Issued_on_Two_Bus_Simul_Util = 0.000079 
issued_two_Eff = 0.003335 
queue_avg = 0.133835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.133835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58024, Miss = 7665, Miss_rate = 0.132, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 50902, Miss = 3550, Miss_rate = 0.070, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 50440, Miss = 3519, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 50389, Miss = 3522, Miss_rate = 0.070, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[4]: Access = 50837, Miss = 3523, Miss_rate = 0.069, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 50673, Miss = 3641, Miss_rate = 0.072, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[6]: Access = 50199, Miss = 3480, Miss_rate = 0.069, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 50227, Miss = 3503, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 3605, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 51374, Miss = 3583, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 50778, Miss = 3494, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 50794, Miss = 3537, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 51117, Miss = 3651, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 51039, Miss = 3758, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 51242, Miss = 3604, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 51176, Miss = 3542, Miss_rate = 0.069, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 50369, Miss = 3508, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 50642, Miss = 3635, Miss_rate = 0.072, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 50149, Miss = 3482, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 50222, Miss = 3619, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 50010, Miss = 3579, Miss_rate = 0.072, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 50979, Miss = 3547, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 50481, Miss = 3595, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 50682, Miss = 3581, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1223521
L2_total_cache_misses = 89723
L2_total_cache_miss_rate = 0.0733
L2_total_cache_pending_hits = 333
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 858098
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51615
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275315
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9200
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.210
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1223521
icnt_total_pkts_simt_to_mem=1223255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 113.153
	minimum = 5
	maximum = 716
Network latency average = 73.2068
	minimum = 5
	maximum = 341
Slowest packet = 2429079
Flit latency average = 73.2068
	minimum = 5
	maximum = 341
Slowest flit = 2431331
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.171094
	minimum = 0.107937 (at node 22)
	maximum = 0.759365 (at node 14)
Accepted packet rate average = 0.171094
	minimum = 0.107937 (at node 22)
	maximum = 0.759365 (at node 14)
Injected flit rate average = 0.171094
	minimum = 0.107937 (at node 22)
	maximum = 0.759365 (at node 14)
Accepted flit rate average= 0.171094
	minimum = 0.107937 (at node 22)
	maximum = 0.759365 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 51.0455 (14 samples)
	minimum = 5 (14 samples)
	maximum = 285.5 (14 samples)
Network latency average = 30.243 (14 samples)
	minimum = 5 (14 samples)
	maximum = 147.714 (14 samples)
Flit latency average = 30.243 (14 samples)
	minimum = 5 (14 samples)
	maximum = 147.714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.141739 (14 samples)
	minimum = 0.0998531 (14 samples)
	maximum = 0.364838 (14 samples)
Accepted packet rate average = 0.141739 (14 samples)
	minimum = 0.0998531 (14 samples)
	maximum = 0.36524 (14 samples)
Injected flit rate average = 0.141739 (14 samples)
	minimum = 0.0998531 (14 samples)
	maximum = 0.364838 (14 samples)
Accepted flit rate average = 0.141739 (14 samples)
	minimum = 0.0998531 (14 samples)
	maximum = 0.36524 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 263305 (inst/sec)
gpgpu_simulation_rate = 2673 (cycle/sec)
gpgpu_silicon_slowdown = 313131x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33270
gpu_sim_insn = 2766132
gpu_ipc =      83.1419
gpu_tot_sim_cycle = 257812
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      96.5191
gpu_tot_issued_cta = 1920
gpu_occupancy = 77.8116% 
gpu_tot_occupancy = 66.5974% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       7.3288
partiton_level_parallism_total  =       5.6905
partiton_level_parallism_util =       7.9160
partiton_level_parallism_util_total  =       7.1225
L2_BW  =     196.2936 GB/Sec
L2_BW_total  =     152.4424 GB/Sec
gpu_total_sim_rate=256533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1116177
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3195, 2442, 2724, 3005, 3248, 2680, 2995, 2963, 3055, 2983, 3238, 3097, 2847, 2802, 2645, 2643, 2375, 2537, 2634, 2279, 3077, 2243, 2365, 2715, 2542, 2426, 2644, 2624, 2515, 2284, 2413, 2645, 2783, 2450, 2564, 2270, 2271, 2291, 2728, 2335, 2629, 2469, 2399, 2350, 2207, 2254, 2318, 2661, 2739, 1833, 2313, 2634, 2399, 2687, 2167, 2405, 1884, 2196, 2422, 2359, 2219, 1840, 2395, 2821, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1131948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1925159	W0_Idle:1651456	W0_Scoreboard:6809222	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:409956	WS1:408828	WS2:410096	WS3:412237	
dual_issue_nums: WS0:55905	WS1:55923	WS2:55852	WS3:56062	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 423 
avg_icnt2mem_latency = 211 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 79 
mrq_lat_table:87918 	6006 	4346 	5247 	12885 	4883 	1829 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	456775 	442438 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	169981 	138276 	79735 	94627 	141674 	245635 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	305974 	321956 	180954 	164927 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	281 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  6.043478  5.048611  6.315790  7.659575  6.083333  4.683544  4.160000  4.005618  4.760684  4.991150  6.233333  5.916667  5.122642  4.672269  4.530769  4.913043 
dram[1]:  5.570248  6.099174  5.728000  7.089109  5.156028  5.041379  4.188235  4.627451  5.045872  4.586207  5.680000  6.511628  4.905172  5.165217  5.669903  4.552000 
dram[2]:  4.909722  5.606061  7.326530  6.814815  5.137681  5.481482  3.828125  3.906593  5.873684  6.053763  5.639175  5.597938  5.247706  4.888889  5.330275  4.465649 
dram[3]:  5.410448  5.359375  6.813084  6.241379  5.559701  5.485075  4.311377  3.650486  5.687500  5.100917  5.804348  5.536082  4.956141  4.636364  4.553846  4.903509 
dram[4]:  5.396946  5.389313  6.800000  6.819047  5.227586  5.013245  3.651282  3.509091  5.219048  5.009174  5.373832  6.476744  5.053097  4.585366  4.312500  5.400000 
dram[5]:  5.201492  4.798658  6.581818  7.428571  5.315790  5.432836  4.219653  3.848168  4.325397  5.641304  6.122222  6.261364  5.154545  4.894737  4.775000  4.791667 
dram[6]:  5.596899  5.901639  6.446429  6.914286  4.890323  4.620482  3.720588  3.782383  5.101852  5.115385  6.011111  6.076923  4.938597  4.839286  4.731707  4.503759 
dram[7]:  6.000000  5.373016  7.038835  6.469027  5.279412  5.193103  3.939891  4.195266  5.795918  5.140187  5.245283  5.734694  4.682539  5.066038  5.388889  4.840336 
dram[8]:  5.619835  5.620968  7.148515  5.814516  4.450293  5.933884  4.091429  3.883598  5.000000  5.169811  5.913043  5.865979  4.577236  4.427481  5.000000  4.645161 
dram[9]:  5.320611  5.476923  6.915094  7.443299  4.965986  5.658915  3.807292  3.891892  4.945455  5.524753  5.831579  5.349057  4.468254  4.532787  5.043478  4.956897 
dram[10]:  6.200000  5.151079  6.140496  7.701031  5.414815  5.400000  3.751295  4.260606  5.326733  4.829060  5.812500  5.795699  4.418605  4.666667  4.694215  4.878049 
dram[11]:  5.552000  4.522013  6.714286  7.098039  5.478261  4.954545  4.297619  4.103448  5.218182  5.304762  5.656863  5.833333  5.000000  5.419048  4.776000  4.721312 
average row locality = 123514/24012 = 5.143845
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       686       713       706       705       698       709       678       662       548       554       557       563       539       551       572       549 
dram[1]:       659       725       698       702       696       700       668       659       542       525       563       558       563       588       570       556 
dram[2]:       697       725       704       718       677       706       687       664       551       555       544       540       567       566       564       570 
dram[3]:       710       673       712       708       712       698       669       698       542       550       530       533       558       555       577       548 
dram[4]:       696       691       731       700       721       721       664       718       544       538       571       554       565       559       536       554 
dram[5]:       682       697       708       712       679       697       683       687       541       512       550       550       562       553       558       561 
dram[6]:       712       704       704       710       723       729       707       685       545       528       537       550       558       537       567       583 
dram[7]:       706       664       710       713       688       721       674       663       558       543       552       560       583       534       571       562 
dram[8]:       666       685       705       700       724       688       670       682       541       542       541       566       558       572       557       564 
dram[9]:       678       693       720       711       693       698       678       670       538       551       552       564       557       547       571       560 
dram[10]:       671       701       724       731       695       694       670       653       533       558       556       537       564       541       554       582 
dram[11]:       681       702       735       710       717       728       673       665       566       551       572       556       566       565       584       558 
total dram reads = 120081
bank skew: 735/512 = 1.44
chip skew: 10129/9932 = 1.02
number of total write accesses:
dram[0]:        36        55        56        60       126       122       199       202        30        40        16        20        16        19        68        62 
dram[1]:        59        52        68        55       122       122       173       196        32        28        20         8        21        24        56        52 
dram[2]:        40        59        54        72       127       133       190       185        28        32        12        12        19        24        68        59 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        58        44 
dram[4]:        44        58        68        60       144       139       192       210        16        32        16        12        23        20        63        52 
dram[5]:        60        70        64        64       112       123       187       189        16        28         4         4        20        20        58        56 
dram[6]:        40        64        70        64       139       145       206       179        24        16        16        12        20        20        60        59 
dram[7]:        56        48        60        71       119       128       185       181        40        28        16         8        28        12        44        56 
dram[8]:        56        48        66        83       145       120       184       207        36        24        12        12        20        32        52        48 
dram[9]:        76        74        52        44       146       125       208       195        24        28         8        12        24        24        36        60 
dram[10]:        44        60        73        64       143       140       215       198        20        28         8         8        23        20        56        71 
dram[11]:        52        64        68        54       154       140       196       195        32        24        20        16        36        16        52        68 
total dram writes = 13566
bank skew: 215/4 = 53.75
chip skew: 1187/1075 = 1.10
average mf latency per bank:
dram[0]:       3473      3390      2998      3195      2717      2846      2575      2696     10447      5520      9471      9500      9366      9410      3181      3425
dram[1]:       3508      3229      2994      2977      2749      2762      2740      2569      5593      5613      9751      9007      9235      8396      3335      3236
dram[2]:       3483      3140      3159      2872      2857      2565      2629      2636      5722      5281     10186      9532      9315      8573      3379      3098
dram[3]:       3251      3591      2917      2987      2693      2801      2599      2576      5639      5581     10038     10411      9118      9745      3169      3561
dram[4]:       3403      3371      2902      3096      2661      2705      2574      2515      5643      5781      9467     10124      8970      9427      3385      3468
dram[5]:       3371      3042      3001      2841      2873      2590      2667      2379      5765      5680     10131      9411      9362      8638      3369      3176
dram[6]:       3619      3365      3171      2997      2855      2667      2558      2580      5947      5873     11173     10188     10045      9647      3586      3184
dram[7]:       3163      3442      2852      2894      2749      2685      2634      2668      5166      5522      9579      9817      8183      9595      3219      3276
dram[8]:       3471      3598      3055      3146      2595      3041      2701      2630      5629      6072     10650     10313      8870      8653      3474      3574
dram[9]:       3141      3168      2935      3071      2678      2759      2541      2584      5497      5393      9752      9917      8172      8778      3321      3237
dram[10]:       3656      3746      3059      3481      2799      3262      2559      3119      6019      6385     10855     12396      9091     10732      3541      3686
dram[11]:       3411      3348      2820      3083      2693      2715      2621      2623      5336      5568      9776      9983      8395      8893      3246      3319
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447640 n_act=1993 n_pre=1977 n_ref_event=94828660427424 n_req=10276 n_rd=9990 n_rd_L2_A=0 n_write=0 n_wr_bk=1127 bw_util=0.04806
n_activity=103429 dram_eff=0.215
bk0: 686a 456168i bk1: 713a 455111i bk2: 706a 456040i bk3: 705a 456619i bk4: 698a 455777i bk5: 709a 454212i bk6: 678a 452424i bk7: 662a 451866i bk8: 548a 456441i bk9: 554a 456341i bk10: 557a 457931i bk11: 563a 457785i bk12: 539a 457004i bk13: 551a 456061i bk14: 572a 455382i bk15: 549a 455842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806929
Row_Buffer_Locality_read = 0.820420
Row_Buffer_Locality_write = 0.335664
Bank_Level_Parallism = 1.967616
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.357226
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048061 
total_CMD = 462625 
util_bw = 22234 
Wasted_Col = 25760 
Wasted_Row = 15882 
Idle = 398749 

BW Util Bottlenecks: 
RCDc_limit = 22190 
RCDWRc_limit = 1003 
WTRc_limit = 4517 
RTWc_limit = 3802 
CCDLc_limit = 5826 
rwq = 0 
CCDLc_limit_alone = 5237 
WTRc_limit_alone = 4186 
RTWc_limit_alone = 3544 

Commands details: 
total_CMD = 462625 
n_nop = 447640 
Read = 9990 
Write = 0 
L2_Alloc = 0 
L2_WB = 1127 
n_act = 1993 
n_pre = 1977 
n_ref = 94828660427424 
n_req = 10276 
total_req = 11117 

Dual Bus Interface Util: 
issued_total_row = 3970 
issued_total_col = 11117 
Row_Bus_Util =  0.008581 
CoL_Bus_Util = 0.024030 
Either_Row_CoL_Bus_Util = 0.032391 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.006807 
queue_avg = 0.223045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.223045
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447773 n_act=1956 n_pre=1940 n_ref_event=0 n_req=10248 n_rd=9972 n_rd_L2_A=0 n_write=0 n_wr_bk=1088 bw_util=0.04781
n_activity=101889 dram_eff=0.2171
bk0: 659a 455642i bk1: 725a 455572i bk2: 698a 454764i bk3: 702a 456572i bk4: 696a 454858i bk5: 700a 453991i bk6: 668a 452872i bk7: 659a 453074i bk8: 542a 456776i bk9: 525a 456027i bk10: 563a 456749i bk11: 558a 457609i bk12: 563a 456369i bk13: 588a 456083i bk14: 570a 456321i bk15: 556a 455612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810012
Row_Buffer_Locality_read = 0.822302
Row_Buffer_Locality_write = 0.365942
Bank_Level_Parallism = 2.055037
Bank_Level_Parallism_Col = 1.899927
Bank_Level_Parallism_Ready = 1.425202
write_to_read_ratio_blp_rw_average = 0.124731
GrpLevelPara = 1.570961 

BW Util details:
bwutil = 0.047814 
total_CMD = 462625 
util_bw = 22120 
Wasted_Col = 24903 
Wasted_Row = 15261 
Idle = 400341 

BW Util Bottlenecks: 
RCDc_limit = 21413 
RCDWRc_limit = 832 
WTRc_limit = 4309 
RTWc_limit = 4101 
CCDLc_limit = 5789 
rwq = 0 
CCDLc_limit_alone = 5157 
WTRc_limit_alone = 3998 
RTWc_limit_alone = 3780 

Commands details: 
total_CMD = 462625 
n_nop = 447773 
Read = 9972 
Write = 0 
L2_Alloc = 0 
L2_WB = 1088 
n_act = 1956 
n_pre = 1940 
n_ref = 0 
n_req = 10248 
total_req = 11060 

Dual Bus Interface Util: 
issued_total_row = 3896 
issued_total_col = 11060 
Row_Bus_Util =  0.008422 
CoL_Bus_Util = 0.023907 
Either_Row_CoL_Bus_Util = 0.032104 
Issued_on_Two_Bus_Simul_Util = 0.000225 
issued_two_Eff = 0.007002 
queue_avg = 0.255918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.255918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447605 n_act=1987 n_pre=1971 n_ref_event=0 n_req=10317 n_rd=10035 n_rd_L2_A=0 n_write=0 n_wr_bk=1114 bw_util=0.0482
n_activity=102910 dram_eff=0.2167
bk0: 697a 455518i bk1: 725a 455264i bk2: 704a 457060i bk3: 718a 455834i bk4: 677a 454673i bk5: 706a 454328i bk6: 687a 452041i bk7: 664a 452229i bk8: 551a 456818i bk9: 555a 457234i bk10: 544a 457562i bk11: 540a 457719i bk12: 567a 456822i bk13: 566a 456615i bk14: 564a 456097i bk15: 570a 455608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808375
Row_Buffer_Locality_read = 0.821923
Row_Buffer_Locality_write = 0.326241
Bank_Level_Parallism = 1.985907
Bank_Level_Parallism_Col = 1.819389
Bank_Level_Parallism_Ready = 1.389047
write_to_read_ratio_blp_rw_average = 0.127626
GrpLevelPara = 1.550212 

BW Util details:
bwutil = 0.048199 
total_CMD = 462625 
util_bw = 22298 
Wasted_Col = 25493 
Wasted_Row = 15327 
Idle = 399507 

BW Util Bottlenecks: 
RCDc_limit = 21957 
RCDWRc_limit = 985 
WTRc_limit = 4264 
RTWc_limit = 3783 
CCDLc_limit = 5656 
rwq = 0 
CCDLc_limit_alone = 5123 
WTRc_limit_alone = 4014 
RTWc_limit_alone = 3500 

Commands details: 
total_CMD = 462625 
n_nop = 447605 
Read = 10035 
Write = 0 
L2_Alloc = 0 
L2_WB = 1114 
n_act = 1987 
n_pre = 1971 
n_ref = 0 
n_req = 10317 
total_req = 11149 

Dual Bus Interface Util: 
issued_total_row = 3958 
issued_total_col = 11149 
Row_Bus_Util =  0.008556 
CoL_Bus_Util = 0.024099 
Either_Row_CoL_Bus_Util = 0.032467 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.005792 
queue_avg = 0.243368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.243368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447585 n_act=2007 n_pre=1991 n_ref_event=0 n_req=10266 n_rd=9973 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.04813
n_activity=103526 dram_eff=0.2151
bk0: 710a 455149i bk1: 673a 455550i bk2: 712a 456198i bk3: 708a 455447i bk4: 712a 455002i bk5: 698a 454541i bk6: 669a 452854i bk7: 698a 451213i bk8: 542a 457222i bk9: 550a 456835i bk10: 530a 457819i bk11: 533a 457644i bk12: 558a 456412i bk13: 555a 456409i bk14: 577a 455536i bk15: 548a 456271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805280
Row_Buffer_Locality_read = 0.820114
Row_Buffer_Locality_write = 0.300341
Bank_Level_Parallism = 1.985134
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.425430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048130 
total_CMD = 462625 
util_bw = 22266 
Wasted_Col = 25917 
Wasted_Row = 15617 
Idle = 398825 

BW Util Bottlenecks: 
RCDc_limit = 22170 
RCDWRc_limit = 1064 
WTRc_limit = 4292 
RTWc_limit = 3938 
CCDLc_limit = 5647 
rwq = 0 
CCDLc_limit_alone = 5129 
WTRc_limit_alone = 4049 
RTWc_limit_alone = 3663 

Commands details: 
total_CMD = 462625 
n_nop = 447585 
Read = 9973 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2007 
n_pre = 1991 
n_ref = 0 
n_req = 10266 
total_req = 11133 

Dual Bus Interface Util: 
issued_total_row = 3998 
issued_total_col = 11133 
Row_Bus_Util =  0.008642 
CoL_Bus_Util = 0.024065 
Either_Row_CoL_Bus_Util = 0.032510 
Issued_on_Two_Bus_Simul_Util = 0.000197 
issued_two_Eff = 0.006051 
queue_avg = 0.244732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.244732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447399 n_act=2071 n_pre=2055 n_ref_event=0 n_req=10356 n_rd=10063 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04847
n_activity=104524 dram_eff=0.2145
bk0: 696a 455400i bk1: 691a 455557i bk2: 731a 456310i bk3: 700a 456404i bk4: 721a 454165i bk5: 721a 453984i bk6: 664a 451398i bk7: 718a 450096i bk8: 544a 456040i bk9: 538a 455840i bk10: 571a 456873i bk11: 554a 457825i bk12: 565a 456326i bk13: 559a 455701i bk14: 536a 455264i bk15: 554a 456394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800695
Row_Buffer_Locality_read = 0.815264
Row_Buffer_Locality_write = 0.300341
Bank_Level_Parallism = 2.066649
Bank_Level_Parallism_Col = 1.909033
Bank_Level_Parallism_Ready = 1.438617
write_to_read_ratio_blp_rw_average = 0.128342
GrpLevelPara = 1.591719 

BW Util details:
bwutil = 0.048471 
total_CMD = 462625 
util_bw = 22424 
Wasted_Col = 26105 
Wasted_Row = 15958 
Idle = 398138 

BW Util Bottlenecks: 
RCDc_limit = 22602 
RCDWRc_limit = 977 
WTRc_limit = 5152 
RTWc_limit = 4285 
CCDLc_limit = 5718 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 4826 
RTWc_limit_alone = 3999 

Commands details: 
total_CMD = 462625 
n_nop = 447399 
Read = 10063 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2071 
n_pre = 2055 
n_ref = 0 
n_req = 10356 
total_req = 11212 

Dual Bus Interface Util: 
issued_total_row = 4126 
issued_total_col = 11212 
Row_Bus_Util =  0.008919 
CoL_Bus_Util = 0.024236 
Either_Row_CoL_Bus_Util = 0.032912 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.007356 
queue_avg = 0.264871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.264871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447766 n_act=1992 n_pre=1976 n_ref_event=0 n_req=10203 n_rd=9932 n_rd_L2_A=0 n_write=0 n_wr_bk=1075 bw_util=0.04758
n_activity=103572 dram_eff=0.2125
bk0: 682a 455391i bk1: 697a 454813i bk2: 708a 455964i bk3: 712a 456829i bk4: 679a 454716i bk5: 697a 454361i bk6: 683a 452551i bk7: 687a 451102i bk8: 541a 456042i bk9: 512a 457374i bk10: 550a 457768i bk11: 550a 458279i bk12: 562a 456722i bk13: 553a 456691i bk14: 558a 455881i bk15: 561a 455659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805743
Row_Buffer_Locality_read = 0.818768
Row_Buffer_Locality_write = 0.328413
Bank_Level_Parallism = 2.007585
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.349496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047585 
total_CMD = 462625 
util_bw = 22014 
Wasted_Col = 25375 
Wasted_Row = 15703 
Idle = 399533 

BW Util Bottlenecks: 
RCDc_limit = 22048 
RCDWRc_limit = 860 
WTRc_limit = 4300 
RTWc_limit = 4048 
CCDLc_limit = 5693 
rwq = 0 
CCDLc_limit_alone = 5023 
WTRc_limit_alone = 3998 
RTWc_limit_alone = 3680 

Commands details: 
total_CMD = 462625 
n_nop = 447766 
Read = 9932 
Write = 0 
L2_Alloc = 0 
L2_WB = 1075 
n_act = 1992 
n_pre = 1976 
n_ref = 0 
n_req = 10203 
total_req = 11007 

Dual Bus Interface Util: 
issued_total_row = 3968 
issued_total_col = 11007 
Row_Bus_Util =  0.008577 
CoL_Bus_Util = 0.023792 
Either_Row_CoL_Bus_Util = 0.032119 
Issued_on_Two_Bus_Simul_Util = 0.000251 
issued_two_Eff = 0.007807 
queue_avg = 0.243173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.243173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447423 n_act=2071 n_pre=2055 n_ref_event=315552 n_req=10367 n_rd=10079 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.04848
n_activity=106333 dram_eff=0.2109
bk0: 712a 455333i bk1: 704a 455739i bk2: 704a 455655i bk3: 710a 456493i bk4: 723a 454327i bk5: 729a 453363i bk6: 707a 451131i bk7: 685a 451318i bk8: 545a 456297i bk9: 528a 456817i bk10: 537a 457619i bk11: 550a 457862i bk12: 558a 455965i bk13: 537a 456482i bk14: 567a 455197i bk15: 583a 455054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801196
Row_Buffer_Locality_read = 0.814565
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 2.043224
Bank_Level_Parallism_Col = 1.880391
Bank_Level_Parallism_Ready = 1.408457
write_to_read_ratio_blp_rw_average = 0.117745
GrpLevelPara = 1.554659 

BW Util details:
bwutil = 0.048476 
total_CMD = 462625 
util_bw = 22426 
Wasted_Col = 26068 
Wasted_Row = 16353 
Idle = 397778 

BW Util Bottlenecks: 
RCDc_limit = 22708 
RCDWRc_limit = 973 
WTRc_limit = 5225 
RTWc_limit = 3564 
CCDLc_limit = 6089 
rwq = 0 
CCDLc_limit_alone = 5335 
WTRc_limit_alone = 4786 
RTWc_limit_alone = 3249 

Commands details: 
total_CMD = 462625 
n_nop = 447423 
Read = 10079 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2071 
n_pre = 2055 
n_ref = 315552 
n_req = 10367 
total_req = 11213 

Dual Bus Interface Util: 
issued_total_row = 4126 
issued_total_col = 11213 
Row_Bus_Util =  0.008919 
CoL_Bus_Util = 0.024238 
Either_Row_CoL_Bus_Util = 0.032860 
Issued_on_Two_Bus_Simul_Util = 0.000296 
issued_two_Eff = 0.009012 
queue_avg = 0.270991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.270991
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447745 n_act=1975 n_pre=1959 n_ref_event=0 n_req=10275 n_rd=10002 n_rd_L2_A=0 n_write=0 n_wr_bk=1080 bw_util=0.04791
n_activity=102092 dram_eff=0.2171
bk0: 706a 455442i bk1: 664a 455426i bk2: 710a 456174i bk3: 713a 455685i bk4: 688a 454507i bk5: 721a 454349i bk6: 674a 451173i bk7: 663a 452556i bk8: 558a 456339i bk9: 543a 456359i bk10: 552a 457139i bk11: 560a 457490i bk12: 583a 456038i bk13: 534a 457048i bk14: 571a 456261i bk15: 562a 455086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808954
Row_Buffer_Locality_read = 0.822536
Row_Buffer_Locality_write = 0.311355
Bank_Level_Parallism = 2.083838
Bank_Level_Parallism_Col = 1.924057
Bank_Level_Parallism_Ready = 1.479510
write_to_read_ratio_blp_rw_average = 0.127893
GrpLevelPara = 1.586350 

BW Util details:
bwutil = 0.047909 
total_CMD = 462625 
util_bw = 22164 
Wasted_Col = 24906 
Wasted_Row = 15308 
Idle = 400247 

BW Util Bottlenecks: 
RCDc_limit = 21423 
RCDWRc_limit = 920 
WTRc_limit = 4644 
RTWc_limit = 4077 
CCDLc_limit = 5569 
rwq = 0 
CCDLc_limit_alone = 4819 
WTRc_limit_alone = 4269 
RTWc_limit_alone = 3702 

Commands details: 
total_CMD = 462625 
n_nop = 447745 
Read = 10002 
Write = 0 
L2_Alloc = 0 
L2_WB = 1080 
n_act = 1975 
n_pre = 1959 
n_ref = 0 
n_req = 10275 
total_req = 11082 

Dual Bus Interface Util: 
issued_total_row = 3934 
issued_total_col = 11082 
Row_Bus_Util =  0.008504 
CoL_Bus_Util = 0.023955 
Either_Row_CoL_Bus_Util = 0.032164 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.009140 
queue_avg = 0.302790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.30279
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447599 n_act=2032 n_pre=2016 n_ref_event=0 n_req=10249 n_rd=9961 n_rd_L2_A=0 n_write=0 n_wr_bk=1145 bw_util=0.04801
n_activity=103563 dram_eff=0.2145
bk0: 666a 455725i bk1: 685a 455905i bk2: 705a 456012i bk3: 700a 455658i bk4: 724a 453166i bk5: 688a 455011i bk6: 670a 451906i bk7: 682a 451144i bk8: 541a 456152i bk9: 542a 456725i bk10: 541a 457548i bk11: 566a 457416i bk12: 558a 456194i bk13: 572a 455604i bk14: 557a 456303i bk15: 564a 455865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802615
Row_Buffer_Locality_read = 0.815581
Row_Buffer_Locality_write = 0.354167
Bank_Level_Parallism = 2.064819
Bank_Level_Parallism_Col = 1.888466
Bank_Level_Parallism_Ready = 1.403570
write_to_read_ratio_blp_rw_average = 0.127591
GrpLevelPara = 1.582844 

BW Util details:
bwutil = 0.048013 
total_CMD = 462625 
util_bw = 22212 
Wasted_Col = 25536 
Wasted_Row = 15493 
Idle = 399384 

BW Util Bottlenecks: 
RCDc_limit = 22162 
RCDWRc_limit = 919 
WTRc_limit = 5040 
RTWc_limit = 4321 
CCDLc_limit = 5708 
rwq = 0 
CCDLc_limit_alone = 4964 
WTRc_limit_alone = 4691 
RTWc_limit_alone = 3926 

Commands details: 
total_CMD = 462625 
n_nop = 447599 
Read = 9961 
Write = 0 
L2_Alloc = 0 
L2_WB = 1145 
n_act = 2032 
n_pre = 2016 
n_ref = 0 
n_req = 10249 
total_req = 11106 

Dual Bus Interface Util: 
issued_total_row = 4048 
issued_total_col = 11106 
Row_Bus_Util =  0.008750 
CoL_Bus_Util = 0.024006 
Either_Row_CoL_Bus_Util = 0.032480 
Issued_on_Two_Bus_Simul_Util = 0.000277 
issued_two_Eff = 0.008519 
queue_avg = 0.252241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.252241
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447582 n_act=2021 n_pre=2005 n_ref_event=0 n_req=10269 n_rd=9981 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.04806
n_activity=105562 dram_eff=0.2106
bk0: 678a 454865i bk1: 693a 455255i bk2: 720a 455917i bk3: 711a 456606i bk4: 693a 454213i bk5: 698a 454523i bk6: 678a 451436i bk7: 670a 451380i bk8: 538a 456723i bk9: 551a 456622i bk10: 552a 457325i bk11: 564a 457205i bk12: 557a 455388i bk13: 547a 455965i bk14: 571a 455891i bk15: 560a 455838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804460
Row_Buffer_Locality_read = 0.817654
Row_Buffer_Locality_write = 0.347222
Bank_Level_Parallism = 2.045046
Bank_Level_Parallism_Col = 1.922701
Bank_Level_Parallism_Ready = 1.460064
write_to_read_ratio_blp_rw_average = 0.129940
GrpLevelPara = 1.592219 

BW Util details:
bwutil = 0.048061 
total_CMD = 462625 
util_bw = 22234 
Wasted_Col = 25883 
Wasted_Row = 16298 
Idle = 398210 

BW Util Bottlenecks: 
RCDc_limit = 22355 
RCDWRc_limit = 915 
WTRc_limit = 4830 
RTWc_limit = 4305 
CCDLc_limit = 5385 
rwq = 0 
CCDLc_limit_alone = 4737 
WTRc_limit_alone = 4528 
RTWc_limit_alone = 3959 

Commands details: 
total_CMD = 462625 
n_nop = 447582 
Read = 9981 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2021 
n_pre = 2005 
n_ref = 0 
n_req = 10269 
total_req = 11117 

Dual Bus Interface Util: 
issued_total_row = 4026 
issued_total_col = 11117 
Row_Bus_Util =  0.008703 
CoL_Bus_Util = 0.024030 
Either_Row_CoL_Bus_Util = 0.032517 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.006648 
queue_avg = 0.280130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.28013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447603 n_act=2003 n_pre=1987 n_ref_event=0 n_req=10259 n_rd=9964 n_rd_L2_A=0 n_write=0 n_wr_bk=1171 bw_util=0.04814
n_activity=104392 dram_eff=0.2133
bk0: 671a 455978i bk1: 701a 455116i bk2: 724a 455424i bk3: 731a 456417i bk4: 695a 454857i bk5: 694a 454876i bk6: 670a 451713i bk7: 653a 453116i bk8: 533a 457127i bk9: 558a 456267i bk10: 556a 457349i bk11: 537a 457823i bk12: 564a 455999i bk13: 541a 456539i bk14: 554a 455673i bk15: 582a 455018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805829
Row_Buffer_Locality_read = 0.819249
Row_Buffer_Locality_write = 0.352542
Bank_Level_Parallism = 2.011239
Bank_Level_Parallism_Col = 1.857903
Bank_Level_Parallism_Ready = 1.360988
write_to_read_ratio_blp_rw_average = 0.128275
GrpLevelPara = 1.567690 

BW Util details:
bwutil = 0.048138 
total_CMD = 462625 
util_bw = 22270 
Wasted_Col = 25509 
Wasted_Row = 15724 
Idle = 399122 

BW Util Bottlenecks: 
RCDc_limit = 22004 
RCDWRc_limit = 999 
WTRc_limit = 4658 
RTWc_limit = 4176 
CCDLc_limit = 5800 
rwq = 0 
CCDLc_limit_alone = 5101 
WTRc_limit_alone = 4310 
RTWc_limit_alone = 3825 

Commands details: 
total_CMD = 462625 
n_nop = 447603 
Read = 9964 
Write = 0 
L2_Alloc = 0 
L2_WB = 1171 
n_act = 2003 
n_pre = 1987 
n_ref = 0 
n_req = 10259 
total_req = 11135 

Dual Bus Interface Util: 
issued_total_row = 3990 
issued_total_col = 11135 
Row_Bus_Util =  0.008625 
CoL_Bus_Util = 0.024069 
Either_Row_CoL_Bus_Util = 0.032471 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.006857 
queue_avg = 0.231674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.231674
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=462625 n_nop=447362 n_act=2022 n_pre=2006 n_ref_event=0 n_req=10429 n_rd=10129 n_rd_L2_A=0 n_write=0 n_wr_bk=1187 bw_util=0.04892
n_activity=104371 dram_eff=0.2168
bk0: 681a 455478i bk1: 702a 453992i bk2: 735a 454963i bk3: 710a 456260i bk4: 717a 454170i bk5: 728a 453478i bk6: 673a 451726i bk7: 665a 451618i bk8: 566a 456059i bk9: 551a 456808i bk10: 572a 457295i bk11: 556a 457376i bk12: 566a 456129i bk13: 565a 456911i bk14: 584a 455215i bk15: 558a 455836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807076
Row_Buffer_Locality_read = 0.820713
Row_Buffer_Locality_write = 0.346667
Bank_Level_Parallism = 2.076161
Bank_Level_Parallism_Col = 1.940268
Bank_Level_Parallism_Ready = 1.476345
write_to_read_ratio_blp_rw_average = 0.137935
GrpLevelPara = 1.600590 

BW Util details:
bwutil = 0.048921 
total_CMD = 462625 
util_bw = 22632 
Wasted_Col = 26128 
Wasted_Row = 15627 
Idle = 398238 

BW Util Bottlenecks: 
RCDc_limit = 22540 
RCDWRc_limit = 980 
WTRc_limit = 5014 
RTWc_limit = 4528 
CCDLc_limit = 5886 
rwq = 0 
CCDLc_limit_alone = 5140 
WTRc_limit_alone = 4706 
RTWc_limit_alone = 4090 

Commands details: 
total_CMD = 462625 
n_nop = 447362 
Read = 10129 
Write = 0 
L2_Alloc = 0 
L2_WB = 1187 
n_act = 2022 
n_pre = 2006 
n_ref = 0 
n_req = 10429 
total_req = 11316 

Dual Bus Interface Util: 
issued_total_row = 4028 
issued_total_col = 11316 
Row_Bus_Util =  0.008707 
CoL_Bus_Util = 0.024460 
Either_Row_CoL_Bus_Util = 0.032992 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.005307 
queue_avg = 0.276526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.276526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68050, Miss = 9377, Miss_rate = 0.138, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 60831, Miss = 5264, Miss_rate = 0.087, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 60765, Miss = 5282, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 60531, Miss = 5245, Miss_rate = 0.087, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 60755, Miss = 5205, Miss_rate = 0.086, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 60783, Miss = 5371, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 60625, Miss = 5281, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 60477, Miss = 5230, Miss_rate = 0.086, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61168, Miss = 5345, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 61438, Miss = 5311, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61217, Miss = 5192, Miss_rate = 0.085, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61065, Miss = 5251, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 61375, Miss = 5364, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 61181, Miss = 5443, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 61485, Miss = 5302, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 61505, Miss = 5236, Miss_rate = 0.085, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 60422, Miss = 5221, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 60514, Miss = 5339, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 60309, Miss = 5223, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 60383, Miss = 5362, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60017, Miss = 5260, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 60909, Miss = 5244, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 60656, Miss = 5386, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 60888, Miss = 5358, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1467349
L2_total_cache_misses = 131092
L2_total_cache_miss_rate = 0.0893
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1055093
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76523
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 280741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9751
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1467349
icnt_total_pkts_simt_to_mem=1467083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 124.355
	minimum = 5
	maximum = 663
Network latency average = 69.436
	minimum = 5
	maximum = 325
Slowest packet = 2451424
Flit latency average = 69.436
	minimum = 5
	maximum = 325
Slowest flit = 2894795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.385724
	minimum = 0.296724 (at node 31)
	maximum = 0.608927 (at node 0)
Accepted packet rate average = 0.385724
	minimum = 0.296724 (at node 31)
	maximum = 0.608927 (at node 0)
Injected flit rate average = 0.385724
	minimum = 0.296724 (at node 31)
	maximum = 0.608927 (at node 0)
Accepted flit rate average= 0.385724
	minimum = 0.296724 (at node 31)
	maximum = 0.608927 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 55.9328 (15 samples)
	minimum = 5 (15 samples)
	maximum = 310.667 (15 samples)
Network latency average = 32.8559 (15 samples)
	minimum = 5 (15 samples)
	maximum = 159.533 (15 samples)
Flit latency average = 32.8559 (15 samples)
	minimum = 5 (15 samples)
	maximum = 159.533 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.158005 (15 samples)
	minimum = 0.112978 (15 samples)
	maximum = 0.381111 (15 samples)
Accepted packet rate average = 0.158005 (15 samples)
	minimum = 0.112978 (15 samples)
	maximum = 0.381486 (15 samples)
Injected flit rate average = 0.158005 (15 samples)
	minimum = 0.112978 (15 samples)
	maximum = 0.381111 (15 samples)
Accepted flit rate average = 0.158005 (15 samples)
	minimum = 0.112978 (15 samples)
	maximum = 0.381486 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 256533 (inst/sec)
gpgpu_simulation_rate = 2657 (cycle/sec)
gpgpu_silicon_slowdown = 315016x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2017
gpu_sim_insn = 1122762
gpu_ipc =     556.6495
gpu_tot_sim_cycle = 259829
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =     100.0910
gpu_tot_issued_cta = 2048
gpu_occupancy = 63.0705% 
gpu_tot_occupancy = 66.5672% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       2.4214
partiton_level_parallism_total  =       5.6651
partiton_level_parallism_util =       3.2068
partiton_level_parallism_util_total  =       7.0937
L2_BW  =      64.8553 GB/Sec
L2_BW_total  =     151.7625 GB/Sec
gpu_total_sim_rate=262692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1140202
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3270, 2517, 2786, 3104, 3322, 2755, 3070, 3026, 3142, 3070, 3312, 3160, 2909, 2865, 2707, 2729, 2450, 2600, 2709, 2342, 3176, 2330, 2464, 2802, 2617, 2501, 2718, 2699, 2590, 2371, 2488, 2708, 2825, 2504, 2618, 2312, 2312, 2333, 2782, 2389, 2695, 2535, 2453, 2404, 2249, 2319, 2372, 2715, 2805, 1875, 2355, 2688, 2465, 2729, 2233, 2459, 1926, 2250, 2464, 2413, 2273, 1881, 2437, 2863, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1131948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1950803	W0_Idle:1665133	W0_Scoreboard:6837939	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:417945	WS1:416594	WS2:417843	WS3:419972	
dual_issue_nums: WS0:57602	WS1:57583	WS2:57527	WS3:57743	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 422 
avg_icnt2mem_latency = 210 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 79 
mrq_lat_table:88821 	6018 	4355 	5270 	12900 	4883 	1829 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	461413 	442684 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	172500 	139182 	80181 	95212 	142050 	245687 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309698 	322581 	181205 	165211 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	286 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  6.043478  5.048611  6.315790  7.659575  6.083333  4.683544  4.160000  4.005618  5.000000  5.298245  6.411111  6.061856  5.122642  4.672269  4.530769  4.913043 
dram[1]:  5.570248  6.057377  5.728000  7.089109  5.156028  5.013699  4.188235  4.627451  5.302752  4.786325  5.880000  6.528736  4.905172  5.165217  5.669903  4.523809 
dram[2]:  4.909722  5.606061  7.326530  6.814815  5.137681  5.481482  3.828125  3.912088  6.104167  6.397850  5.704082  5.663265  5.247706  4.888889  5.330275  4.439394 
dram[3]:  5.410448  5.359375  6.813084  6.241379  5.559701  5.485075  4.311377  3.650486  5.854167  5.321101  5.913979  5.701031  4.956141  4.636364  4.526718  4.903509 
dram[4]:  5.396946  5.389313  6.800000  6.819047  5.227586  5.013245  3.651282  3.509091  5.371428  5.302752  5.472222  6.540230  5.053097  4.585366  4.312500  5.400000 
dram[5]:  5.201492  4.798658  6.581818  7.428571  5.315790  5.400000  4.225433  3.848168  4.417323  5.945652  6.098901  6.235955  5.154545  4.894737  4.775000  4.791667 
dram[6]:  5.561539  5.901639  6.446429  6.914286  4.890323  4.620482  3.720588  3.787565  5.324074  5.219048  6.120879  6.141304  4.938597  4.839286  4.731707  4.503759 
dram[7]:  6.000000  5.373016  7.038835  6.469027  5.279412  5.193103  3.939891  4.195266  6.204082  5.351852  5.345794  5.757576  4.682539  5.028038  5.348624  4.840336 
dram[8]:  5.619835  5.620968  7.148515  5.814516  4.450293  5.933884  4.097143  3.883598  5.279279  5.396226  5.978495  5.928571  4.577236  4.427481  4.965218  4.645161 
dram[9]:  5.320611  5.476923  6.915094  7.443299  4.965986  5.658915  3.807292  3.891892  5.163636  5.745098  5.854167  5.462264  4.468254  4.532787  5.043478  4.956897 
dram[10]:  6.153153  5.151079  6.140496  7.701031  5.414815  5.400000  3.751295  4.260606  5.524753  5.068376  5.835052  5.819149  4.418605  4.666667  4.694215  4.846774 
dram[11]:  5.552000  4.500000  6.714286  7.098039  5.478261  4.954545  4.297619  4.103448  5.509091  5.481132  5.796116  5.938144  5.000000  5.419048  4.746032  4.721312 
average row locality = 124476/24055 = 5.174642
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       686       713       706       705       698       709       678       662       576       594       573       583       539       551       572       549 
dram[1]:       659       725       698       702       696       700       668       659       570       553       583       566       563       588       570       556 
dram[2]:       697       725       704       718       677       706       687       664       579       587       556       552       567       566       564       570 
dram[3]:       710       673       712       708       712       698       669       698       558       574       546       549       558       555       577       548 
dram[4]:       696       691       731       700       721       721       664       718       560       570       587       566       565       559       536       554 
dram[5]:       682       697       708       712       679       697       683       687       557       540       554       554       562       553       558       561 
dram[6]:       712       704       704       710       723       729       707       685       569       544       553       562       558       537       567       583 
dram[7]:       706       664       710       713       688       721       674       663       598       571       568       568       583       534       571       562 
dram[8]:       666       685       705       700       724       688       670       682       577       566       553       578       558       572       557       564 
dram[9]:       678       693       720       711       693       698       678       670       562       579       560       576       557       547       571       560 
dram[10]:       671       701       724       731       695       694       670       653       553       586       564       545       564       541       554       582 
dram[11]:       681       702       735       710       717       728       673       665       598       575       592       572       566       565       584       558 
total dram reads = 121025
bank skew: 735/534 = 1.38
chip skew: 10221/9984 = 1.02
number of total write accesses:
dram[0]:        36        55        56        60       126       122       199       202        30        40        16        20        16        19        68        62 
dram[1]:        59        56        68        55       122       126       173       196        32        28        20         8        21        24        56        56 
dram[2]:        40        59        54        72       127       133       190       189        28        32        12        12        19        24        68        63 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        62        44 
dram[4]:        44        58        68        60       144       139       192       210        16        32        16        12        23        20        63        52 
dram[5]:        60        70        64        64       112       127       191       189        16        28         4         4        20        20        58        56 
dram[6]:        44        64        70        64       139       145       206       183        24        16        16        12        20        20        60        59 
dram[7]:        56        48        60        71       119       128       185       181        40        28        16         8        28        16        48        56 
dram[8]:        56        48        66        83       145       120       188       207        36        24        12        12        20        32        56        48 
dram[9]:        76        74        52        44       146       125       208       195        24        28         8        12        24        24        36        60 
dram[10]:        48        60        73        64       143       140       215       198        20        28         8         8        23        20        56        75 
dram[11]:        52        68        68        54       154       140       196       195        32        24        20        16        36        16        54        68 
total dram writes = 13636
bank skew: 215/4 = 53.75
chip skew: 1193/1083 = 1.10
average mf latency per bank:
dram[0]:       3473      3390      2998      3195      2719      2848      2580      2699     10203      5198      9229      9201      9371      9414      3181      3425
dram[1]:       3508      3213      2994      2977      2751      2750      2745      2573      5359      5370      9441      8895      9239      8400      3335      3215
dram[2]:       3483      3140      3159      2872      2858      2568      2634      2628      5484      5035      9985      9343      9319      8577      3379      3078
dram[3]:       3251      3591      2917      2987      2693      2802      2603      2579      5507      5381      9769     10131      9121      9749      3149      3561
dram[4]:       3403      3371      2902      3096      2661      2707      2578      2520      5514      5500      9229      9926      8974      9429      3385      3468
dram[5]:       3371      3042      3001      2841      2874      2579      2658      2383      5630      5427     10071      9357      9365      8642      3369      3176
dram[6]:       3600      3365      3171      2997      2856      2668      2562      2572      5733      5733     10873      9988     10049      9651      3586      3184
dram[7]:       3163      3442      2852      2894      2751      2686      2638      2671      4867      5289      9330      9692      8188      9528      3199      3276
dram[8]:       3471      3598      3055      3146      2596      3042      2692      2632      5325      5854     10439     10116      8874      8657      3451      3574
dram[9]:       3141      3168      2935      3071      2679      2761      2545      2587      5298      5170      9628      9727      8176      8782      3321      3237
dram[10]:       3636      3746      3059      3481      2800      3264      2563      3123      5834      6120     10715     12232      9095     10735      3541      3664
dram[11]:       3411      3331      2820      3083      2694      2716      2625      2627      5091      5370      9468      9725      8399      8897      3236      3319
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451150 n_act=1995 n_pre=1979 n_ref_event=94828660427424 n_req=10380 n_rd=10094 n_rd_L2_A=0 n_write=0 n_wr_bk=1127 bw_util=0.04813
n_activity=104407 dram_eff=0.2149
bk0: 686a 459786i bk1: 713a 458729i bk2: 706a 459658i bk3: 705a 460237i bk4: 698a 459395i bk5: 709a 457830i bk6: 678a 456042i bk7: 662a 455484i bk8: 576a 460055i bk9: 594a 459895i bk10: 573a 461547i bk11: 583a 461370i bk12: 539a 460620i bk13: 551a 459678i bk14: 572a 458999i bk15: 549a 459460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808671
Row_Buffer_Locality_read = 0.822073
Row_Buffer_Locality_write = 0.335664
Bank_Level_Parallism = 1.964653
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.354032
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048134 
total_CMD = 466243 
util_bw = 22442 
Wasted_Col = 25806 
Wasted_Row = 15910 
Idle = 402085 

BW Util Bottlenecks: 
RCDc_limit = 22217 
RCDWRc_limit = 1003 
WTRc_limit = 4517 
RTWc_limit = 3802 
CCDLc_limit = 5845 
rwq = 0 
CCDLc_limit_alone = 5256 
WTRc_limit_alone = 4186 
RTWc_limit_alone = 3544 

Commands details: 
total_CMD = 466243 
n_nop = 451150 
Read = 10094 
Write = 0 
L2_Alloc = 0 
L2_WB = 1127 
n_act = 1995 
n_pre = 1979 
n_ref = 94828660427424 
n_req = 10380 
total_req = 11221 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11221 
Row_Bus_Util =  0.008523 
CoL_Bus_Util = 0.024067 
Either_Row_CoL_Bus_Util = 0.032372 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.006758 
queue_avg = 0.221681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.221681
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451285 n_act=1961 n_pre=1945 n_ref_event=0 n_req=10335 n_rd=10056 n_rd_L2_A=0 n_write=0 n_wr_bk=1100 bw_util=0.04785
n_activity=102783 dram_eff=0.2171
bk0: 659a 459260i bk1: 725a 459151i bk2: 698a 458380i bk3: 702a 460190i bk4: 696a 458477i bk5: 700a 457571i bk6: 668a 456488i bk7: 659a 456691i bk8: 570a 460381i bk9: 553a 459602i bk10: 583a 460331i bk11: 566a 461173i bk12: 563a 459986i bk13: 588a 459701i bk14: 570a 459940i bk15: 556a 459175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811127
Row_Buffer_Locality_read = 0.823588
Row_Buffer_Locality_write = 0.362007
Bank_Level_Parallism = 2.050605
Bank_Level_Parallism_Col = 1.895911
Bank_Level_Parallism_Ready = 1.421661
write_to_read_ratio_blp_rw_average = 0.125697
GrpLevelPara = 1.568459 

BW Util details:
bwutil = 0.047855 
total_CMD = 466243 
util_bw = 22312 
Wasted_Col = 25017 
Wasted_Row = 15325 
Idle = 403589 

BW Util Bottlenecks: 
RCDc_limit = 21439 
RCDWRc_limit = 854 
WTRc_limit = 4341 
RTWc_limit = 4116 
CCDLc_limit = 5844 
rwq = 0 
CCDLc_limit_alone = 5204 
WTRc_limit_alone = 4026 
RTWc_limit_alone = 3791 

Commands details: 
total_CMD = 466243 
n_nop = 451285 
Read = 10056 
Write = 0 
L2_Alloc = 0 
L2_WB = 1100 
n_act = 1961 
n_pre = 1945 
n_ref = 0 
n_req = 10335 
total_req = 11156 

Dual Bus Interface Util: 
issued_total_row = 3906 
issued_total_col = 11156 
Row_Bus_Util =  0.008378 
CoL_Bus_Util = 0.023927 
Either_Row_CoL_Bus_Util = 0.032082 
Issued_on_Two_Bus_Simul_Util = 0.000223 
issued_two_Eff = 0.006953 
queue_avg = 0.254084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.254084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451123 n_act=1991 n_pre=1975 n_ref_event=0 n_req=10403 n_rd=10119 n_rd_L2_A=0 n_write=0 n_wr_bk=1122 bw_util=0.04822
n_activity=103847 dram_eff=0.2165
bk0: 697a 459134i bk1: 725a 458881i bk2: 704a 460678i bk3: 718a 459452i bk4: 677a 458292i bk5: 706a 457947i bk6: 687a 455660i bk7: 664a 455838i bk8: 579a 460374i bk9: 587a 460833i bk10: 556a 461146i bk11: 552a 461297i bk12: 567a 460437i bk13: 566a 460231i bk14: 564a 459714i bk15: 570a 459187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809574
Row_Buffer_Locality_read = 0.823105
Row_Buffer_Locality_write = 0.327465
Bank_Level_Parallism = 1.982317
Bank_Level_Parallism_Col = 1.816405
Bank_Level_Parallism_Ready = 1.385823
write_to_read_ratio_blp_rw_average = 0.127750
GrpLevelPara = 1.548429 

BW Util details:
bwutil = 0.048219 
total_CMD = 466243 
util_bw = 22482 
Wasted_Col = 25577 
Wasted_Row = 15382 
Idle = 402802 

BW Util Bottlenecks: 
RCDc_limit = 21997 
RCDWRc_limit = 994 
WTRc_limit = 4281 
RTWc_limit = 3783 
CCDLc_limit = 5683 
rwq = 0 
CCDLc_limit_alone = 5150 
WTRc_limit_alone = 4031 
RTWc_limit_alone = 3500 

Commands details: 
total_CMD = 466243 
n_nop = 451123 
Read = 10119 
Write = 0 
L2_Alloc = 0 
L2_WB = 1122 
n_act = 1991 
n_pre = 1975 
n_ref = 0 
n_req = 10403 
total_req = 11241 

Dual Bus Interface Util: 
issued_total_row = 3966 
issued_total_col = 11241 
Row_Bus_Util =  0.008506 
CoL_Bus_Util = 0.024110 
Either_Row_CoL_Bus_Util = 0.032429 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.005754 
queue_avg = 0.241505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.241505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451123 n_act=2009 n_pre=1993 n_ref_event=0 n_req=10339 n_rd=10045 n_rd_L2_A=0 n_write=0 n_wr_bk=1164 bw_util=0.04808
n_activity=104135 dram_eff=0.2153
bk0: 710a 458763i bk1: 673a 459165i bk2: 712a 459816i bk3: 708a 459065i bk4: 712a 458621i bk5: 698a 458161i bk6: 669a 456474i bk7: 698a 454833i bk8: 558a 460817i bk9: 574a 460446i bk10: 546a 461367i bk11: 549a 461253i bk12: 558a 460030i bk13: 555a 460027i bk14: 577a 459092i bk15: 548a 459885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806461
Row_Buffer_Locality_read = 0.821304
Row_Buffer_Locality_write = 0.299320
Bank_Level_Parallism = 1.983712
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.422924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048082 
total_CMD = 466243 
util_bw = 22418 
Wasted_Col = 25969 
Wasted_Row = 15629 
Idle = 402227 

BW Util Bottlenecks: 
RCDc_limit = 22179 
RCDWRc_limit = 1067 
WTRc_limit = 4322 
RTWc_limit = 3953 
CCDLc_limit = 5671 
rwq = 0 
CCDLc_limit_alone = 5147 
WTRc_limit_alone = 4075 
RTWc_limit_alone = 3676 

Commands details: 
total_CMD = 466243 
n_nop = 451123 
Read = 10045 
Write = 0 
L2_Alloc = 0 
L2_WB = 1164 
n_act = 2009 
n_pre = 1993 
n_ref = 0 
n_req = 10339 
total_req = 11209 

Dual Bus Interface Util: 
issued_total_row = 4002 
issued_total_col = 11209 
Row_Bus_Util =  0.008584 
CoL_Bus_Util = 0.024041 
Either_Row_CoL_Bus_Util = 0.032429 
Issued_on_Two_Bus_Simul_Util = 0.000195 
issued_two_Eff = 0.006019 
queue_avg = 0.242878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.242878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=450937 n_act=2073 n_pre=2057 n_ref_event=0 n_req=10432 n_rd=10139 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04842
n_activity=105300 dram_eff=0.2144
bk0: 696a 459018i bk1: 691a 459175i bk2: 731a 459928i bk3: 700a 460022i bk4: 721a 457783i bk5: 721a 457602i bk6: 664a 455016i bk7: 718a 453714i bk8: 560a 459654i bk9: 570a 459445i bk10: 587a 460456i bk11: 566a 461406i bk12: 565a 459942i bk13: 559a 459317i bk14: 536a 458882i bk15: 554a 460012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801956
Row_Buffer_Locality_read = 0.816451
Row_Buffer_Locality_write = 0.300341
Bank_Level_Parallism = 2.063893
Bank_Level_Parallism_Col = 1.906286
Bank_Level_Parallism_Ready = 1.435688
write_to_read_ratio_blp_rw_average = 0.127955
GrpLevelPara = 1.589931 

BW Util details:
bwutil = 0.048421 
total_CMD = 466243 
util_bw = 22576 
Wasted_Col = 26157 
Wasted_Row = 15984 
Idle = 401526 

BW Util Bottlenecks: 
RCDc_limit = 22634 
RCDWRc_limit = 977 
WTRc_limit = 5152 
RTWc_limit = 4285 
CCDLc_limit = 5738 
rwq = 0 
CCDLc_limit_alone = 5126 
WTRc_limit_alone = 4826 
RTWc_limit_alone = 3999 

Commands details: 
total_CMD = 466243 
n_nop = 450937 
Read = 10139 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2073 
n_pre = 2057 
n_ref = 0 
n_req = 10432 
total_req = 11288 

Dual Bus Interface Util: 
issued_total_row = 4130 
issued_total_col = 11288 
Row_Bus_Util =  0.008858 
CoL_Bus_Util = 0.024211 
Either_Row_CoL_Bus_Util = 0.032828 
Issued_on_Two_Bus_Simul_Util = 0.000240 
issued_two_Eff = 0.007317 
queue_avg = 0.262887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.262887
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451316 n_act=1996 n_pre=1980 n_ref_event=0 n_req=10257 n_rd=9984 n_rd_L2_A=0 n_write=0 n_wr_bk=1083 bw_util=0.04747
n_activity=104246 dram_eff=0.2123
bk0: 682a 459009i bk1: 697a 458431i bk2: 708a 459583i bk3: 712a 460448i bk4: 679a 458335i bk5: 697a 457942i bk6: 683a 456119i bk7: 687a 454722i bk8: 557a 459625i bk9: 540a 460972i bk10: 554a 461346i bk11: 554a 461853i bk12: 562a 460336i bk13: 553a 460306i bk14: 558a 459498i bk15: 561a 459276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806376
Row_Buffer_Locality_read = 0.819411
Row_Buffer_Locality_write = 0.329670
Bank_Level_Parallism = 2.003269
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.347620
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047473 
total_CMD = 466243 
util_bw = 22134 
Wasted_Col = 25503 
Wasted_Row = 15761 
Idle = 402845 

BW Util Bottlenecks: 
RCDc_limit = 22093 
RCDWRc_limit = 869 
WTRc_limit = 4309 
RTWc_limit = 4079 
CCDLc_limit = 5727 
rwq = 0 
CCDLc_limit_alone = 5057 
WTRc_limit_alone = 4007 
RTWc_limit_alone = 3711 

Commands details: 
total_CMD = 466243 
n_nop = 451316 
Read = 9984 
Write = 0 
L2_Alloc = 0 
L2_WB = 1083 
n_act = 1996 
n_pre = 1980 
n_ref = 0 
n_req = 10257 
total_req = 11067 

Dual Bus Interface Util: 
issued_total_row = 3976 
issued_total_col = 11067 
Row_Bus_Util =  0.008528 
CoL_Bus_Util = 0.023737 
Either_Row_CoL_Bus_Util = 0.032015 
Issued_on_Two_Bus_Simul_Util = 0.000249 
issued_two_Eff = 0.007771 
queue_avg = 0.241529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.241529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=450957 n_act=2075 n_pre=2059 n_ref_event=315552 n_req=10437 n_rd=10147 n_rd_L2_A=0 n_write=0 n_wr_bk=1142 bw_util=0.04843
n_activity=107146 dram_eff=0.2107
bk0: 712a 458911i bk1: 704a 459354i bk2: 704a 459273i bk3: 710a 460111i bk4: 723a 457945i bk5: 729a 456982i bk6: 707a 454751i bk7: 685a 454919i bk8: 569a 459889i bk9: 544a 460374i bk10: 553a 461203i bk11: 562a 461435i bk12: 558a 459580i bk13: 537a 460098i bk14: 567a 458813i bk15: 583a 458670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802146
Row_Buffer_Locality_read = 0.815512
Row_Buffer_Locality_write = 0.334483
Bank_Level_Parallism = 2.039522
Bank_Level_Parallism_Col = 1.876990
Bank_Level_Parallism_Ready = 1.405823
write_to_read_ratio_blp_rw_average = 0.118071
GrpLevelPara = 1.552744 

BW Util details:
bwutil = 0.048425 
total_CMD = 466243 
util_bw = 22578 
Wasted_Col = 26182 
Wasted_Row = 16402 
Idle = 401081 

BW Util Bottlenecks: 
RCDc_limit = 22753 
RCDWRc_limit = 982 
WTRc_limit = 5267 
RTWc_limit = 3581 
CCDLc_limit = 6118 
rwq = 0 
CCDLc_limit_alone = 5364 
WTRc_limit_alone = 4828 
RTWc_limit_alone = 3266 

Commands details: 
total_CMD = 466243 
n_nop = 450957 
Read = 10147 
Write = 0 
L2_Alloc = 0 
L2_WB = 1142 
n_act = 2075 
n_pre = 2059 
n_ref = 315552 
n_req = 10437 
total_req = 11289 

Dual Bus Interface Util: 
issued_total_row = 4134 
issued_total_col = 11289 
Row_Bus_Util =  0.008867 
CoL_Bus_Util = 0.024213 
Either_Row_CoL_Bus_Util = 0.032785 
Issued_on_Two_Bus_Simul_Util = 0.000294 
issued_two_Eff = 0.008962 
queue_avg = 0.268950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.26895
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451253 n_act=1980 n_pre=1964 n_ref_event=0 n_req=10369 n_rd=10094 n_rd_L2_A=0 n_write=0 n_wr_bk=1088 bw_util=0.04797
n_activity=102940 dram_eff=0.2173
bk0: 706a 459057i bk1: 664a 459041i bk2: 710a 459790i bk3: 713a 459302i bk4: 688a 458128i bk5: 721a 457970i bk6: 674a 454794i bk7: 663a 456177i bk8: 598a 459936i bk9: 571a 459899i bk10: 568a 460719i bk11: 568a 461063i bk12: 583a 459654i bk13: 534a 460625i bk14: 571a 459838i bk15: 562a 458699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810203
Row_Buffer_Locality_read = 0.823856
Row_Buffer_Locality_write = 0.309091
Bank_Level_Parallism = 2.078364
Bank_Level_Parallism_Col = 1.919420
Bank_Level_Parallism_Ready = 1.475523
write_to_read_ratio_blp_rw_average = 0.128035
GrpLevelPara = 1.583396 

BW Util details:
bwutil = 0.047966 
total_CMD = 466243 
util_bw = 22364 
Wasted_Col = 25021 
Wasted_Row = 15387 
Idle = 403471 

BW Util Bottlenecks: 
RCDc_limit = 21466 
RCDWRc_limit = 938 
WTRc_limit = 4662 
RTWc_limit = 4077 
CCDLc_limit = 5617 
rwq = 0 
CCDLc_limit_alone = 4860 
WTRc_limit_alone = 4280 
RTWc_limit_alone = 3702 

Commands details: 
total_CMD = 466243 
n_nop = 451253 
Read = 10094 
Write = 0 
L2_Alloc = 0 
L2_WB = 1088 
n_act = 1980 
n_pre = 1964 
n_ref = 0 
n_req = 10369 
total_req = 11182 

Dual Bus Interface Util: 
issued_total_row = 3944 
issued_total_col = 11182 
Row_Bus_Util =  0.008459 
CoL_Bus_Util = 0.023983 
Either_Row_CoL_Bus_Util = 0.032151 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.009073 
queue_avg = 0.300845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.300845
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451117 n_act=2036 n_pre=2020 n_ref_event=0 n_req=10335 n_rd=10045 n_rd_L2_A=0 n_write=0 n_wr_bk=1153 bw_util=0.04804
n_activity=104511 dram_eff=0.2143
bk0: 666a 459340i bk1: 685a 459522i bk2: 705a 459629i bk3: 700a 459277i bk4: 724a 456785i bk5: 688a 458630i bk6: 670a 455513i bk7: 682a 454764i bk8: 577a 459708i bk9: 566a 460318i bk10: 553a 461124i bk11: 578a 460995i bk12: 558a 459809i bk13: 572a 459221i bk14: 557a 459882i bk15: 564a 459480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803870
Row_Buffer_Locality_read = 0.816824
Row_Buffer_Locality_write = 0.355172
Bank_Level_Parallism = 2.059805
Bank_Level_Parallism_Col = 1.883928
Bank_Level_Parallism_Ready = 1.400460
write_to_read_ratio_blp_rw_average = 0.127701
GrpLevelPara = 1.579922 

BW Util details:
bwutil = 0.048035 
total_CMD = 466243 
util_bw = 22396 
Wasted_Col = 25651 
Wasted_Row = 15551 
Idle = 402645 

BW Util Bottlenecks: 
RCDc_limit = 22208 
RCDWRc_limit = 928 
WTRc_limit = 5052 
RTWc_limit = 4321 
CCDLc_limit = 5756 
rwq = 0 
CCDLc_limit_alone = 5012 
WTRc_limit_alone = 4703 
RTWc_limit_alone = 3926 

Commands details: 
total_CMD = 466243 
n_nop = 451117 
Read = 10045 
Write = 0 
L2_Alloc = 0 
L2_WB = 1153 
n_act = 2036 
n_pre = 2020 
n_ref = 0 
n_req = 10335 
total_req = 11198 

Dual Bus Interface Util: 
issued_total_row = 4056 
issued_total_col = 11198 
Row_Bus_Util =  0.008699 
CoL_Bus_Util = 0.024018 
Either_Row_CoL_Bus_Util = 0.032442 
Issued_on_Two_Bus_Simul_Util = 0.000275 
issued_two_Eff = 0.008462 
queue_avg = 0.250573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.250573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451124 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10341 n_rd=10053 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.048
n_activity=106214 dram_eff=0.2107
bk0: 678a 458483i bk1: 693a 458873i bk2: 720a 459535i bk3: 711a 460224i bk4: 693a 457831i bk5: 698a 458141i bk6: 678a 455054i bk7: 670a 454999i bk8: 562a 460331i bk9: 579a 460180i bk10: 560a 460903i bk11: 576a 460818i bk12: 557a 459005i bk13: 547a 459583i bk14: 571a 459509i bk15: 560a 459456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805628
Row_Buffer_Locality_read = 0.818761
Row_Buffer_Locality_write = 0.347222
Bank_Level_Parallism = 2.042451
Bank_Level_Parallism_Col = 1.920138
Bank_Level_Parallism_Ready = 1.457130
write_to_read_ratio_blp_rw_average = 0.129534
GrpLevelPara = 1.590690 

BW Util details:
bwutil = 0.047996 
total_CMD = 466243 
util_bw = 22378 
Wasted_Col = 25934 
Wasted_Row = 16326 
Idle = 401605 

BW Util Bottlenecks: 
RCDc_limit = 22387 
RCDWRc_limit = 915 
WTRc_limit = 4830 
RTWc_limit = 4305 
CCDLc_limit = 5404 
rwq = 0 
CCDLc_limit_alone = 4756 
WTRc_limit_alone = 4528 
RTWc_limit_alone = 3959 

Commands details: 
total_CMD = 466243 
n_nop = 451124 
Read = 10053 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10341 
total_req = 11189 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11189 
Row_Bus_Util =  0.008644 
CoL_Bus_Util = 0.023998 
Either_Row_CoL_Bus_Util = 0.032427 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.006614 
queue_avg = 0.278282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.278282
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=451141 n_act=2007 n_pre=1991 n_ref_event=0 n_req=10325 n_rd=10028 n_rd_L2_A=0 n_write=0 n_wr_bk=1179 bw_util=0.04807
n_activity=105209 dram_eff=0.213
bk0: 671a 459558i bk1: 701a 458733i bk2: 724a 459041i bk3: 731a 460034i bk4: 695a 458474i bk5: 694a 458494i bk6: 670a 455331i bk7: 653a 456734i bk8: 553a 460742i bk9: 586a 459881i bk10: 564a 460926i bk11: 545a 461404i bk12: 564a 459615i bk13: 541a 460157i bk14: 554a 459292i bk15: 582a 458599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806683
Row_Buffer_Locality_read = 0.820203
Row_Buffer_Locality_write = 0.350168
Bank_Level_Parallism = 2.008227
Bank_Level_Parallism_Col = 1.855026
Bank_Level_Parallism_Ready = 1.358694
write_to_read_ratio_blp_rw_average = 0.128793
GrpLevelPara = 1.565841 

BW Util details:
bwutil = 0.048074 
total_CMD = 466243 
util_bw = 22414 
Wasted_Col = 25580 
Wasted_Row = 15772 
Idle = 402477 

BW Util Bottlenecks: 
RCDc_limit = 22031 
RCDWRc_limit = 1017 
WTRc_limit = 4658 
RTWc_limit = 4176 
CCDLc_limit = 5831 
rwq = 0 
CCDLc_limit_alone = 5132 
WTRc_limit_alone = 4310 
RTWc_limit_alone = 3825 

Commands details: 
total_CMD = 466243 
n_nop = 451141 
Read = 10028 
Write = 0 
L2_Alloc = 0 
L2_WB = 1179 
n_act = 2007 
n_pre = 1991 
n_ref = 0 
n_req = 10325 
total_req = 11207 

Dual Bus Interface Util: 
issued_total_row = 3998 
issued_total_col = 11207 
Row_Bus_Util =  0.008575 
CoL_Bus_Util = 0.024037 
Either_Row_CoL_Bus_Util = 0.032391 
Issued_on_Two_Bus_Simul_Util = 0.000221 
issued_two_Eff = 0.006820 
queue_avg = 0.229910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.22991
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=466243 n_nop=450872 n_act=2027 n_pre=2011 n_ref_event=0 n_req=10523 n_rd=10221 n_rd_L2_A=0 n_write=0 n_wr_bk=1193 bw_util=0.04896
n_activity=105287 dram_eff=0.2168
bk0: 681a 459096i bk1: 702a 457573i bk2: 735a 458580i bk3: 710a 459877i bk4: 717a 457788i bk5: 728a 457096i bk6: 673a 455344i bk7: 665a 455236i bk8: 598a 459667i bk9: 575a 460382i bk10: 592a 460866i bk11: 572a 460952i bk12: 566a 459743i bk13: 565a 460529i bk14: 584a 458769i bk15: 558a 459452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808325
Row_Buffer_Locality_read = 0.822033
Row_Buffer_Locality_write = 0.344371
Bank_Level_Parallism = 2.071422
Bank_Level_Parallism_Col = 1.935333
Bank_Level_Parallism_Ready = 1.472463
write_to_read_ratio_blp_rw_average = 0.138635
GrpLevelPara = 1.597475 

BW Util details:
bwutil = 0.048962 
total_CMD = 466243 
util_bw = 22828 
Wasted_Col = 26256 
Wasted_Row = 15680 
Idle = 401479 

BW Util Bottlenecks: 
RCDc_limit = 22584 
RCDWRc_limit = 995 
WTRc_limit = 5026 
RTWc_limit = 4560 
CCDLc_limit = 5922 
rwq = 0 
CCDLc_limit_alone = 5173 
WTRc_limit_alone = 4717 
RTWc_limit_alone = 4120 

Commands details: 
total_CMD = 466243 
n_nop = 450872 
Read = 10221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1193 
n_act = 2027 
n_pre = 2011 
n_ref = 0 
n_req = 10523 
total_req = 11414 

Dual Bus Interface Util: 
issued_total_row = 4038 
issued_total_col = 11414 
Row_Bus_Util =  0.008661 
CoL_Bus_Util = 0.024481 
Either_Row_CoL_Bus_Util = 0.032968 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.005270 
queue_avg = 0.274496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.274496

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68935, Miss = 10146, Miss_rate = 0.147, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 60998, Miss = 5333, Miss_rate = 0.087, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 60945, Miss = 5345, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 60708, Miss = 5292, Miss_rate = 0.087, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 60934, Miss = 5254, Miss_rate = 0.086, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 60970, Miss = 5437, Miss_rate = 0.089, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 60801, Miss = 5321, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 60648, Miss = 5282, Miss_rate = 0.087, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61340, Miss = 5383, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 61601, Miss = 5371, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61393, Miss = 5223, Miss_rate = 0.085, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61238, Miss = 5295, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 61550, Miss = 5416, Miss_rate = 0.088, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 61364, Miss = 5484, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 61657, Miss = 5375, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 61672, Miss = 5283, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 60594, Miss = 5285, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 60677, Miss = 5386, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 60485, Miss = 5266, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 60556, Miss = 5417, Miss_rate = 0.089, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60192, Miss = 5301, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61092, Miss = 5298, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 60828, Miss = 5452, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61055, Miss = 5409, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1472233
L2_total_cache_misses = 133054
L2_total_cache_miss_rate = 0.0904
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1056197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77353
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 282559
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10578
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.215
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1472233
icnt_total_pkts_simt_to_mem=1471967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.4237
	minimum = 5
	maximum = 179
Network latency average = 13.4237
	minimum = 5
	maximum = 179
Slowest packet = 2936548
Flit latency average = 13.4237
	minimum = 5
	maximum = 179
Slowest flit = 2936548
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.127443
	minimum = 0.0808131 (at node 23)
	maximum = 0.43877 (at node 14)
Accepted packet rate average = 0.127443
	minimum = 0.0808131 (at node 23)
	maximum = 0.43877 (at node 14)
Injected flit rate average = 0.127443
	minimum = 0.0808131 (at node 23)
	maximum = 0.43877 (at node 14)
Accepted flit rate average= 0.127443
	minimum = 0.0808131 (at node 23)
	maximum = 0.43877 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 53.276 (16 samples)
	minimum = 5 (16 samples)
	maximum = 302.438 (16 samples)
Network latency average = 31.6414 (16 samples)
	minimum = 5 (16 samples)
	maximum = 160.75 (16 samples)
Flit latency average = 31.6414 (16 samples)
	minimum = 5 (16 samples)
	maximum = 160.75 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.156095 (16 samples)
	minimum = 0.110968 (16 samples)
	maximum = 0.384715 (16 samples)
Accepted packet rate average = 0.156095 (16 samples)
	minimum = 0.110968 (16 samples)
	maximum = 0.385066 (16 samples)
Injected flit rate average = 0.156095 (16 samples)
	minimum = 0.110968 (16 samples)
	maximum = 0.384715 (16 samples)
Accepted flit rate average = 0.156095 (16 samples)
	minimum = 0.110968 (16 samples)
	maximum = 0.385066 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 262692 (inst/sec)
gpgpu_simulation_rate = 2624 (cycle/sec)
gpgpu_silicon_slowdown = 318978x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 7882
gpu_sim_insn = 1283661
gpu_ipc =     162.8598
gpu_tot_sim_cycle = 267711
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =     101.9391
gpu_tot_issued_cta = 2176
gpu_occupancy = 33.8959% 
gpu_tot_occupancy = 65.6180% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       1.1350
partiton_level_parallism_total  =       5.5318
partiton_level_parallism_util =       2.0809
partiton_level_parallism_util_total  =       6.9920
L2_BW  =      30.3996 GB/Sec
L2_BW_total  =     148.1893 GB/Sec
gpu_total_sim_rate=270200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3367, 2689, 2832, 3150, 3430, 2801, 3116, 3072, 3251, 3214, 3358, 3269, 3004, 2974, 2816, 2775, 2581, 2669, 2777, 2411, 3245, 2450, 2686, 2922, 2760, 2570, 2987, 2843, 2722, 2440, 2620, 2840, 2922, 2550, 2664, 2460, 2445, 2466, 2879, 2486, 2804, 2581, 2499, 2450, 2421, 2416, 2418, 2824, 2851, 1921, 2515, 2785, 2586, 2775, 2393, 2505, 2050, 2296, 2596, 2570, 2319, 1927, 2609, 2909, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1132812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1988581	W0_Idle:1737818	W0_Scoreboard:7034864	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:430549	WS1:428576	WS2:429972	WS3:432220	
dual_issue_nums: WS0:61140	WS1:60856	WS2:60819	WS3:61057	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 420 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 78 
mrq_lat_table:90762 	6074 	4411 	5349 	12983 	4898 	1833 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	469357 	443686 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	180783 	139845 	80181 	95212 	142050 	245687 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	318223 	323002 	181205 	165211 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.900000  4.939597  6.066667  7.459184  6.146341  4.654545  4.153846  4.054945  4.821138  5.161017  6.157895  5.823529  5.009174  4.585366  4.492424  4.815126 
dram[1]:  5.404762  5.874016  5.635659  7.029412  5.135135  5.019737  4.200000  4.626582  5.234234  4.677686  5.747573  6.415730  4.838983  5.033614  5.500000  4.476562 
dram[2]:  4.710526  5.477941  6.942857  6.633929  5.190141  5.485714  3.868020  3.919786  5.969697  6.284211  5.564356  5.500000  5.180180  4.754098  5.223214  4.395523 
dram[3]:  5.297101  5.282443  6.612613  6.040984  5.613139  5.404255  4.306358  3.685714  5.775510  5.214286  5.882979  5.616162  4.871795  4.606557  4.447761  4.771186 
dram[4]:  5.202899  5.279412  6.556522  6.585586  5.211921  4.974684  3.656716  3.581081  5.289720  5.034188  5.400000  6.449438  4.965517  4.488189  4.251908  5.324074 
dram[5]:  5.131387  4.641026  6.442478  7.297029  5.343066  5.438849  4.248588  3.887179  4.343512  5.821053  6.010753  5.957895  4.973913  4.860869  4.677419  4.634921 
dram[6]:  5.414815  5.830645  6.282051  6.709091  4.913043  4.614943  3.691589  3.814070  5.131579  5.111111  6.021505  6.000000  4.846154  4.756522  4.593750  4.448529 
dram[7]:  5.848000  5.210526  6.768518  6.262712  5.352518  5.277027  3.952128  4.181818  6.130000  5.223214  5.293578  5.637255  4.596899  4.875000  5.285714  4.622047 
dram[8]:  5.528000  5.415385  7.048543  5.695312  4.548572  6.040323  4.122222  3.892308  5.191304  5.243243  5.833333  5.801980  4.515873  4.284671  4.939655  4.519380 
dram[9]:  5.159420  5.299270  6.718182  7.237624  5.026490  5.629630  3.812183  3.886010  5.053097  5.579439  5.765306  5.348624  4.403101  4.436508  4.915967  4.809917 
dram[10]:  5.889831  5.013889  5.992000  7.520000  5.554745  5.352113  3.776650  4.288235  5.403846  5.000000  5.607843  5.632653  4.366412  4.504065  4.592000  4.793651 
dram[11]:  5.410853  4.369048  6.495727  6.867925  5.567376  5.089744  4.242938  4.076923  5.433628  5.324324  5.660378  5.868687  4.931624  5.284404  4.661539  4.578125 
average row locality = 126710/24867 = 5.095508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       722       713       716       724       737       705       687       584       599       581       589       542       559       576       557 
dram[1]:       666       732       708       703       729       731       691       682       573       559       587       569       565       593       578       559 
dram[2]:       705       730       714       724       705       734       714       685       584       589       559       558       570       574       568       573 
dram[3]:       716       679       717       721       736       725       694       720       562       578       549       552       563       556       579       551 
dram[4]:       705       701       737       714       750       750       687       741       562       581       590       571       570       564       541       562 
dram[5]:       688       706       712       721       704       724       704       710       565       546       558       565       567       554       565       569 
dram[6]:       720       707       717       722       756       765       737       713       579       548       556       567       561       541       573       588 
dram[7]:       717       678       715       720       714       749       696       690       603       578       573       573       585       541       580       572 
dram[8]:       677       689       709       708       759       719       695       707       588       576       557       583       564       579       558       569 
dram[9]:       693       706       726       720       722       728       698       699       565       590       563       580       561       552       575       566 
dram[10]:       683       706       730       736       725       725       690       679       557       588       570       550       566       549       560       585 
dram[11]:       685       714       743       714       746       759       702       692       606       585       595       577       568       570       592       568 
total dram reads = 123213
bank skew: 765/541 = 1.41
chip skew: 10416/10158 = 1.03
number of total write accesses:
dram[0]:        36        55        60        60       126       122       203       202        30        40        16        20        16        19        68        62 
dram[1]:        59        56        72        55       122       126       173       196        32        28        20         8        21        24        64        56 
dram[2]:        44        59        58        76       127       133       190       189        28        32        12        12        19        24        68        63 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        66        48 
dram[4]:        52        66        68        61       144       139       192       210        16        32        16        12        23        24        63        52 
dram[5]:        60        70        64        64       112       127       191       189        16        28         4         4        20        20        58        60 
dram[6]:        44        64        70        64       139       145       210       183        24        16        16        12        24        21        60        63 
dram[7]:        56        56        64        72       119       128       185       181        40        28        16         8        32        20        48        60 
dram[8]:        56        60        66        83       145       120       188       207        36        24        12        12        20        32        60        56 
dram[9]:        76        78        52        44       146       125       208       199        24        28         8        12        28        25        40        64 
dram[10]:        48        64        73        64       143       140       215       198        20        28         8         8        23        20        56        75 
dram[11]:        52        76        68        54       154       140       196       199        32        24        20        16        36        24        54        68 
total dram writes = 13808
bank skew: 215/4 = 53.75
chip skew: 1213/1087 = 1.12
average mf latency per bank:
dram[0]:       3420      3356      2962      3157      2646      2767      2511      2642     10077      5162      9124      9126      9335      9298      3166      3388
dram[1]:       3479      3189      2947      2974      2658      2664      2692      2525      5335      5322      9389      8862      9221      8345      3259      3203
dram[2]:       3435      3125      3107      2841      2773      2498      2576      2583      5444      5024      9948      9259      9284      8481      3361      3067
dram[3]:       3230      3566      2901      2946      2627      2727      2549      2536      5473      5349      9730     10091      9061      9747      3122      3524
dram[4]:       3333      3298      2885      3045      2587      2630      2530      2478      5498      5410      9199      9856      8914      9299      3361      3429
dram[5]:       3349      3012      2990      2814      2796      2508      2614      2342      5558      5376     10016      9200      9306      8640      3336      3123
dram[6]:       3569      3353      3128      2958      2764      2577      2491      2513      5645      5696     10834      9921      9941      9582      3556      3144
dram[7]:       3125      3348      2822      2869      2677      2613      2591      2611      4833      5233      9267      9624      8124      9357      3159      3211
dram[8]:       3428      3524      3042      3120      2509      2943      2636      2579      5239      5764     10384     10049      8798      8574      3424      3504
dram[9]:       3088      3107      2917      3041      2601      2676      2506      2512      5274      5086      9597      9680      8079      8708      3282      3191
dram[10]:       3585      3706      3041      3464      2717      3160      2525      3050      5801      6101     10618     12141      9076     10605      3512      3650
dram[11]:       3396      3256      2798      3071      2618      2633      2561      2554      5033      5289      9438      9657      8383      8716      3203      3276
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464942 n_act=2069 n_pre=2053 n_ref_event=94828660427424 n_req=10578 n_rd=10290 n_rd_L2_A=0 n_write=0 n_wr_bk=1135 bw_util=0.04757
n_activity=107924 dram_eff=0.2117
bk0: 699a 473744i bk1: 722a 472666i bk2: 713a 473522i bk3: 716a 474239i bk4: 724a 473391i bk5: 737a 471700i bk6: 705a 469894i bk7: 687a 469437i bk8: 584a 473939i bk9: 599a 473896i bk10: 581a 475507i bk11: 589a 475341i bk12: 542a 474650i bk13: 559a 473684i bk14: 576a 473077i bk15: 557a 473473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805256
Row_Buffer_Locality_read = 0.818465
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.951443
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.349558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047566 
total_CMD = 480386 
util_bw = 22850 
Wasted_Col = 26763 
Wasted_Row = 16604 
Idle = 414169 

BW Util Bottlenecks: 
RCDc_limit = 23242 
RCDWRc_limit = 1015 
WTRc_limit = 4575 
RTWc_limit = 3836 
CCDLc_limit = 5930 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4244 
RTWc_limit_alone = 3576 

Commands details: 
total_CMD = 480386 
n_nop = 464942 
Read = 10290 
Write = 0 
L2_Alloc = 0 
L2_WB = 1135 
n_act = 2069 
n_pre = 2053 
n_ref = 94828660427424 
n_req = 10578 
total_req = 11425 

Dual Bus Interface Util: 
issued_total_row = 4122 
issued_total_col = 11425 
Row_Bus_Util =  0.008581 
CoL_Bus_Util = 0.023783 
Either_Row_CoL_Bus_Util = 0.032149 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.006669 
queue_avg = 0.216670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.21667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=465124 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10507 n_rd=10225 n_rd_L2_A=0 n_write=0 n_wr_bk=1112 bw_util=0.0472
n_activity=106083 dram_eff=0.2137
bk0: 666a 473230i bk1: 732a 473130i bk2: 708a 472345i bk3: 703a 474295i bk4: 729a 472340i bk5: 731a 471463i bk6: 691a 470404i bk7: 682a 470621i bk8: 573a 474436i bk9: 559a 473606i bk10: 587a 474369i bk11: 569a 475246i bk12: 565a 474064i bk13: 593a 473712i bk14: 578a 473895i bk15: 559a 473256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808318
Row_Buffer_Locality_read = 0.820636
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 2.031369
Bank_Level_Parallism_Col = 1.880703
Bank_Level_Parallism_Ready = 1.416397
write_to_read_ratio_blp_rw_average = 0.123799
GrpLevelPara = 1.559911 

BW Util details:
bwutil = 0.047200 
total_CMD = 480386 
util_bw = 22674 
Wasted_Col = 25873 
Wasted_Row = 15979 
Idle = 415860 

BW Util Bottlenecks: 
RCDc_limit = 22288 
RCDWRc_limit = 871 
WTRc_limit = 4403 
RTWc_limit = 4139 
CCDLc_limit = 5913 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4076 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 480386 
n_nop = 465124 
Read = 10225 
Write = 0 
L2_Alloc = 0 
L2_WB = 1112 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10507 
total_req = 11337 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11337 
Row_Bus_Util =  0.008389 
CoL_Bus_Util = 0.023600 
Either_Row_CoL_Bus_Util = 0.031770 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.006880 
queue_avg = 0.247936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.247936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464955 n_act=2057 n_pre=2041 n_ref_event=0 n_req=10573 n_rd=10286 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.04755
n_activity=106998 dram_eff=0.2135
bk0: 705a 472982i bk1: 730a 472868i bk2: 714a 474497i bk3: 724a 473424i bk4: 705a 472288i bk5: 734a 471882i bk6: 714a 469604i bk7: 685a 469799i bk8: 584a 474400i bk9: 589a 474911i bk10: 559a 475151i bk11: 558a 475308i bk12: 570a 474492i bk13: 574a 474204i bk14: 568a 473754i bk15: 573a 473251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806394
Row_Buffer_Locality_read = 0.819852
Row_Buffer_Locality_write = 0.324042
Bank_Level_Parallism = 1.966143
Bank_Level_Parallism_Col = 1.801125
Bank_Level_Parallism_Ready = 1.379957
write_to_read_ratio_blp_rw_average = 0.126530
GrpLevelPara = 1.538607 

BW Util details:
bwutil = 0.047545 
total_CMD = 480386 
util_bw = 22840 
Wasted_Col = 26523 
Wasted_Row = 16025 
Idle = 414998 

BW Util Bottlenecks: 
RCDc_limit = 22923 
RCDWRc_limit = 1015 
WTRc_limit = 4356 
RTWc_limit = 3862 
CCDLc_limit = 5764 
rwq = 0 
CCDLc_limit_alone = 5217 
WTRc_limit_alone = 4098 
RTWc_limit_alone = 3573 

Commands details: 
total_CMD = 480386 
n_nop = 464955 
Read = 10286 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 10573 
total_req = 11420 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 11420 
Row_Bus_Util =  0.008531 
CoL_Bus_Util = 0.023773 
Either_Row_CoL_Bus_Util = 0.032122 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.005638 
queue_avg = 0.234936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.234936
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464993 n_act=2065 n_pre=2049 n_ref_event=0 n_req=10494 n_rd=10198 n_rd_L2_A=0 n_write=0 n_wr_bk=1172 bw_util=0.04734
n_activity=107283 dram_eff=0.212
bk0: 716a 472773i bk1: 679a 473207i bk2: 717a 473826i bk3: 721a 473004i bk4: 736a 472609i bk5: 725a 472045i bk6: 694a 470394i bk7: 720a 468824i bk8: 562a 474875i bk9: 578a 474486i bk10: 549a 475471i bk11: 552a 475333i bk12: 563a 474077i bk13: 556a 474136i bk14: 579a 473114i bk15: 551a 473877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803983
Row_Buffer_Locality_read = 0.818690
Row_Buffer_Locality_write = 0.297297
Bank_Level_Parallism = 1.964669
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.417510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047337 
total_CMD = 480386 
util_bw = 22740 
Wasted_Col = 26780 
Wasted_Row = 16252 
Idle = 414614 

BW Util Bottlenecks: 
RCDc_limit = 22969 
RCDWRc_limit = 1083 
WTRc_limit = 4341 
RTWc_limit = 3979 
CCDLc_limit = 5741 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 4094 
RTWc_limit_alone = 3696 

Commands details: 
total_CMD = 480386 
n_nop = 464993 
Read = 10198 
Write = 0 
L2_Alloc = 0 
L2_WB = 1172 
n_act = 2065 
n_pre = 2049 
n_ref = 0 
n_req = 10494 
total_req = 11370 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 11370 
Row_Bus_Util =  0.008564 
CoL_Bus_Util = 0.023668 
Either_Row_CoL_Bus_Util = 0.032043 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.005912 
queue_avg = 0.236295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.236295
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464731 n_act=2144 n_pre=2128 n_ref_event=0 n_req=10625 n_rd=10326 n_rd_L2_A=0 n_write=0 n_wr_bk=1170 bw_util=0.04786
n_activity=108483 dram_eff=0.2119
bk0: 705a 472849i bk1: 701a 473078i bk2: 737a 473883i bk3: 714a 473897i bk4: 750a 471696i bk5: 750a 471444i bk6: 687a 468874i bk7: 741a 467732i bk8: 562a 473712i bk9: 581a 473295i bk10: 590a 474521i bk11: 571a 475453i bk12: 570a 473995i bk13: 564a 473311i bk14: 541a 472932i bk15: 562a 474052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798871
Row_Buffer_Locality_read = 0.813384
Row_Buffer_Locality_write = 0.297659
Bank_Level_Parallism = 2.051638
Bank_Level_Parallism_Col = 1.891263
Bank_Level_Parallism_Ready = 1.429915
write_to_read_ratio_blp_rw_average = 0.126911
GrpLevelPara = 1.580878 

BW Util details:
bwutil = 0.047862 
total_CMD = 480386 
util_bw = 22992 
Wasted_Col = 27113 
Wasted_Row = 16557 
Idle = 413724 

BW Util Bottlenecks: 
RCDc_limit = 23567 
RCDWRc_limit = 1014 
WTRc_limit = 5324 
RTWc_limit = 4351 
CCDLc_limit = 5852 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4992 
RTWc_limit_alone = 4063 

Commands details: 
total_CMD = 480386 
n_nop = 464731 
Read = 10326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1170 
n_act = 2144 
n_pre = 2128 
n_ref = 0 
n_req = 10625 
total_req = 11496 

Dual Bus Interface Util: 
issued_total_row = 4272 
issued_total_col = 11496 
Row_Bus_Util =  0.008893 
CoL_Bus_Util = 0.023931 
Either_Row_CoL_Bus_Util = 0.032588 
Issued_on_Two_Bus_Simul_Util = 0.000235 
issued_two_Eff = 0.007218 
queue_avg = 0.256839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.256839
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=465157 n_act=2059 n_pre=2043 n_ref_event=0 n_req=10432 n_rd=10158 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04682
n_activity=107657 dram_eff=0.2089
bk0: 688a 473034i bk1: 706a 472339i bk2: 712a 473616i bk3: 721a 474492i bk4: 704a 472298i bk5: 724a 471908i bk6: 704a 470086i bk7: 710a 468692i bk8: 565a 473619i bk9: 546a 474998i bk10: 558a 475415i bk11: 565a 475783i bk12: 567a 474305i bk13: 554a 474413i bk14: 565a 473503i bk15: 569a 473142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803585
Row_Buffer_Locality_read = 0.816401
Row_Buffer_Locality_write = 0.328467
Bank_Level_Parallism = 1.986497
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.342900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046817 
total_CMD = 480386 
util_bw = 22490 
Wasted_Col = 26358 
Wasted_Row = 16432 
Idle = 415106 

BW Util Bottlenecks: 
RCDc_limit = 22973 
RCDWRc_limit = 877 
WTRc_limit = 4329 
RTWc_limit = 4124 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5104 
WTRc_limit_alone = 4027 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 480386 
n_nop = 465157 
Read = 10158 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 2059 
n_pre = 2043 
n_ref = 0 
n_req = 10432 
total_req = 11245 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 11245 
Row_Bus_Util =  0.008539 
CoL_Bus_Util = 0.023408 
Either_Row_CoL_Bus_Util = 0.031702 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.007748 
queue_avg = 0.235723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.235723
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464735 n_act=2150 n_pre=2134 n_ref_event=315552 n_req=10644 n_rd=10350 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.0479
n_activity=111139 dram_eff=0.207
bk0: 720a 472885i bk1: 707a 473423i bk2: 717a 473248i bk3: 722a 474091i bk4: 756a 471840i bk5: 765a 470814i bk6: 737a 468460i bk7: 713a 468814i bk8: 579a 473788i bk9: 548a 474406i bk10: 556a 475270i bk11: 567a 475472i bk12: 561a 473625i bk13: 541a 474132i bk14: 573a 472799i bk15: 588a 472688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798948
Row_Buffer_Locality_read = 0.812271
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.018940
Bank_Level_Parallism_Col = 1.857605
Bank_Level_Parallism_Ready = 1.398899
write_to_read_ratio_blp_rw_average = 0.116138
GrpLevelPara = 1.541824 

BW Util details:
bwutil = 0.047899 
total_CMD = 480386 
util_bw = 23010 
Wasted_Col = 27241 
Wasted_Row = 17126 
Idle = 413009 

BW Util Bottlenecks: 
RCDc_limit = 23816 
RCDWRc_limit = 1017 
WTRc_limit = 5356 
RTWc_limit = 3610 
CCDLc_limit = 6183 
rwq = 0 
CCDLc_limit_alone = 5427 
WTRc_limit_alone = 4917 
RTWc_limit_alone = 3293 

Commands details: 
total_CMD = 480386 
n_nop = 464735 
Read = 10350 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 2150 
n_pre = 2134 
n_ref = 315552 
n_req = 10644 
total_req = 11505 

Dual Bus Interface Util: 
issued_total_row = 4284 
issued_total_col = 11505 
Row_Bus_Util =  0.008918 
CoL_Bus_Util = 0.023949 
Either_Row_CoL_Bus_Util = 0.032580 
Issued_on_Two_Bus_Simul_Util = 0.000287 
issued_two_Eff = 0.008817 
queue_avg = 0.262021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.262021
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=465042 n_act=2050 n_pre=2034 n_ref_event=0 n_req=10566 n_rd=10284 n_rd_L2_A=0 n_write=0 n_wr_bk=1113 bw_util=0.04745
n_activity=106364 dram_eff=0.2143
bk0: 717a 473019i bk1: 678a 472811i bk2: 715a 473723i bk3: 720a 473255i bk4: 714a 472142i bk5: 749a 471963i bk6: 696a 468737i bk7: 690a 470006i bk8: 603a 473998i bk9: 578a 473909i bk10: 573a 474800i bk11: 573a 475111i bk12: 585a 473677i bk13: 541a 474544i bk14: 580a 473872i bk15: 572a 472518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807117
Row_Buffer_Locality_read = 0.820887
Row_Buffer_Locality_write = 0.304965
Bank_Level_Parallism = 2.063161
Bank_Level_Parallism_Col = 1.903756
Bank_Level_Parallism_Ready = 1.468070
write_to_read_ratio_blp_rw_average = 0.128572
GrpLevelPara = 1.574612 

BW Util details:
bwutil = 0.047449 
total_CMD = 480386 
util_bw = 22794 
Wasted_Col = 25979 
Wasted_Row = 16009 
Idle = 415604 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 986 
WTRc_limit = 4799 
RTWc_limit = 4175 
CCDLc_limit = 5729 
rwq = 0 
CCDLc_limit_alone = 4965 
WTRc_limit_alone = 4412 
RTWc_limit_alone = 3798 

Commands details: 
total_CMD = 480386 
n_nop = 465042 
Read = 10284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1113 
n_act = 2050 
n_pre = 2034 
n_ref = 0 
n_req = 10566 
total_req = 11397 

Dual Bus Interface Util: 
issued_total_row = 4084 
issued_total_col = 11397 
Row_Bus_Util =  0.008501 
CoL_Bus_Util = 0.023725 
Either_Row_CoL_Bus_Util = 0.031941 
Issued_on_Two_Bus_Simul_Util = 0.000285 
issued_two_Eff = 0.008929 
queue_avg = 0.293991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464918 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10533 n_rd=10237 n_rd_L2_A=0 n_write=0 n_wr_bk=1177 bw_util=0.04752
n_activity=107731 dram_eff=0.2119
bk0: 677a 473305i bk1: 689a 473361i bk2: 709a 473685i bk3: 708a 473268i bk4: 759a 470729i bk5: 719a 472632i bk6: 695a 469443i bk7: 707a 468647i bk8: 588a 473675i bk9: 576a 474283i bk10: 557a 475163i bk11: 583a 475034i bk12: 564a 473851i bk13: 579a 473150i bk14: 558a 473965i bk15: 569a 473389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801481
Row_Buffer_Locality_read = 0.814301
Row_Buffer_Locality_write = 0.358108
Bank_Level_Parallism = 2.041536
Bank_Level_Parallism_Col = 1.867557
Bank_Level_Parallism_Ready = 1.394616
write_to_read_ratio_blp_rw_average = 0.127368
GrpLevelPara = 1.569352 

BW Util details:
bwutil = 0.047520 
total_CMD = 480386 
util_bw = 22828 
Wasted_Col = 26638 
Wasted_Row = 16140 
Idle = 414780 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 954 
WTRc_limit = 5271 
RTWc_limit = 4411 
CCDLc_limit = 5883 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4908 
RTWc_limit_alone = 4012 

Commands details: 
total_CMD = 480386 
n_nop = 464918 
Read = 10237 
Write = 0 
L2_Alloc = 0 
L2_WB = 1177 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10533 
total_req = 11414 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11414 
Row_Bus_Util =  0.008710 
CoL_Bus_Util = 0.023760 
Either_Row_CoL_Bus_Util = 0.032199 
Issued_on_Two_Bus_Simul_Util = 0.000271 
issued_two_Eff = 0.008404 
queue_avg = 0.243883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.243883
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464908 n_act=2097 n_pre=2081 n_ref_event=0 n_req=10538 n_rd=10244 n_rd_L2_A=0 n_write=0 n_wr_bk=1157 bw_util=0.04747
n_activity=109894 dram_eff=0.2075
bk0: 693a 472378i bk1: 706a 472751i bk2: 726a 473528i bk3: 720a 474208i bk4: 722a 471802i bk5: 728a 472046i bk6: 698a 468993i bk7: 699a 468820i bk8: 565a 474363i bk9: 590a 474138i bk10: 563a 474968i bk11: 580a 474860i bk12: 561a 473001i bk13: 552a 473599i bk14: 575a 473477i bk15: 566a 473412i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802240
Row_Buffer_Locality_read = 0.815502
Row_Buffer_Locality_write = 0.340136
Bank_Level_Parallism = 2.021271
Bank_Level_Parallism_Col = 1.900549
Bank_Level_Parallism_Ready = 1.450191
write_to_read_ratio_blp_rw_average = 0.128990
GrpLevelPara = 1.578521 

BW Util details:
bwutil = 0.047466 
total_CMD = 480386 
util_bw = 22802 
Wasted_Col = 26981 
Wasted_Row = 17062 
Idle = 413541 

BW Util Bottlenecks: 
RCDc_limit = 23344 
RCDWRc_limit = 965 
WTRc_limit = 4906 
RTWc_limit = 4370 
CCDLc_limit = 5503 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 4596 
RTWc_limit_alone = 4014 

Commands details: 
total_CMD = 480386 
n_nop = 464908 
Read = 10244 
Write = 0 
L2_Alloc = 0 
L2_WB = 1157 
n_act = 2097 
n_pre = 2081 
n_ref = 0 
n_req = 10538 
total_req = 11401 

Dual Bus Interface Util: 
issued_total_row = 4178 
issued_total_col = 11401 
Row_Bus_Util =  0.008697 
CoL_Bus_Util = 0.023733 
Either_Row_CoL_Bus_Util = 0.032220 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.006525 
queue_avg = 0.271292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.271292
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464979 n_act=2072 n_pre=2056 n_ref_event=0 n_req=10497 n_rd=10199 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.04739
n_activity=108490 dram_eff=0.2098
bk0: 683a 473450i bk1: 706a 472671i bk2: 730a 473042i bk3: 736a 474076i bk4: 725a 472529i bk5: 725a 472355i bk6: 690a 469328i bk7: 679a 470682i bk8: 557a 474781i bk9: 588a 473952i bk10: 570a 474898i bk11: 550a 475403i bk12: 566a 473692i bk13: 549a 474077i bk14: 560a 473302i bk15: 585a 472675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803658
Row_Buffer_Locality_read = 0.816943
Row_Buffer_Locality_write = 0.348993
Bank_Level_Parallism = 1.991652
Bank_Level_Parallism_Col = 1.839820
Bank_Level_Parallism_Ready = 1.353815
write_to_read_ratio_blp_rw_average = 0.126078
GrpLevelPara = 1.557025 

BW Util details:
bwutil = 0.047387 
total_CMD = 480386 
util_bw = 22764 
Wasted_Col = 26433 
Wasted_Row = 16413 
Idle = 414776 

BW Util Bottlenecks: 
RCDc_limit = 22957 
RCDWRc_limit = 1024 
WTRc_limit = 4717 
RTWc_limit = 4188 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 3835 

Commands details: 
total_CMD = 480386 
n_nop = 464979 
Read = 10199 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 2072 
n_pre = 2056 
n_ref = 0 
n_req = 10497 
total_req = 11382 

Dual Bus Interface Util: 
issued_total_row = 4128 
issued_total_col = 11382 
Row_Bus_Util =  0.008593 
CoL_Bus_Util = 0.023693 
Either_Row_CoL_Bus_Util = 0.032072 
Issued_on_Two_Bus_Simul_Util = 0.000214 
issued_two_Eff = 0.006685 
queue_avg = 0.223666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.223666
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=480386 n_nop=464661 n_act=2099 n_pre=2083 n_ref_event=0 n_req=10723 n_rd=10416 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.04842
n_activity=108813 dram_eff=0.2137
bk0: 685a 473077i bk1: 714a 471401i bk2: 743a 472544i bk3: 714a 473882i bk4: 746a 471783i bk5: 759a 471123i bk6: 702a 469136i bk7: 692a 468999i bk8: 606a 473680i bk9: 585a 474312i bk10: 595a 474902i bk11: 577a 475003i bk12: 568a 473823i bk13: 570a 474496i bk14: 592a 472762i bk15: 568a 473353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805185
Row_Buffer_Locality_read = 0.818836
Row_Buffer_Locality_write = 0.342020
Bank_Level_Parallism = 2.058047
Bank_Level_Parallism_Col = 1.921103
Bank_Level_Parallism_Ready = 1.465553
write_to_read_ratio_blp_rw_average = 0.136793
GrpLevelPara = 1.590145 

BW Util details:
bwutil = 0.048415 
total_CMD = 480386 
util_bw = 23258 
Wasted_Col = 27181 
Wasted_Row = 16329 
Idle = 413618 

BW Util Bottlenecks: 
RCDc_limit = 23518 
RCDWRc_limit = 1027 
WTRc_limit = 5221 
RTWc_limit = 4620 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4904 
RTWc_limit_alone = 4176 

Commands details: 
total_CMD = 480386 
n_nop = 464661 
Read = 10416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 2099 
n_pre = 2083 
n_ref = 0 
n_req = 10723 
total_req = 11629 

Dual Bus Interface Util: 
issued_total_row = 4182 
issued_total_col = 11629 
Row_Bus_Util =  0.008705 
CoL_Bus_Util = 0.024208 
Either_Row_CoL_Bus_Util = 0.032734 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.005469 
queue_avg = 0.268016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.268016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69323, Miss = 10242, Miss_rate = 0.148, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 61368, Miss = 5433, Miss_rate = 0.089, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 61297, Miss = 5435, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 61048, Miss = 5371, Miss_rate = 0.088, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 61291, Miss = 5342, Miss_rate = 0.087, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 61337, Miss = 5516, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 61107, Miss = 5395, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 61008, Miss = 5361, Miss_rate = 0.088, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61706, Miss = 5465, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 61990, Miss = 5479, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61761, Miss = 5303, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61620, Miss = 5390, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 61973, Miss = 5523, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 61755, Miss = 5581, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62019, Miss = 5460, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 62068, Miss = 5388, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 60976, Miss = 5382, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 61064, Miss = 5481, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 60839, Miss = 5350, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 60963, Miss = 5524, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60575, Miss = 5387, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61455, Miss = 5383, Miss_rate = 0.088, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 61198, Miss = 5543, Miss_rate = 0.091, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61438, Miss = 5513, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1481179
L2_total_cache_misses = 135247
L2_total_cache_miss_rate = 0.0913
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1062232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78743
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10581
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1481179
icnt_total_pkts_simt_to_mem=1480913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07746
	minimum = 5
	maximum = 11
Network latency average = 5.07746
	minimum = 5
	maximum = 11
Slowest packet = 2944478
Flit latency average = 5.07746
	minimum = 5
	maximum = 11
Slowest flit = 2944478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0597364
	minimum = 0.0388226 (at node 20)
	maximum = 0.0922355 (at node 9)
Accepted packet rate average = 0.0597364
	minimum = 0.0388226 (at node 20)
	maximum = 0.0922355 (at node 9)
Injected flit rate average = 0.0597364
	minimum = 0.0388226 (at node 20)
	maximum = 0.0922355 (at node 9)
Accepted flit rate average= 0.0597364
	minimum = 0.0388226 (at node 20)
	maximum = 0.0922355 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 50.4408 (17 samples)
	minimum = 5 (17 samples)
	maximum = 285.294 (17 samples)
Network latency average = 30.0788 (17 samples)
	minimum = 5 (17 samples)
	maximum = 151.941 (17 samples)
Flit latency average = 30.0788 (17 samples)
	minimum = 5 (17 samples)
	maximum = 151.941 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.150426 (17 samples)
	minimum = 0.106724 (17 samples)
	maximum = 0.36751 (17 samples)
Accepted packet rate average = 0.150426 (17 samples)
	minimum = 0.106724 (17 samples)
	maximum = 0.367841 (17 samples)
Injected flit rate average = 0.150426 (17 samples)
	minimum = 0.106724 (17 samples)
	maximum = 0.36751 (17 samples)
Accepted flit rate average = 0.150426 (17 samples)
	minimum = 0.106724 (17 samples)
	maximum = 0.367841 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 41 sec (101 sec)
gpgpu_simulation_rate = 270200 (inst/sec)
gpgpu_simulation_rate = 2650 (cycle/sec)
gpgpu_silicon_slowdown = 315849x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1356
gpu_sim_insn = 1114172
gpu_ipc =     821.6608
gpu_tot_sim_cycle = 269067
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =     105.5662
gpu_tot_issued_cta = 2304
gpu_occupancy = 74.8051% 
gpu_tot_occupancy = 65.6675% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       1.5280
partiton_level_parallism_total  =       5.5116
partiton_level_parallism_util =       2.6770
partiton_level_parallism_util_total  =       6.9763
L2_BW  =      40.9266 GB/Sec
L2_BW_total  =     147.6487 GB/Sec
gpu_total_sim_rate=278474

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202492
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3430, 2752, 2895, 3213, 3493, 2864, 3179, 3135, 3314, 3277, 3420, 3332, 3067, 3037, 2879, 2838, 2623, 2710, 2819, 2453, 3285, 2492, 2728, 2963, 2802, 2612, 3029, 2885, 2764, 2482, 2662, 2882, 2964, 2592, 2706, 2502, 2487, 2508, 2920, 2528, 2846, 2623, 2541, 2492, 2463, 2458, 2460, 2866, 2893, 1963, 2557, 2827, 2628, 2817, 2435, 2547, 2092, 2338, 2638, 2612, 2361, 1969, 2651, 2951, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1132812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2011690	W0_Idle:1740891	W0_Scoreboard:7046790	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:436773	WS1:434813	WS2:436210	WS3:438447	
dual_issue_nums: WS0:62647	WS1:62362	WS2:62308	WS3:62557	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 420 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 78 
mrq_lat_table:90762 	6074 	4411 	5349 	12983 	4898 	1833 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	471429 	443686 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	182682 	140018 	80181 	95212 	142050 	245687 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320289 	323008 	181205 	165211 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	305 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.900000  4.939597  6.066667  7.459184  6.146341  4.654545  4.153846  4.054945  4.821138  5.161017  6.157895  5.823529  5.009174  4.585366  4.492424  4.815126 
dram[1]:  5.404762  5.874016  5.635659  7.029412  5.135135  5.019737  4.200000  4.626582  5.234234  4.677686  5.747573  6.415730  4.838983  5.033614  5.500000  4.476562 
dram[2]:  4.710526  5.477941  6.942857  6.633929  5.190141  5.485714  3.868020  3.919786  5.969697  6.284211  5.564356  5.500000  5.180180  4.754098  5.223214  4.395523 
dram[3]:  5.297101  5.282443  6.612613  6.040984  5.613139  5.404255  4.306358  3.685714  5.775510  5.214286  5.882979  5.616162  4.871795  4.606557  4.447761  4.771186 
dram[4]:  5.202899  5.279412  6.556522  6.585586  5.211921  4.974684  3.656716  3.581081  5.289720  5.034188  5.400000  6.449438  4.965517  4.488189  4.251908  5.324074 
dram[5]:  5.131387  4.641026  6.442478  7.297029  5.343066  5.438849  4.248588  3.887179  4.343512  5.821053  6.010753  5.957895  4.973913  4.860869  4.677419  4.634921 
dram[6]:  5.414815  5.830645  6.282051  6.709091  4.913043  4.614943  3.691589  3.814070  5.131579  5.111111  6.021505  6.000000  4.846154  4.756522  4.593750  4.448529 
dram[7]:  5.848000  5.210526  6.768518  6.262712  5.352518  5.277027  3.952128  4.181818  6.130000  5.223214  5.293578  5.637255  4.596899  4.875000  5.285714  4.622047 
dram[8]:  5.528000  5.415385  7.048543  5.695312  4.548572  6.040323  4.122222  3.892308  5.191304  5.243243  5.833333  5.801980  4.515873  4.284671  4.939655  4.519380 
dram[9]:  5.159420  5.299270  6.718182  7.237624  5.026490  5.629630  3.812183  3.886010  5.053097  5.579439  5.765306  5.348624  4.403101  4.436508  4.915967  4.809917 
dram[10]:  5.889831  5.013889  5.992000  7.520000  5.554745  5.352113  3.776650  4.288235  5.403846  5.000000  5.607843  5.632653  4.366412  4.504065  4.592000  4.793651 
dram[11]:  5.410853  4.369048  6.495727  6.867925  5.567376  5.089744  4.242938  4.076923  5.433628  5.324324  5.660378  5.868687  4.931624  5.284404  4.661539  4.578125 
average row locality = 126710/24867 = 5.095508
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       722       713       716       724       737       705       687       584       599       581       589       542       559       576       557 
dram[1]:       666       732       708       703       729       731       691       682       573       559       587       569       565       593       578       559 
dram[2]:       705       730       714       724       705       734       714       685       584       589       559       558       570       574       568       573 
dram[3]:       716       679       717       721       736       725       694       720       562       578       549       552       563       556       579       551 
dram[4]:       705       701       737       714       750       750       687       741       562       581       590       571       570       564       541       562 
dram[5]:       688       706       712       721       704       724       704       710       565       546       558       565       567       554       565       569 
dram[6]:       720       707       717       722       756       765       737       713       579       548       556       567       561       541       573       588 
dram[7]:       717       678       715       720       714       749       696       690       603       578       573       573       585       541       580       572 
dram[8]:       677       689       709       708       759       719       695       707       588       576       557       583       564       579       558       569 
dram[9]:       693       706       726       720       722       728       698       699       565       590       563       580       561       552       575       566 
dram[10]:       683       706       730       736       725       725       690       679       557       588       570       550       566       549       560       585 
dram[11]:       685       714       743       714       746       759       702       692       606       585       595       577       568       570       592       568 
total dram reads = 123213
bank skew: 765/541 = 1.41
chip skew: 10416/10158 = 1.03
number of total write accesses:
dram[0]:        36        55        60        60       126       122       203       202        30        40        16        20        16        19        68        62 
dram[1]:        59        56        72        55       122       126       173       196        32        28        20         8        21        24        64        56 
dram[2]:        44        59        58        76       127       133       190       189        28        32        12        12        19        24        68        63 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        66        48 
dram[4]:        52        66        68        61       144       139       192       210        16        32        16        12        23        24        63        52 
dram[5]:        60        70        64        64       112       127       191       189        16        28         4         4        20        20        58        60 
dram[6]:        44        64        70        64       139       145       210       183        24        16        16        12        24        21        60        63 
dram[7]:        56        56        64        72       119       128       185       181        40        28        16         8        32        20        48        60 
dram[8]:        56        60        66        83       145       120       188       207        36        24        12        12        20        32        60        56 
dram[9]:        76        78        52        44       146       125       208       199        24        28         8        12        28        25        40        64 
dram[10]:        48        64        73        64       143       140       215       198        20        28         8         8        23        20        56        75 
dram[11]:        52        76        68        54       154       140       196       199        32        24        20        16        36        24        54        68 
total dram writes = 13808
bank skew: 215/4 = 53.75
chip skew: 1213/1087 = 1.12
average mf latency per bank:
dram[0]:       3420      3356      2962      3157      2646      2767      2511      2642     10092      5176      9130      9131      9335      9298      3166      3388
dram[1]:       3479      3189      2947      2974      2658      2664      2692      2525      5349      5336      9394      8867      9221      8345      3259      3203
dram[2]:       3435      3125      3107      2841      2773      2498      2576      2583      5458      5038      9954      9265      9284      8481      3361      3067
dram[3]:       3230      3566      2901      2946      2627      2727      2549      2536      5488      5363      9735     10097      9061      9747      3122      3524
dram[4]:       3333      3298      2885      3045      2587      2630      2530      2478      5513      5424      9203      9860      8914      9299      3361      3429
dram[5]:       3349      3012      2990      2814      2796      2508      2614      2342      5573      5391     10021      9205      9306      8640      3336      3123
dram[6]:       3569      3353      3128      2958      2764      2577      2491      2513      5660      5712     10839      9926      9941      9582      3556      3144
dram[7]:       3125      3348      2822      2869      2677      2613      2591      2611      4847      5247      9271      9629      8124      9357      3159      3211
dram[8]:       3428      3524      3042      3120      2509      2943      2636      2579      5253      5779     10389     10054      8798      8574      3424      3504
dram[9]:       3088      3107      2917      3041      2601      2676      2506      2512      5289      5100      9602      9685      8079      8708      3282      3191
dram[10]:       3585      3706      3041      3464      2717      3160      2525      3050      5816      6116     10623     12146      9076     10605      3512      3650
dram[11]:       3396      3256      2798      3071      2618      2633      2561      2554      5047      5304      9443      9662      8383      8716      3203      3276
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467374 n_act=2069 n_pre=2053 n_ref_event=94828660427424 n_req=10578 n_rd=10290 n_rd_L2_A=0 n_write=0 n_wr_bk=1135 bw_util=0.04733
n_activity=107924 dram_eff=0.2117
bk0: 699a 476176i bk1: 722a 475098i bk2: 713a 475954i bk3: 716a 476671i bk4: 724a 475823i bk5: 737a 474132i bk6: 705a 472326i bk7: 687a 471869i bk8: 584a 476371i bk9: 599a 476328i bk10: 581a 477939i bk11: 589a 477773i bk12: 542a 477082i bk13: 559a 476116i bk14: 576a 475509i bk15: 557a 475905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805256
Row_Buffer_Locality_read = 0.818465
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.951443
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.349558
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047326 
total_CMD = 482818 
util_bw = 22850 
Wasted_Col = 26763 
Wasted_Row = 16604 
Idle = 416601 

BW Util Bottlenecks: 
RCDc_limit = 23242 
RCDWRc_limit = 1015 
WTRc_limit = 4575 
RTWc_limit = 3836 
CCDLc_limit = 5930 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4244 
RTWc_limit_alone = 3576 

Commands details: 
total_CMD = 482818 
n_nop = 467374 
Read = 10290 
Write = 0 
L2_Alloc = 0 
L2_WB = 1135 
n_act = 2069 
n_pre = 2053 
n_ref = 94828660427424 
n_req = 10578 
total_req = 11425 

Dual Bus Interface Util: 
issued_total_row = 4122 
issued_total_col = 11425 
Row_Bus_Util =  0.008537 
CoL_Bus_Util = 0.023663 
Either_Row_CoL_Bus_Util = 0.031987 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.006669 
queue_avg = 0.215578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.215578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467556 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10507 n_rd=10225 n_rd_L2_A=0 n_write=0 n_wr_bk=1112 bw_util=0.04696
n_activity=106083 dram_eff=0.2137
bk0: 666a 475662i bk1: 732a 475562i bk2: 708a 474777i bk3: 703a 476727i bk4: 729a 474772i bk5: 731a 473895i bk6: 691a 472836i bk7: 682a 473053i bk8: 573a 476868i bk9: 559a 476038i bk10: 587a 476801i bk11: 569a 477678i bk12: 565a 476496i bk13: 593a 476144i bk14: 578a 476327i bk15: 559a 475688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808318
Row_Buffer_Locality_read = 0.820636
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 2.031369
Bank_Level_Parallism_Col = 1.880703
Bank_Level_Parallism_Ready = 1.416397
write_to_read_ratio_blp_rw_average = 0.123799
GrpLevelPara = 1.559911 

BW Util details:
bwutil = 0.046962 
total_CMD = 482818 
util_bw = 22674 
Wasted_Col = 25873 
Wasted_Row = 15979 
Idle = 418292 

BW Util Bottlenecks: 
RCDc_limit = 22288 
RCDWRc_limit = 871 
WTRc_limit = 4403 
RTWc_limit = 4139 
CCDLc_limit = 5913 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4076 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 482818 
n_nop = 467556 
Read = 10225 
Write = 0 
L2_Alloc = 0 
L2_WB = 1112 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10507 
total_req = 11337 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11337 
Row_Bus_Util =  0.008347 
CoL_Bus_Util = 0.023481 
Either_Row_CoL_Bus_Util = 0.031610 
Issued_on_Two_Bus_Simul_Util = 0.000217 
issued_two_Eff = 0.006880 
queue_avg = 0.246687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.246687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467387 n_act=2057 n_pre=2041 n_ref_event=0 n_req=10573 n_rd=10286 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.04731
n_activity=106998 dram_eff=0.2135
bk0: 705a 475414i bk1: 730a 475300i bk2: 714a 476929i bk3: 724a 475856i bk4: 705a 474720i bk5: 734a 474314i bk6: 714a 472036i bk7: 685a 472231i bk8: 584a 476832i bk9: 589a 477343i bk10: 559a 477583i bk11: 558a 477740i bk12: 570a 476924i bk13: 574a 476636i bk14: 568a 476186i bk15: 573a 475683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806394
Row_Buffer_Locality_read = 0.819852
Row_Buffer_Locality_write = 0.324042
Bank_Level_Parallism = 1.966143
Bank_Level_Parallism_Col = 1.801125
Bank_Level_Parallism_Ready = 1.379957
write_to_read_ratio_blp_rw_average = 0.126530
GrpLevelPara = 1.538607 

BW Util details:
bwutil = 0.047306 
total_CMD = 482818 
util_bw = 22840 
Wasted_Col = 26523 
Wasted_Row = 16025 
Idle = 417430 

BW Util Bottlenecks: 
RCDc_limit = 22923 
RCDWRc_limit = 1015 
WTRc_limit = 4356 
RTWc_limit = 3862 
CCDLc_limit = 5764 
rwq = 0 
CCDLc_limit_alone = 5217 
WTRc_limit_alone = 4098 
RTWc_limit_alone = 3573 

Commands details: 
total_CMD = 482818 
n_nop = 467387 
Read = 10286 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 10573 
total_req = 11420 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 11420 
Row_Bus_Util =  0.008488 
CoL_Bus_Util = 0.023653 
Either_Row_CoL_Bus_Util = 0.031960 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.005638 
queue_avg = 0.233753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.233753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467425 n_act=2065 n_pre=2049 n_ref_event=0 n_req=10494 n_rd=10198 n_rd_L2_A=0 n_write=0 n_wr_bk=1172 bw_util=0.0471
n_activity=107283 dram_eff=0.212
bk0: 716a 475205i bk1: 679a 475639i bk2: 717a 476258i bk3: 721a 475436i bk4: 736a 475041i bk5: 725a 474477i bk6: 694a 472826i bk7: 720a 471256i bk8: 562a 477307i bk9: 578a 476918i bk10: 549a 477903i bk11: 552a 477765i bk12: 563a 476509i bk13: 556a 476568i bk14: 579a 475546i bk15: 551a 476309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803983
Row_Buffer_Locality_read = 0.818690
Row_Buffer_Locality_write = 0.297297
Bank_Level_Parallism = 1.964669
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.417510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047098 
total_CMD = 482818 
util_bw = 22740 
Wasted_Col = 26780 
Wasted_Row = 16252 
Idle = 417046 

BW Util Bottlenecks: 
RCDc_limit = 22969 
RCDWRc_limit = 1083 
WTRc_limit = 4341 
RTWc_limit = 3979 
CCDLc_limit = 5741 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 4094 
RTWc_limit_alone = 3696 

Commands details: 
total_CMD = 482818 
n_nop = 467425 
Read = 10198 
Write = 0 
L2_Alloc = 0 
L2_WB = 1172 
n_act = 2065 
n_pre = 2049 
n_ref = 0 
n_req = 10494 
total_req = 11370 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 11370 
Row_Bus_Util =  0.008521 
CoL_Bus_Util = 0.023549 
Either_Row_CoL_Bus_Util = 0.031882 
Issued_on_Two_Bus_Simul_Util = 0.000188 
issued_two_Eff = 0.005912 
queue_avg = 0.235105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.235105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467163 n_act=2144 n_pre=2128 n_ref_event=0 n_req=10625 n_rd=10326 n_rd_L2_A=0 n_write=0 n_wr_bk=1170 bw_util=0.04762
n_activity=108483 dram_eff=0.2119
bk0: 705a 475281i bk1: 701a 475510i bk2: 737a 476315i bk3: 714a 476329i bk4: 750a 474128i bk5: 750a 473876i bk6: 687a 471306i bk7: 741a 470164i bk8: 562a 476144i bk9: 581a 475727i bk10: 590a 476953i bk11: 571a 477885i bk12: 570a 476427i bk13: 564a 475743i bk14: 541a 475364i bk15: 562a 476484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798871
Row_Buffer_Locality_read = 0.813384
Row_Buffer_Locality_write = 0.297659
Bank_Level_Parallism = 2.051638
Bank_Level_Parallism_Col = 1.891263
Bank_Level_Parallism_Ready = 1.429915
write_to_read_ratio_blp_rw_average = 0.126911
GrpLevelPara = 1.580878 

BW Util details:
bwutil = 0.047620 
total_CMD = 482818 
util_bw = 22992 
Wasted_Col = 27113 
Wasted_Row = 16557 
Idle = 416156 

BW Util Bottlenecks: 
RCDc_limit = 23567 
RCDWRc_limit = 1014 
WTRc_limit = 5324 
RTWc_limit = 4351 
CCDLc_limit = 5852 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4992 
RTWc_limit_alone = 4063 

Commands details: 
total_CMD = 482818 
n_nop = 467163 
Read = 10326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1170 
n_act = 2144 
n_pre = 2128 
n_ref = 0 
n_req = 10625 
total_req = 11496 

Dual Bus Interface Util: 
issued_total_row = 4272 
issued_total_col = 11496 
Row_Bus_Util =  0.008848 
CoL_Bus_Util = 0.023810 
Either_Row_CoL_Bus_Util = 0.032424 
Issued_on_Two_Bus_Simul_Util = 0.000234 
issued_two_Eff = 0.007218 
queue_avg = 0.255546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.255546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467589 n_act=2059 n_pre=2043 n_ref_event=0 n_req=10432 n_rd=10158 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04658
n_activity=107657 dram_eff=0.2089
bk0: 688a 475466i bk1: 706a 474771i bk2: 712a 476048i bk3: 721a 476924i bk4: 704a 474730i bk5: 724a 474340i bk6: 704a 472518i bk7: 710a 471124i bk8: 565a 476051i bk9: 546a 477430i bk10: 558a 477847i bk11: 565a 478215i bk12: 567a 476737i bk13: 554a 476845i bk14: 565a 475935i bk15: 569a 475574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803585
Row_Buffer_Locality_read = 0.816401
Row_Buffer_Locality_write = 0.328467
Bank_Level_Parallism = 1.986497
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.342900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046581 
total_CMD = 482818 
util_bw = 22490 
Wasted_Col = 26358 
Wasted_Row = 16432 
Idle = 417538 

BW Util Bottlenecks: 
RCDc_limit = 22973 
RCDWRc_limit = 877 
WTRc_limit = 4329 
RTWc_limit = 4124 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5104 
WTRc_limit_alone = 4027 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 482818 
n_nop = 467589 
Read = 10158 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 2059 
n_pre = 2043 
n_ref = 0 
n_req = 10432 
total_req = 11245 

Dual Bus Interface Util: 
issued_total_row = 4102 
issued_total_col = 11245 
Row_Bus_Util =  0.008496 
CoL_Bus_Util = 0.023290 
Either_Row_CoL_Bus_Util = 0.031542 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.007748 
queue_avg = 0.234536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.234536
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467167 n_act=2150 n_pre=2134 n_ref_event=315552 n_req=10644 n_rd=10350 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04766
n_activity=111139 dram_eff=0.207
bk0: 720a 475317i bk1: 707a 475855i bk2: 717a 475680i bk3: 722a 476523i bk4: 756a 474272i bk5: 765a 473246i bk6: 737a 470892i bk7: 713a 471246i bk8: 579a 476220i bk9: 548a 476838i bk10: 556a 477702i bk11: 567a 477904i bk12: 561a 476057i bk13: 541a 476564i bk14: 573a 475231i bk15: 588a 475120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798948
Row_Buffer_Locality_read = 0.812271
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.018940
Bank_Level_Parallism_Col = 1.857605
Bank_Level_Parallism_Ready = 1.398899
write_to_read_ratio_blp_rw_average = 0.116138
GrpLevelPara = 1.541824 

BW Util details:
bwutil = 0.047658 
total_CMD = 482818 
util_bw = 23010 
Wasted_Col = 27241 
Wasted_Row = 17126 
Idle = 415441 

BW Util Bottlenecks: 
RCDc_limit = 23816 
RCDWRc_limit = 1017 
WTRc_limit = 5356 
RTWc_limit = 3610 
CCDLc_limit = 6183 
rwq = 0 
CCDLc_limit_alone = 5427 
WTRc_limit_alone = 4917 
RTWc_limit_alone = 3293 

Commands details: 
total_CMD = 482818 
n_nop = 467167 
Read = 10350 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 2150 
n_pre = 2134 
n_ref = 315552 
n_req = 10644 
total_req = 11505 

Dual Bus Interface Util: 
issued_total_row = 4284 
issued_total_col = 11505 
Row_Bus_Util =  0.008873 
CoL_Bus_Util = 0.023829 
Either_Row_CoL_Bus_Util = 0.032416 
Issued_on_Two_Bus_Simul_Util = 0.000286 
issued_two_Eff = 0.008817 
queue_avg = 0.260701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.260701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467474 n_act=2050 n_pre=2034 n_ref_event=0 n_req=10566 n_rd=10284 n_rd_L2_A=0 n_write=0 n_wr_bk=1113 bw_util=0.04721
n_activity=106364 dram_eff=0.2143
bk0: 717a 475451i bk1: 678a 475243i bk2: 715a 476155i bk3: 720a 475687i bk4: 714a 474574i bk5: 749a 474395i bk6: 696a 471169i bk7: 690a 472438i bk8: 603a 476430i bk9: 578a 476341i bk10: 573a 477232i bk11: 573a 477543i bk12: 585a 476109i bk13: 541a 476976i bk14: 580a 476304i bk15: 572a 474950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807117
Row_Buffer_Locality_read = 0.820887
Row_Buffer_Locality_write = 0.304965
Bank_Level_Parallism = 2.063161
Bank_Level_Parallism_Col = 1.903756
Bank_Level_Parallism_Ready = 1.468070
write_to_read_ratio_blp_rw_average = 0.128572
GrpLevelPara = 1.574612 

BW Util details:
bwutil = 0.047210 
total_CMD = 482818 
util_bw = 22794 
Wasted_Col = 25979 
Wasted_Row = 16009 
Idle = 418036 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 986 
WTRc_limit = 4799 
RTWc_limit = 4175 
CCDLc_limit = 5729 
rwq = 0 
CCDLc_limit_alone = 4965 
WTRc_limit_alone = 4412 
RTWc_limit_alone = 3798 

Commands details: 
total_CMD = 482818 
n_nop = 467474 
Read = 10284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1113 
n_act = 2050 
n_pre = 2034 
n_ref = 0 
n_req = 10566 
total_req = 11397 

Dual Bus Interface Util: 
issued_total_row = 4084 
issued_total_col = 11397 
Row_Bus_Util =  0.008459 
CoL_Bus_Util = 0.023605 
Either_Row_CoL_Bus_Util = 0.031780 
Issued_on_Two_Bus_Simul_Util = 0.000284 
issued_two_Eff = 0.008929 
queue_avg = 0.292510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29251
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467350 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10533 n_rd=10237 n_rd_L2_A=0 n_write=0 n_wr_bk=1177 bw_util=0.04728
n_activity=107731 dram_eff=0.2119
bk0: 677a 475737i bk1: 689a 475793i bk2: 709a 476117i bk3: 708a 475700i bk4: 759a 473161i bk5: 719a 475064i bk6: 695a 471875i bk7: 707a 471079i bk8: 588a 476107i bk9: 576a 476715i bk10: 557a 477595i bk11: 583a 477466i bk12: 564a 476283i bk13: 579a 475582i bk14: 558a 476397i bk15: 569a 475821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801481
Row_Buffer_Locality_read = 0.814301
Row_Buffer_Locality_write = 0.358108
Bank_Level_Parallism = 2.041536
Bank_Level_Parallism_Col = 1.867557
Bank_Level_Parallism_Ready = 1.394616
write_to_read_ratio_blp_rw_average = 0.127368
GrpLevelPara = 1.569352 

BW Util details:
bwutil = 0.047281 
total_CMD = 482818 
util_bw = 22828 
Wasted_Col = 26638 
Wasted_Row = 16140 
Idle = 417212 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 954 
WTRc_limit = 5271 
RTWc_limit = 4411 
CCDLc_limit = 5883 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4908 
RTWc_limit_alone = 4012 

Commands details: 
total_CMD = 482818 
n_nop = 467350 
Read = 10237 
Write = 0 
L2_Alloc = 0 
L2_WB = 1177 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10533 
total_req = 11414 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11414 
Row_Bus_Util =  0.008666 
CoL_Bus_Util = 0.023640 
Either_Row_CoL_Bus_Util = 0.032037 
Issued_on_Two_Bus_Simul_Util = 0.000269 
issued_two_Eff = 0.008404 
queue_avg = 0.242655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.242655
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467340 n_act=2097 n_pre=2081 n_ref_event=0 n_req=10538 n_rd=10244 n_rd_L2_A=0 n_write=0 n_wr_bk=1157 bw_util=0.04723
n_activity=109894 dram_eff=0.2075
bk0: 693a 474810i bk1: 706a 475183i bk2: 726a 475960i bk3: 720a 476640i bk4: 722a 474234i bk5: 728a 474478i bk6: 698a 471425i bk7: 699a 471252i bk8: 565a 476795i bk9: 590a 476570i bk10: 563a 477400i bk11: 580a 477292i bk12: 561a 475433i bk13: 552a 476031i bk14: 575a 475909i bk15: 566a 475844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802240
Row_Buffer_Locality_read = 0.815502
Row_Buffer_Locality_write = 0.340136
Bank_Level_Parallism = 2.021271
Bank_Level_Parallism_Col = 1.900549
Bank_Level_Parallism_Ready = 1.450191
write_to_read_ratio_blp_rw_average = 0.128990
GrpLevelPara = 1.578521 

BW Util details:
bwutil = 0.047227 
total_CMD = 482818 
util_bw = 22802 
Wasted_Col = 26981 
Wasted_Row = 17062 
Idle = 415973 

BW Util Bottlenecks: 
RCDc_limit = 23344 
RCDWRc_limit = 965 
WTRc_limit = 4906 
RTWc_limit = 4370 
CCDLc_limit = 5503 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 4596 
RTWc_limit_alone = 4014 

Commands details: 
total_CMD = 482818 
n_nop = 467340 
Read = 10244 
Write = 0 
L2_Alloc = 0 
L2_WB = 1157 
n_act = 2097 
n_pre = 2081 
n_ref = 0 
n_req = 10538 
total_req = 11401 

Dual Bus Interface Util: 
issued_total_row = 4178 
issued_total_col = 11401 
Row_Bus_Util =  0.008653 
CoL_Bus_Util = 0.023613 
Either_Row_CoL_Bus_Util = 0.032058 
Issued_on_Two_Bus_Simul_Util = 0.000209 
issued_two_Eff = 0.006525 
queue_avg = 0.269926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.269926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467411 n_act=2072 n_pre=2056 n_ref_event=0 n_req=10497 n_rd=10199 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.04715
n_activity=108490 dram_eff=0.2098
bk0: 683a 475882i bk1: 706a 475103i bk2: 730a 475474i bk3: 736a 476508i bk4: 725a 474961i bk5: 725a 474787i bk6: 690a 471760i bk7: 679a 473114i bk8: 557a 477213i bk9: 588a 476384i bk10: 570a 477330i bk11: 550a 477835i bk12: 566a 476124i bk13: 549a 476509i bk14: 560a 475734i bk15: 585a 475107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803658
Row_Buffer_Locality_read = 0.816943
Row_Buffer_Locality_write = 0.348993
Bank_Level_Parallism = 1.991652
Bank_Level_Parallism_Col = 1.839820
Bank_Level_Parallism_Ready = 1.353815
write_to_read_ratio_blp_rw_average = 0.126078
GrpLevelPara = 1.557025 

BW Util details:
bwutil = 0.047148 
total_CMD = 482818 
util_bw = 22764 
Wasted_Col = 26433 
Wasted_Row = 16413 
Idle = 417208 

BW Util Bottlenecks: 
RCDc_limit = 22957 
RCDWRc_limit = 1024 
WTRc_limit = 4717 
RTWc_limit = 4188 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 3835 

Commands details: 
total_CMD = 482818 
n_nop = 467411 
Read = 10199 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 2072 
n_pre = 2056 
n_ref = 0 
n_req = 10497 
total_req = 11382 

Dual Bus Interface Util: 
issued_total_row = 4128 
issued_total_col = 11382 
Row_Bus_Util =  0.008550 
CoL_Bus_Util = 0.023574 
Either_Row_CoL_Bus_Util = 0.031911 
Issued_on_Two_Bus_Simul_Util = 0.000213 
issued_two_Eff = 0.006685 
queue_avg = 0.222539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.222539
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=482818 n_nop=467093 n_act=2099 n_pre=2083 n_ref_event=0 n_req=10723 n_rd=10416 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.04817
n_activity=108813 dram_eff=0.2137
bk0: 685a 475509i bk1: 714a 473833i bk2: 743a 474976i bk3: 714a 476314i bk4: 746a 474215i bk5: 759a 473555i bk6: 702a 471568i bk7: 692a 471431i bk8: 606a 476112i bk9: 585a 476744i bk10: 595a 477334i bk11: 577a 477435i bk12: 568a 476255i bk13: 570a 476928i bk14: 592a 475194i bk15: 568a 475785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805185
Row_Buffer_Locality_read = 0.818836
Row_Buffer_Locality_write = 0.342020
Bank_Level_Parallism = 2.058047
Bank_Level_Parallism_Col = 1.921103
Bank_Level_Parallism_Ready = 1.465553
write_to_read_ratio_blp_rw_average = 0.136793
GrpLevelPara = 1.590145 

BW Util details:
bwutil = 0.048171 
total_CMD = 482818 
util_bw = 23258 
Wasted_Col = 27181 
Wasted_Row = 16329 
Idle = 416050 

BW Util Bottlenecks: 
RCDc_limit = 23518 
RCDWRc_limit = 1027 
WTRc_limit = 5221 
RTWc_limit = 4620 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4904 
RTWc_limit_alone = 4176 

Commands details: 
total_CMD = 482818 
n_nop = 467093 
Read = 10416 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 2099 
n_pre = 2083 
n_ref = 0 
n_req = 10723 
total_req = 11629 

Dual Bus Interface Util: 
issued_total_row = 4182 
issued_total_col = 11629 
Row_Bus_Util =  0.008662 
CoL_Bus_Util = 0.024086 
Either_Row_CoL_Bus_Util = 0.032569 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.005469 
queue_avg = 0.266666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.266666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69417, Miss = 10242, Miss_rate = 0.148, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 61456, Miss = 5433, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 61386, Miss = 5435, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 61137, Miss = 5371, Miss_rate = 0.088, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 61379, Miss = 5342, Miss_rate = 0.087, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 61426, Miss = 5516, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 61197, Miss = 5395, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 61097, Miss = 5361, Miss_rate = 0.088, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61790, Miss = 5465, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 62074, Miss = 5479, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61846, Miss = 5303, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61705, Miss = 5390, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 62057, Miss = 5523, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 61840, Miss = 5581, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62105, Miss = 5460, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 62153, Miss = 5388, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 61060, Miss = 5382, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 61148, Miss = 5481, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 60924, Miss = 5350, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 61048, Miss = 5524, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60659, Miss = 5387, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61540, Miss = 5383, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 61284, Miss = 5543, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61523, Miss = 5513, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1483251
L2_total_cache_misses = 135247
L2_total_cache_miss_rate = 0.0912
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1064280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78743
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283301
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10581
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.209
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1483251
icnt_total_pkts_simt_to_mem=1482985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06419
	minimum = 5
	maximum = 10
Network latency average = 5.06419
	minimum = 5
	maximum = 10
Slowest packet = 2962316
Flit latency average = 5.06419
	minimum = 5
	maximum = 10
Slowest flit = 2962316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0804223
	minimum = 0.0619469 (at node 22)
	maximum = 0.120944 (at node 4)
Accepted packet rate average = 0.0804223
	minimum = 0.0619469 (at node 22)
	maximum = 0.120944 (at node 4)
Injected flit rate average = 0.0804223
	minimum = 0.0619469 (at node 22)
	maximum = 0.120944 (at node 4)
Accepted flit rate average= 0.0804223
	minimum = 0.0619469 (at node 22)
	maximum = 0.120944 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 47.9199 (18 samples)
	minimum = 5 (18 samples)
	maximum = 270 (18 samples)
Network latency average = 28.6891 (18 samples)
	minimum = 5 (18 samples)
	maximum = 144.056 (18 samples)
Flit latency average = 28.6891 (18 samples)
	minimum = 5 (18 samples)
	maximum = 144.056 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.146537 (18 samples)
	minimum = 0.104236 (18 samples)
	maximum = 0.353812 (18 samples)
Accepted packet rate average = 0.146537 (18 samples)
	minimum = 0.104236 (18 samples)
	maximum = 0.354124 (18 samples)
Injected flit rate average = 0.146537 (18 samples)
	minimum = 0.104236 (18 samples)
	maximum = 0.353812 (18 samples)
Accepted flit rate average = 0.146537 (18 samples)
	minimum = 0.104236 (18 samples)
	maximum = 0.354124 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 278474 (inst/sec)
gpgpu_simulation_rate = 2637 (cycle/sec)
gpgpu_silicon_slowdown = 317406x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383788..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383780..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383778..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383770..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd61383760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd61383810..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2355
gpu_sim_insn = 1245357
gpu_ipc =     528.8140
gpu_tot_sim_cycle = 271422
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =     109.2385
gpu_tot_issued_cta = 2432
gpu_occupancy = 67.8731% 
gpu_tot_occupancy = 65.6832% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       0.8832
partiton_level_parallism_total  =       5.4714
partiton_level_parallism_util =       2.3744
partiton_level_parallism_util_total  =       6.9574
L2_BW  =      23.6564 GB/Sec
L2_BW_total  =     146.5729 GB/Sec
gpu_total_sim_rate=285093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1225117
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3499, 2821, 2964, 3281, 3562, 2933, 3248, 3204, 3383, 3346, 3489, 3401, 3135, 3106, 2948, 2907, 2669, 2756, 2865, 2499, 3331, 2538, 2774, 3009, 2848, 2658, 3075, 2931, 2810, 2527, 2708, 2928, 3009, 2638, 2752, 2548, 2533, 2554, 2966, 2574, 2892, 2669, 2586, 2538, 2509, 2504, 2506, 2912, 2939, 2009, 2603, 2873, 2674, 2863, 2481, 2593, 2138, 2384, 2684, 2658, 2407, 2015, 2697, 2997, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1132812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2046378	W0_Idle:1750913	W0_Scoreboard:7058648	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:444019	WS1:442112	WS2:443440	WS3:445705	
dual_issue_nums: WS0:64174	WS1:63883	WS2:63813	WS3:64063	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 419 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 78 
mrq_lat_table:90770 	6074 	4411 	5349 	12983 	4898 	1833 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	473502 	443693 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	184563 	140217 	80181 	95212 	142050 	245687 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	322364 	323013 	181205 	165211 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	310 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.900000  4.939597  6.024794  7.459184  6.146341  4.654545  4.153846  4.054945  4.821138  5.161017  6.157895  5.823529  5.009174  4.585366  4.492424  4.815126 
dram[1]:  5.404762  5.874016  5.635659  7.029412  5.135135  5.019737  4.200000  4.626582  5.196429  4.677686  5.747573  6.415730  4.838983  5.033614  5.500000  4.476562 
dram[2]:  4.710526  5.477941  6.942857  6.633929  5.190141  5.485714  3.868020  3.919786  5.969697  6.284211  5.564356  5.500000  5.180180  4.754098  5.223214  4.395523 
dram[3]:  5.297101  5.282443  6.612613  6.040984  5.613139  5.404255  4.306358  3.685714  5.775510  5.214286  5.882979  5.616162  4.871795  4.606557  4.447761  4.771186 
dram[4]:  5.202899  5.279412  6.556522  6.585586  5.211921  4.974684  3.656716  3.581081  5.289720  5.034188  5.400000  6.449438  4.965517  4.488189  4.251908  5.324074 
dram[5]:  5.131387  4.641026  6.442478  7.235294  5.343066  5.438849  4.248588  3.872449  4.343512  5.821053  6.010753  5.957895  4.973913  4.860869  4.677419  4.634921 
dram[6]:  5.414815  5.830645  6.282051  6.709091  4.913043  4.614943  3.691589  3.814070  5.131579  5.111111  6.021505  6.000000  4.846154  4.756522  4.593750  4.448529 
dram[7]:  5.848000  5.210526  6.768518  6.262712  5.352518  5.277027  3.952128  4.181818  6.130000  5.223214  5.293578  5.637255  4.596899  4.875000  5.285714  4.622047 
dram[8]:  5.528000  5.415385  7.048543  5.695312  4.548572  6.040323  4.104972  3.892308  5.191304  5.205357  5.833333  5.801980  4.515873  4.284671  4.939655  4.519380 
dram[9]:  5.159420  5.299270  6.718182  7.237624  5.026490  5.629630  3.812183  3.886010  5.053097  5.579439  5.765306  5.348624  4.403101  4.436508  4.915967  4.809917 
dram[10]:  5.889831  5.020833  5.992000  7.520000  5.554745  5.352113  3.776650  4.288235  5.403846  5.000000  5.607843  5.632653  4.366412  4.504065  4.592000  4.793651 
dram[11]:  5.410853  4.369048  6.495727  6.867925  5.567376  5.089744  4.242938  4.076923  5.433628  5.324324  5.660378  5.868687  4.931624  5.245454  4.661539  4.578125 
average row locality = 126718/24874 = 5.094396
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       722       714       716       724       737       705       687       584       599       581       589       542       559       576       557 
dram[1]:       666       732       708       703       729       731       691       682       574       559       587       569       565       593       578       559 
dram[2]:       705       730       714       724       705       734       714       685       584       589       559       558       570       574       568       573 
dram[3]:       716       679       717       721       736       725       694       720       562       578       549       552       563       556       579       551 
dram[4]:       705       701       737       714       750       750       687       741       562       581       590       571       570       564       541       562 
dram[5]:       688       706       712       722       704       724       704       711       565       546       558       565       567       554       565       569 
dram[6]:       720       707       717       722       756       765       737       713       579       548       556       567       561       541       573       588 
dram[7]:       717       678       715       720       714       749       696       690       603       578       573       573       585       541       580       572 
dram[8]:       677       689       709       708       759       719       696       707       588       577       557       583       564       579       558       569 
dram[9]:       693       706       726       720       722       728       698       699       565       590       563       580       561       552       575       566 
dram[10]:       683       707       730       736       725       725       690       679       557       588       570       550       566       549       560       585 
dram[11]:       685       714       743       714       746       759       702       692       606       585       595       577       568       571       592       568 
total dram reads = 123221
bank skew: 765/541 = 1.41
chip skew: 10417/10160 = 1.03
number of total write accesses:
dram[0]:        36        55        60        60       126       122       203       202        30        40        16        20        16        19        68        62 
dram[1]:        59        56        72        55       122       126       173       196        32        28        20         8        21        24        64        56 
dram[2]:        44        59        58        76       127       133       190       189        28        32        12        12        19        24        68        63 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        66        48 
dram[4]:        52        66        68        61       144       139       192       210        16        32        16        12        23        24        63        52 
dram[5]:        60        70        64        64       112       127       191       189        16        28         4         4        20        20        58        60 
dram[6]:        44        64        70        64       139       145       210       183        24        16        16        12        24        21        60        63 
dram[7]:        56        56        64        72       119       128       185       181        40        28        16         8        32        20        48        60 
dram[8]:        56        60        66        83       145       120       188       207        36        24        12        12        20        32        60        56 
dram[9]:        76        78        52        44       146       125       208       199        24        28         8        12        28        25        40        64 
dram[10]:        48        64        73        64       143       140       215       198        20        28         8         8        23        20        56        75 
dram[11]:        52        76        68        54       154       140       196       199        32        24        20        16        36        24        54        68 
total dram writes = 13808
bank skew: 215/4 = 53.75
chip skew: 1213/1087 = 1.12
average mf latency per bank:
dram[0]:       3420      3356      2959      3157      2650      2770      2521      2652     10092      5176      9130      9131      9335      9298      3166      3388
dram[1]:       3479      3189      2947      2974      2661      2668      2702      2535      5341      5336      9394      8867      9221      8345      3259      3203
dram[2]:       3435      3125      3107      2841      2777      2501      2586      2593      5458      5038      9954      9265      9284      8481      3361      3067
dram[3]:       3230      3566      2901      2946      2630      2730      2559      2546      5488      5363      9736     10097      9061      9747      3122      3524
dram[4]:       3333      3298      2885      3045      2590      2633      2540      2487      5513      5424      9203      9860      8914      9299      3361      3429
dram[5]:       3349      3012      2990      2811      2799      2511      2624      2349      5573      5391     10021      9205      9306      8640      3336      3123
dram[6]:       3569      3353      3128      2958      2767      2580      2501      2523      5660      5712     10839      9926      9941      9583      3556      3144
dram[7]:       3125      3349      2822      2869      2680      2617      2601      2621      4847      5247      9271      9629      8124      9358      3159      3211
dram[8]:       3428      3524      3042      3120      2513      2947      2643      2589      5253      5770     10389     10054      8798      8574      3424      3504
dram[9]:       3088      3107      2917      3041      2605      2679      2515      2522      5289      5100      9602      9685      8079      8708      3282      3191
dram[10]:       3585      3701      3041      3464      2721      3164      2535      3060      5816      6116     10623     12146      9076     10605      3512      3650
dram[11]:       3396      3256      2798      3071      2622      2637      2571      2564      5047      5304      9443      9662      8383      8702      3203      3276
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471596 n_act=2070 n_pre=2054 n_ref_event=94828660427424 n_req=10579 n_rd=10291 n_rd_L2_A=0 n_write=0 n_wr_bk=1135 bw_util=0.04692
n_activity=107992 dram_eff=0.2116
bk0: 699a 480401i bk1: 722a 479323i bk2: 714a 480147i bk3: 716a 480895i bk4: 724a 480048i bk5: 737a 478357i bk6: 705a 476551i bk7: 687a 476094i bk8: 584a 480596i bk9: 599a 480553i bk10: 581a 482164i bk11: 589a 481998i bk12: 542a 481307i bk13: 559a 480341i bk14: 576a 479734i bk15: 557a 480130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805180
Row_Buffer_Locality_read = 0.818385
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.950944
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.349527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046920 
total_CMD = 487043 
util_bw = 22852 
Wasted_Col = 26779 
Wasted_Row = 16620 
Idle = 420792 

BW Util Bottlenecks: 
RCDc_limit = 23258 
RCDWRc_limit = 1015 
WTRc_limit = 4575 
RTWc_limit = 3836 
CCDLc_limit = 5930 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4244 
RTWc_limit_alone = 3576 

Commands details: 
total_CMD = 487043 
n_nop = 471596 
Read = 10291 
Write = 0 
L2_Alloc = 0 
L2_WB = 1135 
n_act = 2070 
n_pre = 2054 
n_ref = 94828660427424 
n_req = 10579 
total_req = 11426 

Dual Bus Interface Util: 
issued_total_row = 4124 
issued_total_col = 11426 
Row_Bus_Util =  0.008467 
CoL_Bus_Util = 0.023460 
Either_Row_CoL_Bus_Util = 0.031716 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.006668 
queue_avg = 0.213708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.213708
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471778 n_act=2024 n_pre=2008 n_ref_event=0 n_req=10508 n_rd=10226 n_rd_L2_A=0 n_write=0 n_wr_bk=1112 bw_util=0.04656
n_activity=106151 dram_eff=0.2136
bk0: 666a 479887i bk1: 732a 479787i bk2: 708a 479002i bk3: 703a 480952i bk4: 729a 478997i bk5: 731a 478120i bk6: 691a 477061i bk7: 682a 477279i bk8: 574a 481061i bk9: 559a 480262i bk10: 587a 481025i bk11: 569a 481903i bk12: 565a 480721i bk13: 593a 480369i bk14: 578a 480552i bk15: 559a 479913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808241
Row_Buffer_Locality_read = 0.820555
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 2.030814
Bank_Level_Parallism_Col = 1.880381
Bank_Level_Parallism_Ready = 1.416360
write_to_read_ratio_blp_rw_average = 0.123753
GrpLevelPara = 1.559707 

BW Util details:
bwutil = 0.046559 
total_CMD = 487043 
util_bw = 22676 
Wasted_Col = 25889 
Wasted_Row = 15995 
Idle = 422483 

BW Util Bottlenecks: 
RCDc_limit = 22304 
RCDWRc_limit = 871 
WTRc_limit = 4403 
RTWc_limit = 4139 
CCDLc_limit = 5913 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4076 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 487043 
n_nop = 471778 
Read = 10226 
Write = 0 
L2_Alloc = 0 
L2_WB = 1112 
n_act = 2024 
n_pre = 2008 
n_ref = 0 
n_req = 10508 
total_req = 11338 

Dual Bus Interface Util: 
issued_total_row = 4032 
issued_total_col = 11338 
Row_Bus_Util =  0.008279 
CoL_Bus_Util = 0.023279 
Either_Row_CoL_Bus_Util = 0.031342 
Issued_on_Two_Bus_Simul_Util = 0.000216 
issued_two_Eff = 0.006878 
queue_avg = 0.244547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.244547
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471612 n_act=2057 n_pre=2041 n_ref_event=0 n_req=10573 n_rd=10286 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.0469
n_activity=106998 dram_eff=0.2135
bk0: 705a 479639i bk1: 730a 479525i bk2: 714a 481154i bk3: 724a 480081i bk4: 705a 478945i bk5: 734a 478539i bk6: 714a 476261i bk7: 685a 476456i bk8: 584a 481057i bk9: 589a 481568i bk10: 559a 481808i bk11: 558a 481965i bk12: 570a 481149i bk13: 574a 480861i bk14: 568a 480411i bk15: 573a 479908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806394
Row_Buffer_Locality_read = 0.819852
Row_Buffer_Locality_write = 0.324042
Bank_Level_Parallism = 1.966143
Bank_Level_Parallism_Col = 1.801125
Bank_Level_Parallism_Ready = 1.379957
write_to_read_ratio_blp_rw_average = 0.126530
GrpLevelPara = 1.538607 

BW Util details:
bwutil = 0.046895 
total_CMD = 487043 
util_bw = 22840 
Wasted_Col = 26523 
Wasted_Row = 16025 
Idle = 421655 

BW Util Bottlenecks: 
RCDc_limit = 22923 
RCDWRc_limit = 1015 
WTRc_limit = 4356 
RTWc_limit = 3862 
CCDLc_limit = 5764 
rwq = 0 
CCDLc_limit_alone = 5217 
WTRc_limit_alone = 4098 
RTWc_limit_alone = 3573 

Commands details: 
total_CMD = 487043 
n_nop = 471612 
Read = 10286 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 10573 
total_req = 11420 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 11420 
Row_Bus_Util =  0.008414 
CoL_Bus_Util = 0.023448 
Either_Row_CoL_Bus_Util = 0.031683 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.005638 
queue_avg = 0.231725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.231725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471650 n_act=2065 n_pre=2049 n_ref_event=0 n_req=10494 n_rd=10198 n_rd_L2_A=0 n_write=0 n_wr_bk=1172 bw_util=0.04669
n_activity=107283 dram_eff=0.212
bk0: 716a 479430i bk1: 679a 479864i bk2: 717a 480483i bk3: 721a 479661i bk4: 736a 479266i bk5: 725a 478702i bk6: 694a 477051i bk7: 720a 475481i bk8: 562a 481532i bk9: 578a 481143i bk10: 549a 482128i bk11: 552a 481990i bk12: 563a 480734i bk13: 556a 480793i bk14: 579a 479771i bk15: 551a 480534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803983
Row_Buffer_Locality_read = 0.818690
Row_Buffer_Locality_write = 0.297297
Bank_Level_Parallism = 1.964669
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.417510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046690 
total_CMD = 487043 
util_bw = 22740 
Wasted_Col = 26780 
Wasted_Row = 16252 
Idle = 421271 

BW Util Bottlenecks: 
RCDc_limit = 22969 
RCDWRc_limit = 1083 
WTRc_limit = 4341 
RTWc_limit = 3979 
CCDLc_limit = 5741 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 4094 
RTWc_limit_alone = 3696 

Commands details: 
total_CMD = 487043 
n_nop = 471650 
Read = 10198 
Write = 0 
L2_Alloc = 0 
L2_WB = 1172 
n_act = 2065 
n_pre = 2049 
n_ref = 0 
n_req = 10494 
total_req = 11370 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 11370 
Row_Bus_Util =  0.008447 
CoL_Bus_Util = 0.023345 
Either_Row_CoL_Bus_Util = 0.031605 
Issued_on_Two_Bus_Simul_Util = 0.000187 
issued_two_Eff = 0.005912 
queue_avg = 0.233066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.233066
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471388 n_act=2144 n_pre=2128 n_ref_event=0 n_req=10625 n_rd=10326 n_rd_L2_A=0 n_write=0 n_wr_bk=1170 bw_util=0.04721
n_activity=108483 dram_eff=0.2119
bk0: 705a 479506i bk1: 701a 479735i bk2: 737a 480540i bk3: 714a 480554i bk4: 750a 478353i bk5: 750a 478101i bk6: 687a 475531i bk7: 741a 474389i bk8: 562a 480369i bk9: 581a 479952i bk10: 590a 481178i bk11: 571a 482110i bk12: 570a 480652i bk13: 564a 479968i bk14: 541a 479589i bk15: 562a 480709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798871
Row_Buffer_Locality_read = 0.813384
Row_Buffer_Locality_write = 0.297659
Bank_Level_Parallism = 2.051638
Bank_Level_Parallism_Col = 1.891263
Bank_Level_Parallism_Ready = 1.429915
write_to_read_ratio_blp_rw_average = 0.126911
GrpLevelPara = 1.580878 

BW Util details:
bwutil = 0.047207 
total_CMD = 487043 
util_bw = 22992 
Wasted_Col = 27113 
Wasted_Row = 16557 
Idle = 420381 

BW Util Bottlenecks: 
RCDc_limit = 23567 
RCDWRc_limit = 1014 
WTRc_limit = 5324 
RTWc_limit = 4351 
CCDLc_limit = 5852 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4992 
RTWc_limit_alone = 4063 

Commands details: 
total_CMD = 487043 
n_nop = 471388 
Read = 10326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1170 
n_act = 2144 
n_pre = 2128 
n_ref = 0 
n_req = 10625 
total_req = 11496 

Dual Bus Interface Util: 
issued_total_row = 4272 
issued_total_col = 11496 
Row_Bus_Util =  0.008771 
CoL_Bus_Util = 0.023604 
Either_Row_CoL_Bus_Util = 0.032143 
Issued_on_Two_Bus_Simul_Util = 0.000232 
issued_two_Eff = 0.007218 
queue_avg = 0.253329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.253329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471808 n_act=2061 n_pre=2045 n_ref_event=0 n_req=10434 n_rd=10160 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04618
n_activity=107793 dram_eff=0.2087
bk0: 688a 479691i bk1: 706a 478996i bk2: 712a 480274i bk3: 722a 481117i bk4: 704a 478954i bk5: 724a 478565i bk6: 704a 476744i bk7: 711a 475317i bk8: 565a 480275i bk9: 546a 481654i bk10: 558a 482071i bk11: 565a 482440i bk12: 567a 480962i bk13: 554a 481070i bk14: 565a 480160i bk15: 569a 479799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803431
Row_Buffer_Locality_read = 0.816240
Row_Buffer_Locality_write = 0.328467
Bank_Level_Parallism = 1.985449
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.342839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046185 
total_CMD = 487043 
util_bw = 22494 
Wasted_Col = 26390 
Wasted_Row = 16464 
Idle = 421695 

BW Util Bottlenecks: 
RCDc_limit = 23005 
RCDWRc_limit = 877 
WTRc_limit = 4329 
RTWc_limit = 4124 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5104 
WTRc_limit_alone = 4027 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 487043 
n_nop = 471808 
Read = 10160 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 2061 
n_pre = 2045 
n_ref = 0 
n_req = 10434 
total_req = 11247 

Dual Bus Interface Util: 
issued_total_row = 4106 
issued_total_col = 11247 
Row_Bus_Util =  0.008430 
CoL_Bus_Util = 0.023092 
Either_Row_CoL_Bus_Util = 0.031281 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.007745 
queue_avg = 0.232501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.232501
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471392 n_act=2150 n_pre=2134 n_ref_event=315552 n_req=10644 n_rd=10350 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04724
n_activity=111139 dram_eff=0.207
bk0: 720a 479542i bk1: 707a 480080i bk2: 717a 479905i bk3: 722a 480748i bk4: 756a 478497i bk5: 765a 477471i bk6: 737a 475117i bk7: 713a 475471i bk8: 579a 480445i bk9: 548a 481063i bk10: 556a 481927i bk11: 567a 482129i bk12: 561a 480282i bk13: 541a 480789i bk14: 573a 479456i bk15: 588a 479345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798948
Row_Buffer_Locality_read = 0.812271
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.018940
Bank_Level_Parallism_Col = 1.857605
Bank_Level_Parallism_Ready = 1.398899
write_to_read_ratio_blp_rw_average = 0.116138
GrpLevelPara = 1.541824 

BW Util details:
bwutil = 0.047244 
total_CMD = 487043 
util_bw = 23010 
Wasted_Col = 27241 
Wasted_Row = 17126 
Idle = 419666 

BW Util Bottlenecks: 
RCDc_limit = 23816 
RCDWRc_limit = 1017 
WTRc_limit = 5356 
RTWc_limit = 3610 
CCDLc_limit = 6183 
rwq = 0 
CCDLc_limit_alone = 5427 
WTRc_limit_alone = 4917 
RTWc_limit_alone = 3293 

Commands details: 
total_CMD = 487043 
n_nop = 471392 
Read = 10350 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 2150 
n_pre = 2134 
n_ref = 315552 
n_req = 10644 
total_req = 11505 

Dual Bus Interface Util: 
issued_total_row = 4284 
issued_total_col = 11505 
Row_Bus_Util =  0.008796 
CoL_Bus_Util = 0.023622 
Either_Row_CoL_Bus_Util = 0.032135 
Issued_on_Two_Bus_Simul_Util = 0.000283 
issued_two_Eff = 0.008817 
queue_avg = 0.258439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.258439
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471699 n_act=2050 n_pre=2034 n_ref_event=0 n_req=10566 n_rd=10284 n_rd_L2_A=0 n_write=0 n_wr_bk=1113 bw_util=0.0468
n_activity=106364 dram_eff=0.2143
bk0: 717a 479676i bk1: 678a 479468i bk2: 715a 480380i bk3: 720a 479912i bk4: 714a 478799i bk5: 749a 478620i bk6: 696a 475394i bk7: 690a 476663i bk8: 603a 480655i bk9: 578a 480566i bk10: 573a 481457i bk11: 573a 481768i bk12: 585a 480334i bk13: 541a 481201i bk14: 580a 480529i bk15: 572a 479175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807117
Row_Buffer_Locality_read = 0.820887
Row_Buffer_Locality_write = 0.304965
Bank_Level_Parallism = 2.063161
Bank_Level_Parallism_Col = 1.903756
Bank_Level_Parallism_Ready = 1.468070
write_to_read_ratio_blp_rw_average = 0.128572
GrpLevelPara = 1.574612 

BW Util details:
bwutil = 0.046801 
total_CMD = 487043 
util_bw = 22794 
Wasted_Col = 25979 
Wasted_Row = 16009 
Idle = 422261 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 986 
WTRc_limit = 4799 
RTWc_limit = 4175 
CCDLc_limit = 5729 
rwq = 0 
CCDLc_limit_alone = 4965 
WTRc_limit_alone = 4412 
RTWc_limit_alone = 3798 

Commands details: 
total_CMD = 487043 
n_nop = 471699 
Read = 10284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1113 
n_act = 2050 
n_pre = 2034 
n_ref = 0 
n_req = 10566 
total_req = 11397 

Dual Bus Interface Util: 
issued_total_row = 4084 
issued_total_col = 11397 
Row_Bus_Util =  0.008385 
CoL_Bus_Util = 0.023400 
Either_Row_CoL_Bus_Util = 0.031504 
Issued_on_Two_Bus_Simul_Util = 0.000281 
issued_two_Eff = 0.008929 
queue_avg = 0.289972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289972
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471569 n_act=2102 n_pre=2086 n_ref_event=0 n_req=10535 n_rd=10239 n_rd_L2_A=0 n_write=0 n_wr_bk=1177 bw_util=0.04688
n_activity=107867 dram_eff=0.2117
bk0: 677a 479962i bk1: 689a 480018i bk2: 709a 480342i bk3: 708a 479925i bk4: 759a 477387i bk5: 719a 479290i bk6: 696a 476068i bk7: 707a 475303i bk8: 588a 480332i bk9: 577a 480907i bk10: 557a 481819i bk11: 583a 481690i bk12: 564a 480508i bk13: 579a 479807i bk14: 558a 480622i bk15: 569a 480046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801329
Row_Buffer_Locality_read = 0.814142
Row_Buffer_Locality_write = 0.358108
Bank_Level_Parallism = 2.040436
Bank_Level_Parallism_Col = 1.866934
Bank_Level_Parallism_Ready = 1.394547
write_to_read_ratio_blp_rw_average = 0.127276
GrpLevelPara = 1.568943 

BW Util details:
bwutil = 0.046879 
total_CMD = 487043 
util_bw = 22832 
Wasted_Col = 26670 
Wasted_Row = 16172 
Idle = 421369 

BW Util Bottlenecks: 
RCDc_limit = 23131 
RCDWRc_limit = 954 
WTRc_limit = 5271 
RTWc_limit = 4411 
CCDLc_limit = 5883 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4908 
RTWc_limit_alone = 4012 

Commands details: 
total_CMD = 487043 
n_nop = 471569 
Read = 10239 
Write = 0 
L2_Alloc = 0 
L2_WB = 1177 
n_act = 2102 
n_pre = 2086 
n_ref = 0 
n_req = 10535 
total_req = 11416 

Dual Bus Interface Util: 
issued_total_row = 4188 
issued_total_col = 11416 
Row_Bus_Util =  0.008599 
CoL_Bus_Util = 0.023439 
Either_Row_CoL_Bus_Util = 0.031771 
Issued_on_Two_Bus_Simul_Util = 0.000267 
issued_two_Eff = 0.008401 
queue_avg = 0.240550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.24055
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471565 n_act=2097 n_pre=2081 n_ref_event=0 n_req=10538 n_rd=10244 n_rd_L2_A=0 n_write=0 n_wr_bk=1157 bw_util=0.04682
n_activity=109894 dram_eff=0.2075
bk0: 693a 479035i bk1: 706a 479408i bk2: 726a 480185i bk3: 720a 480865i bk4: 722a 478459i bk5: 728a 478703i bk6: 698a 475650i bk7: 699a 475477i bk8: 565a 481020i bk9: 590a 480795i bk10: 563a 481625i bk11: 580a 481517i bk12: 561a 479658i bk13: 552a 480256i bk14: 575a 480134i bk15: 566a 480069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802240
Row_Buffer_Locality_read = 0.815502
Row_Buffer_Locality_write = 0.340136
Bank_Level_Parallism = 2.021271
Bank_Level_Parallism_Col = 1.900549
Bank_Level_Parallism_Ready = 1.450191
write_to_read_ratio_blp_rw_average = 0.128990
GrpLevelPara = 1.578521 

BW Util details:
bwutil = 0.046817 
total_CMD = 487043 
util_bw = 22802 
Wasted_Col = 26981 
Wasted_Row = 17062 
Idle = 420198 

BW Util Bottlenecks: 
RCDc_limit = 23344 
RCDWRc_limit = 965 
WTRc_limit = 4906 
RTWc_limit = 4370 
CCDLc_limit = 5503 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 4596 
RTWc_limit_alone = 4014 

Commands details: 
total_CMD = 487043 
n_nop = 471565 
Read = 10244 
Write = 0 
L2_Alloc = 0 
L2_WB = 1157 
n_act = 2097 
n_pre = 2081 
n_ref = 0 
n_req = 10538 
total_req = 11401 

Dual Bus Interface Util: 
issued_total_row = 4178 
issued_total_col = 11401 
Row_Bus_Util =  0.008578 
CoL_Bus_Util = 0.023409 
Either_Row_CoL_Bus_Util = 0.031780 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.006525 
queue_avg = 0.267584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.267584
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471635 n_act=2072 n_pre=2056 n_ref_event=0 n_req=10498 n_rd=10200 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.04674
n_activity=108504 dram_eff=0.2098
bk0: 683a 480107i bk1: 707a 479328i bk2: 730a 479699i bk3: 736a 480733i bk4: 725a 479186i bk5: 725a 479012i bk6: 690a 475985i bk7: 679a 477339i bk8: 557a 481438i bk9: 588a 480609i bk10: 570a 481555i bk11: 550a 482060i bk12: 566a 480349i bk13: 549a 480734i bk14: 560a 479959i bk15: 585a 479332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803677
Row_Buffer_Locality_read = 0.816961
Row_Buffer_Locality_write = 0.348993
Bank_Level_Parallism = 1.991636
Bank_Level_Parallism_Col = 1.839801
Bank_Level_Parallism_Ready = 1.353785
write_to_read_ratio_blp_rw_average = 0.126075
GrpLevelPara = 1.557012 

BW Util details:
bwutil = 0.046743 
total_CMD = 487043 
util_bw = 22766 
Wasted_Col = 26433 
Wasted_Row = 16413 
Idle = 421431 

BW Util Bottlenecks: 
RCDc_limit = 22957 
RCDWRc_limit = 1024 
WTRc_limit = 4717 
RTWc_limit = 4188 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 3835 

Commands details: 
total_CMD = 487043 
n_nop = 471635 
Read = 10200 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 2072 
n_pre = 2056 
n_ref = 0 
n_req = 10498 
total_req = 11383 

Dual Bus Interface Util: 
issued_total_row = 4128 
issued_total_col = 11383 
Row_Bus_Util =  0.008476 
CoL_Bus_Util = 0.023372 
Either_Row_CoL_Bus_Util = 0.031636 
Issued_on_Two_Bus_Simul_Util = 0.000211 
issued_two_Eff = 0.006685 
queue_avg = 0.220609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.220609
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=487043 n_nop=471315 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10724 n_rd=10417 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.04776
n_activity=108881 dram_eff=0.2136
bk0: 685a 479733i bk1: 714a 478057i bk2: 743a 479201i bk3: 714a 480539i bk4: 746a 478440i bk5: 759a 477780i bk6: 702a 475793i bk7: 692a 475656i bk8: 606a 480337i bk9: 585a 480969i bk10: 595a 481560i bk11: 577a 481661i bk12: 568a 480481i bk13: 571a 481121i bk14: 592a 479418i bk15: 568a 480009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805110
Row_Buffer_Locality_read = 0.818758
Row_Buffer_Locality_write = 0.342020
Bank_Level_Parallism = 2.057498
Bank_Level_Parallism_Col = 1.920779
Bank_Level_Parallism_Ready = 1.465513
write_to_read_ratio_blp_rw_average = 0.136745
GrpLevelPara = 1.589937 

BW Util details:
bwutil = 0.047758 
total_CMD = 487043 
util_bw = 23260 
Wasted_Col = 27197 
Wasted_Row = 16345 
Idle = 420241 

BW Util Bottlenecks: 
RCDc_limit = 23534 
RCDWRc_limit = 1027 
WTRc_limit = 5221 
RTWc_limit = 4620 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4904 
RTWc_limit_alone = 4176 

Commands details: 
total_CMD = 487043 
n_nop = 471315 
Read = 10417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10724 
total_req = 11630 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11630 
Row_Bus_Util =  0.008591 
CoL_Bus_Util = 0.023879 
Either_Row_CoL_Bus_Util = 0.032293 
Issued_on_Two_Bus_Simul_Util = 0.000177 
issued_two_Eff = 0.005468 
queue_avg = 0.264352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.264352

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69503, Miss = 10243, Miss_rate = 0.147, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 61540, Miss = 5433, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 61472, Miss = 5436, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 61222, Miss = 5371, Miss_rate = 0.088, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 61463, Miss = 5342, Miss_rate = 0.087, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 61512, Miss = 5516, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 61282, Miss = 5395, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 61182, Miss = 5361, Miss_rate = 0.088, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61874, Miss = 5465, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 62158, Miss = 5479, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61932, Miss = 5303, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61793, Miss = 5392, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 62142, Miss = 5523, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 61927, Miss = 5581, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62191, Miss = 5460, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 62240, Miss = 5388, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 61151, Miss = 5383, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 61237, Miss = 5482, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 61012, Miss = 5350, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 61136, Miss = 5524, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60747, Miss = 5387, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61629, Miss = 5384, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 61372, Miss = 5543, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61614, Miss = 5514, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1485331
L2_total_cache_misses = 135255
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78744
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10581
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1485331
icnt_total_pkts_simt_to_mem=1485065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07043
	minimum = 5
	maximum = 10
Network latency average = 5.07043
	minimum = 5
	maximum = 10
Slowest packet = 2966518
Flit latency average = 5.07043
	minimum = 5
	maximum = 10
Slowest flit = 2966518
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0464856
	minimum = 0.0356688 (at node 15)
	maximum = 0.0700637 (at node 5)
Accepted packet rate average = 0.0464856
	minimum = 0.0356688 (at node 15)
	maximum = 0.0700637 (at node 5)
Injected flit rate average = 0.0464856
	minimum = 0.0356688 (at node 15)
	maximum = 0.0700637 (at node 5)
Accepted flit rate average= 0.0464856
	minimum = 0.0356688 (at node 15)
	maximum = 0.0700637 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 45.6646 (19 samples)
	minimum = 5 (19 samples)
	maximum = 256.316 (19 samples)
Network latency average = 27.446 (19 samples)
	minimum = 5 (19 samples)
	maximum = 137 (19 samples)
Flit latency average = 27.446 (19 samples)
	minimum = 5 (19 samples)
	maximum = 137 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.141271 (19 samples)
	minimum = 0.100627 (19 samples)
	maximum = 0.338878 (19 samples)
Accepted packet rate average = 0.141271 (19 samples)
	minimum = 0.100627 (19 samples)
	maximum = 0.339174 (19 samples)
Injected flit rate average = 0.141271 (19 samples)
	minimum = 0.100627 (19 samples)
	maximum = 0.338878 (19 samples)
Accepted flit rate average = 0.141271 (19 samples)
	minimum = 0.100627 (19 samples)
	maximum = 0.339174 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 285093 (inst/sec)
gpgpu_simulation_rate = 2609 (cycle/sec)
gpgpu_silicon_slowdown = 320812x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd613837a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6138379c..

GPGPU-Sim PTX: cudaLaunch for 0x0x563f03e82f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1329
gpu_sim_insn = 1114112
gpu_ipc =     838.3085
gpu_tot_sim_cycle = 272751
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     112.7910
gpu_tot_issued_cta = 2560
gpu_occupancy = 77.6629% 
gpu_tot_occupancy = 65.7456% 
max_total_param_size = 0
gpu_stall_dramfull = 604
gpu_stall_icnt2sh    = 1924
partiton_level_parallism =       1.5410
partiton_level_parallism_total  =       5.4523
partiton_level_parallism_util =       2.7788
partiton_level_parallism_util_total  =       6.9430
L2_BW  =      41.2744 GB/Sec
L2_BW_total  =     146.0598 GB/Sec
gpu_total_sim_rate=292989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2031
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33656
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245597
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33656
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 33656
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3562, 2884, 3027, 3344, 3625, 2996, 3311, 3266, 3446, 3409, 3551, 3464, 3198, 3167, 3009, 2969, 2711, 2798, 2907, 2541, 3373, 2579, 2816, 3051, 2889, 2700, 3116, 2973, 2852, 2569, 2749, 2970, 3051, 2680, 2794, 2590, 2574, 2596, 3008, 2616, 2934, 2711, 2627, 2580, 2551, 2546, 2548, 2954, 2981, 2051, 2645, 2915, 2716, 2905, 2523, 2635, 2180, 2426, 2726, 2700, 2449, 2057, 2739, 3039, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1132812
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2069653	W0_Idle:1752464	W0_Scoreboard:7070546	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:450237	WS1:448338	WS2:449652	WS3:451921	
dual_issue_nums: WS0:65673	WS1:65378	WS2:65315	WS3:65563	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1522 
max_icnt2mem_latency = 727 
maxmrqlatency = 429 
max_icnt2sh_latency = 845 
averagemflatency = 419 
avg_icnt2mem_latency = 208 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 78 
mrq_lat_table:90770 	6074 	4411 	5349 	12983 	4898 	1833 	371 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	475550 	443693 	551955 	15845 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	186372 	140456 	80181 	95212 	142050 	245687 	592516 	4639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	324410 	323015 	181205 	165211 	173818 	195804 	106213 	17367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	313 	126 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        55        53        51        57        37        32        41        43        57        59        61        56        52        51 
dram[1]:        47        57        49        56        51        55        43        49        39        34        62        62        59        55        56        54 
dram[2]:        52        51        51        53        52        53        32        40        40        48        56        59        62        61        42        45 
dram[3]:        56        49        51        53        54        57        38        46        38        40        53        57        54        56        53        50 
dram[4]:        49        51        50        49        51        57        47        49        33        40        60        56        58        56        29        56 
dram[5]:        52        50        52        51        57        60        43        48        39        38        57        59        63        59        52        46 
dram[6]:        50        50        50        56        50        58        44        42        39        36        58        61        58        57        50        44 
dram[7]:        52        49        51        50        53        50        29        49        42        39        51        58        56        53        42        56 
dram[8]:        57        54        58        55        56        60        29        31        40        40        61        58        60        60        48        56 
dram[9]:        48        55        52        54        57        53        38        33        44        44        56        61        59        53        55        51 
dram[10]:        46        51        53        55        52        57        40        40        49        41        46        62        56        53        26        48 
dram[11]:        52        47        55        54        56        48        42        40        37        36        59        58        59        62        46        49 
maximum service time to same row:
dram[0]:      8770      9090     28736     26054     14871      7987      7160     16986      6192      9316      6636      6042      8380     10003     22615     18190 
dram[1]:     12584     10867     21649     25783     19311     23663      9788      7347      8358     10149      7716      8774      8517      8516     27130     27047 
dram[2]:     12452     17165     26334     25608     11137     11866      6639      7519     11760      8158      7398      7282      8332      9043     27051     27041 
dram[3]:     12515     10490     28535     25654     11203     14798      8009     10379     10304      9082      7942      6331      8621      8093     26903     27567 
dram[4]:     13998     15601     25578     30361     12372     21915      7468      5218      7021      7984      7173      9476      7365      8428     26841     23942 
dram[5]:     14536     13375     30361     28703      9835     10751      7702      8073      6512     14820      6287     10995      8467      8965     27747     26293 
dram[6]:     14263      9616     30361     27764      6275     14067      6102      6890      8727      7026      6060      9225      8968      8968     28028     23535 
dram[7]:     11742     13190     28136     27768      9274      8755      9240      9776      9260      6832      7952      6155      8798      8485     27518     27700 
dram[8]:     16933     10726     27947     25704     13074     18830      7235     10105      6228      7992      7021     10299      8494      7706     27482     27743 
dram[9]:     17222     18411     30327     30331     16865     16667      7041      9715      5871      5871      6153      6317      8486      8556     27742     25756 
dram[10]:     13095      8874     26428     25580     16859      8417      6428      9810      8988      8566      7362      6497      8339      8338     27571     27571 
dram[11]:     14480     16227     29041     26404     20997     14839     10223      9302      6949      7085      8538      5961      7661      8335     24182     23481 
average row accesses per activate:
dram[0]:  5.900000  4.939597  6.024794  7.459184  6.146341  4.654545  4.153846  4.054945  4.821138  5.161017  6.157895  5.823529  5.009174  4.585366  4.492424  4.815126 
dram[1]:  5.404762  5.874016  5.635659  7.029412  5.135135  5.019737  4.200000  4.626582  5.196429  4.677686  5.747573  6.415730  4.838983  5.033614  5.500000  4.476562 
dram[2]:  4.710526  5.477941  6.942857  6.633929  5.190141  5.485714  3.868020  3.919786  5.969697  6.284211  5.564356  5.500000  5.180180  4.754098  5.223214  4.395523 
dram[3]:  5.297101  5.282443  6.612613  6.040984  5.613139  5.404255  4.306358  3.685714  5.775510  5.214286  5.882979  5.616162  4.871795  4.606557  4.447761  4.771186 
dram[4]:  5.202899  5.279412  6.556522  6.585586  5.211921  4.974684  3.656716  3.581081  5.289720  5.034188  5.400000  6.449438  4.965517  4.488189  4.251908  5.324074 
dram[5]:  5.131387  4.641026  6.442478  7.235294  5.343066  5.438849  4.248588  3.872449  4.343512  5.821053  6.010753  5.957895  4.973913  4.860869  4.677419  4.634921 
dram[6]:  5.414815  5.830645  6.282051  6.709091  4.913043  4.614943  3.691589  3.814070  5.131579  5.111111  6.021505  6.000000  4.846154  4.756522  4.593750  4.448529 
dram[7]:  5.848000  5.210526  6.768518  6.262712  5.352518  5.277027  3.952128  4.181818  6.130000  5.223214  5.293578  5.637255  4.596899  4.875000  5.285714  4.622047 
dram[8]:  5.528000  5.415385  7.048543  5.695312  4.548572  6.040323  4.104972  3.892308  5.191304  5.205357  5.833333  5.801980  4.515873  4.284671  4.939655  4.519380 
dram[9]:  5.159420  5.299270  6.718182  7.237624  5.026490  5.629630  3.812183  3.886010  5.053097  5.579439  5.765306  5.348624  4.403101  4.436508  4.915967  4.809917 
dram[10]:  5.889831  5.020833  5.992000  7.520000  5.554745  5.352113  3.776650  4.288235  5.403846  5.000000  5.607843  5.632653  4.366412  4.504065  4.592000  4.793651 
dram[11]:  5.410853  4.369048  6.495727  6.867925  5.567376  5.089744  4.242938  4.076923  5.433628  5.324324  5.660378  5.868687  4.931624  5.245454  4.661539  4.578125 
average row locality = 126718/24874 = 5.094396
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       722       714       716       724       737       705       687       584       599       581       589       542       559       576       557 
dram[1]:       666       732       708       703       729       731       691       682       574       559       587       569       565       593       578       559 
dram[2]:       705       730       714       724       705       734       714       685       584       589       559       558       570       574       568       573 
dram[3]:       716       679       717       721       736       725       694       720       562       578       549       552       563       556       579       551 
dram[4]:       705       701       737       714       750       750       687       741       562       581       590       571       570       564       541       562 
dram[5]:       688       706       712       722       704       724       704       711       565       546       558       565       567       554       565       569 
dram[6]:       720       707       717       722       756       765       737       713       579       548       556       567       561       541       573       588 
dram[7]:       717       678       715       720       714       749       696       690       603       578       573       573       585       541       580       572 
dram[8]:       677       689       709       708       759       719       696       707       588       577       557       583       564       579       558       569 
dram[9]:       693       706       726       720       722       728       698       699       565       590       563       580       561       552       575       566 
dram[10]:       683       707       730       736       725       725       690       679       557       588       570       550       566       549       560       585 
dram[11]:       685       714       743       714       746       759       702       692       606       585       595       577       568       571       592       568 
total dram reads = 123221
bank skew: 765/541 = 1.41
chip skew: 10417/10160 = 1.03
number of total write accesses:
dram[0]:        36        55        60        60       126       122       203       202        30        40        16        20        16        19        68        62 
dram[1]:        59        56        72        55       122       126       173       196        32        28        20         8        21        24        64        56 
dram[2]:        44        59        58        76       127       133       190       189        28        32        12        12        19        24        68        63 
dram[3]:        60        52        67        64       130       146       203       213        16        24        16        16        27        24        66        48 
dram[4]:        52        66        68        61       144       139       192       210        16        32        16        12        23        24        63        52 
dram[5]:        60        70        64        64       112       127       191       189        16        28         4         4        20        20        58        60 
dram[6]:        44        64        70        64       139       145       210       183        24        16        16        12        24        21        60        63 
dram[7]:        56        56        64        72       119       128       185       181        40        28        16         8        32        20        48        60 
dram[8]:        56        60        66        83       145       120       188       207        36        24        12        12        20        32        60        56 
dram[9]:        76        78        52        44       146       125       208       199        24        28         8        12        28        25        40        64 
dram[10]:        48        64        73        64       143       140       215       198        20        28         8         8        23        20        56        75 
dram[11]:        52        76        68        54       154       140       196       199        32        24        20        16        36        24        54        68 
total dram writes = 13808
bank skew: 215/4 = 53.75
chip skew: 1213/1087 = 1.12
average mf latency per bank:
dram[0]:       3420      3356      2959      3157      2650      2770      2521      2652     10106      5190      9135      9136      9335      9298      3166      3388
dram[1]:       3479      3189      2947      2974      2661      2668      2702      2535      5355      5351      9400      8873      9221      8345      3259      3203
dram[2]:       3435      3125      3107      2841      2777      2501      2586      2593      5473      5052      9959      9271      9284      8481      3361      3067
dram[3]:       3230      3566      2901      2946      2630      2730      2559      2546      5503      5378      9741     10103      9061      9747      3122      3524
dram[4]:       3333      3298      2885      3045      2590      2633      2540      2487      5528      5438      9208      9865      8914      9299      3361      3429
dram[5]:       3349      3012      2990      2811      2799      2511      2624      2349      5588      5406     10026      9209      9306      8640      3336      3123
dram[6]:       3569      3353      3128      2958      2767      2580      2501      2523      5674      5727     10843      9931      9941      9583      3556      3144
dram[7]:       3125      3349      2822      2869      2680      2617      2601      2621      4860      5262      9276      9633      8124      9358      3159      3211
dram[8]:       3428      3524      3042      3120      2513      2947      2643      2589      5267      5784     10394     10058      8798      8574      3424      3504
dram[9]:       3088      3107      2917      3041      2605      2679      2515      2522      5304      5114      9606      9690      8079      8708      3282      3191
dram[10]:       3585      3701      3041      3464      2721      3164      2535      3060      5831      6130     10627     12151      9076     10605      3512      3650
dram[11]:       3396      3256      2798      3071      2622      2637      2571      2564      5061      5318      9448      9666      8383      8702      3203      3276
maximum mf latency per bank:
dram[0]:       1115      1134      1096      1145      1076      1200      1020      1148      1087      1163      1068      1142      1051      1169      1034      1032
dram[1]:       1099       954      1052       911      1067       911      1041       912      1043       950      1000       915      1046       927      1075       896
dram[2]:       1148      1084      1195      1042      1219      1106      1184      1082      1196      1065      1206      1084      1231      1069      1138      1029
dram[3]:        992      1157       995      1135       966      1125       989      1139      1005      1188      1042      1147      1027      1143      1024      1186
dram[4]:        965      1071      1044      1214       919      1087       944      1108      1010      1180       968      1087       921      1075      1088      1241
dram[5]:       1072       939      1123       925      1121       931      1126       943      1114       962      1137       949      1089       947      1119       935
dram[6]:       1180       989      1238      1053      1222      1024      1170       982      1207      1006      1189       971      1225       980      1158       954
dram[7]:        907       933      1043       892       921       940      1091       971       894       976       870       987       943       974       945       981
dram[8]:       1136      1327      1172      1263      1144      1247      1140      1302      1111      1309      1091      1289      1161      1273      1156      1263
dram[9]:        992       989       906       957       960       921       938       966       990      1004       949       983       972       952       967      1051
dram[10]:       1286      1471      1328      1415      1326      1474      1280      1446      1302      1434      1320      1522      1311      1521      1217      1411
dram[11]:       1074      1098      1042      1134      1085      1104      1275      1114      1043      1099      1037      1146       985      1007      1003      1022
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473980 n_act=2070 n_pre=2054 n_ref_event=94828660427424 n_req=10579 n_rd=10291 n_rd_L2_A=0 n_write=0 n_wr_bk=1135 bw_util=0.04669
n_activity=107992 dram_eff=0.2116
bk0: 699a 482785i bk1: 722a 481707i bk2: 714a 482531i bk3: 716a 483279i bk4: 724a 482432i bk5: 737a 480741i bk6: 705a 478935i bk7: 687a 478478i bk8: 584a 482980i bk9: 599a 482937i bk10: 581a 484548i bk11: 589a 484382i bk12: 542a 483691i bk13: 559a 482725i bk14: 576a 482118i bk15: 557a 482514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805180
Row_Buffer_Locality_read = 0.818385
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 1.950944
Bank_Level_Parallism_Col = 0.673900
Bank_Level_Parallism_Ready = 1.349527
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046691 
total_CMD = 489427 
util_bw = 22852 
Wasted_Col = 26779 
Wasted_Row = 16620 
Idle = 423176 

BW Util Bottlenecks: 
RCDc_limit = 23258 
RCDWRc_limit = 1015 
WTRc_limit = 4575 
RTWc_limit = 3836 
CCDLc_limit = 5930 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 4244 
RTWc_limit_alone = 3576 

Commands details: 
total_CMD = 489427 
n_nop = 473980 
Read = 10291 
Write = 0 
L2_Alloc = 0 
L2_WB = 1135 
n_act = 2070 
n_pre = 2054 
n_ref = 94828660427424 
n_req = 10579 
total_req = 11426 

Dual Bus Interface Util: 
issued_total_row = 4124 
issued_total_col = 11426 
Row_Bus_Util =  0.008426 
CoL_Bus_Util = 0.023346 
Either_Row_CoL_Bus_Util = 0.031561 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.006668 
queue_avg = 0.212667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.212667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=474162 n_act=2024 n_pre=2008 n_ref_event=0 n_req=10508 n_rd=10226 n_rd_L2_A=0 n_write=0 n_wr_bk=1112 bw_util=0.04633
n_activity=106151 dram_eff=0.2136
bk0: 666a 482271i bk1: 732a 482171i bk2: 708a 481386i bk3: 703a 483336i bk4: 729a 481381i bk5: 731a 480504i bk6: 691a 479445i bk7: 682a 479663i bk8: 574a 483445i bk9: 559a 482646i bk10: 587a 483409i bk11: 569a 484287i bk12: 565a 483105i bk13: 593a 482753i bk14: 578a 482936i bk15: 559a 482297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808241
Row_Buffer_Locality_read = 0.820555
Row_Buffer_Locality_write = 0.361702
Bank_Level_Parallism = 2.030814
Bank_Level_Parallism_Col = 1.880381
Bank_Level_Parallism_Ready = 1.416360
write_to_read_ratio_blp_rw_average = 0.123753
GrpLevelPara = 1.559707 

BW Util details:
bwutil = 0.046332 
total_CMD = 489427 
util_bw = 22676 
Wasted_Col = 25889 
Wasted_Row = 15995 
Idle = 424867 

BW Util Bottlenecks: 
RCDc_limit = 22304 
RCDWRc_limit = 871 
WTRc_limit = 4403 
RTWc_limit = 4139 
CCDLc_limit = 5913 
rwq = 0 
CCDLc_limit_alone = 5260 
WTRc_limit_alone = 4076 
RTWc_limit_alone = 3813 

Commands details: 
total_CMD = 489427 
n_nop = 474162 
Read = 10226 
Write = 0 
L2_Alloc = 0 
L2_WB = 1112 
n_act = 2024 
n_pre = 2008 
n_ref = 0 
n_req = 10508 
total_req = 11338 

Dual Bus Interface Util: 
issued_total_row = 4032 
issued_total_col = 11338 
Row_Bus_Util =  0.008238 
CoL_Bus_Util = 0.023166 
Either_Row_CoL_Bus_Util = 0.031190 
Issued_on_Two_Bus_Simul_Util = 0.000215 
issued_two_Eff = 0.006878 
queue_avg = 0.243356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.243356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473996 n_act=2057 n_pre=2041 n_ref_event=0 n_req=10573 n_rd=10286 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.04667
n_activity=106998 dram_eff=0.2135
bk0: 705a 482023i bk1: 730a 481909i bk2: 714a 483538i bk3: 724a 482465i bk4: 705a 481329i bk5: 734a 480923i bk6: 714a 478645i bk7: 685a 478840i bk8: 584a 483441i bk9: 589a 483952i bk10: 559a 484192i bk11: 558a 484349i bk12: 570a 483533i bk13: 574a 483245i bk14: 568a 482795i bk15: 573a 482292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806394
Row_Buffer_Locality_read = 0.819852
Row_Buffer_Locality_write = 0.324042
Bank_Level_Parallism = 1.966143
Bank_Level_Parallism_Col = 1.801125
Bank_Level_Parallism_Ready = 1.379957
write_to_read_ratio_blp_rw_average = 0.126530
GrpLevelPara = 1.538607 

BW Util details:
bwutil = 0.046667 
total_CMD = 489427 
util_bw = 22840 
Wasted_Col = 26523 
Wasted_Row = 16025 
Idle = 424039 

BW Util Bottlenecks: 
RCDc_limit = 22923 
RCDWRc_limit = 1015 
WTRc_limit = 4356 
RTWc_limit = 3862 
CCDLc_limit = 5764 
rwq = 0 
CCDLc_limit_alone = 5217 
WTRc_limit_alone = 4098 
RTWc_limit_alone = 3573 

Commands details: 
total_CMD = 489427 
n_nop = 473996 
Read = 10286 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 2057 
n_pre = 2041 
n_ref = 0 
n_req = 10573 
total_req = 11420 

Dual Bus Interface Util: 
issued_total_row = 4098 
issued_total_col = 11420 
Row_Bus_Util =  0.008373 
CoL_Bus_Util = 0.023333 
Either_Row_CoL_Bus_Util = 0.031529 
Issued_on_Two_Bus_Simul_Util = 0.000178 
issued_two_Eff = 0.005638 
queue_avg = 0.230596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.230596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=474034 n_act=2065 n_pre=2049 n_ref_event=0 n_req=10494 n_rd=10198 n_rd_L2_A=0 n_write=0 n_wr_bk=1172 bw_util=0.04646
n_activity=107283 dram_eff=0.212
bk0: 716a 481814i bk1: 679a 482248i bk2: 717a 482867i bk3: 721a 482045i bk4: 736a 481650i bk5: 725a 481086i bk6: 694a 479435i bk7: 720a 477865i bk8: 562a 483916i bk9: 578a 483527i bk10: 549a 484512i bk11: 552a 484374i bk12: 563a 483118i bk13: 556a 483177i bk14: 579a 482155i bk15: 551a 482918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803983
Row_Buffer_Locality_read = 0.818690
Row_Buffer_Locality_write = 0.297297
Bank_Level_Parallism = 1.964669
Bank_Level_Parallism_Col = 1.004570
Bank_Level_Parallism_Ready = 1.417510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.046462 
total_CMD = 489427 
util_bw = 22740 
Wasted_Col = 26780 
Wasted_Row = 16252 
Idle = 423655 

BW Util Bottlenecks: 
RCDc_limit = 22969 
RCDWRc_limit = 1083 
WTRc_limit = 4341 
RTWc_limit = 3979 
CCDLc_limit = 5741 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 4094 
RTWc_limit_alone = 3696 

Commands details: 
total_CMD = 489427 
n_nop = 474034 
Read = 10198 
Write = 0 
L2_Alloc = 0 
L2_WB = 1172 
n_act = 2065 
n_pre = 2049 
n_ref = 0 
n_req = 10494 
total_req = 11370 

Dual Bus Interface Util: 
issued_total_row = 4114 
issued_total_col = 11370 
Row_Bus_Util =  0.008406 
CoL_Bus_Util = 0.023231 
Either_Row_CoL_Bus_Util = 0.031451 
Issued_on_Two_Bus_Simul_Util = 0.000186 
issued_two_Eff = 0.005912 
queue_avg = 0.231930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.23193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473772 n_act=2144 n_pre=2128 n_ref_event=0 n_req=10625 n_rd=10326 n_rd_L2_A=0 n_write=0 n_wr_bk=1170 bw_util=0.04698
n_activity=108483 dram_eff=0.2119
bk0: 705a 481890i bk1: 701a 482119i bk2: 737a 482924i bk3: 714a 482938i bk4: 750a 480737i bk5: 750a 480485i bk6: 687a 477915i bk7: 741a 476773i bk8: 562a 482753i bk9: 581a 482336i bk10: 590a 483562i bk11: 571a 484494i bk12: 570a 483036i bk13: 564a 482352i bk14: 541a 481973i bk15: 562a 483093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798871
Row_Buffer_Locality_read = 0.813384
Row_Buffer_Locality_write = 0.297659
Bank_Level_Parallism = 2.051638
Bank_Level_Parallism_Col = 1.891263
Bank_Level_Parallism_Ready = 1.429915
write_to_read_ratio_blp_rw_average = 0.126911
GrpLevelPara = 1.580878 

BW Util details:
bwutil = 0.046977 
total_CMD = 489427 
util_bw = 22992 
Wasted_Col = 27113 
Wasted_Row = 16557 
Idle = 422765 

BW Util Bottlenecks: 
RCDc_limit = 23567 
RCDWRc_limit = 1014 
WTRc_limit = 5324 
RTWc_limit = 4351 
CCDLc_limit = 5852 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 4992 
RTWc_limit_alone = 4063 

Commands details: 
total_CMD = 489427 
n_nop = 473772 
Read = 10326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1170 
n_act = 2144 
n_pre = 2128 
n_ref = 0 
n_req = 10625 
total_req = 11496 

Dual Bus Interface Util: 
issued_total_row = 4272 
issued_total_col = 11496 
Row_Bus_Util =  0.008729 
CoL_Bus_Util = 0.023489 
Either_Row_CoL_Bus_Util = 0.031986 
Issued_on_Two_Bus_Simul_Util = 0.000231 
issued_two_Eff = 0.007218 
queue_avg = 0.252095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.252095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=474192 n_act=2061 n_pre=2045 n_ref_event=0 n_req=10434 n_rd=10160 n_rd_L2_A=0 n_write=0 n_wr_bk=1087 bw_util=0.04596
n_activity=107793 dram_eff=0.2087
bk0: 688a 482075i bk1: 706a 481380i bk2: 712a 482658i bk3: 722a 483501i bk4: 704a 481338i bk5: 724a 480949i bk6: 704a 479128i bk7: 711a 477701i bk8: 565a 482659i bk9: 546a 484038i bk10: 558a 484455i bk11: 565a 484824i bk12: 567a 483346i bk13: 554a 483454i bk14: 565a 482544i bk15: 569a 482183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803431
Row_Buffer_Locality_read = 0.816240
Row_Buffer_Locality_write = 0.328467
Bank_Level_Parallism = 1.985449
Bank_Level_Parallism_Col = 0.983390
Bank_Level_Parallism_Ready = 1.342839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.045960 
total_CMD = 489427 
util_bw = 22494 
Wasted_Col = 26390 
Wasted_Row = 16464 
Idle = 424079 

BW Util Bottlenecks: 
RCDc_limit = 23005 
RCDWRc_limit = 877 
WTRc_limit = 4329 
RTWc_limit = 4124 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5104 
WTRc_limit_alone = 4027 
RTWc_limit_alone = 3752 

Commands details: 
total_CMD = 489427 
n_nop = 474192 
Read = 10160 
Write = 0 
L2_Alloc = 0 
L2_WB = 1087 
n_act = 2061 
n_pre = 2045 
n_ref = 0 
n_req = 10434 
total_req = 11247 

Dual Bus Interface Util: 
issued_total_row = 4106 
issued_total_col = 11247 
Row_Bus_Util =  0.008389 
CoL_Bus_Util = 0.022980 
Either_Row_CoL_Bus_Util = 0.031128 
Issued_on_Two_Bus_Simul_Util = 0.000241 
issued_two_Eff = 0.007745 
queue_avg = 0.231369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.231369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473776 n_act=2150 n_pre=2134 n_ref_event=315552 n_req=10644 n_rd=10350 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04701
n_activity=111139 dram_eff=0.207
bk0: 720a 481926i bk1: 707a 482464i bk2: 717a 482289i bk3: 722a 483132i bk4: 756a 480881i bk5: 765a 479855i bk6: 737a 477501i bk7: 713a 477855i bk8: 579a 482829i bk9: 548a 483447i bk10: 556a 484311i bk11: 567a 484513i bk12: 561a 482666i bk13: 541a 483173i bk14: 573a 481840i bk15: 588a 481729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798948
Row_Buffer_Locality_read = 0.812271
Row_Buffer_Locality_write = 0.329932
Bank_Level_Parallism = 2.018940
Bank_Level_Parallism_Col = 1.857605
Bank_Level_Parallism_Ready = 1.398899
write_to_read_ratio_blp_rw_average = 0.116138
GrpLevelPara = 1.541824 

BW Util details:
bwutil = 0.047014 
total_CMD = 489427 
util_bw = 23010 
Wasted_Col = 27241 
Wasted_Row = 17126 
Idle = 422050 

BW Util Bottlenecks: 
RCDc_limit = 23816 
RCDWRc_limit = 1017 
WTRc_limit = 5356 
RTWc_limit = 3610 
CCDLc_limit = 6183 
rwq = 0 
CCDLc_limit_alone = 5427 
WTRc_limit_alone = 4917 
RTWc_limit_alone = 3293 

Commands details: 
total_CMD = 489427 
n_nop = 473776 
Read = 10350 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 2150 
n_pre = 2134 
n_ref = 315552 
n_req = 10644 
total_req = 11505 

Dual Bus Interface Util: 
issued_total_row = 4284 
issued_total_col = 11505 
Row_Bus_Util =  0.008753 
CoL_Bus_Util = 0.023507 
Either_Row_CoL_Bus_Util = 0.031978 
Issued_on_Two_Bus_Simul_Util = 0.000282 
issued_two_Eff = 0.008817 
queue_avg = 0.257180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.25718
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=474083 n_act=2050 n_pre=2034 n_ref_event=0 n_req=10566 n_rd=10284 n_rd_L2_A=0 n_write=0 n_wr_bk=1113 bw_util=0.04657
n_activity=106364 dram_eff=0.2143
bk0: 717a 482060i bk1: 678a 481852i bk2: 715a 482764i bk3: 720a 482296i bk4: 714a 481183i bk5: 749a 481004i bk6: 696a 477778i bk7: 690a 479047i bk8: 603a 483039i bk9: 578a 482950i bk10: 573a 483841i bk11: 573a 484152i bk12: 585a 482718i bk13: 541a 483585i bk14: 580a 482913i bk15: 572a 481559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807117
Row_Buffer_Locality_read = 0.820887
Row_Buffer_Locality_write = 0.304965
Bank_Level_Parallism = 2.063161
Bank_Level_Parallism_Col = 1.903756
Bank_Level_Parallism_Ready = 1.468070
write_to_read_ratio_blp_rw_average = 0.128572
GrpLevelPara = 1.574612 

BW Util details:
bwutil = 0.046573 
total_CMD = 489427 
util_bw = 22794 
Wasted_Col = 25979 
Wasted_Row = 16009 
Idle = 424645 

BW Util Bottlenecks: 
RCDc_limit = 22371 
RCDWRc_limit = 986 
WTRc_limit = 4799 
RTWc_limit = 4175 
CCDLc_limit = 5729 
rwq = 0 
CCDLc_limit_alone = 4965 
WTRc_limit_alone = 4412 
RTWc_limit_alone = 3798 

Commands details: 
total_CMD = 489427 
n_nop = 474083 
Read = 10284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1113 
n_act = 2050 
n_pre = 2034 
n_ref = 0 
n_req = 10566 
total_req = 11397 

Dual Bus Interface Util: 
issued_total_row = 4084 
issued_total_col = 11397 
Row_Bus_Util =  0.008344 
CoL_Bus_Util = 0.023286 
Either_Row_CoL_Bus_Util = 0.031351 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.008929 
queue_avg = 0.288560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473953 n_act=2102 n_pre=2086 n_ref_event=0 n_req=10535 n_rd=10239 n_rd_L2_A=0 n_write=0 n_wr_bk=1177 bw_util=0.04665
n_activity=107867 dram_eff=0.2117
bk0: 677a 482346i bk1: 689a 482402i bk2: 709a 482726i bk3: 708a 482309i bk4: 759a 479771i bk5: 719a 481674i bk6: 696a 478452i bk7: 707a 477687i bk8: 588a 482716i bk9: 577a 483291i bk10: 557a 484203i bk11: 583a 484074i bk12: 564a 482892i bk13: 579a 482191i bk14: 558a 483006i bk15: 569a 482430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801329
Row_Buffer_Locality_read = 0.814142
Row_Buffer_Locality_write = 0.358108
Bank_Level_Parallism = 2.040436
Bank_Level_Parallism_Col = 1.866934
Bank_Level_Parallism_Ready = 1.394547
write_to_read_ratio_blp_rw_average = 0.127276
GrpLevelPara = 1.568943 

BW Util details:
bwutil = 0.046650 
total_CMD = 489427 
util_bw = 22832 
Wasted_Col = 26670 
Wasted_Row = 16172 
Idle = 423753 

BW Util Bottlenecks: 
RCDc_limit = 23131 
RCDWRc_limit = 954 
WTRc_limit = 5271 
RTWc_limit = 4411 
CCDLc_limit = 5883 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 4908 
RTWc_limit_alone = 4012 

Commands details: 
total_CMD = 489427 
n_nop = 473953 
Read = 10239 
Write = 0 
L2_Alloc = 0 
L2_WB = 1177 
n_act = 2102 
n_pre = 2086 
n_ref = 0 
n_req = 10535 
total_req = 11416 

Dual Bus Interface Util: 
issued_total_row = 4188 
issued_total_col = 11416 
Row_Bus_Util =  0.008557 
CoL_Bus_Util = 0.023325 
Either_Row_CoL_Bus_Util = 0.031617 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.008401 
queue_avg = 0.239378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.239378
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473949 n_act=2097 n_pre=2081 n_ref_event=0 n_req=10538 n_rd=10244 n_rd_L2_A=0 n_write=0 n_wr_bk=1157 bw_util=0.04659
n_activity=109894 dram_eff=0.2075
bk0: 693a 481419i bk1: 706a 481792i bk2: 726a 482569i bk3: 720a 483249i bk4: 722a 480843i bk5: 728a 481087i bk6: 698a 478034i bk7: 699a 477861i bk8: 565a 483404i bk9: 590a 483179i bk10: 563a 484009i bk11: 580a 483901i bk12: 561a 482042i bk13: 552a 482640i bk14: 575a 482518i bk15: 566a 482453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802240
Row_Buffer_Locality_read = 0.815502
Row_Buffer_Locality_write = 0.340136
Bank_Level_Parallism = 2.021271
Bank_Level_Parallism_Col = 1.900549
Bank_Level_Parallism_Ready = 1.450191
write_to_read_ratio_blp_rw_average = 0.128990
GrpLevelPara = 1.578521 

BW Util details:
bwutil = 0.046589 
total_CMD = 489427 
util_bw = 22802 
Wasted_Col = 26981 
Wasted_Row = 17062 
Idle = 422582 

BW Util Bottlenecks: 
RCDc_limit = 23344 
RCDWRc_limit = 965 
WTRc_limit = 4906 
RTWc_limit = 4370 
CCDLc_limit = 5503 
rwq = 0 
CCDLc_limit_alone = 4837 
WTRc_limit_alone = 4596 
RTWc_limit_alone = 4014 

Commands details: 
total_CMD = 489427 
n_nop = 473949 
Read = 10244 
Write = 0 
L2_Alloc = 0 
L2_WB = 1157 
n_act = 2097 
n_pre = 2081 
n_ref = 0 
n_req = 10538 
total_req = 11401 

Dual Bus Interface Util: 
issued_total_row = 4178 
issued_total_col = 11401 
Row_Bus_Util =  0.008537 
CoL_Bus_Util = 0.023295 
Either_Row_CoL_Bus_Util = 0.031625 
Issued_on_Two_Bus_Simul_Util = 0.000206 
issued_two_Eff = 0.006525 
queue_avg = 0.266281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.266281
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=474019 n_act=2072 n_pre=2056 n_ref_event=0 n_req=10498 n_rd=10200 n_rd_L2_A=0 n_write=0 n_wr_bk=1183 bw_util=0.04652
n_activity=108504 dram_eff=0.2098
bk0: 683a 482491i bk1: 707a 481712i bk2: 730a 482083i bk3: 736a 483117i bk4: 725a 481570i bk5: 725a 481396i bk6: 690a 478369i bk7: 679a 479723i bk8: 557a 483822i bk9: 588a 482993i bk10: 570a 483939i bk11: 550a 484444i bk12: 566a 482733i bk13: 549a 483118i bk14: 560a 482343i bk15: 585a 481716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803677
Row_Buffer_Locality_read = 0.816961
Row_Buffer_Locality_write = 0.348993
Bank_Level_Parallism = 1.991636
Bank_Level_Parallism_Col = 1.839801
Bank_Level_Parallism_Ready = 1.353785
write_to_read_ratio_blp_rw_average = 0.126075
GrpLevelPara = 1.557012 

BW Util details:
bwutil = 0.046516 
total_CMD = 489427 
util_bw = 22766 
Wasted_Col = 26433 
Wasted_Row = 16413 
Idle = 423815 

BW Util Bottlenecks: 
RCDc_limit = 22957 
RCDWRc_limit = 1024 
WTRc_limit = 4717 
RTWc_limit = 4188 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5180 
WTRc_limit_alone = 4366 
RTWc_limit_alone = 3835 

Commands details: 
total_CMD = 489427 
n_nop = 474019 
Read = 10200 
Write = 0 
L2_Alloc = 0 
L2_WB = 1183 
n_act = 2072 
n_pre = 2056 
n_ref = 0 
n_req = 10498 
total_req = 11383 

Dual Bus Interface Util: 
issued_total_row = 4128 
issued_total_col = 11383 
Row_Bus_Util =  0.008434 
CoL_Bus_Util = 0.023258 
Either_Row_CoL_Bus_Util = 0.031482 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.006685 
queue_avg = 0.219534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.219534
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=489427 n_nop=473699 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10724 n_rd=10417 n_rd_L2_A=0 n_write=0 n_wr_bk=1213 bw_util=0.04752
n_activity=108881 dram_eff=0.2136
bk0: 685a 482117i bk1: 714a 480441i bk2: 743a 481585i bk3: 714a 482923i bk4: 746a 480824i bk5: 759a 480164i bk6: 702a 478177i bk7: 692a 478040i bk8: 606a 482721i bk9: 585a 483353i bk10: 595a 483944i bk11: 577a 484045i bk12: 568a 482865i bk13: 571a 483505i bk14: 592a 481802i bk15: 568a 482393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805110
Row_Buffer_Locality_read = 0.818758
Row_Buffer_Locality_write = 0.342020
Bank_Level_Parallism = 2.057498
Bank_Level_Parallism_Col = 1.920779
Bank_Level_Parallism_Ready = 1.465513
write_to_read_ratio_blp_rw_average = 0.136745
GrpLevelPara = 1.589937 

BW Util details:
bwutil = 0.047525 
total_CMD = 489427 
util_bw = 23260 
Wasted_Col = 27197 
Wasted_Row = 16345 
Idle = 422625 

BW Util Bottlenecks: 
RCDc_limit = 23534 
RCDWRc_limit = 1027 
WTRc_limit = 5221 
RTWc_limit = 4620 
CCDLc_limit = 6023 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 4904 
RTWc_limit_alone = 4176 

Commands details: 
total_CMD = 489427 
n_nop = 473699 
Read = 10417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1213 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10724 
total_req = 11630 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11630 
Row_Bus_Util =  0.008549 
CoL_Bus_Util = 0.023762 
Either_Row_CoL_Bus_Util = 0.032136 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.005468 
queue_avg = 0.263065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.263065

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69591, Miss = 10243, Miss_rate = 0.147, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[1]: Access = 61628, Miss = 5433, Miss_rate = 0.088, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[2]: Access = 61560, Miss = 5436, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 61310, Miss = 5371, Miss_rate = 0.088, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[4]: Access = 61551, Miss = 5342, Miss_rate = 0.087, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 61600, Miss = 5516, Miss_rate = 0.090, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 61370, Miss = 5395, Miss_rate = 0.088, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 61270, Miss = 5361, Miss_rate = 0.087, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[8]: Access = 61958, Miss = 5465, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 62242, Miss = 5479, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 62016, Miss = 5303, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61877, Miss = 5392, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[12]: Access = 62226, Miss = 5523, Miss_rate = 0.089, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[13]: Access = 62011, Miss = 5581, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62275, Miss = 5460, Miss_rate = 0.088, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 62324, Miss = 5388, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 61235, Miss = 5383, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 61321, Miss = 5482, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 61096, Miss = 5350, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 61220, Miss = 5524, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60831, Miss = 5387, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61713, Miss = 5384, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 61456, Miss = 5543, Miss_rate = 0.090, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 61698, Miss = 5514, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1487379
L2_total_cache_misses = 135255
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 371
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1068394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78744
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10581
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1487379
icnt_total_pkts_simt_to_mem=1487113
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08496
	minimum = 5
	maximum = 10
Network latency average = 5.08496
	minimum = 5
	maximum = 10
Slowest packet = 2970620
Flit latency average = 5.08496
	minimum = 5
	maximum = 10
Slowest flit = 2970620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0811057
	minimum = 0.0632054 (at node 22)
	maximum = 0.120391 (at node 2)
Accepted packet rate average = 0.0811057
	minimum = 0.0632054 (at node 22)
	maximum = 0.120391 (at node 2)
Injected flit rate average = 0.0811057
	minimum = 0.0632054 (at node 22)
	maximum = 0.120391 (at node 2)
Accepted flit rate average= 0.0811057
	minimum = 0.0632054 (at node 22)
	maximum = 0.120391 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.6357 (20 samples)
	minimum = 5 (20 samples)
	maximum = 244 (20 samples)
Network latency average = 26.3279 (20 samples)
	minimum = 5 (20 samples)
	maximum = 130.65 (20 samples)
Flit latency average = 26.3279 (20 samples)
	minimum = 5 (20 samples)
	maximum = 130.65 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.138263 (20 samples)
	minimum = 0.0987562 (20 samples)
	maximum = 0.327953 (20 samples)
Accepted packet rate average = 0.138263 (20 samples)
	minimum = 0.0987562 (20 samples)
	maximum = 0.328234 (20 samples)
Injected flit rate average = 0.138263 (20 samples)
	minimum = 0.0987562 (20 samples)
	maximum = 0.327953 (20 samples)
Accepted flit rate average = 0.138263 (20 samples)
	minimum = 0.0987562 (20 samples)
	maximum = 0.328234 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 292989 (inst/sec)
gpgpu_simulation_rate = 2597 (cycle/sec)
gpgpu_silicon_slowdown = 322294x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
