#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x6182f7937630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6182f79377c0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0x6182f794ceb0_0 .var "clk", 0 0;
v0x6182f794cf70_0 .var "cpu_addr", 3 0;
v0x6182f794d080_0 .var "cpu_data", 7 0;
v0x6182f794d120_0 .var "cpu_rd", 0 0;
v0x6182f794d1f0_0 .var "cpu_wr", 0 0;
v0x6182f794d2e0_0 .net "mem_data", 7 0, v0x6182f794c370_0;  1 drivers
v0x6182f794d3d0_0 .var "rst", 0 0;
S_0x6182f78f6cf0 .scope module, "uut" "memory_controller" 3 14, 4 1 0, S_0x6182f79377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "cpu_data";
    .port_info 3 /INPUT 1 "cpu_wr";
    .port_info 4 /INPUT 1 "cpu_rd";
    .port_info 5 /INPUT 4 "cpu_addr";
    .port_info 6 /OUTPUT 8 "mem_data";
v0x6182f794c6c0_0 .net "clk", 0 0, v0x6182f794ceb0_0;  1 drivers
v0x6182f794c780_0 .net "cpu_addr", 3 0, v0x6182f794cf70_0;  1 drivers
v0x6182f794c850_0 .net "cpu_data", 7 0, v0x6182f794d080_0;  1 drivers
v0x6182f794c920_0 .net "cpu_rd", 0 0, v0x6182f794d120_0;  1 drivers
v0x6182f794c9e0_0 .net "cpu_wr", 0 0, v0x6182f794d1f0_0;  1 drivers
v0x6182f794caf0_0 .var "data_to_mem", 7 0;
v0x6182f794cbb0_0 .net "mem_data", 7 0, v0x6182f794c370_0;  alias, 1 drivers
v0x6182f794cc80_0 .net "rst", 0 0, v0x6182f794d3d0_0;  1 drivers
v0x6182f794cd20_0 .var "wr", 0 0;
E_0x6182f79355a0 .event posedge, v0x6182f794cc80_0, v0x6182f794c1c0_0;
S_0x6182f78f6ed0 .scope module, "mem" "simple_memory" 4 13, 5 1 0, S_0x6182f78f6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x6182f78f70d0_0 .net "addr", 3 0, v0x6182f794cf70_0;  alias, 1 drivers
v0x6182f794c1c0_0 .net "clk", 0 0, v0x6182f794ceb0_0;  alias, 1 drivers
v0x6182f794c280_0 .net "data_in", 7 0, v0x6182f794caf0_0;  1 drivers
v0x6182f794c370_0 .var "data_out", 7 0;
v0x6182f794c450 .array "mem", 15 0, 7 0;
v0x6182f794c560_0 .net "wr_en", 0 0, v0x6182f794cd20_0;  1 drivers
E_0x6182f791aef0 .event posedge, v0x6182f794c1c0_0;
    .scope S_0x6182f78f6ed0;
T_0 ;
    %wait E_0x6182f791aef0;
    %load/vec4 v0x6182f794c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x6182f794c280_0;
    %load/vec4 v0x6182f78f70d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6182f794c450, 0, 4;
T_0.0 ;
    %load/vec4 v0x6182f78f70d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x6182f794c450, 4;
    %assign/vec4 v0x6182f794c370_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6182f78f6cf0;
T_1 ;
    %wait E_0x6182f79355a0;
    %load/vec4 v0x6182f794cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6182f794cd20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6182f794caf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6182f794c9e0_0;
    %assign/vec4 v0x6182f794cd20_0, 0;
    %load/vec4 v0x6182f794c850_0;
    %assign/vec4 v0x6182f794caf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x6182f79377c0;
T_2 ;
    %vpi_call/w 3 10 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6182f79377c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x6182f79377c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6182f794ceb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x6182f79377c0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x6182f794ceb0_0;
    %inv;
    %store/vec4 v0x6182f794ceb0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6182f79377c0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6182f794d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6182f794d1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6182f794d120_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6182f794d080_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6182f794cf70_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6182f794d3d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6182f794cf70_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x6182f794d080_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6182f794d1f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6182f794d1f0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x6182f794cf70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6182f794d120_0, 0, 1;
    %delay 20, 0;
    %vpi_call/w 3 42 "$display", "Data read: %h", v0x6182f794d2e0_0 {0 0 0};
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "test_bench/test_bench_controller.sv";
    "rtl/memory_controller.sv";
    "rtl/simple_memory.sv";
