{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639954963161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639954963161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 18:02:42 2021 " "Processing started: Sun Dec 19 18:02:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639954963161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639954963161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab6 -c lab6 --vector_source=\"C:/Users/Ahmad El-Gohary/Desktop/lab 6/Waveform.vwf\" --testbench_file=./simulation/qsim/lab6.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog lab6 -c lab6 --vector_source=\"C:/Users/Ahmad El-Gohary/Desktop/lab 6/Waveform.vwf\" --testbench_file=./simulation/qsim/lab6.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639954963161 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "D 1 16 " "Bus port \"D\" specified in vector source file has ports with indices that do not fall in the range of port D\[1:16\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963360 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "D\[0\] " "Can't find port \"D\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1639954963360 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "D 1 16 " "Bus port \"D\" specified in vector source file has ports with indices that do not fall in the range of port D\[1:16\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963360 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "D\[0\] " "Can't find port \"D\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1639954963360 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "A 4 1 " "Bus port \"A\" specified in vector source file has ports with indices that do not fall in the range of port A\[4:1\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "A 4 1 " "Bus port \"A\" specified in vector source file has ports with indices that do not fall in the range of port A\[4:1\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "D 1 16 " "Bus port \"D\" specified in vector source file has ports with indices that do not fall in the range of port D\[1:16\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "D\[0\] " "Can't find port \"D\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Error" "ETBO_PORT_OUT_OF_RANGE" "A 4 1 " "Bus port \"A\" specified in vector source file has ports with indices that do not fall in the range of port A\[4:1\] in top level design of Quartus II project" {  } {  } 0 201008 "Bus port \"%1!s!\" specified in vector source file has ports with indices that do not fall in the range of port %1!s!\[%2!d!:%3!d!\] in top level design of Quartus II project" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "A\[0\] " "Can't find port \"A\[0\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/lab6.vt " "Generated Verilog Test Bench File ./simulation/qsim/lab6.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1639954963361 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 6 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639954963383 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 19 18:02:43 2021 " "Processing ended: Sun Dec 19 18:02:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639954963383 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639954963383 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639954963383 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639954963383 ""}
