Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 364                                    |
| Number of User Hierarchies                              | 72                                     |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 16                                     |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fullAdder_0'
  Processing 'carry_select_4bit_0'
  Processing 'carrySelectAdder'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'carrySelectAdder' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'fullAdder_63'
  Mapping 'fullAdder_63'
  Structuring 'fullAdder_62'
  Mapping 'fullAdder_62'
  Structuring 'fullAdder_61'
  Mapping 'fullAdder_61'
  Structuring 'fullAdder_60'
  Mapping 'fullAdder_60'
  Structuring 'fullAdder_59'
  Mapping 'fullAdder_59'
  Structuring 'fullAdder_58'
  Mapping 'fullAdder_58'
  Structuring 'fullAdder_57'
  Mapping 'fullAdder_57'
  Structuring 'fullAdder_56'
  Mapping 'fullAdder_56'
  Structuring 'fullAdder_55'
  Mapping 'fullAdder_55'
  Structuring 'fullAdder_54'
  Mapping 'fullAdder_54'
  Structuring 'fullAdder_53'
  Mapping 'fullAdder_53'
  Structuring 'fullAdder_52'
  Mapping 'fullAdder_52'
  Structuring 'fullAdder_51'
  Mapping 'fullAdder_51'
  Structuring 'fullAdder_50'
  Mapping 'fullAdder_50'
  Structuring 'fullAdder_49'
  Mapping 'fullAdder_49'
  Structuring 'fullAdder_48'
  Mapping 'fullAdder_48'
  Structuring 'fullAdder_47'
  Mapping 'fullAdder_47'
  Structuring 'fullAdder_46'
  Mapping 'fullAdder_46'
  Structuring 'fullAdder_45'
  Mapping 'fullAdder_45'
  Structuring 'fullAdder_44'
  Mapping 'fullAdder_44'
  Structuring 'fullAdder_43'
  Mapping 'fullAdder_43'
  Structuring 'fullAdder_42'
  Mapping 'fullAdder_42'
  Structuring 'fullAdder_41'
  Mapping 'fullAdder_41'
  Structuring 'fullAdder_40'
  Mapping 'fullAdder_40'
  Structuring 'fullAdder_39'
  Mapping 'fullAdder_39'
  Structuring 'fullAdder_38'
  Mapping 'fullAdder_38'
  Structuring 'fullAdder_37'
  Mapping 'fullAdder_37'
  Structuring 'fullAdder_36'
  Mapping 'fullAdder_36'
  Structuring 'fullAdder_35'
  Mapping 'fullAdder_35'
  Structuring 'fullAdder_34'
  Mapping 'fullAdder_34'
  Structuring 'fullAdder_33'
  Mapping 'fullAdder_33'
  Structuring 'fullAdder_32'
  Mapping 'fullAdder_32'
  Structuring 'fullAdder_31'
  Mapping 'fullAdder_31'
  Structuring 'fullAdder_30'
  Mapping 'fullAdder_30'
  Structuring 'fullAdder_29'
  Mapping 'fullAdder_29'
  Structuring 'fullAdder_28'
  Mapping 'fullAdder_28'
  Structuring 'fullAdder_27'
  Mapping 'fullAdder_27'
  Structuring 'fullAdder_26'
  Mapping 'fullAdder_26'
  Structuring 'fullAdder_25'
  Mapping 'fullAdder_25'
  Structuring 'fullAdder_24'
  Mapping 'fullAdder_24'
  Structuring 'fullAdder_23'
  Mapping 'fullAdder_23'
  Structuring 'fullAdder_22'
  Mapping 'fullAdder_22'
  Structuring 'fullAdder_21'
  Mapping 'fullAdder_21'
  Structuring 'fullAdder_20'
  Mapping 'fullAdder_20'
  Structuring 'fullAdder_19'
  Mapping 'fullAdder_19'
  Structuring 'fullAdder_18'
  Mapping 'fullAdder_18'
  Structuring 'fullAdder_17'
  Mapping 'fullAdder_17'
  Structuring 'fullAdder_16'
  Mapping 'fullAdder_16'
  Structuring 'fullAdder_15'
  Mapping 'fullAdder_15'
  Structuring 'fullAdder_14'
  Mapping 'fullAdder_14'
  Structuring 'fullAdder_13'
  Mapping 'fullAdder_13'
  Structuring 'fullAdder_12'
  Mapping 'fullAdder_12'
  Structuring 'fullAdder_11'
  Mapping 'fullAdder_11'
  Structuring 'fullAdder_10'
  Mapping 'fullAdder_10'
  Structuring 'fullAdder_9'
  Mapping 'fullAdder_9'
  Structuring 'fullAdder_8'
  Mapping 'fullAdder_8'
  Structuring 'fullAdder_7'
  Mapping 'fullAdder_7'
  Structuring 'fullAdder_6'
  Mapping 'fullAdder_6'
  Structuring 'fullAdder_5'
  Mapping 'fullAdder_5'
  Structuring 'fullAdder_4'
  Mapping 'fullAdder_4'
  Structuring 'fullAdder_3'
  Mapping 'fullAdder_3'
  Structuring 'fullAdder_2'
  Mapping 'fullAdder_2'
  Structuring 'fullAdder_1'
  Mapping 'fullAdder_1'
  Structuring 'carry_select_4bit_7'
  Mapping 'carry_select_4bit_7'
  Structuring 'carry_select_4bit_6'
  Mapping 'carry_select_4bit_6'
  Structuring 'carry_select_4bit_5'
  Mapping 'carry_select_4bit_5'
  Structuring 'carry_select_4bit_4'
  Mapping 'carry_select_4bit_4'
  Structuring 'carry_select_4bit_3'
  Mapping 'carry_select_4bit_3'
  Structuring 'carry_select_4bit_2'
  Mapping 'carry_select_4bit_2'
  Structuring 'carry_select_4bit_1'
  Mapping 'carry_select_4bit_1'
  Structuring 'fullAdder_0'
  Mapping 'fullAdder_0'
  Structuring 'carry_select_4bit_0'
  Mapping 'carry_select_4bit_0'
  Structuring 'carrySelectAdder'
  Mapping 'carrySelectAdder'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
    0:00:01    3011.8      0.00       0.0       0.0                          
Loading db file '/home/user60/.sheshLabVLSI/VLSI-Project-Part1/CSA-Work/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
