

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'
================================================================
* Date:           Mon May 22 17:32:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2051|     2051|  0.103 ms|  0.103 ms|  2051|  2051|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_3  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2083|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     532|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     532|   2137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |NZeros_7_fu_295_p2         |         +|   0|  0|   39|          32|          32|
    |add_ln1105_fu_423_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln1122_fu_521_p2       |         +|   0|  0|   11|          11|          11|
    |add_ln180_fu_184_p2        |         +|   0|  0|   12|          12|           1|
    |lsb_index_fu_315_p2        |         +|   0|  0|   39|          32|           7|
    |m_9_fu_475_p2              |         +|   0|  0|   71|          64|          64|
    |sub_ln1095_fu_309_p2       |         -|   0|  0|   39|           7|          32|
    |sub_ln1098_fu_341_p2       |         -|   0|  0|   14|           3|           7|
    |sub_ln1106_fu_439_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln1116_fu_515_p2       |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_229_p2            |         -|   0|  0|   87|           1|          80|
    |a_fu_369_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln1100_fu_397_p2       |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_357_p2       |       and|   0|  0|   80|          80|          80|
    |hitNonZero_fu_265_p2       |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1086_fu_215_p2      |      icmp|   0|  0|   34|          80|           1|
    |icmp_ln1097_fu_331_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1098_fu_363_p2      |      icmp|   0|  0|   34|          80|           1|
    |icmp_ln1105_fu_417_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln180_fu_178_p2       |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln181_fu_199_p2       |      icmp|   0|  0|    8|           3|           2|
    |lshr_ln1098_fu_351_p2      |      lshr|   0|  0|  246|           2|          80|
    |lshr_ln1105_fu_433_p2      |      lshr|   0|  0|  246|          80|          80|
    |or_ln1100_fu_403_p2        |        or|   0|  0|    2|           1|           1|
    |NZeros_9_fu_301_p3         |    select|   0|  0|   32|           1|          32|
    |m_fu_463_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1086_fu_547_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1094_fu_503_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln181_fu_586_p3     |    select|   0|  0|  448|           1|           1|
    |tmp_V_6_fu_235_p3          |    select|   0|  0|   80|           1|          80|
    |shl_ln1106_fu_449_p2       |       shl|   0|  0|  246|          80|          80|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1100_fu_383_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2083|         762|         821|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |T_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   12|         24|
    |i_fu_130                 |   9|          2|   12|         24|
    |phi_ln181_fu_126         |   9|          2|  448|        896|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  475|        950|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_130                          |   12|   0|   12|          0|
    |icmp_ln180_reg_618                |    1|   0|    1|          0|
    |icmp_ln181_reg_627                |    1|   0|    1|          0|
    |icmp_ln181_reg_627_pp0_iter1_reg  |    1|   0|    1|          0|
    |phi_ln181_fu_126                  |  448|   0|  448|          0|
    |select_ln1086_reg_637             |   64|   0|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  532|   0|  532|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|m_axi_T_BUS_AWVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WVALID    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WREADY    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WDATA     |  out|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WSTRB     |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WLAST     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WID       |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WUSER     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RDATA     |   in|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RLAST     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RFIFONUM  |   in|    9|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|sext_ln180            |   in|   58|     ap_none|                                sext_ln180|        scalar|
|tt_loc_V_address0     |  out|   11|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_ce0          |  out|    1|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_q0           |   in|   80|   ap_memory|                                  tt_loc_V|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

