0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sim_1/new/tb_lsfr_top.v,1747184018,verilog,,,,tb_lfsr_top,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1747181797,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/clk_gen_100M.v,,clk_wiz_0,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1747181797,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/clk_gen_100M.v,1747181673,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/freq_div_100.v,,clk_gen_100M,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/freq_div_100.v,1747181678,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/hex2ssd.v,,freq_div_100,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/hex2ssd.v,1747181553,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v,,hex2ssd,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr.v,1747183716,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr_top.v,,lfsr,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sources_1/new/lsfr_top.v,1747184605,verilog,,E:/Dev/sync-git/digital-system-design-verilog/design_practice/11-week/11-week-lab/11-week-lab.srcs/sim_1/new/tb_lsfr_top.v,,lfsr_top,,,../../../../11-week-lab.srcs/sources_1/ip/clk_wiz_0,,,,,
