// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/05/2023 22:02:54"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton_test (
	clock,
	reset,
	test,
	t_ctrl_writeEnable,
	t_ctrl_writeReg,
	t_ctrl_readRegA,
	t_ctrl_readRegB,
	t_data_writeReg,
	t_data_readRegA,
	t_data_readRegB,
	t_test_out,
	t_test2_out,
	t_test3_out,
	t_test4_out,
	o_ctrl_writeEnable,
	o_ctrl_writeReg,
	o_data_writeReg,
	o_address_imem,
	o_data_q_imem,
	o_stu_imem_clock);
input 	clock;
input 	reset;
input 	test;
input 	t_ctrl_writeEnable;
input 	[4:0] t_ctrl_writeReg;
input 	[4:0] t_ctrl_readRegA;
input 	[4:0] t_ctrl_readRegB;
input 	[31:0] t_data_writeReg;
output 	[31:0] t_data_readRegA;
output 	[31:0] t_data_readRegB;
output 	t_test_out;
output 	[31:0] t_test2_out;
output 	[4:0] t_test3_out;
output 	[31:0] t_test4_out;
output 	o_ctrl_writeEnable;
output 	[4:0] o_ctrl_writeReg;
output 	[31:0] o_data_writeReg;
output 	[11:0] o_address_imem;
output 	[31:0] o_data_q_imem;
output 	o_stu_imem_clock;

// Design Ports Information
// reset	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[2]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[3]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[4]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[7]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[9]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[10]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[11]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[12]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[13]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[15]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[16]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[17]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[18]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[19]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[20]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[21]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[22]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[23]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[24]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[25]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[26]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[27]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[28]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[30]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_writeReg[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[1]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[4]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[8]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[10]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[11]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[12]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[13]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[14]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[15]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[16]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[17]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[18]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[19]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[20]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[21]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[22]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[23]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[24]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[25]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[26]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[27]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[28]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[30]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegA[31]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[1]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[3]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[7]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[8]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[9]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[10]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[11]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[13]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[14]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[16]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[17]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[18]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[19]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[20]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[21]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[22]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[23]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[24]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[25]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[26]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[27]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[28]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[29]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[30]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_data_readRegB[31]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test_out	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[6]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[8]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[10]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[13]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[14]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[15]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[16]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[17]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[18]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[19]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[20]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[21]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[22]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[23]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[24]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[25]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[26]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[27]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[28]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[29]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[30]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test2_out[31]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[1]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[3]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test3_out[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[7]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[9]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[10]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[11]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[12]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[14]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[15]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[16]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[17]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[18]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[19]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[20]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[21]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[23]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[24]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[25]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[26]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[27]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[28]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[29]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[30]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_test4_out[31]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeEnable	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_ctrl_writeReg[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[1]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[2]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[3]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[5]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[7]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[8]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[11]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[12]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[13]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[14]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[15]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[16]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[17]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[18]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[19]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[20]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[21]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[22]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[23]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[24]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[25]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[26]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[27]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[28]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[29]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[30]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_writeReg[31]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[1]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[3]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[8]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[9]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_address_imem[11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[2]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[6]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[7]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[8]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[9]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[10]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[11]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[12]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[13]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[14]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[15]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[16]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[17]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[18]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[19]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[20]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[21]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[22]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[23]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[24]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[25]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[26]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[27]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[28]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[30]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_data_q_imem[31]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_stu_imem_clock	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// test	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeEnable	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[0]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegA[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_writeReg[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ctrl_readRegB[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \reset~input_o ;
wire \t_data_writeReg[0]~input_o ;
wire \t_data_writeReg[1]~input_o ;
wire \t_data_writeReg[2]~input_o ;
wire \t_data_writeReg[3]~input_o ;
wire \t_data_writeReg[4]~input_o ;
wire \t_data_writeReg[5]~input_o ;
wire \t_data_writeReg[6]~input_o ;
wire \t_data_writeReg[7]~input_o ;
wire \t_data_writeReg[8]~input_o ;
wire \t_data_writeReg[9]~input_o ;
wire \t_data_writeReg[10]~input_o ;
wire \t_data_writeReg[11]~input_o ;
wire \t_data_writeReg[12]~input_o ;
wire \t_data_writeReg[13]~input_o ;
wire \t_data_writeReg[14]~input_o ;
wire \t_data_writeReg[15]~input_o ;
wire \t_data_writeReg[16]~input_o ;
wire \t_data_writeReg[17]~input_o ;
wire \t_data_writeReg[18]~input_o ;
wire \t_data_writeReg[19]~input_o ;
wire \t_data_writeReg[20]~input_o ;
wire \t_data_writeReg[21]~input_o ;
wire \t_data_writeReg[22]~input_o ;
wire \t_data_writeReg[23]~input_o ;
wire \t_data_writeReg[24]~input_o ;
wire \t_data_writeReg[25]~input_o ;
wire \t_data_writeReg[26]~input_o ;
wire \t_data_writeReg[27]~input_o ;
wire \t_data_writeReg[28]~input_o ;
wire \t_data_writeReg[29]~input_o ;
wire \t_data_writeReg[30]~input_o ;
wire \t_data_writeReg[31]~input_o ;
wire \t_data_readRegA[0]~output_o ;
wire \t_data_readRegA[1]~output_o ;
wire \t_data_readRegA[2]~output_o ;
wire \t_data_readRegA[3]~output_o ;
wire \t_data_readRegA[4]~output_o ;
wire \t_data_readRegA[5]~output_o ;
wire \t_data_readRegA[6]~output_o ;
wire \t_data_readRegA[7]~output_o ;
wire \t_data_readRegA[8]~output_o ;
wire \t_data_readRegA[9]~output_o ;
wire \t_data_readRegA[10]~output_o ;
wire \t_data_readRegA[11]~output_o ;
wire \t_data_readRegA[12]~output_o ;
wire \t_data_readRegA[13]~output_o ;
wire \t_data_readRegA[14]~output_o ;
wire \t_data_readRegA[15]~output_o ;
wire \t_data_readRegA[16]~output_o ;
wire \t_data_readRegA[17]~output_o ;
wire \t_data_readRegA[18]~output_o ;
wire \t_data_readRegA[19]~output_o ;
wire \t_data_readRegA[20]~output_o ;
wire \t_data_readRegA[21]~output_o ;
wire \t_data_readRegA[22]~output_o ;
wire \t_data_readRegA[23]~output_o ;
wire \t_data_readRegA[24]~output_o ;
wire \t_data_readRegA[25]~output_o ;
wire \t_data_readRegA[26]~output_o ;
wire \t_data_readRegA[27]~output_o ;
wire \t_data_readRegA[28]~output_o ;
wire \t_data_readRegA[29]~output_o ;
wire \t_data_readRegA[30]~output_o ;
wire \t_data_readRegA[31]~output_o ;
wire \t_data_readRegB[0]~output_o ;
wire \t_data_readRegB[1]~output_o ;
wire \t_data_readRegB[2]~output_o ;
wire \t_data_readRegB[3]~output_o ;
wire \t_data_readRegB[4]~output_o ;
wire \t_data_readRegB[5]~output_o ;
wire \t_data_readRegB[6]~output_o ;
wire \t_data_readRegB[7]~output_o ;
wire \t_data_readRegB[8]~output_o ;
wire \t_data_readRegB[9]~output_o ;
wire \t_data_readRegB[10]~output_o ;
wire \t_data_readRegB[11]~output_o ;
wire \t_data_readRegB[12]~output_o ;
wire \t_data_readRegB[13]~output_o ;
wire \t_data_readRegB[14]~output_o ;
wire \t_data_readRegB[15]~output_o ;
wire \t_data_readRegB[16]~output_o ;
wire \t_data_readRegB[17]~output_o ;
wire \t_data_readRegB[18]~output_o ;
wire \t_data_readRegB[19]~output_o ;
wire \t_data_readRegB[20]~output_o ;
wire \t_data_readRegB[21]~output_o ;
wire \t_data_readRegB[22]~output_o ;
wire \t_data_readRegB[23]~output_o ;
wire \t_data_readRegB[24]~output_o ;
wire \t_data_readRegB[25]~output_o ;
wire \t_data_readRegB[26]~output_o ;
wire \t_data_readRegB[27]~output_o ;
wire \t_data_readRegB[28]~output_o ;
wire \t_data_readRegB[29]~output_o ;
wire \t_data_readRegB[30]~output_o ;
wire \t_data_readRegB[31]~output_o ;
wire \t_test_out~output_o ;
wire \t_test2_out[0]~output_o ;
wire \t_test2_out[1]~output_o ;
wire \t_test2_out[2]~output_o ;
wire \t_test2_out[3]~output_o ;
wire \t_test2_out[4]~output_o ;
wire \t_test2_out[5]~output_o ;
wire \t_test2_out[6]~output_o ;
wire \t_test2_out[7]~output_o ;
wire \t_test2_out[8]~output_o ;
wire \t_test2_out[9]~output_o ;
wire \t_test2_out[10]~output_o ;
wire \t_test2_out[11]~output_o ;
wire \t_test2_out[12]~output_o ;
wire \t_test2_out[13]~output_o ;
wire \t_test2_out[14]~output_o ;
wire \t_test2_out[15]~output_o ;
wire \t_test2_out[16]~output_o ;
wire \t_test2_out[17]~output_o ;
wire \t_test2_out[18]~output_o ;
wire \t_test2_out[19]~output_o ;
wire \t_test2_out[20]~output_o ;
wire \t_test2_out[21]~output_o ;
wire \t_test2_out[22]~output_o ;
wire \t_test2_out[23]~output_o ;
wire \t_test2_out[24]~output_o ;
wire \t_test2_out[25]~output_o ;
wire \t_test2_out[26]~output_o ;
wire \t_test2_out[27]~output_o ;
wire \t_test2_out[28]~output_o ;
wire \t_test2_out[29]~output_o ;
wire \t_test2_out[30]~output_o ;
wire \t_test2_out[31]~output_o ;
wire \t_test3_out[0]~output_o ;
wire \t_test3_out[1]~output_o ;
wire \t_test3_out[2]~output_o ;
wire \t_test3_out[3]~output_o ;
wire \t_test3_out[4]~output_o ;
wire \t_test4_out[0]~output_o ;
wire \t_test4_out[1]~output_o ;
wire \t_test4_out[2]~output_o ;
wire \t_test4_out[3]~output_o ;
wire \t_test4_out[4]~output_o ;
wire \t_test4_out[5]~output_o ;
wire \t_test4_out[6]~output_o ;
wire \t_test4_out[7]~output_o ;
wire \t_test4_out[8]~output_o ;
wire \t_test4_out[9]~output_o ;
wire \t_test4_out[10]~output_o ;
wire \t_test4_out[11]~output_o ;
wire \t_test4_out[12]~output_o ;
wire \t_test4_out[13]~output_o ;
wire \t_test4_out[14]~output_o ;
wire \t_test4_out[15]~output_o ;
wire \t_test4_out[16]~output_o ;
wire \t_test4_out[17]~output_o ;
wire \t_test4_out[18]~output_o ;
wire \t_test4_out[19]~output_o ;
wire \t_test4_out[20]~output_o ;
wire \t_test4_out[21]~output_o ;
wire \t_test4_out[22]~output_o ;
wire \t_test4_out[23]~output_o ;
wire \t_test4_out[24]~output_o ;
wire \t_test4_out[25]~output_o ;
wire \t_test4_out[26]~output_o ;
wire \t_test4_out[27]~output_o ;
wire \t_test4_out[28]~output_o ;
wire \t_test4_out[29]~output_o ;
wire \t_test4_out[30]~output_o ;
wire \t_test4_out[31]~output_o ;
wire \o_ctrl_writeEnable~output_o ;
wire \o_ctrl_writeReg[0]~output_o ;
wire \o_ctrl_writeReg[1]~output_o ;
wire \o_ctrl_writeReg[2]~output_o ;
wire \o_ctrl_writeReg[3]~output_o ;
wire \o_ctrl_writeReg[4]~output_o ;
wire \o_data_writeReg[0]~output_o ;
wire \o_data_writeReg[1]~output_o ;
wire \o_data_writeReg[2]~output_o ;
wire \o_data_writeReg[3]~output_o ;
wire \o_data_writeReg[4]~output_o ;
wire \o_data_writeReg[5]~output_o ;
wire \o_data_writeReg[6]~output_o ;
wire \o_data_writeReg[7]~output_o ;
wire \o_data_writeReg[8]~output_o ;
wire \o_data_writeReg[9]~output_o ;
wire \o_data_writeReg[10]~output_o ;
wire \o_data_writeReg[11]~output_o ;
wire \o_data_writeReg[12]~output_o ;
wire \o_data_writeReg[13]~output_o ;
wire \o_data_writeReg[14]~output_o ;
wire \o_data_writeReg[15]~output_o ;
wire \o_data_writeReg[16]~output_o ;
wire \o_data_writeReg[17]~output_o ;
wire \o_data_writeReg[18]~output_o ;
wire \o_data_writeReg[19]~output_o ;
wire \o_data_writeReg[20]~output_o ;
wire \o_data_writeReg[21]~output_o ;
wire \o_data_writeReg[22]~output_o ;
wire \o_data_writeReg[23]~output_o ;
wire \o_data_writeReg[24]~output_o ;
wire \o_data_writeReg[25]~output_o ;
wire \o_data_writeReg[26]~output_o ;
wire \o_data_writeReg[27]~output_o ;
wire \o_data_writeReg[28]~output_o ;
wire \o_data_writeReg[29]~output_o ;
wire \o_data_writeReg[30]~output_o ;
wire \o_data_writeReg[31]~output_o ;
wire \o_address_imem[0]~output_o ;
wire \o_address_imem[1]~output_o ;
wire \o_address_imem[2]~output_o ;
wire \o_address_imem[3]~output_o ;
wire \o_address_imem[4]~output_o ;
wire \o_address_imem[5]~output_o ;
wire \o_address_imem[6]~output_o ;
wire \o_address_imem[7]~output_o ;
wire \o_address_imem[8]~output_o ;
wire \o_address_imem[9]~output_o ;
wire \o_address_imem[10]~output_o ;
wire \o_address_imem[11]~output_o ;
wire \o_data_q_imem[0]~output_o ;
wire \o_data_q_imem[1]~output_o ;
wire \o_data_q_imem[2]~output_o ;
wire \o_data_q_imem[3]~output_o ;
wire \o_data_q_imem[4]~output_o ;
wire \o_data_q_imem[5]~output_o ;
wire \o_data_q_imem[6]~output_o ;
wire \o_data_q_imem[7]~output_o ;
wire \o_data_q_imem[8]~output_o ;
wire \o_data_q_imem[9]~output_o ;
wire \o_data_q_imem[10]~output_o ;
wire \o_data_q_imem[11]~output_o ;
wire \o_data_q_imem[12]~output_o ;
wire \o_data_q_imem[13]~output_o ;
wire \o_data_q_imem[14]~output_o ;
wire \o_data_q_imem[15]~output_o ;
wire \o_data_q_imem[16]~output_o ;
wire \o_data_q_imem[17]~output_o ;
wire \o_data_q_imem[18]~output_o ;
wire \o_data_q_imem[19]~output_o ;
wire \o_data_q_imem[20]~output_o ;
wire \o_data_q_imem[21]~output_o ;
wire \o_data_q_imem[22]~output_o ;
wire \o_data_q_imem[23]~output_o ;
wire \o_data_q_imem[24]~output_o ;
wire \o_data_q_imem[25]~output_o ;
wire \o_data_q_imem[26]~output_o ;
wire \o_data_q_imem[27]~output_o ;
wire \o_data_q_imem[28]~output_o ;
wire \o_data_q_imem[29]~output_o ;
wire \o_data_q_imem[30]~output_o ;
wire \o_data_q_imem[31]~output_o ;
wire \o_stu_imem_clock~output_o ;
wire \test~input_o ;
wire \t_ctrl_readRegA[2]~input_o ;
wire \t_ctrl_writeReg[2]~input_o ;
wire \my_regfile|Equal1~0_combout ;
wire \t_ctrl_writeReg[3]~input_o ;
wire \t_ctrl_readRegA[3]~input_o ;
wire \my_regfile|data_readRegA~34_combout ;
wire \t_ctrl_writeReg[4]~input_o ;
wire \mux1|out[4]~0_combout ;
wire \t_ctrl_readRegA[1]~input_o ;
wire \t_ctrl_writeReg[1]~input_o ;
wire \t_ctrl_writeEnable~input_o ;
wire \t_ctrl_writeReg[0]~input_o ;
wire \t_ctrl_readRegA[0]~input_o ;
wire \my_regfile|data_readRegA~32_combout ;
wire \my_regfile|data_readRegA~33_combout ;
wire \t_ctrl_readRegA[4]~input_o ;
wire \my_regfile|data_readRegA~35_combout ;
wire \t_ctrl_readRegB[1]~input_o ;
wire \t_ctrl_readRegB[0]~input_o ;
wire \my_regfile|data_readRegB~32_combout ;
wire \my_regfile|data_readRegB~33_combout ;
wire \t_ctrl_readRegB[2]~input_o ;
wire \my_regfile|Equal2~0_combout ;
wire \t_ctrl_readRegB[3]~input_o ;
wire \my_regfile|data_readRegB~34_combout ;
wire \t_ctrl_readRegB[4]~input_o ;
wire \my_regfile|data_readRegB~35_combout ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;

wire [35:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \t_data_readRegA[0]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[0]~output .bus_hold = "false";
defparam \t_data_readRegA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \t_data_readRegA[1]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[1]~output .bus_hold = "false";
defparam \t_data_readRegA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \t_data_readRegA[2]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[2]~output .bus_hold = "false";
defparam \t_data_readRegA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \t_data_readRegA[3]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[3]~output .bus_hold = "false";
defparam \t_data_readRegA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \t_data_readRegA[4]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[4]~output .bus_hold = "false";
defparam \t_data_readRegA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \t_data_readRegA[5]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[5]~output .bus_hold = "false";
defparam \t_data_readRegA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \t_data_readRegA[6]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[6]~output .bus_hold = "false";
defparam \t_data_readRegA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \t_data_readRegA[7]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[7]~output .bus_hold = "false";
defparam \t_data_readRegA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \t_data_readRegA[8]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[8]~output .bus_hold = "false";
defparam \t_data_readRegA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \t_data_readRegA[9]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[9]~output .bus_hold = "false";
defparam \t_data_readRegA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \t_data_readRegA[10]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[10]~output .bus_hold = "false";
defparam \t_data_readRegA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \t_data_readRegA[11]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[11]~output .bus_hold = "false";
defparam \t_data_readRegA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \t_data_readRegA[12]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[12]~output .bus_hold = "false";
defparam \t_data_readRegA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \t_data_readRegA[13]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[13]~output .bus_hold = "false";
defparam \t_data_readRegA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \t_data_readRegA[14]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[14]~output .bus_hold = "false";
defparam \t_data_readRegA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \t_data_readRegA[15]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[15]~output .bus_hold = "false";
defparam \t_data_readRegA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \t_data_readRegA[16]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[16]~output .bus_hold = "false";
defparam \t_data_readRegA[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \t_data_readRegA[17]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[17]~output .bus_hold = "false";
defparam \t_data_readRegA[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \t_data_readRegA[18]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[18]~output .bus_hold = "false";
defparam \t_data_readRegA[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \t_data_readRegA[19]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[19]~output .bus_hold = "false";
defparam \t_data_readRegA[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \t_data_readRegA[20]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[20]~output .bus_hold = "false";
defparam \t_data_readRegA[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \t_data_readRegA[21]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[21]~output .bus_hold = "false";
defparam \t_data_readRegA[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \t_data_readRegA[22]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[22]~output .bus_hold = "false";
defparam \t_data_readRegA[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \t_data_readRegA[23]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[23]~output .bus_hold = "false";
defparam \t_data_readRegA[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \t_data_readRegA[24]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[24]~output .bus_hold = "false";
defparam \t_data_readRegA[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \t_data_readRegA[25]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[25]~output .bus_hold = "false";
defparam \t_data_readRegA[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \t_data_readRegA[26]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[26]~output .bus_hold = "false";
defparam \t_data_readRegA[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \t_data_readRegA[27]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[27]~output .bus_hold = "false";
defparam \t_data_readRegA[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \t_data_readRegA[28]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[28]~output .bus_hold = "false";
defparam \t_data_readRegA[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \t_data_readRegA[29]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[29]~output .bus_hold = "false";
defparam \t_data_readRegA[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \t_data_readRegA[30]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[30]~output .bus_hold = "false";
defparam \t_data_readRegA[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \t_data_readRegA[31]~output (
	.i(\my_regfile|data_readRegA~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegA[31]~output .bus_hold = "false";
defparam \t_data_readRegA[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \t_data_readRegB[0]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[0]~output .bus_hold = "false";
defparam \t_data_readRegB[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \t_data_readRegB[1]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[1]~output .bus_hold = "false";
defparam \t_data_readRegB[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \t_data_readRegB[2]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[2]~output .bus_hold = "false";
defparam \t_data_readRegB[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \t_data_readRegB[3]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[3]~output .bus_hold = "false";
defparam \t_data_readRegB[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \t_data_readRegB[4]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[4]~output .bus_hold = "false";
defparam \t_data_readRegB[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \t_data_readRegB[5]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[5]~output .bus_hold = "false";
defparam \t_data_readRegB[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \t_data_readRegB[6]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[6]~output .bus_hold = "false";
defparam \t_data_readRegB[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \t_data_readRegB[7]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[7]~output .bus_hold = "false";
defparam \t_data_readRegB[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \t_data_readRegB[8]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[8]~output .bus_hold = "false";
defparam \t_data_readRegB[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \t_data_readRegB[9]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[9]~output .bus_hold = "false";
defparam \t_data_readRegB[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \t_data_readRegB[10]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[10]~output .bus_hold = "false";
defparam \t_data_readRegB[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \t_data_readRegB[11]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[11]~output .bus_hold = "false";
defparam \t_data_readRegB[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \t_data_readRegB[12]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[12]~output .bus_hold = "false";
defparam \t_data_readRegB[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \t_data_readRegB[13]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[13]~output .bus_hold = "false";
defparam \t_data_readRegB[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \t_data_readRegB[14]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[14]~output .bus_hold = "false";
defparam \t_data_readRegB[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \t_data_readRegB[15]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[15]~output .bus_hold = "false";
defparam \t_data_readRegB[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \t_data_readRegB[16]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[16]~output .bus_hold = "false";
defparam \t_data_readRegB[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \t_data_readRegB[17]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[17]~output .bus_hold = "false";
defparam \t_data_readRegB[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \t_data_readRegB[18]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[18]~output .bus_hold = "false";
defparam \t_data_readRegB[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \t_data_readRegB[19]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[19]~output .bus_hold = "false";
defparam \t_data_readRegB[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \t_data_readRegB[20]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[20]~output .bus_hold = "false";
defparam \t_data_readRegB[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \t_data_readRegB[21]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[21]~output .bus_hold = "false";
defparam \t_data_readRegB[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \t_data_readRegB[22]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[22]~output .bus_hold = "false";
defparam \t_data_readRegB[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \t_data_readRegB[23]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[23]~output .bus_hold = "false";
defparam \t_data_readRegB[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \t_data_readRegB[24]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[24]~output .bus_hold = "false";
defparam \t_data_readRegB[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \t_data_readRegB[25]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[25]~output .bus_hold = "false";
defparam \t_data_readRegB[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \t_data_readRegB[26]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[26]~output .bus_hold = "false";
defparam \t_data_readRegB[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \t_data_readRegB[27]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[27]~output .bus_hold = "false";
defparam \t_data_readRegB[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \t_data_readRegB[28]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[28]~output .bus_hold = "false";
defparam \t_data_readRegB[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \t_data_readRegB[29]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[29]~output .bus_hold = "false";
defparam \t_data_readRegB[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \t_data_readRegB[30]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[30]~output .bus_hold = "false";
defparam \t_data_readRegB[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \t_data_readRegB[31]~output (
	.i(\my_regfile|data_readRegB~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_data_readRegB[31]~output .bus_hold = "false";
defparam \t_data_readRegB[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \t_test_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test_out~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test_out~output .bus_hold = "false";
defparam \t_test_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \t_test2_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[0]~output .bus_hold = "false";
defparam \t_test2_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \t_test2_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[1]~output .bus_hold = "false";
defparam \t_test2_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \t_test2_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[2]~output .bus_hold = "false";
defparam \t_test2_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \t_test2_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[3]~output .bus_hold = "false";
defparam \t_test2_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \t_test2_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[4]~output .bus_hold = "false";
defparam \t_test2_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \t_test2_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[5]~output .bus_hold = "false";
defparam \t_test2_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \t_test2_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[6]~output .bus_hold = "false";
defparam \t_test2_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \t_test2_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[7]~output .bus_hold = "false";
defparam \t_test2_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \t_test2_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[8]~output .bus_hold = "false";
defparam \t_test2_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \t_test2_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[9]~output .bus_hold = "false";
defparam \t_test2_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \t_test2_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[10]~output .bus_hold = "false";
defparam \t_test2_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \t_test2_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[11]~output .bus_hold = "false";
defparam \t_test2_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \t_test2_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[12]~output .bus_hold = "false";
defparam \t_test2_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \t_test2_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[13]~output .bus_hold = "false";
defparam \t_test2_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \t_test2_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[14]~output .bus_hold = "false";
defparam \t_test2_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \t_test2_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[15]~output .bus_hold = "false";
defparam \t_test2_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \t_test2_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[16]~output .bus_hold = "false";
defparam \t_test2_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \t_test2_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[17]~output .bus_hold = "false";
defparam \t_test2_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \t_test2_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[18]~output .bus_hold = "false";
defparam \t_test2_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \t_test2_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[19]~output .bus_hold = "false";
defparam \t_test2_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \t_test2_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[20]~output .bus_hold = "false";
defparam \t_test2_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \t_test2_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[21]~output .bus_hold = "false";
defparam \t_test2_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \t_test2_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[22]~output .bus_hold = "false";
defparam \t_test2_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \t_test2_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[23]~output .bus_hold = "false";
defparam \t_test2_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \t_test2_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[24]~output .bus_hold = "false";
defparam \t_test2_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \t_test2_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[25]~output .bus_hold = "false";
defparam \t_test2_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \t_test2_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[26]~output .bus_hold = "false";
defparam \t_test2_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \t_test2_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[27]~output .bus_hold = "false";
defparam \t_test2_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \t_test2_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[28]~output .bus_hold = "false";
defparam \t_test2_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \t_test2_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[29]~output .bus_hold = "false";
defparam \t_test2_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \t_test2_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[30]~output .bus_hold = "false";
defparam \t_test2_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \t_test2_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test2_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test2_out[31]~output .bus_hold = "false";
defparam \t_test2_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \t_test3_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[0]~output .bus_hold = "false";
defparam \t_test3_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \t_test3_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[1]~output .bus_hold = "false";
defparam \t_test3_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \t_test3_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[2]~output .bus_hold = "false";
defparam \t_test3_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \t_test3_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[3]~output .bus_hold = "false";
defparam \t_test3_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \t_test3_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test3_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test3_out[4]~output .bus_hold = "false";
defparam \t_test3_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \t_test4_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[0]~output .bus_hold = "false";
defparam \t_test4_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \t_test4_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[1]~output .bus_hold = "false";
defparam \t_test4_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \t_test4_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[2]~output .bus_hold = "false";
defparam \t_test4_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \t_test4_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[3]~output .bus_hold = "false";
defparam \t_test4_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \t_test4_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[4]~output .bus_hold = "false";
defparam \t_test4_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \t_test4_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[5]~output .bus_hold = "false";
defparam \t_test4_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \t_test4_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[6]~output .bus_hold = "false";
defparam \t_test4_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \t_test4_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[7]~output .bus_hold = "false";
defparam \t_test4_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \t_test4_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[8]~output .bus_hold = "false";
defparam \t_test4_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \t_test4_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[9]~output .bus_hold = "false";
defparam \t_test4_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \t_test4_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[10]~output .bus_hold = "false";
defparam \t_test4_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \t_test4_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[11]~output .bus_hold = "false";
defparam \t_test4_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \t_test4_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[12]~output .bus_hold = "false";
defparam \t_test4_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \t_test4_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[13]~output .bus_hold = "false";
defparam \t_test4_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \t_test4_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[14]~output .bus_hold = "false";
defparam \t_test4_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \t_test4_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[15]~output .bus_hold = "false";
defparam \t_test4_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \t_test4_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[16]~output .bus_hold = "false";
defparam \t_test4_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \t_test4_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[17]~output .bus_hold = "false";
defparam \t_test4_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \t_test4_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[18]~output .bus_hold = "false";
defparam \t_test4_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \t_test4_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[19]~output .bus_hold = "false";
defparam \t_test4_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \t_test4_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[20]~output .bus_hold = "false";
defparam \t_test4_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \t_test4_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[21]~output .bus_hold = "false";
defparam \t_test4_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \t_test4_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[22]~output .bus_hold = "false";
defparam \t_test4_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \t_test4_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[23]~output .bus_hold = "false";
defparam \t_test4_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \t_test4_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[24]~output .bus_hold = "false";
defparam \t_test4_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \t_test4_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[25]~output .bus_hold = "false";
defparam \t_test4_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \t_test4_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[26]~output .bus_hold = "false";
defparam \t_test4_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \t_test4_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[27]~output .bus_hold = "false";
defparam \t_test4_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \t_test4_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[28]~output .bus_hold = "false";
defparam \t_test4_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \t_test4_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[29]~output .bus_hold = "false";
defparam \t_test4_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \t_test4_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[30]~output .bus_hold = "false";
defparam \t_test4_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \t_test4_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_test4_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_test4_out[31]~output .bus_hold = "false";
defparam \t_test4_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \o_ctrl_writeEnable~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeEnable~output .bus_hold = "false";
defparam \o_ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \o_ctrl_writeReg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[0]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \o_ctrl_writeReg[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[1]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \o_ctrl_writeReg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[2]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \o_ctrl_writeReg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[3]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \o_ctrl_writeReg[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_ctrl_writeReg[4]~output .bus_hold = "false";
defparam \o_ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \o_data_writeReg[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[0]~output .bus_hold = "false";
defparam \o_data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \o_data_writeReg[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[1]~output .bus_hold = "false";
defparam \o_data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \o_data_writeReg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[2]~output .bus_hold = "false";
defparam \o_data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \o_data_writeReg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[3]~output .bus_hold = "false";
defparam \o_data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \o_data_writeReg[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[4]~output .bus_hold = "false";
defparam \o_data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \o_data_writeReg[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[5]~output .bus_hold = "false";
defparam \o_data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \o_data_writeReg[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[6]~output .bus_hold = "false";
defparam \o_data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \o_data_writeReg[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[7]~output .bus_hold = "false";
defparam \o_data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \o_data_writeReg[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[8]~output .bus_hold = "false";
defparam \o_data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \o_data_writeReg[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[9]~output .bus_hold = "false";
defparam \o_data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \o_data_writeReg[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[10]~output .bus_hold = "false";
defparam \o_data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \o_data_writeReg[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[11]~output .bus_hold = "false";
defparam \o_data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \o_data_writeReg[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[12]~output .bus_hold = "false";
defparam \o_data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \o_data_writeReg[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[13]~output .bus_hold = "false";
defparam \o_data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \o_data_writeReg[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[14]~output .bus_hold = "false";
defparam \o_data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \o_data_writeReg[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[15]~output .bus_hold = "false";
defparam \o_data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \o_data_writeReg[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[16]~output .bus_hold = "false";
defparam \o_data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \o_data_writeReg[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[17]~output .bus_hold = "false";
defparam \o_data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \o_data_writeReg[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[18]~output .bus_hold = "false";
defparam \o_data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \o_data_writeReg[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[19]~output .bus_hold = "false";
defparam \o_data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \o_data_writeReg[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[20]~output .bus_hold = "false";
defparam \o_data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \o_data_writeReg[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[21]~output .bus_hold = "false";
defparam \o_data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \o_data_writeReg[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[22]~output .bus_hold = "false";
defparam \o_data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \o_data_writeReg[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[23]~output .bus_hold = "false";
defparam \o_data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \o_data_writeReg[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[24]~output .bus_hold = "false";
defparam \o_data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \o_data_writeReg[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[25]~output .bus_hold = "false";
defparam \o_data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \o_data_writeReg[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[26]~output .bus_hold = "false";
defparam \o_data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \o_data_writeReg[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[27]~output .bus_hold = "false";
defparam \o_data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \o_data_writeReg[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[28]~output .bus_hold = "false";
defparam \o_data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \o_data_writeReg[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[29]~output .bus_hold = "false";
defparam \o_data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \o_data_writeReg[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[30]~output .bus_hold = "false";
defparam \o_data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \o_data_writeReg[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_writeReg[31]~output .bus_hold = "false";
defparam \o_data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \o_address_imem[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[0]~output .bus_hold = "false";
defparam \o_address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \o_address_imem[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[1]~output .bus_hold = "false";
defparam \o_address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \o_address_imem[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[2]~output .bus_hold = "false";
defparam \o_address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \o_address_imem[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[3]~output .bus_hold = "false";
defparam \o_address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \o_address_imem[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[4]~output .bus_hold = "false";
defparam \o_address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \o_address_imem[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[5]~output .bus_hold = "false";
defparam \o_address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \o_address_imem[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[6]~output .bus_hold = "false";
defparam \o_address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \o_address_imem[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[7]~output .bus_hold = "false";
defparam \o_address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \o_address_imem[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[8]~output .bus_hold = "false";
defparam \o_address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \o_address_imem[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[9]~output .bus_hold = "false";
defparam \o_address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \o_address_imem[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[10]~output .bus_hold = "false";
defparam \o_address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \o_address_imem[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_address_imem[11]~output .bus_hold = "false";
defparam \o_address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \o_data_q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[0]~output .bus_hold = "false";
defparam \o_data_q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \o_data_q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[1]~output .bus_hold = "false";
defparam \o_data_q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \o_data_q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[2]~output .bus_hold = "false";
defparam \o_data_q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \o_data_q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[3]~output .bus_hold = "false";
defparam \o_data_q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \o_data_q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[4]~output .bus_hold = "false";
defparam \o_data_q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \o_data_q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[5]~output .bus_hold = "false";
defparam \o_data_q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \o_data_q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[6]~output .bus_hold = "false";
defparam \o_data_q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \o_data_q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[7]~output .bus_hold = "false";
defparam \o_data_q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \o_data_q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[8]~output .bus_hold = "false";
defparam \o_data_q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \o_data_q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[9]~output .bus_hold = "false";
defparam \o_data_q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \o_data_q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[10]~output .bus_hold = "false";
defparam \o_data_q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \o_data_q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[11]~output .bus_hold = "false";
defparam \o_data_q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \o_data_q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[12]~output .bus_hold = "false";
defparam \o_data_q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \o_data_q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[13]~output .bus_hold = "false";
defparam \o_data_q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \o_data_q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[14]~output .bus_hold = "false";
defparam \o_data_q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \o_data_q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[15]~output .bus_hold = "false";
defparam \o_data_q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \o_data_q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[16]~output .bus_hold = "false";
defparam \o_data_q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \o_data_q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[17]~output .bus_hold = "false";
defparam \o_data_q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \o_data_q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[18]~output .bus_hold = "false";
defparam \o_data_q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \o_data_q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[19]~output .bus_hold = "false";
defparam \o_data_q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \o_data_q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[20]~output .bus_hold = "false";
defparam \o_data_q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \o_data_q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[21]~output .bus_hold = "false";
defparam \o_data_q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \o_data_q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[22]~output .bus_hold = "false";
defparam \o_data_q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \o_data_q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[23]~output .bus_hold = "false";
defparam \o_data_q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \o_data_q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[24]~output .bus_hold = "false";
defparam \o_data_q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \o_data_q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[25]~output .bus_hold = "false";
defparam \o_data_q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \o_data_q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[26]~output .bus_hold = "false";
defparam \o_data_q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \o_data_q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[27]~output .bus_hold = "false";
defparam \o_data_q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \o_data_q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[28]~output .bus_hold = "false";
defparam \o_data_q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \o_data_q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[29]~output .bus_hold = "false";
defparam \o_data_q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \o_data_q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[30]~output .bus_hold = "false";
defparam \o_data_q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \o_data_q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_data_q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_data_q_imem[31]~output .bus_hold = "false";
defparam \o_data_q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \o_stu_imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_stu_imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \o_stu_imem_clock~output .bus_hold = "false";
defparam \o_stu_imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \test~input (
	.i(test),
	.ibar(gnd),
	.o(\test~input_o ));
// synopsys translate_off
defparam \test~input .bus_hold = "false";
defparam \test~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \t_ctrl_readRegA[2]~input (
	.i(t_ctrl_readRegA[2]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[2]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \t_ctrl_writeReg[2]~input (
	.i(t_ctrl_writeReg[2]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[2]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N28
cycloneive_lcell_comb \my_regfile|Equal1~0 (
// Equation(s):
// \my_regfile|Equal1~0_combout  = \t_ctrl_readRegA[2]~input_o  $ (((\test~input_o  & \t_ctrl_writeReg[2]~input_o )))

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(\t_ctrl_readRegA[2]~input_o ),
	.datad(\t_ctrl_writeReg[2]~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Equal1~0 .lut_mask = 16'h5AF0;
defparam \my_regfile|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneive_io_ibuf \t_ctrl_writeReg[3]~input (
	.i(t_ctrl_writeReg[3]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[3]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \t_ctrl_readRegA[3]~input (
	.i(t_ctrl_readRegA[3]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[3]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N6
cycloneive_lcell_comb \my_regfile|data_readRegA~34 (
// Equation(s):
// \my_regfile|data_readRegA~34_combout  = (!\my_regfile|Equal1~0_combout  & (\t_ctrl_readRegA[3]~input_o  $ (((!\t_ctrl_writeReg[3]~input_o ) # (!\test~input_o )))))

	.dataa(\test~input_o ),
	.datab(\my_regfile|Equal1~0_combout ),
	.datac(\t_ctrl_writeReg[3]~input_o ),
	.datad(\t_ctrl_readRegA[3]~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~34 .lut_mask = 16'h2013;
defparam \my_regfile|data_readRegA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \t_ctrl_writeReg[4]~input (
	.i(t_ctrl_writeReg[4]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[4]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N16
cycloneive_lcell_comb \mux1|out[4]~0 (
// Equation(s):
// \mux1|out[4]~0_combout  = (\test~input_o  & \t_ctrl_writeReg[4]~input_o )

	.dataa(\test~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t_ctrl_writeReg[4]~input_o ),
	.cin(gnd),
	.combout(\mux1|out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux1|out[4]~0 .lut_mask = 16'hAA00;
defparam \mux1|out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \t_ctrl_readRegA[1]~input (
	.i(t_ctrl_readRegA[1]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[1]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \t_ctrl_writeReg[1]~input (
	.i(t_ctrl_writeReg[1]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[1]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \t_ctrl_writeEnable~input (
	.i(t_ctrl_writeEnable),
	.ibar(gnd),
	.o(\t_ctrl_writeEnable~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeEnable~input .bus_hold = "false";
defparam \t_ctrl_writeEnable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \t_ctrl_writeReg[0]~input (
	.i(t_ctrl_writeReg[0]),
	.ibar(gnd),
	.o(\t_ctrl_writeReg[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_writeReg[0]~input .bus_hold = "false";
defparam \t_ctrl_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \t_ctrl_readRegA[0]~input (
	.i(t_ctrl_readRegA[0]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[0]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N24
cycloneive_lcell_comb \my_regfile|data_readRegA~32 (
// Equation(s):
// \my_regfile|data_readRegA~32_combout  = (\test~input_o  & (\t_ctrl_writeEnable~input_o  & (\t_ctrl_writeReg[0]~input_o  $ (!\t_ctrl_readRegA[0]~input_o ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_writeEnable~input_o ),
	.datac(\t_ctrl_writeReg[0]~input_o ),
	.datad(\t_ctrl_readRegA[0]~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~32 .lut_mask = 16'h8008;
defparam \my_regfile|data_readRegA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N26
cycloneive_lcell_comb \my_regfile|data_readRegA~33 (
// Equation(s):
// \my_regfile|data_readRegA~33_combout  = (\my_regfile|data_readRegA~32_combout  & (\t_ctrl_readRegA[1]~input_o  $ (((!\t_ctrl_writeReg[1]~input_o ) # (!\test~input_o )))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegA[1]~input_o ),
	.datac(\t_ctrl_writeReg[1]~input_o ),
	.datad(\my_regfile|data_readRegA~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~33 .lut_mask = 16'h9300;
defparam \my_regfile|data_readRegA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \t_ctrl_readRegA[4]~input (
	.i(t_ctrl_readRegA[4]),
	.ibar(gnd),
	.o(\t_ctrl_readRegA[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegA[4]~input .bus_hold = "false";
defparam \t_ctrl_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N10
cycloneive_lcell_comb \my_regfile|data_readRegA~35 (
// Equation(s):
// \my_regfile|data_readRegA~35_combout  = (\my_regfile|data_readRegA~34_combout  & (\my_regfile|data_readRegA~33_combout  & (\mux1|out[4]~0_combout  $ (!\t_ctrl_readRegA[4]~input_o ))))

	.dataa(\my_regfile|data_readRegA~34_combout ),
	.datab(\mux1|out[4]~0_combout ),
	.datac(\my_regfile|data_readRegA~33_combout ),
	.datad(\t_ctrl_readRegA[4]~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA~35 .lut_mask = 16'h8020;
defparam \my_regfile|data_readRegA~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \t_ctrl_readRegB[1]~input (
	.i(t_ctrl_readRegB[1]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[1]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[1]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \t_ctrl_readRegB[0]~input (
	.i(t_ctrl_readRegB[0]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[0]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[0]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N12
cycloneive_lcell_comb \my_regfile|data_readRegB~32 (
// Equation(s):
// \my_regfile|data_readRegB~32_combout  = (\test~input_o  & (\t_ctrl_writeEnable~input_o  & (\t_ctrl_writeReg[0]~input_o  $ (!\t_ctrl_readRegB[0]~input_o ))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_writeReg[0]~input_o ),
	.datac(\t_ctrl_readRegB[0]~input_o ),
	.datad(\t_ctrl_writeEnable~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~32 .lut_mask = 16'h8200;
defparam \my_regfile|data_readRegB~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N22
cycloneive_lcell_comb \my_regfile|data_readRegB~33 (
// Equation(s):
// \my_regfile|data_readRegB~33_combout  = (\my_regfile|data_readRegB~32_combout  & (\t_ctrl_readRegB[1]~input_o  $ (((!\t_ctrl_writeReg[1]~input_o ) # (!\test~input_o )))))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[1]~input_o ),
	.datac(\t_ctrl_writeReg[1]~input_o ),
	.datad(\my_regfile|data_readRegB~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~33 .lut_mask = 16'h9300;
defparam \my_regfile|data_readRegB~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \t_ctrl_readRegB[2]~input (
	.i(t_ctrl_readRegB[2]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[2]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[2]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N0
cycloneive_lcell_comb \my_regfile|Equal2~0 (
// Equation(s):
// \my_regfile|Equal2~0_combout  = \t_ctrl_readRegB[2]~input_o  $ (((\test~input_o  & \t_ctrl_writeReg[2]~input_o )))

	.dataa(\test~input_o ),
	.datab(\t_ctrl_readRegB[2]~input_o ),
	.datac(gnd),
	.datad(\t_ctrl_writeReg[2]~input_o ),
	.cin(gnd),
	.combout(\my_regfile|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Equal2~0 .lut_mask = 16'h66CC;
defparam \my_regfile|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \t_ctrl_readRegB[3]~input (
	.i(t_ctrl_readRegB[3]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[3]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[3]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N2
cycloneive_lcell_comb \my_regfile|data_readRegB~34 (
// Equation(s):
// \my_regfile|data_readRegB~34_combout  = (!\my_regfile|Equal2~0_combout  & (\t_ctrl_readRegB[3]~input_o  $ (((!\test~input_o ) # (!\t_ctrl_writeReg[3]~input_o )))))

	.dataa(\t_ctrl_writeReg[3]~input_o ),
	.datab(\my_regfile|Equal2~0_combout ),
	.datac(\t_ctrl_readRegB[3]~input_o ),
	.datad(\test~input_o ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~34 .lut_mask = 16'h2103;
defparam \my_regfile|data_readRegB~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \t_ctrl_readRegB[4]~input (
	.i(t_ctrl_readRegB[4]),
	.ibar(gnd),
	.o(\t_ctrl_readRegB[4]~input_o ));
// synopsys translate_off
defparam \t_ctrl_readRegB[4]~input .bus_hold = "false";
defparam \t_ctrl_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y1_N4
cycloneive_lcell_comb \my_regfile|data_readRegB~35 (
// Equation(s):
// \my_regfile|data_readRegB~35_combout  = (\my_regfile|data_readRegB~33_combout  & (\my_regfile|data_readRegB~34_combout  & (\t_ctrl_readRegB[4]~input_o  $ (!\mux1|out[4]~0_combout ))))

	.dataa(\my_regfile|data_readRegB~33_combout ),
	.datab(\my_regfile|data_readRegB~34_combout ),
	.datac(\t_ctrl_readRegB[4]~input_o ),
	.datad(\mux1|out[4]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB~35 .lut_mask = 16'h8008;
defparam \my_regfile|data_readRegB~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: M9K_X15_Y1_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "imem.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_m591:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \t_data_writeReg[0]~input (
	.i(t_data_writeReg[0]),
	.ibar(gnd),
	.o(\t_data_writeReg[0]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[0]~input .bus_hold = "false";
defparam \t_data_writeReg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \t_data_writeReg[1]~input (
	.i(t_data_writeReg[1]),
	.ibar(gnd),
	.o(\t_data_writeReg[1]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[1]~input .bus_hold = "false";
defparam \t_data_writeReg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \t_data_writeReg[2]~input (
	.i(t_data_writeReg[2]),
	.ibar(gnd),
	.o(\t_data_writeReg[2]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[2]~input .bus_hold = "false";
defparam \t_data_writeReg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \t_data_writeReg[3]~input (
	.i(t_data_writeReg[3]),
	.ibar(gnd),
	.o(\t_data_writeReg[3]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[3]~input .bus_hold = "false";
defparam \t_data_writeReg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \t_data_writeReg[4]~input (
	.i(t_data_writeReg[4]),
	.ibar(gnd),
	.o(\t_data_writeReg[4]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[4]~input .bus_hold = "false";
defparam \t_data_writeReg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \t_data_writeReg[5]~input (
	.i(t_data_writeReg[5]),
	.ibar(gnd),
	.o(\t_data_writeReg[5]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[5]~input .bus_hold = "false";
defparam \t_data_writeReg[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[6]~input (
	.i(t_data_writeReg[6]),
	.ibar(gnd),
	.o(\t_data_writeReg[6]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[6]~input .bus_hold = "false";
defparam \t_data_writeReg[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \t_data_writeReg[7]~input (
	.i(t_data_writeReg[7]),
	.ibar(gnd),
	.o(\t_data_writeReg[7]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[7]~input .bus_hold = "false";
defparam \t_data_writeReg[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \t_data_writeReg[8]~input (
	.i(t_data_writeReg[8]),
	.ibar(gnd),
	.o(\t_data_writeReg[8]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[8]~input .bus_hold = "false";
defparam \t_data_writeReg[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \t_data_writeReg[9]~input (
	.i(t_data_writeReg[9]),
	.ibar(gnd),
	.o(\t_data_writeReg[9]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[9]~input .bus_hold = "false";
defparam \t_data_writeReg[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \t_data_writeReg[10]~input (
	.i(t_data_writeReg[10]),
	.ibar(gnd),
	.o(\t_data_writeReg[10]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[10]~input .bus_hold = "false";
defparam \t_data_writeReg[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[11]~input (
	.i(t_data_writeReg[11]),
	.ibar(gnd),
	.o(\t_data_writeReg[11]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[11]~input .bus_hold = "false";
defparam \t_data_writeReg[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \t_data_writeReg[12]~input (
	.i(t_data_writeReg[12]),
	.ibar(gnd),
	.o(\t_data_writeReg[12]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[12]~input .bus_hold = "false";
defparam \t_data_writeReg[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[13]~input (
	.i(t_data_writeReg[13]),
	.ibar(gnd),
	.o(\t_data_writeReg[13]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[13]~input .bus_hold = "false";
defparam \t_data_writeReg[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[14]~input (
	.i(t_data_writeReg[14]),
	.ibar(gnd),
	.o(\t_data_writeReg[14]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[14]~input .bus_hold = "false";
defparam \t_data_writeReg[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[15]~input (
	.i(t_data_writeReg[15]),
	.ibar(gnd),
	.o(\t_data_writeReg[15]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[15]~input .bus_hold = "false";
defparam \t_data_writeReg[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \t_data_writeReg[16]~input (
	.i(t_data_writeReg[16]),
	.ibar(gnd),
	.o(\t_data_writeReg[16]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[16]~input .bus_hold = "false";
defparam \t_data_writeReg[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \t_data_writeReg[17]~input (
	.i(t_data_writeReg[17]),
	.ibar(gnd),
	.o(\t_data_writeReg[17]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[17]~input .bus_hold = "false";
defparam \t_data_writeReg[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \t_data_writeReg[18]~input (
	.i(t_data_writeReg[18]),
	.ibar(gnd),
	.o(\t_data_writeReg[18]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[18]~input .bus_hold = "false";
defparam \t_data_writeReg[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[19]~input (
	.i(t_data_writeReg[19]),
	.ibar(gnd),
	.o(\t_data_writeReg[19]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[19]~input .bus_hold = "false";
defparam \t_data_writeReg[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \t_data_writeReg[20]~input (
	.i(t_data_writeReg[20]),
	.ibar(gnd),
	.o(\t_data_writeReg[20]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[20]~input .bus_hold = "false";
defparam \t_data_writeReg[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \t_data_writeReg[21]~input (
	.i(t_data_writeReg[21]),
	.ibar(gnd),
	.o(\t_data_writeReg[21]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[21]~input .bus_hold = "false";
defparam \t_data_writeReg[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \t_data_writeReg[22]~input (
	.i(t_data_writeReg[22]),
	.ibar(gnd),
	.o(\t_data_writeReg[22]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[22]~input .bus_hold = "false";
defparam \t_data_writeReg[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y21_N15
cycloneive_io_ibuf \t_data_writeReg[23]~input (
	.i(t_data_writeReg[23]),
	.ibar(gnd),
	.o(\t_data_writeReg[23]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[23]~input .bus_hold = "false";
defparam \t_data_writeReg[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \t_data_writeReg[24]~input (
	.i(t_data_writeReg[24]),
	.ibar(gnd),
	.o(\t_data_writeReg[24]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[24]~input .bus_hold = "false";
defparam \t_data_writeReg[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneive_io_ibuf \t_data_writeReg[25]~input (
	.i(t_data_writeReg[25]),
	.ibar(gnd),
	.o(\t_data_writeReg[25]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[25]~input .bus_hold = "false";
defparam \t_data_writeReg[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \t_data_writeReg[26]~input (
	.i(t_data_writeReg[26]),
	.ibar(gnd),
	.o(\t_data_writeReg[26]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[26]~input .bus_hold = "false";
defparam \t_data_writeReg[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \t_data_writeReg[27]~input (
	.i(t_data_writeReg[27]),
	.ibar(gnd),
	.o(\t_data_writeReg[27]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[27]~input .bus_hold = "false";
defparam \t_data_writeReg[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N8
cycloneive_io_ibuf \t_data_writeReg[28]~input (
	.i(t_data_writeReg[28]),
	.ibar(gnd),
	.o(\t_data_writeReg[28]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[28]~input .bus_hold = "false";
defparam \t_data_writeReg[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[29]~input (
	.i(t_data_writeReg[29]),
	.ibar(gnd),
	.o(\t_data_writeReg[29]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[29]~input .bus_hold = "false";
defparam \t_data_writeReg[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \t_data_writeReg[30]~input (
	.i(t_data_writeReg[30]),
	.ibar(gnd),
	.o(\t_data_writeReg[30]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[30]~input .bus_hold = "false";
defparam \t_data_writeReg[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \t_data_writeReg[31]~input (
	.i(t_data_writeReg[31]),
	.ibar(gnd),
	.o(\t_data_writeReg[31]~input_o ));
// synopsys translate_off
defparam \t_data_writeReg[31]~input .bus_hold = "false";
defparam \t_data_writeReg[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign t_data_readRegA[0] = \t_data_readRegA[0]~output_o ;

assign t_data_readRegA[1] = \t_data_readRegA[1]~output_o ;

assign t_data_readRegA[2] = \t_data_readRegA[2]~output_o ;

assign t_data_readRegA[3] = \t_data_readRegA[3]~output_o ;

assign t_data_readRegA[4] = \t_data_readRegA[4]~output_o ;

assign t_data_readRegA[5] = \t_data_readRegA[5]~output_o ;

assign t_data_readRegA[6] = \t_data_readRegA[6]~output_o ;

assign t_data_readRegA[7] = \t_data_readRegA[7]~output_o ;

assign t_data_readRegA[8] = \t_data_readRegA[8]~output_o ;

assign t_data_readRegA[9] = \t_data_readRegA[9]~output_o ;

assign t_data_readRegA[10] = \t_data_readRegA[10]~output_o ;

assign t_data_readRegA[11] = \t_data_readRegA[11]~output_o ;

assign t_data_readRegA[12] = \t_data_readRegA[12]~output_o ;

assign t_data_readRegA[13] = \t_data_readRegA[13]~output_o ;

assign t_data_readRegA[14] = \t_data_readRegA[14]~output_o ;

assign t_data_readRegA[15] = \t_data_readRegA[15]~output_o ;

assign t_data_readRegA[16] = \t_data_readRegA[16]~output_o ;

assign t_data_readRegA[17] = \t_data_readRegA[17]~output_o ;

assign t_data_readRegA[18] = \t_data_readRegA[18]~output_o ;

assign t_data_readRegA[19] = \t_data_readRegA[19]~output_o ;

assign t_data_readRegA[20] = \t_data_readRegA[20]~output_o ;

assign t_data_readRegA[21] = \t_data_readRegA[21]~output_o ;

assign t_data_readRegA[22] = \t_data_readRegA[22]~output_o ;

assign t_data_readRegA[23] = \t_data_readRegA[23]~output_o ;

assign t_data_readRegA[24] = \t_data_readRegA[24]~output_o ;

assign t_data_readRegA[25] = \t_data_readRegA[25]~output_o ;

assign t_data_readRegA[26] = \t_data_readRegA[26]~output_o ;

assign t_data_readRegA[27] = \t_data_readRegA[27]~output_o ;

assign t_data_readRegA[28] = \t_data_readRegA[28]~output_o ;

assign t_data_readRegA[29] = \t_data_readRegA[29]~output_o ;

assign t_data_readRegA[30] = \t_data_readRegA[30]~output_o ;

assign t_data_readRegA[31] = \t_data_readRegA[31]~output_o ;

assign t_data_readRegB[0] = \t_data_readRegB[0]~output_o ;

assign t_data_readRegB[1] = \t_data_readRegB[1]~output_o ;

assign t_data_readRegB[2] = \t_data_readRegB[2]~output_o ;

assign t_data_readRegB[3] = \t_data_readRegB[3]~output_o ;

assign t_data_readRegB[4] = \t_data_readRegB[4]~output_o ;

assign t_data_readRegB[5] = \t_data_readRegB[5]~output_o ;

assign t_data_readRegB[6] = \t_data_readRegB[6]~output_o ;

assign t_data_readRegB[7] = \t_data_readRegB[7]~output_o ;

assign t_data_readRegB[8] = \t_data_readRegB[8]~output_o ;

assign t_data_readRegB[9] = \t_data_readRegB[9]~output_o ;

assign t_data_readRegB[10] = \t_data_readRegB[10]~output_o ;

assign t_data_readRegB[11] = \t_data_readRegB[11]~output_o ;

assign t_data_readRegB[12] = \t_data_readRegB[12]~output_o ;

assign t_data_readRegB[13] = \t_data_readRegB[13]~output_o ;

assign t_data_readRegB[14] = \t_data_readRegB[14]~output_o ;

assign t_data_readRegB[15] = \t_data_readRegB[15]~output_o ;

assign t_data_readRegB[16] = \t_data_readRegB[16]~output_o ;

assign t_data_readRegB[17] = \t_data_readRegB[17]~output_o ;

assign t_data_readRegB[18] = \t_data_readRegB[18]~output_o ;

assign t_data_readRegB[19] = \t_data_readRegB[19]~output_o ;

assign t_data_readRegB[20] = \t_data_readRegB[20]~output_o ;

assign t_data_readRegB[21] = \t_data_readRegB[21]~output_o ;

assign t_data_readRegB[22] = \t_data_readRegB[22]~output_o ;

assign t_data_readRegB[23] = \t_data_readRegB[23]~output_o ;

assign t_data_readRegB[24] = \t_data_readRegB[24]~output_o ;

assign t_data_readRegB[25] = \t_data_readRegB[25]~output_o ;

assign t_data_readRegB[26] = \t_data_readRegB[26]~output_o ;

assign t_data_readRegB[27] = \t_data_readRegB[27]~output_o ;

assign t_data_readRegB[28] = \t_data_readRegB[28]~output_o ;

assign t_data_readRegB[29] = \t_data_readRegB[29]~output_o ;

assign t_data_readRegB[30] = \t_data_readRegB[30]~output_o ;

assign t_data_readRegB[31] = \t_data_readRegB[31]~output_o ;

assign t_test_out = \t_test_out~output_o ;

assign t_test2_out[0] = \t_test2_out[0]~output_o ;

assign t_test2_out[1] = \t_test2_out[1]~output_o ;

assign t_test2_out[2] = \t_test2_out[2]~output_o ;

assign t_test2_out[3] = \t_test2_out[3]~output_o ;

assign t_test2_out[4] = \t_test2_out[4]~output_o ;

assign t_test2_out[5] = \t_test2_out[5]~output_o ;

assign t_test2_out[6] = \t_test2_out[6]~output_o ;

assign t_test2_out[7] = \t_test2_out[7]~output_o ;

assign t_test2_out[8] = \t_test2_out[8]~output_o ;

assign t_test2_out[9] = \t_test2_out[9]~output_o ;

assign t_test2_out[10] = \t_test2_out[10]~output_o ;

assign t_test2_out[11] = \t_test2_out[11]~output_o ;

assign t_test2_out[12] = \t_test2_out[12]~output_o ;

assign t_test2_out[13] = \t_test2_out[13]~output_o ;

assign t_test2_out[14] = \t_test2_out[14]~output_o ;

assign t_test2_out[15] = \t_test2_out[15]~output_o ;

assign t_test2_out[16] = \t_test2_out[16]~output_o ;

assign t_test2_out[17] = \t_test2_out[17]~output_o ;

assign t_test2_out[18] = \t_test2_out[18]~output_o ;

assign t_test2_out[19] = \t_test2_out[19]~output_o ;

assign t_test2_out[20] = \t_test2_out[20]~output_o ;

assign t_test2_out[21] = \t_test2_out[21]~output_o ;

assign t_test2_out[22] = \t_test2_out[22]~output_o ;

assign t_test2_out[23] = \t_test2_out[23]~output_o ;

assign t_test2_out[24] = \t_test2_out[24]~output_o ;

assign t_test2_out[25] = \t_test2_out[25]~output_o ;

assign t_test2_out[26] = \t_test2_out[26]~output_o ;

assign t_test2_out[27] = \t_test2_out[27]~output_o ;

assign t_test2_out[28] = \t_test2_out[28]~output_o ;

assign t_test2_out[29] = \t_test2_out[29]~output_o ;

assign t_test2_out[30] = \t_test2_out[30]~output_o ;

assign t_test2_out[31] = \t_test2_out[31]~output_o ;

assign t_test3_out[0] = \t_test3_out[0]~output_o ;

assign t_test3_out[1] = \t_test3_out[1]~output_o ;

assign t_test3_out[2] = \t_test3_out[2]~output_o ;

assign t_test3_out[3] = \t_test3_out[3]~output_o ;

assign t_test3_out[4] = \t_test3_out[4]~output_o ;

assign t_test4_out[0] = \t_test4_out[0]~output_o ;

assign t_test4_out[1] = \t_test4_out[1]~output_o ;

assign t_test4_out[2] = \t_test4_out[2]~output_o ;

assign t_test4_out[3] = \t_test4_out[3]~output_o ;

assign t_test4_out[4] = \t_test4_out[4]~output_o ;

assign t_test4_out[5] = \t_test4_out[5]~output_o ;

assign t_test4_out[6] = \t_test4_out[6]~output_o ;

assign t_test4_out[7] = \t_test4_out[7]~output_o ;

assign t_test4_out[8] = \t_test4_out[8]~output_o ;

assign t_test4_out[9] = \t_test4_out[9]~output_o ;

assign t_test4_out[10] = \t_test4_out[10]~output_o ;

assign t_test4_out[11] = \t_test4_out[11]~output_o ;

assign t_test4_out[12] = \t_test4_out[12]~output_o ;

assign t_test4_out[13] = \t_test4_out[13]~output_o ;

assign t_test4_out[14] = \t_test4_out[14]~output_o ;

assign t_test4_out[15] = \t_test4_out[15]~output_o ;

assign t_test4_out[16] = \t_test4_out[16]~output_o ;

assign t_test4_out[17] = \t_test4_out[17]~output_o ;

assign t_test4_out[18] = \t_test4_out[18]~output_o ;

assign t_test4_out[19] = \t_test4_out[19]~output_o ;

assign t_test4_out[20] = \t_test4_out[20]~output_o ;

assign t_test4_out[21] = \t_test4_out[21]~output_o ;

assign t_test4_out[22] = \t_test4_out[22]~output_o ;

assign t_test4_out[23] = \t_test4_out[23]~output_o ;

assign t_test4_out[24] = \t_test4_out[24]~output_o ;

assign t_test4_out[25] = \t_test4_out[25]~output_o ;

assign t_test4_out[26] = \t_test4_out[26]~output_o ;

assign t_test4_out[27] = \t_test4_out[27]~output_o ;

assign t_test4_out[28] = \t_test4_out[28]~output_o ;

assign t_test4_out[29] = \t_test4_out[29]~output_o ;

assign t_test4_out[30] = \t_test4_out[30]~output_o ;

assign t_test4_out[31] = \t_test4_out[31]~output_o ;

assign o_ctrl_writeEnable = \o_ctrl_writeEnable~output_o ;

assign o_ctrl_writeReg[0] = \o_ctrl_writeReg[0]~output_o ;

assign o_ctrl_writeReg[1] = \o_ctrl_writeReg[1]~output_o ;

assign o_ctrl_writeReg[2] = \o_ctrl_writeReg[2]~output_o ;

assign o_ctrl_writeReg[3] = \o_ctrl_writeReg[3]~output_o ;

assign o_ctrl_writeReg[4] = \o_ctrl_writeReg[4]~output_o ;

assign o_data_writeReg[0] = \o_data_writeReg[0]~output_o ;

assign o_data_writeReg[1] = \o_data_writeReg[1]~output_o ;

assign o_data_writeReg[2] = \o_data_writeReg[2]~output_o ;

assign o_data_writeReg[3] = \o_data_writeReg[3]~output_o ;

assign o_data_writeReg[4] = \o_data_writeReg[4]~output_o ;

assign o_data_writeReg[5] = \o_data_writeReg[5]~output_o ;

assign o_data_writeReg[6] = \o_data_writeReg[6]~output_o ;

assign o_data_writeReg[7] = \o_data_writeReg[7]~output_o ;

assign o_data_writeReg[8] = \o_data_writeReg[8]~output_o ;

assign o_data_writeReg[9] = \o_data_writeReg[9]~output_o ;

assign o_data_writeReg[10] = \o_data_writeReg[10]~output_o ;

assign o_data_writeReg[11] = \o_data_writeReg[11]~output_o ;

assign o_data_writeReg[12] = \o_data_writeReg[12]~output_o ;

assign o_data_writeReg[13] = \o_data_writeReg[13]~output_o ;

assign o_data_writeReg[14] = \o_data_writeReg[14]~output_o ;

assign o_data_writeReg[15] = \o_data_writeReg[15]~output_o ;

assign o_data_writeReg[16] = \o_data_writeReg[16]~output_o ;

assign o_data_writeReg[17] = \o_data_writeReg[17]~output_o ;

assign o_data_writeReg[18] = \o_data_writeReg[18]~output_o ;

assign o_data_writeReg[19] = \o_data_writeReg[19]~output_o ;

assign o_data_writeReg[20] = \o_data_writeReg[20]~output_o ;

assign o_data_writeReg[21] = \o_data_writeReg[21]~output_o ;

assign o_data_writeReg[22] = \o_data_writeReg[22]~output_o ;

assign o_data_writeReg[23] = \o_data_writeReg[23]~output_o ;

assign o_data_writeReg[24] = \o_data_writeReg[24]~output_o ;

assign o_data_writeReg[25] = \o_data_writeReg[25]~output_o ;

assign o_data_writeReg[26] = \o_data_writeReg[26]~output_o ;

assign o_data_writeReg[27] = \o_data_writeReg[27]~output_o ;

assign o_data_writeReg[28] = \o_data_writeReg[28]~output_o ;

assign o_data_writeReg[29] = \o_data_writeReg[29]~output_o ;

assign o_data_writeReg[30] = \o_data_writeReg[30]~output_o ;

assign o_data_writeReg[31] = \o_data_writeReg[31]~output_o ;

assign o_address_imem[0] = \o_address_imem[0]~output_o ;

assign o_address_imem[1] = \o_address_imem[1]~output_o ;

assign o_address_imem[2] = \o_address_imem[2]~output_o ;

assign o_address_imem[3] = \o_address_imem[3]~output_o ;

assign o_address_imem[4] = \o_address_imem[4]~output_o ;

assign o_address_imem[5] = \o_address_imem[5]~output_o ;

assign o_address_imem[6] = \o_address_imem[6]~output_o ;

assign o_address_imem[7] = \o_address_imem[7]~output_o ;

assign o_address_imem[8] = \o_address_imem[8]~output_o ;

assign o_address_imem[9] = \o_address_imem[9]~output_o ;

assign o_address_imem[10] = \o_address_imem[10]~output_o ;

assign o_address_imem[11] = \o_address_imem[11]~output_o ;

assign o_data_q_imem[0] = \o_data_q_imem[0]~output_o ;

assign o_data_q_imem[1] = \o_data_q_imem[1]~output_o ;

assign o_data_q_imem[2] = \o_data_q_imem[2]~output_o ;

assign o_data_q_imem[3] = \o_data_q_imem[3]~output_o ;

assign o_data_q_imem[4] = \o_data_q_imem[4]~output_o ;

assign o_data_q_imem[5] = \o_data_q_imem[5]~output_o ;

assign o_data_q_imem[6] = \o_data_q_imem[6]~output_o ;

assign o_data_q_imem[7] = \o_data_q_imem[7]~output_o ;

assign o_data_q_imem[8] = \o_data_q_imem[8]~output_o ;

assign o_data_q_imem[9] = \o_data_q_imem[9]~output_o ;

assign o_data_q_imem[10] = \o_data_q_imem[10]~output_o ;

assign o_data_q_imem[11] = \o_data_q_imem[11]~output_o ;

assign o_data_q_imem[12] = \o_data_q_imem[12]~output_o ;

assign o_data_q_imem[13] = \o_data_q_imem[13]~output_o ;

assign o_data_q_imem[14] = \o_data_q_imem[14]~output_o ;

assign o_data_q_imem[15] = \o_data_q_imem[15]~output_o ;

assign o_data_q_imem[16] = \o_data_q_imem[16]~output_o ;

assign o_data_q_imem[17] = \o_data_q_imem[17]~output_o ;

assign o_data_q_imem[18] = \o_data_q_imem[18]~output_o ;

assign o_data_q_imem[19] = \o_data_q_imem[19]~output_o ;

assign o_data_q_imem[20] = \o_data_q_imem[20]~output_o ;

assign o_data_q_imem[21] = \o_data_q_imem[21]~output_o ;

assign o_data_q_imem[22] = \o_data_q_imem[22]~output_o ;

assign o_data_q_imem[23] = \o_data_q_imem[23]~output_o ;

assign o_data_q_imem[24] = \o_data_q_imem[24]~output_o ;

assign o_data_q_imem[25] = \o_data_q_imem[25]~output_o ;

assign o_data_q_imem[26] = \o_data_q_imem[26]~output_o ;

assign o_data_q_imem[27] = \o_data_q_imem[27]~output_o ;

assign o_data_q_imem[28] = \o_data_q_imem[28]~output_o ;

assign o_data_q_imem[29] = \o_data_q_imem[29]~output_o ;

assign o_data_q_imem[30] = \o_data_q_imem[30]~output_o ;

assign o_data_q_imem[31] = \o_data_q_imem[31]~output_o ;

assign o_stu_imem_clock = \o_stu_imem_clock~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
