Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 16 23:13:45 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file manageScene_control_sets_placed.rpt
| Design       : manageScene
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    95 |
| Unused register locations in slices containing registers |   606 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           74 |
|      4 |            4 |
|      5 |            1 |
|      6 |            2 |
|      7 |            1 |
|      9 |            1 |
|     10 |            7 |
|     14 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           93 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           11 |
| Yes          | No                    | No                     |             109 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|            Clock Signal            |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|  genblk1[10].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  fdivTarget2/clkDiv                |                                             |                                             |                1 |              1 |
|  genblk1[0].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[1].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[21].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[23].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[19].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[20].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[22].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[24].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[2].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[3].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[11].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[27].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[25].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[26].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[5].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[9].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[7].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[8].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[6].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[4].fdiv2/clkDiv_reg_0     |                                             |                                             |                1 |              1 |
|  genblk1[12].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[17].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[16].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[14].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[18].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[15].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  genblk1[13].fdiv2/clkDiv_reg_0    |                                             |                                             |                1 |              1 |
|  ats/genblk1[10].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[11].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[0].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[12].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[2].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[17].fdiv/clkDiv       |                                             |                                             |                1 |              1 |
|  ats/genblk1[14].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[15].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[13].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[16].fdiv/clkDiv_reg_0 |                                             |                                             |                1 |              1 |
|  ats/genblk1[1].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[4].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[7].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[8].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[3].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[5].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[6].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ats/genblk1[9].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[1].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[18].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[19].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[20].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[17].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[11].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[12].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[10].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[14].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[13].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[0].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[15].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[16].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[21].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[24].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[2].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[23].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[25].fdiv/clkDiv        |                                             |                                             |                1 |              1 |
|  ls/genblk1[22].fdiv/clkDiv_reg_0  |                                             |                                             |                1 |              1 |
|  ls/genblk1[3].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[8].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[9].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[5].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[4].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[7].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  ls/genblk1[6].fdiv/clkDiv_reg_0   |                                             |                                             |                1 |              1 |
|  clk_IBUF_BUFG                     |                                             | ats/nolabel_line56/TxD_i_1_n_0              |                1 |              1 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/direc19_out               |                                             |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/bitcounter                | ats/receiver_unit/bitcounter[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line56/bitcounter[3]_i_2__0_n_0 | ats/nolabel_line56/bitcounter[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                     | ats/nolabel_line56/rightshiftreg            | ats/nolabel_line56/rightshiftreg[8]_i_1_n_0 |                1 |              4 |
|  vga_sync_unit/p_tick              |                                             |                                             |                3 |              5 |
|  ls/fdivTarget/clkDiv_reg_0        |                                             | ls/clear                                    |                2 |              6 |
|  clk_IBUF_BUFG                     | ats/nolabel_line56/rightshiftreg            |                                             |                1 |              6 |
|  enemy1_y_pos_reg[9]_i_2_n_0       |                                             |                                             |                6 |              7 |
|  clk_IBUF_BUFG                     | ats/receiver_unit/rxshiftreg_0              |                                             |                2 |              9 |
|  ats/newpic                        | ats/x_pos                                   |                                             |                4 |             10 |
|  ats/newpic                        | ats/y_pos[9]_i_1_n_0                        |                                             |                4 |             10 |
|  enemy1_y_pos_reg[9]_i_2_n_0       | ats/health[9]_i_1_n_0                       |                                             |                5 |             10 |
|  enemy1_y_pos_reg[9]_i_2_n_0       | ats/rgb_reg28_in                            |                                             |                4 |             10 |
|  enemy1_y_pos_reg[9]_i_2_n_0       | ats/rgb_reg26_in                            |                                             |                4 |             10 |
|  clk_IBUF_BUFG                     | vga_sync_unit/v_count_reg0                  |                                             |                5 |             10 |
|  clk_IBUF_BUFG                     | vga_sync_unit/p_tick                        |                                             |                6 |             10 |
|  clk_IBUF_BUFG                     |                                             | ats/nolabel_line56/counter[0]_i_1__0_n_0    |                4 |             14 |
|  clk_IBUF_BUFG                     |                                             | ats/receiver_unit/counter[0]_i_1_n_0        |                4 |             14 |
|  clk_IBUF_BUFG                     | ats/transmit1                               | ats/receiver_unit/direc19_out               |                4 |             16 |
|  enemy1_y_pos_reg[9]_i_2_n_0       | ats/rgb_reg2                                |                                             |                8 |             20 |
|  clk_IBUF_BUFG                     |                                             |                                             |               11 |             25 |
+------------------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+


