
test06_ADC02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08003ff8  08003ff8  00004ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800409c  0800409c  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  0800409c  0800409c  0000509c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040a4  080040a4  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040a4  080040a4  000050a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040a8  080040a8  000050a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080040ac  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  20000068  08004114  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  08004114  000062b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e4dc  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002048  00000000  00000000  00014574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  000165c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad1  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001845c  00000000  00000000  00017e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fe21  00000000  00000000  000302c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bbc1  00000000  00000000  000400e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dbca7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004208  00000000  00000000  000dbcec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000dfef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003fe0 	.word	0x08003fe0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003fe0 	.word	0x08003fe0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ProgramStart>:
#define INC_MYLIB_H_

int __io_putchar(int ch);
int GetAdcValue();
void ProgramStart()
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
   printf("\033[2J");   // screen clear
 8000574:	480b      	ldr	r0, [pc, #44]	@ (80005a4 <ProgramStart+0x34>)
 8000576:	f002 fe67 	bl	8003248 <iprintf>
   printf("\033[1;1H");   // Move cursor pos to (1,1)
 800057a:	480b      	ldr	r0, [pc, #44]	@ (80005a8 <ProgramStart+0x38>)
 800057c:	f002 fe64 	bl	8003248 <iprintf>
   printf("Program Started....Press Blue button to continue\r\n");
 8000580:	480a      	ldr	r0, [pc, #40]	@ (80005ac <ProgramStart+0x3c>)
 8000582:	f002 fec9 	bl	8003318 <puts>
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));  // (B1 == 0) if pressed
 8000586:	bf00      	nop
 8000588:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800058c:	4808      	ldr	r0, [pc, #32]	@ (80005b0 <ProgramStart+0x40>)
 800058e:	f001 fb61 	bl	8001c54 <HAL_GPIO_ReadPin>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d1f7      	bne.n	8000588 <ProgramStart+0x18>
   printf("\033[2J");   // screen clear
 8000598:	4802      	ldr	r0, [pc, #8]	@ (80005a4 <ProgramStart+0x34>)
 800059a:	f002 fe55 	bl	8003248 <iprintf>
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	08003ff8 	.word	0x08003ff8
 80005a8:	08004000 	.word	0x08004000
 80005ac:	08004008 	.word	0x08004008
 80005b0:	40020800 	.word	0x40020800

080005b4 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	int val = HAL_ADC_GetValue(&hadc1);
 80005bc:	4806      	ldr	r0, [pc, #24]	@ (80005d8 <HAL_ADC_ConvCpltCallback+0x24>)
 80005be:	f000 fe59 	bl	8001274 <HAL_ADC_GetValue>
 80005c2:	4603      	mov	r3, r0
 80005c4:	60fb      	str	r3, [r7, #12]
	printf("ADC Input : %d\r\n", val);
 80005c6:	68f9      	ldr	r1, [r7, #12]
 80005c8:	4804      	ldr	r0, [pc, #16]	@ (80005dc <HAL_ADC_ConvCpltCallback+0x28>)
 80005ca:	f002 fe3d 	bl	8003248 <iprintf>
}
 80005ce:	bf00      	nop
 80005d0:	3710      	adds	r7, #16
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	20000084 	.word	0x20000084
 80005dc:	0800403c 	.word	0x0800403c

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e4:	f000 fbc2 	bl	8000d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e8:	f000 f812 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ec:	f000 f952 	bl	8000894 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005f0:	f000 f926 	bl	8000840 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005f4:	f000 f876 	bl	80006e4 <MX_ADC1_Init>
  MX_TIM3_Init();
 80005f8:	f000 f8d4 	bl	80007a4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart();
 80005fc:	f7ff ffb8 	bl	8000570 <ProgramStart>

  HAL_ADC_Start_IT(&hadc1);
 8000600:	4802      	ldr	r0, [pc, #8]	@ (800060c <main+0x2c>)
 8000602:	f000 fc69 	bl	8000ed8 <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <main+0x26>
 800060a:	bf00      	nop
 800060c:	20000084 	.word	0x20000084

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	@ 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	2230      	movs	r2, #48	@ 0x30
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f002 ff5a 	bl	80034d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	4b28      	ldr	r3, [pc, #160]	@ (80006dc <SystemClock_Config+0xcc>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	4a27      	ldr	r2, [pc, #156]	@ (80006dc <SystemClock_Config+0xcc>)
 800063e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000642:	6413      	str	r3, [r2, #64]	@ 0x40
 8000644:	4b25      	ldr	r3, [pc, #148]	@ (80006dc <SystemClock_Config+0xcc>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b22      	ldr	r3, [pc, #136]	@ (80006e0 <SystemClock_Config+0xd0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a21      	ldr	r2, [pc, #132]	@ (80006e0 <SystemClock_Config+0xd0>)
 800065a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b1f      	ldr	r3, [pc, #124]	@ (80006e0 <SystemClock_Config+0xd0>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000688:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800068e:	2304      	movs	r3, #4
 8000690:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fb0e 	bl	8001cb8 <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006a2:	f000 f965 	bl	8000970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2302      	movs	r3, #2
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2102      	movs	r1, #2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 fd70 	bl	80021a8 <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006ce:	f000 f94f 	bl	8000970 <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3750      	adds	r7, #80	@ 0x50
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006ea:	463b      	mov	r3, r7
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_ADC1_Init+0xb4>)
 80006f8:	4a28      	ldr	r2, [pc, #160]	@ (800079c <MX_ADC1_Init+0xb8>)
 80006fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006fc:	4b26      	ldr	r3, [pc, #152]	@ (8000798 <MX_ADC1_Init+0xb4>)
 80006fe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000702:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000704:	4b24      	ldr	r3, [pc, #144]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800070a:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_ADC1_Init+0xb4>)
 800070c:	2201      	movs	r2, #1
 800070e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000710:	4b21      	ldr	r3, [pc, #132]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000712:	2201      	movs	r2, #1
 8000714:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000716:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000718:	2200      	movs	r2, #0
 800071a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071e:	4b1e      	ldr	r3, [pc, #120]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000720:	2200      	movs	r2, #0
 8000722:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000724:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000726:	4a1e      	ldr	r2, [pc, #120]	@ (80007a0 <MX_ADC1_Init+0xbc>)
 8000728:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072a:	4b1b      	ldr	r3, [pc, #108]	@ (8000798 <MX_ADC1_Init+0xb4>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000730:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000732:	2202      	movs	r2, #2
 8000734:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000736:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000738:	2200      	movs	r2, #0
 800073a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073e:	4b16      	ldr	r3, [pc, #88]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000740:	2201      	movs	r2, #1
 8000742:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000744:	4814      	ldr	r0, [pc, #80]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000746:	f000 fb83 	bl	8000e50 <HAL_ADC_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000750:	f000 f90e 	bl	8000970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000754:	2300      	movs	r3, #0
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000758:	2301      	movs	r3, #1
 800075a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800075c:	2300      	movs	r3, #0
 800075e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000760:	463b      	mov	r3, r7
 8000762:	4619      	mov	r1, r3
 8000764:	480c      	ldr	r0, [pc, #48]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000766:	f000 fda7 	bl	80012b8 <HAL_ADC_ConfigChannel>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000770:	f000 f8fe 	bl	8000970 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000774:	2301      	movs	r3, #1
 8000776:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000778:	2302      	movs	r3, #2
 800077a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	4619      	mov	r1, r3
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_ADC1_Init+0xb4>)
 8000782:	f000 fd99 	bl	80012b8 <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800078c:	f000 f8f0 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000084 	.word	0x20000084
 800079c:	40012000 	.word	0x40012000
 80007a0:	0f000001 	.word	0x0f000001

080007a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b086      	sub	sp, #24
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	605a      	str	r2, [r3, #4]
 80007b4:	609a      	str	r2, [r3, #8]
 80007b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b8:	463b      	mov	r3, r7
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007c2:	4a1e      	ldr	r2, [pc, #120]	@ (800083c <MX_TIM3_Init+0x98>)
 80007c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80007c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007c8:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80007cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80007d4:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007d6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80007da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007dc:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007e2:	4b15      	ldr	r3, [pc, #84]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007e8:	4813      	ldr	r0, [pc, #76]	@ (8000838 <MX_TIM3_Init+0x94>)
 80007ea:	f001 fefd 	bl	80025e8 <HAL_TIM_Base_Init>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80007f4:	f000 f8bc 	bl	8000970 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007fe:	f107 0308 	add.w	r3, r7, #8
 8000802:	4619      	mov	r1, r3
 8000804:	480c      	ldr	r0, [pc, #48]	@ (8000838 <MX_TIM3_Init+0x94>)
 8000806:	f001 ff3e 	bl	8002686 <HAL_TIM_ConfigClockSource>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000810:	f000 f8ae 	bl	8000970 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000814:	2300      	movs	r3, #0
 8000816:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000818:	2300      	movs	r3, #0
 800081a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800081c:	463b      	mov	r3, r7
 800081e:	4619      	mov	r1, r3
 8000820:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_TIM3_Init+0x94>)
 8000822:	f002 f91d 	bl	8002a60 <HAL_TIMEx_MasterConfigSynchronization>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800082c:	f000 f8a0 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000830:	bf00      	nop
 8000832:	3718      	adds	r7, #24
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200000cc 	.word	0x200000cc
 800083c:	40000400 	.word	0x40000400

08000840 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000844:	4b11      	ldr	r3, [pc, #68]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000846:	4a12      	ldr	r2, [pc, #72]	@ (8000890 <MX_USART2_UART_Init+0x50>)
 8000848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800084c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000858:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000866:	220c      	movs	r2, #12
 8000868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	4b08      	ldr	r3, [pc, #32]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 800086c:	2200      	movs	r2, #0
 800086e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000872:	2200      	movs	r2, #0
 8000874:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000876:	4805      	ldr	r0, [pc, #20]	@ (800088c <MX_USART2_UART_Init+0x4c>)
 8000878:	f002 f960 	bl	8002b3c <HAL_UART_Init>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000882:	f000 f875 	bl	8000970 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	20000114 	.word	0x20000114
 8000890:	40004400 	.word	0x40004400

08000894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	@ 0x28
 8000898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
 80008ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a2c      	ldr	r2, [pc, #176]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008b4:	f043 0304 	orr.w	r3, r3, #4
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0304 	and.w	r3, r3, #4
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	4b26      	ldr	r3, [pc, #152]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b23      	ldr	r3, [pc, #140]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000964 <MX_GPIO_Init+0xd0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	4b18      	ldr	r3, [pc, #96]	@ (8000964 <MX_GPIO_Init+0xd0>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <MX_GPIO_Init+0xd0>)
 8000908:	f043 0302 	orr.w	r3, r3, #2
 800090c:	6313      	str	r3, [r2, #48]	@ 0x30
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_GPIO_Init+0xd0>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000912:	f003 0302 	and.w	r3, r3, #2
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	2120      	movs	r1, #32
 800091e:	4812      	ldr	r0, [pc, #72]	@ (8000968 <MX_GPIO_Init+0xd4>)
 8000920:	f001 f9b0 	bl	8001c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000924:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800092a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800092e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	4619      	mov	r1, r3
 800093a:	480c      	ldr	r0, [pc, #48]	@ (800096c <MX_GPIO_Init+0xd8>)
 800093c:	f001 f806 	bl	800194c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000940:	2320      	movs	r3, #32
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	2301      	movs	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	4804      	ldr	r0, [pc, #16]	@ (8000968 <MX_GPIO_Init+0xd4>)
 8000958:	f000 fff8 	bl	800194c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800095c:	bf00      	nop
 800095e:	3728      	adds	r7, #40	@ 0x28
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40023800 	.word	0x40023800
 8000968:	40020000 	.word	0x40020000
 800096c:	40020800 	.word	0x40020800

08000970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <Error_Handler+0x8>

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b10      	ldr	r3, [pc, #64]	@ (80009c8 <HAL_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098a:	4a0f      	ldr	r2, [pc, #60]	@ (80009c8 <HAL_MspInit+0x4c>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000990:	6453      	str	r3, [r2, #68]	@ 0x44
 8000992:	4b0d      	ldr	r3, [pc, #52]	@ (80009c8 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <HAL_MspInit+0x4c>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a6:	4a08      	ldr	r2, [pc, #32]	@ (80009c8 <HAL_MspInit+0x4c>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ae:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009ba:	2007      	movs	r0, #7
 80009bc:	f000 ff84 	bl	80018c8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c0:	bf00      	nop
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40023800 	.word	0x40023800

080009cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b08a      	sub	sp, #40	@ 0x28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	2200      	movs	r2, #0
 80009da:	601a      	str	r2, [r3, #0]
 80009dc:	605a      	str	r2, [r3, #4]
 80009de:	609a      	str	r2, [r3, #8]
 80009e0:	60da      	str	r2, [r3, #12]
 80009e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a58 <HAL_ADC_MspInit+0x8c>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d12f      	bne.n	8000a4e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	613b      	str	r3, [r7, #16]
 80009f2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 80009f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f6:	4a19      	ldr	r2, [pc, #100]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 80009f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80009fe:	4b17      	ldr	r3, [pc, #92]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a06:	613b      	str	r3, [r7, #16]
 8000a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	4b13      	ldr	r3, [pc, #76]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a12:	4a12      	ldr	r2, [pc, #72]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1a:	4b10      	ldr	r3, [pc, #64]	@ (8000a5c <HAL_ADC_MspInit+0x90>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a26:	2303      	movs	r3, #3
 8000a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	4809      	ldr	r0, [pc, #36]	@ (8000a60 <HAL_ADC_MspInit+0x94>)
 8000a3a:	f000 ff87 	bl	800194c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2100      	movs	r1, #0
 8000a42:	2012      	movs	r0, #18
 8000a44:	f000 ff4b 	bl	80018de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000a48:	2012      	movs	r0, #18
 8000a4a:	f000 ff64 	bl	8001916 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a4e:	bf00      	nop
 8000a50:	3728      	adds	r7, #40	@ 0x28
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40012000 	.word	0x40012000
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020000 	.word	0x40020000

08000a64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a0b      	ldr	r2, [pc, #44]	@ (8000aa0 <HAL_TIM_Base_MspInit+0x3c>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d10d      	bne.n	8000a92 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x40>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7e:	4a09      	ldr	r2, [pc, #36]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x40>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a86:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <HAL_TIM_Base_MspInit+0x40>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40000400 	.word	0x40000400
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08a      	sub	sp, #40	@ 0x28
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]
 8000ab8:	605a      	str	r2, [r3, #4]
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	60da      	str	r2, [r3, #12]
 8000abe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4a19      	ldr	r2, [pc, #100]	@ (8000b2c <HAL_UART_MspInit+0x84>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d12b      	bne.n	8000b22 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	613b      	str	r3, [r7, #16]
 8000ace:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad2:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ad8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ada:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae2:	613b      	str	r3, [r7, #16]
 8000ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	4a10      	ldr	r2, [pc, #64]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <HAL_UART_MspInit+0x88>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b02:	230c      	movs	r3, #12
 8000b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b06:	2302      	movs	r3, #2
 8000b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0e:	2303      	movs	r3, #3
 8000b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b12:	2307      	movs	r3, #7
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <HAL_UART_MspInit+0x8c>)
 8000b1e:	f000 ff15 	bl	800194c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b22:	bf00      	nop
 8000b24:	3728      	adds	r7, #40	@ 0x28
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40004400 	.word	0x40004400
 8000b30:	40023800 	.word	0x40023800
 8000b34:	40020000 	.word	0x40020000

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <NMI_Handler+0x4>

08000b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <MemManage_Handler+0x4>

08000b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b8e:	f000 f93f 	bl	8000e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000b9c:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <ADC_IRQHandler+0x10>)
 8000b9e:	f000 fa59 	bl	8001054 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000084 	.word	0x20000084

08000bac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e00a      	b.n	8000bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	4601      	mov	r1, r0
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	dbf0      	blt.n	8000bbe <_read+0x12>
  }

  return len;
 8000bdc:	687b      	ldr	r3, [r7, #4]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e009      	b.n	8000c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbf1      	blt.n	8000bf8 <_write+0x12>
  }
  return len;
 8000c14:	687b      	ldr	r3, [r7, #4]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_close>:

int _close(int file)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c46:	605a      	str	r2, [r3, #4]
  return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_isatty>:

int _isatty(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c90:	4a14      	ldr	r2, [pc, #80]	@ (8000ce4 <_sbrk+0x5c>)
 8000c92:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <_sbrk+0x60>)
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c9c:	4b13      	ldr	r3, [pc, #76]	@ (8000cec <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d102      	bne.n	8000caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <_sbrk+0x64>)
 8000ca6:	4a12      	ldr	r2, [pc, #72]	@ (8000cf0 <_sbrk+0x68>)
 8000ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000caa:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d207      	bcs.n	8000cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb8:	f002 fc5c 	bl	8003574 <__errno>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc6:	e009      	b.n	8000cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc8:	4b08      	ldr	r3, [pc, #32]	@ (8000cec <_sbrk+0x64>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cce:	4b07      	ldr	r3, [pc, #28]	@ (8000cec <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4a05      	ldr	r2, [pc, #20]	@ (8000cec <_sbrk+0x64>)
 8000cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cda:	68fb      	ldr	r3, [r7, #12]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20020000 	.word	0x20020000
 8000ce8:	00000400 	.word	0x00000400
 8000cec:	2000015c 	.word	0x2000015c
 8000cf0:	200002b0 	.word	0x200002b0

08000cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <SystemInit+0x20>)
 8000cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cfe:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <SystemInit+0x20>)
 8000d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d1c:	f7ff ffea 	bl	8000cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d20:	480c      	ldr	r0, [pc, #48]	@ (8000d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d22:	490d      	ldr	r1, [pc, #52]	@ (8000d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d24:	4a0d      	ldr	r2, [pc, #52]	@ (8000d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d28:	e002      	b.n	8000d30 <LoopCopyDataInit>

08000d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2e:	3304      	adds	r3, #4

08000d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d34:	d3f9      	bcc.n	8000d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d36:	4a0a      	ldr	r2, [pc, #40]	@ (8000d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d38:	4c0a      	ldr	r4, [pc, #40]	@ (8000d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d3c:	e001      	b.n	8000d42 <LoopFillZerobss>

08000d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d40:	3204      	adds	r2, #4

08000d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d44:	d3fb      	bcc.n	8000d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d46:	f002 fc1b 	bl	8003580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d4a:	f7ff fc49 	bl	80005e0 <main>
  bx  lr    
 8000d4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d5c:	080040ac 	.word	0x080040ac
  ldr r2, =_sbss
 8000d60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d64:	200002b0 	.word	0x200002b0

08000d68 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d68:	e7fe      	b.n	8000d68 <DMA1_Stream0_IRQHandler>
	...

08000d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d70:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <HAL_Init+0x40>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a0d      	ldr	r2, [pc, #52]	@ (8000dac <HAL_Init+0x40>)
 8000d76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <HAL_Init+0x40>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <HAL_Init+0x40>)
 8000d82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d88:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <HAL_Init+0x40>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a07      	ldr	r2, [pc, #28]	@ (8000dac <HAL_Init+0x40>)
 8000d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d94:	2003      	movs	r0, #3
 8000d96:	f000 fd97 	bl	80018c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9a:	2000      	movs	r0, #0
 8000d9c:	f000 f808 	bl	8000db0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da0:	f7ff fdec 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da4:	2300      	movs	r3, #0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40023c00 	.word	0x40023c00

08000db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <HAL_InitTick+0x54>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <HAL_InitTick+0x58>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 fdaf 	bl	8001932 <HAL_SYSTICK_Config>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e00e      	b.n	8000dfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2b0f      	cmp	r3, #15
 8000de2:	d80a      	bhi.n	8000dfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de4:	2200      	movs	r2, #0
 8000de6:	6879      	ldr	r1, [r7, #4]
 8000de8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dec:	f000 fd77 	bl	80018de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df0:	4a06      	ldr	r2, [pc, #24]	@ (8000e0c <HAL_InitTick+0x5c>)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df6:	2300      	movs	r3, #0
 8000df8:	e000      	b.n	8000dfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000000 	.word	0x20000000
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	20000004 	.word	0x20000004

08000e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <HAL_IncTick+0x20>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <HAL_IncTick+0x24>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	4a04      	ldr	r2, [pc, #16]	@ (8000e34 <HAL_IncTick+0x24>)
 8000e22:	6013      	str	r3, [r2, #0]
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20000008 	.word	0x20000008
 8000e34:	20000160 	.word	0x20000160

08000e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e3c:	4b03      	ldr	r3, [pc, #12]	@ (8000e4c <HAL_GetTick+0x14>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	20000160 	.word	0x20000160

08000e50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d101      	bne.n	8000e66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	e033      	b.n	8000ece <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d109      	bne.n	8000e82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f7ff fdac 	bl	80009cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2200      	movs	r2, #0
 8000e78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	f003 0310 	and.w	r3, r3, #16
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d118      	bne.n	8000ec0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e96:	f023 0302 	bic.w	r3, r3, #2
 8000e9a:	f043 0202 	orr.w	r2, r3, #2
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 fb3a 	bl	800151c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb2:	f023 0303 	bic.w	r3, r3, #3
 8000eb6:	f043 0201 	orr.w	r2, r3, #1
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ebe:	e001      	b.n	8000ec4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_ADC_Start_IT+0x1a>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e0a1      	b.n	8001036 <HAL_ADC_Start_IT+0x15e>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d018      	beq.n	8000f3a <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f042 0201 	orr.w	r2, r2, #1
 8000f16:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f18:	4b4a      	ldr	r3, [pc, #296]	@ (8001044 <HAL_ADC_Start_IT+0x16c>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a4a      	ldr	r2, [pc, #296]	@ (8001048 <HAL_ADC_Start_IT+0x170>)
 8000f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f22:	0c9a      	lsrs	r2, r3, #18
 8000f24:	4613      	mov	r3, r2
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4413      	add	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000f2c:	e002      	b.n	8000f34 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f9      	bne.n	8000f2e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d169      	bne.n	800101c <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000f50:	f023 0301 	bic.w	r3, r3, #1
 8000f54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d007      	beq.n	8000f7a <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f72:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f86:	d106      	bne.n	8000f96 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8c:	f023 0206 	bic.w	r2, r3, #6
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	645a      	str	r2, [r3, #68]	@ 0x44
 8000f94:	e002      	b.n	8000f9c <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fa4:	4b29      	ldr	r3, [pc, #164]	@ (800104c <HAL_ADC_Start_IT+0x174>)
 8000fa6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8000fb0:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6812      	ldr	r2, [r2, #0]
 8000fbc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fc0:	f043 0320 	orr.w	r3, r3, #32
 8000fc4:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 031f 	and.w	r3, r3, #31
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10f      	bne.n	8000ff2 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d129      	bne.n	8001034 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	689a      	ldr	r2, [r3, #8]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	e020      	b.n	8001034 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a16      	ldr	r2, [pc, #88]	@ (8001050 <HAL_ADC_Start_IT+0x178>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d11b      	bne.n	8001034 <HAL_ADC_Start_IT+0x15c>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d114      	bne.n	8001034 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	689a      	ldr	r2, [r3, #8]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	e00b      	b.n	8001034 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	f043 0210 	orr.w	r2, r3, #16
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102c:	f043 0201 	orr.w	r2, r3, #1
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	20000000 	.word	0x20000000
 8001048:	431bde83 	.word	0x431bde83
 800104c:	40012300 	.word	0x40012300
 8001050:	40012000 	.word	0x40012000

08001054 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	2300      	movs	r3, #0
 8001062:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f003 0302 	and.w	r3, r3, #2
 800107a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	f003 0320 	and.w	r3, r3, #32
 8001082:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d049      	beq.n	800111e <HAL_ADC_IRQHandler+0xca>
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d046      	beq.n	800111e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001094:	f003 0310 	and.w	r3, r3, #16
 8001098:	2b00      	cmp	r3, #0
 800109a:	d105      	bne.n	80010a8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010a0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d12b      	bne.n	800110e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d127      	bne.n	800110e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010c4:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d006      	beq.n	80010da <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d119      	bne.n	800110e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f022 0220 	bic.w	r2, r2, #32
 80010e8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ee:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d105      	bne.n	800110e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001106:	f043 0201 	orr.w	r2, r3, #1
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fa50 	bl	80005b4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f06f 0212 	mvn.w	r2, #18
 800111c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	f003 0304 	and.w	r3, r3, #4
 8001124:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d057      	beq.n	80011e4 <HAL_ADC_IRQHandler+0x190>
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d054      	beq.n	80011e4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800113e:	f003 0310 	and.w	r3, r3, #16
 8001142:	2b00      	cmp	r3, #0
 8001144:	d105      	bne.n	8001152 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800114a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d139      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001166:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800116a:	2b00      	cmp	r3, #0
 800116c:	d006      	beq.n	800117c <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001178:	2b00      	cmp	r3, #0
 800117a:	d12b      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001186:	2b00      	cmp	r3, #0
 8001188:	d124      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001194:	2b00      	cmp	r3, #0
 8001196:	d11d      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800119c:	2b00      	cmp	r3, #0
 800119e:	d119      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011ae:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d105      	bne.n	80011d4 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011cc:	f043 0201 	orr.w	r2, r3, #1
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 fa9d 	bl	8001714 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f06f 020c 	mvn.w	r2, #12
 80011e2:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011f2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d017      	beq.n	800122a <HAL_ADC_IRQHandler+0x1d6>
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d014      	beq.n	800122a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	2b01      	cmp	r3, #1
 800120c:	d10d      	bne.n	800122a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001212:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 f837 	bl	800128e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f06f 0201 	mvn.w	r2, #1
 8001228:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	f003 0320 	and.w	r3, r3, #32
 8001230:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001238:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d015      	beq.n	800126c <HAL_ADC_IRQHandler+0x218>
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d012      	beq.n	800126c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	f043 0202 	orr.w	r2, r3, #2
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f06f 0220 	mvn.w	r2, #32
 800125a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 f820 	bl	80012a2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f06f 0220 	mvn.w	r2, #32
 800126a:	601a      	str	r2, [r3, #0]
  }
}
 800126c:	bf00      	nop
 800126e:	3718      	adds	r7, #24
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}

08001274 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001282:	4618      	mov	r0, r3
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr

0800128e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800128e:	b480      	push	{r7}
 8001290:	b083      	sub	sp, #12
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80012aa:	bf00      	nop
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80012c2:	2300      	movs	r3, #0
 80012c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d101      	bne.n	80012d4 <HAL_ADC_ConfigChannel+0x1c>
 80012d0:	2302      	movs	r3, #2
 80012d2:	e113      	b.n	80014fc <HAL_ADC_ConfigChannel+0x244>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b09      	cmp	r3, #9
 80012e2:	d925      	bls.n	8001330 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	68d9      	ldr	r1, [r3, #12]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	461a      	mov	r2, r3
 80012f2:	4613      	mov	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	4413      	add	r3, r2
 80012f8:	3b1e      	subs	r3, #30
 80012fa:	2207      	movs	r2, #7
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43da      	mvns	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	400a      	ands	r2, r1
 8001308:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68d9      	ldr	r1, [r3, #12]
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	4618      	mov	r0, r3
 800131c:	4603      	mov	r3, r0
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	4403      	add	r3, r0
 8001322:	3b1e      	subs	r3, #30
 8001324:	409a      	lsls	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	430a      	orrs	r2, r1
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	e022      	b.n	8001376 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	6919      	ldr	r1, [r3, #16]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	b29b      	uxth	r3, r3
 800133c:	461a      	mov	r2, r3
 800133e:	4613      	mov	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	4413      	add	r3, r2
 8001344:	2207      	movs	r2, #7
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43da      	mvns	r2, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	400a      	ands	r2, r1
 8001352:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6919      	ldr	r1, [r3, #16]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	689a      	ldr	r2, [r3, #8]
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	b29b      	uxth	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	4603      	mov	r3, r0
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4403      	add	r3, r0
 800136c:	409a      	lsls	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2b06      	cmp	r3, #6
 800137c:	d824      	bhi.n	80013c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	4613      	mov	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4413      	add	r3, r2
 800138e:	3b05      	subs	r3, #5
 8001390:	221f      	movs	r2, #31
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43da      	mvns	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	400a      	ands	r2, r1
 800139e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	4618      	mov	r0, r3
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	3b05      	subs	r3, #5
 80013ba:	fa00 f203 	lsl.w	r2, r0, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	430a      	orrs	r2, r1
 80013c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80013c6:	e04c      	b.n	8001462 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b0c      	cmp	r3, #12
 80013ce:	d824      	bhi.n	800141a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685a      	ldr	r2, [r3, #4]
 80013da:	4613      	mov	r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	3b23      	subs	r3, #35	@ 0x23
 80013e2:	221f      	movs	r2, #31
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43da      	mvns	r2, r3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	400a      	ands	r2, r1
 80013f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	4618      	mov	r0, r3
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	4613      	mov	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	3b23      	subs	r3, #35	@ 0x23
 800140c:	fa00 f203 	lsl.w	r2, r0, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	430a      	orrs	r2, r1
 8001416:	631a      	str	r2, [r3, #48]	@ 0x30
 8001418:	e023      	b.n	8001462 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	4613      	mov	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4413      	add	r3, r2
 800142a:	3b41      	subs	r3, #65	@ 0x41
 800142c:	221f      	movs	r2, #31
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43da      	mvns	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	400a      	ands	r2, r1
 800143a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	b29b      	uxth	r3, r3
 8001448:	4618      	mov	r0, r3
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	4613      	mov	r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4413      	add	r3, r2
 8001454:	3b41      	subs	r3, #65	@ 0x41
 8001456:	fa00 f203 	lsl.w	r2, r0, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	430a      	orrs	r2, r1
 8001460:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001462:	4b29      	ldr	r3, [pc, #164]	@ (8001508 <HAL_ADC_ConfigChannel+0x250>)
 8001464:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a28      	ldr	r2, [pc, #160]	@ (800150c <HAL_ADC_ConfigChannel+0x254>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d10f      	bne.n	8001490 <HAL_ADC_ConfigChannel+0x1d8>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b12      	cmp	r3, #18
 8001476:	d10b      	bne.n	8001490 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a1d      	ldr	r2, [pc, #116]	@ (800150c <HAL_ADC_ConfigChannel+0x254>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d12b      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x23a>
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a1c      	ldr	r2, [pc, #112]	@ (8001510 <HAL_ADC_ConfigChannel+0x258>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d003      	beq.n	80014ac <HAL_ADC_ConfigChannel+0x1f4>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b11      	cmp	r3, #17
 80014aa:	d122      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a11      	ldr	r2, [pc, #68]	@ (8001510 <HAL_ADC_ConfigChannel+0x258>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d111      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80014ce:	4b11      	ldr	r3, [pc, #68]	@ (8001514 <HAL_ADC_ConfigChannel+0x25c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_ADC_ConfigChannel+0x260>)
 80014d4:	fba2 2303 	umull	r2, r3, r2, r3
 80014d8:	0c9a      	lsrs	r2, r3, #18
 80014da:	4613      	mov	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4413      	add	r3, r2
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80014e4:	e002      	b.n	80014ec <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f9      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40012300 	.word	0x40012300
 800150c:	40012000 	.word	0x40012000
 8001510:	10000012 	.word	0x10000012
 8001514:	20000000 	.word	0x20000000
 8001518:	431bde83 	.word	0x431bde83

0800151c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001524:	4b79      	ldr	r3, [pc, #484]	@ (800170c <ADC_Init+0x1f0>)
 8001526:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	431a      	orrs	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001550:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6859      	ldr	r1, [r3, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	021a      	lsls	r2, r3, #8
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6859      	ldr	r1, [r3, #4]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	430a      	orrs	r2, r1
 8001586:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001596:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6899      	ldr	r1, [r3, #8]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68da      	ldr	r2, [r3, #12]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	430a      	orrs	r2, r1
 80015a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	4a58      	ldr	r2, [pc, #352]	@ (8001710 <ADC_Init+0x1f4>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d022      	beq.n	80015fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80015c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6899      	ldr	r1, [r3, #8]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80015e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6899      	ldr	r1, [r3, #8]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	e00f      	b.n	800161a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689a      	ldr	r2, [r3, #8]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	689a      	ldr	r2, [r3, #8]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001618:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f022 0202 	bic.w	r2, r2, #2
 8001628:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	6899      	ldr	r1, [r3, #8]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	7e1b      	ldrb	r3, [r3, #24]
 8001634:	005a      	lsls	r2, r3, #1
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d01b      	beq.n	8001680 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001656:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001666:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6859      	ldr	r1, [r3, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001672:	3b01      	subs	r3, #1
 8001674:	035a      	lsls	r2, r3, #13
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	430a      	orrs	r2, r1
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	e007      	b.n	8001690 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685a      	ldr	r2, [r3, #4]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800168e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800169e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	051a      	lsls	r2, r3, #20
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80016c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	6899      	ldr	r1, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016d2:	025a      	lsls	r2, r3, #9
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	430a      	orrs	r2, r1
 80016da:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80016ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6899      	ldr	r1, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	029a      	lsls	r2, r3, #10
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	609a      	str	r2, [r3, #8]
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	40012300 	.word	0x40012300
 8001710:	0f000001 	.word	0x0f000001

08001714 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001744:	4013      	ands	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001750:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175a:	4a04      	ldr	r2, [pc, #16]	@ (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	60d3      	str	r3, [r2, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001774:	4b04      	ldr	r3, [pc, #16]	@ (8001788 <__NVIC_GetPriorityGrouping+0x18>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	0a1b      	lsrs	r3, r3, #8
 800177a:	f003 0307 	and.w	r3, r3, #7
}
 800177e:	4618      	mov	r0, r3
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	2b00      	cmp	r3, #0
 800179c:	db0b      	blt.n	80017b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	f003 021f 	and.w	r2, r3, #31
 80017a4:	4907      	ldr	r1, [pc, #28]	@ (80017c4 <__NVIC_EnableIRQ+0x38>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	095b      	lsrs	r3, r3, #5
 80017ac:	2001      	movs	r0, #1
 80017ae:	fa00 f202 	lsl.w	r2, r0, r2
 80017b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000e100 	.word	0xe000e100

080017c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	6039      	str	r1, [r7, #0]
 80017d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	db0a      	blt.n	80017f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	490c      	ldr	r1, [pc, #48]	@ (8001814 <__NVIC_SetPriority+0x4c>)
 80017e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e6:	0112      	lsls	r2, r2, #4
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	440b      	add	r3, r1
 80017ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017f0:	e00a      	b.n	8001808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4908      	ldr	r1, [pc, #32]	@ (8001818 <__NVIC_SetPriority+0x50>)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	3b04      	subs	r3, #4
 8001800:	0112      	lsls	r2, r2, #4
 8001802:	b2d2      	uxtb	r2, r2
 8001804:	440b      	add	r3, r1
 8001806:	761a      	strb	r2, [r3, #24]
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	e000e100 	.word	0xe000e100
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	@ 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f1c3 0307 	rsb	r3, r3, #7
 8001836:	2b04      	cmp	r3, #4
 8001838:	bf28      	it	cs
 800183a:	2304      	movcs	r3, #4
 800183c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3304      	adds	r3, #4
 8001842:	2b06      	cmp	r3, #6
 8001844:	d902      	bls.n	800184c <NVIC_EncodePriority+0x30>
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3b03      	subs	r3, #3
 800184a:	e000      	b.n	800184e <NVIC_EncodePriority+0x32>
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001850:	f04f 32ff 	mov.w	r2, #4294967295
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	401a      	ands	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001864:	f04f 31ff 	mov.w	r1, #4294967295
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	fa01 f303 	lsl.w	r3, r1, r3
 800186e:	43d9      	mvns	r1, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001874:	4313      	orrs	r3, r2
         );
}
 8001876:	4618      	mov	r0, r3
 8001878:	3724      	adds	r7, #36	@ 0x24
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3b01      	subs	r3, #1
 8001890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001894:	d301      	bcc.n	800189a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001896:	2301      	movs	r3, #1
 8001898:	e00f      	b.n	80018ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800189a:	4a0a      	ldr	r2, [pc, #40]	@ (80018c4 <SysTick_Config+0x40>)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3b01      	subs	r3, #1
 80018a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018a2:	210f      	movs	r1, #15
 80018a4:	f04f 30ff 	mov.w	r0, #4294967295
 80018a8:	f7ff ff8e 	bl	80017c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ac:	4b05      	ldr	r3, [pc, #20]	@ (80018c4 <SysTick_Config+0x40>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b2:	4b04      	ldr	r3, [pc, #16]	@ (80018c4 <SysTick_Config+0x40>)
 80018b4:	2207      	movs	r2, #7
 80018b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	e000e010 	.word	0xe000e010

080018c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff ff29 	bl	8001728 <__NVIC_SetPriorityGrouping>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018de:	b580      	push	{r7, lr}
 80018e0:	b086      	sub	sp, #24
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	4603      	mov	r3, r0
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018ec:	2300      	movs	r3, #0
 80018ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f0:	f7ff ff3e 	bl	8001770 <__NVIC_GetPriorityGrouping>
 80018f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	68b9      	ldr	r1, [r7, #8]
 80018fa:	6978      	ldr	r0, [r7, #20]
 80018fc:	f7ff ff8e 	bl	800181c <NVIC_EncodePriority>
 8001900:	4602      	mov	r2, r0
 8001902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff5d 	bl	80017c8 <__NVIC_SetPriority>
}
 800190e:	bf00      	nop
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	4603      	mov	r3, r0
 800191e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff31 	bl	800178c <__NVIC_EnableIRQ>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b082      	sub	sp, #8
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ffa2 	bl	8001884 <SysTick_Config>
 8001940:	4603      	mov	r3, r0
}
 8001942:	4618      	mov	r0, r3
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800194c:	b480      	push	{r7}
 800194e:	b089      	sub	sp, #36	@ 0x24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800195e:	2300      	movs	r3, #0
 8001960:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
 8001966:	e159      	b.n	8001c1c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001968:	2201      	movs	r2, #1
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	4013      	ands	r3, r2
 800197a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	429a      	cmp	r2, r3
 8001982:	f040 8148 	bne.w	8001c16 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 0303 	and.w	r3, r3, #3
 800198e:	2b01      	cmp	r3, #1
 8001990:	d005      	beq.n	800199e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800199a:	2b02      	cmp	r3, #2
 800199c:	d130      	bne.n	8001a00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	2203      	movs	r2, #3
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	68da      	ldr	r2, [r3, #12]
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d4:	2201      	movs	r2, #1
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4013      	ands	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	f003 0201 	and.w	r2, r3, #1
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d017      	beq.n	8001a3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	2203      	movs	r2, #3
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	4013      	ands	r3, r2
 8001a22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 0303 	and.w	r3, r3, #3
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d123      	bne.n	8001a90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	08da      	lsrs	r2, r3, #3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3208      	adds	r2, #8
 8001a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	f003 0307 	and.w	r3, r3, #7
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	220f      	movs	r2, #15
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	691a      	ldr	r2, [r3, #16]
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	08da      	lsrs	r2, r3, #3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3208      	adds	r2, #8
 8001a8a:	69b9      	ldr	r1, [r7, #24]
 8001a8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	005b      	lsls	r3, r3, #1
 8001a9a:	2203      	movs	r2, #3
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	69ba      	ldr	r2, [r7, #24]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f003 0203 	and.w	r2, r3, #3
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	4313      	orrs	r3, r2
 8001abc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	f000 80a2 	beq.w	8001c16 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	4b57      	ldr	r3, [pc, #348]	@ (8001c34 <HAL_GPIO_Init+0x2e8>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ada:	4a56      	ldr	r2, [pc, #344]	@ (8001c34 <HAL_GPIO_Init+0x2e8>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae2:	4b54      	ldr	r3, [pc, #336]	@ (8001c34 <HAL_GPIO_Init+0x2e8>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aee:	4a52      	ldr	r2, [pc, #328]	@ (8001c38 <HAL_GPIO_Init+0x2ec>)
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	089b      	lsrs	r3, r3, #2
 8001af4:	3302      	adds	r3, #2
 8001af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	220f      	movs	r2, #15
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	69ba      	ldr	r2, [r7, #24]
 8001b0e:	4013      	ands	r3, r2
 8001b10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a49      	ldr	r2, [pc, #292]	@ (8001c3c <HAL_GPIO_Init+0x2f0>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d019      	beq.n	8001b4e <HAL_GPIO_Init+0x202>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a48      	ldr	r2, [pc, #288]	@ (8001c40 <HAL_GPIO_Init+0x2f4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d013      	beq.n	8001b4a <HAL_GPIO_Init+0x1fe>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a47      	ldr	r2, [pc, #284]	@ (8001c44 <HAL_GPIO_Init+0x2f8>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d00d      	beq.n	8001b46 <HAL_GPIO_Init+0x1fa>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a46      	ldr	r2, [pc, #280]	@ (8001c48 <HAL_GPIO_Init+0x2fc>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d007      	beq.n	8001b42 <HAL_GPIO_Init+0x1f6>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4a45      	ldr	r2, [pc, #276]	@ (8001c4c <HAL_GPIO_Init+0x300>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d101      	bne.n	8001b3e <HAL_GPIO_Init+0x1f2>
 8001b3a:	2304      	movs	r3, #4
 8001b3c:	e008      	b.n	8001b50 <HAL_GPIO_Init+0x204>
 8001b3e:	2307      	movs	r3, #7
 8001b40:	e006      	b.n	8001b50 <HAL_GPIO_Init+0x204>
 8001b42:	2303      	movs	r3, #3
 8001b44:	e004      	b.n	8001b50 <HAL_GPIO_Init+0x204>
 8001b46:	2302      	movs	r3, #2
 8001b48:	e002      	b.n	8001b50 <HAL_GPIO_Init+0x204>
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <HAL_GPIO_Init+0x204>
 8001b4e:	2300      	movs	r3, #0
 8001b50:	69fa      	ldr	r2, [r7, #28]
 8001b52:	f002 0203 	and.w	r2, r2, #3
 8001b56:	0092      	lsls	r2, r2, #2
 8001b58:	4093      	lsls	r3, r2
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b60:	4935      	ldr	r1, [pc, #212]	@ (8001c38 <HAL_GPIO_Init+0x2ec>)
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	089b      	lsrs	r3, r3, #2
 8001b66:	3302      	adds	r3, #2
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b6e:	4b38      	ldr	r3, [pc, #224]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	43db      	mvns	r3, r3
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d003      	beq.n	8001b92 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b92:	4a2f      	ldr	r2, [pc, #188]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b98:	4b2d      	ldr	r3, [pc, #180]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	69ba      	ldr	r2, [r7, #24]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bbc:	4a24      	ldr	r2, [pc, #144]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bc2:	4b23      	ldr	r3, [pc, #140]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001be6:	4a1a      	ldr	r2, [pc, #104]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bec:	4b18      	ldr	r3, [pc, #96]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001c08:	69ba      	ldr	r2, [r7, #24]
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c10:	4a0f      	ldr	r2, [pc, #60]	@ (8001c50 <HAL_GPIO_Init+0x304>)
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	61fb      	str	r3, [r7, #28]
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	2b0f      	cmp	r3, #15
 8001c20:	f67f aea2 	bls.w	8001968 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c24:	bf00      	nop
 8001c26:	bf00      	nop
 8001c28:	3724      	adds	r7, #36	@ 0x24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40013800 	.word	0x40013800
 8001c3c:	40020000 	.word	0x40020000
 8001c40:	40020400 	.word	0x40020400
 8001c44:	40020800 	.word	0x40020800
 8001c48:	40020c00 	.word	0x40020c00
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40013c00 	.word	0x40013c00

08001c54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691a      	ldr	r2, [r3, #16]
 8001c64:	887b      	ldrh	r3, [r7, #2]
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	73fb      	strb	r3, [r7, #15]
 8001c70:	e001      	b.n	8001c76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c72:	2300      	movs	r3, #0
 8001c74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	807b      	strh	r3, [r7, #2]
 8001c90:	4613      	mov	r3, r2
 8001c92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c94:	787b      	ldrb	r3, [r7, #1]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c9a:	887a      	ldrh	r2, [r7, #2]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ca0:	e003      	b.n	8001caa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ca2:	887b      	ldrh	r3, [r7, #2]
 8001ca4:	041a      	lsls	r2, r3, #16
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	619a      	str	r2, [r3, #24]
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e267      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d075      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cd6:	4b88      	ldr	r3, [pc, #544]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 030c 	and.w	r3, r3, #12
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d00c      	beq.n	8001cfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ce2:	4b85      	ldr	r3, [pc, #532]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d112      	bne.n	8001d14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cee:	4b82      	ldr	r3, [pc, #520]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cf6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cfa:	d10b      	bne.n	8001d14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cfc:	4b7e      	ldr	r3, [pc, #504]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d05b      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x108>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d157      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e242      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d1c:	d106      	bne.n	8001d2c <HAL_RCC_OscConfig+0x74>
 8001d1e:	4b76      	ldr	r3, [pc, #472]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a75      	ldr	r2, [pc, #468]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d28:	6013      	str	r3, [r2, #0]
 8001d2a:	e01d      	b.n	8001d68 <HAL_RCC_OscConfig+0xb0>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d34:	d10c      	bne.n	8001d50 <HAL_RCC_OscConfig+0x98>
 8001d36:	4b70      	ldr	r3, [pc, #448]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a6f      	ldr	r2, [pc, #444]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	4b6d      	ldr	r3, [pc, #436]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a6c      	ldr	r2, [pc, #432]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d4c:	6013      	str	r3, [r2, #0]
 8001d4e:	e00b      	b.n	8001d68 <HAL_RCC_OscConfig+0xb0>
 8001d50:	4b69      	ldr	r3, [pc, #420]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a68      	ldr	r2, [pc, #416]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d5a:	6013      	str	r3, [r2, #0]
 8001d5c:	4b66      	ldr	r3, [pc, #408]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a65      	ldr	r2, [pc, #404]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d013      	beq.n	8001d98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d70:	f7ff f862 	bl	8000e38 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d78:	f7ff f85e 	bl	8000e38 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b64      	cmp	r3, #100	@ 0x64
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e207      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d8a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0xc0>
 8001d96:	e014      	b.n	8001dc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d98:	f7ff f84e 	bl	8000e38 <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da0:	f7ff f84a 	bl	8000e38 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b64      	cmp	r3, #100	@ 0x64
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e1f3      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001db2:	4b51      	ldr	r3, [pc, #324]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f0      	bne.n	8001da0 <HAL_RCC_OscConfig+0xe8>
 8001dbe:	e000      	b.n	8001dc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0302 	and.w	r3, r3, #2
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d063      	beq.n	8001e96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dce:	4b4a      	ldr	r3, [pc, #296]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00b      	beq.n	8001df2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dda:	4b47      	ldr	r3, [pc, #284]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001de2:	2b08      	cmp	r3, #8
 8001de4:	d11c      	bne.n	8001e20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001de6:	4b44      	ldr	r3, [pc, #272]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d116      	bne.n	8001e20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001df2:	4b41      	ldr	r3, [pc, #260]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d005      	beq.n	8001e0a <HAL_RCC_OscConfig+0x152>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d001      	beq.n	8001e0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e1c7      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	4937      	ldr	r1, [pc, #220]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e1e:	e03a      	b.n	8001e96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d020      	beq.n	8001e6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e28:	4b34      	ldr	r3, [pc, #208]	@ (8001efc <HAL_RCC_OscConfig+0x244>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2e:	f7ff f803 	bl	8000e38 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e36:	f7fe ffff 	bl	8000e38 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e1a8      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e48:	4b2b      	ldr	r3, [pc, #172]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0302 	and.w	r3, r3, #2
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e54:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	00db      	lsls	r3, r3, #3
 8001e62:	4925      	ldr	r1, [pc, #148]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	600b      	str	r3, [r1, #0]
 8001e68:	e015      	b.n	8001e96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e6a:	4b24      	ldr	r3, [pc, #144]	@ (8001efc <HAL_RCC_OscConfig+0x244>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e70:	f7fe ffe2 	bl	8000e38 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e78:	f7fe ffde 	bl	8000e38 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e187      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1f0      	bne.n	8001e78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0308 	and.w	r3, r3, #8
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d036      	beq.n	8001f10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d016      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eaa:	4b15      	ldr	r3, [pc, #84]	@ (8001f00 <HAL_RCC_OscConfig+0x248>)
 8001eac:	2201      	movs	r2, #1
 8001eae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb0:	f7fe ffc2 	bl	8000e38 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eb8:	f7fe ffbe 	bl	8000e38 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e167      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eca:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x200>
 8001ed6:	e01b      	b.n	8001f10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ed8:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <HAL_RCC_OscConfig+0x248>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ede:	f7fe ffab 	bl	8000e38 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ee4:	e00e      	b.n	8001f04 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee6:	f7fe ffa7 	bl	8000e38 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d907      	bls.n	8001f04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e150      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	42470000 	.word	0x42470000
 8001f00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f04:	4b88      	ldr	r3, [pc, #544]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1ea      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0304 	and.w	r3, r3, #4
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	f000 8097 	beq.w	800204c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f22:	4b81      	ldr	r3, [pc, #516]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10f      	bne.n	8001f4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60bb      	str	r3, [r7, #8]
 8001f32:	4b7d      	ldr	r3, [pc, #500]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	4a7c      	ldr	r2, [pc, #496]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3e:	4b7a      	ldr	r3, [pc, #488]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f46:	60bb      	str	r3, [r7, #8]
 8001f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	4b77      	ldr	r3, [pc, #476]	@ (800212c <HAL_RCC_OscConfig+0x474>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d118      	bne.n	8001f8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f5a:	4b74      	ldr	r3, [pc, #464]	@ (800212c <HAL_RCC_OscConfig+0x474>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a73      	ldr	r2, [pc, #460]	@ (800212c <HAL_RCC_OscConfig+0x474>)
 8001f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f66:	f7fe ff67 	bl	8000e38 <HAL_GetTick>
 8001f6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6c:	e008      	b.n	8001f80 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6e:	f7fe ff63 	bl	8000e38 <HAL_GetTick>
 8001f72:	4602      	mov	r2, r0
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d901      	bls.n	8001f80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e10c      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f80:	4b6a      	ldr	r3, [pc, #424]	@ (800212c <HAL_RCC_OscConfig+0x474>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d0f0      	beq.n	8001f6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d106      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x2ea>
 8001f94:	4b64      	ldr	r3, [pc, #400]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f98:	4a63      	ldr	r2, [pc, #396]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa0:	e01c      	b.n	8001fdc <HAL_RCC_OscConfig+0x324>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2b05      	cmp	r3, #5
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x30c>
 8001faa:	4b5f      	ldr	r3, [pc, #380]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fae:	4a5e      	ldr	r2, [pc, #376]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fb0:	f043 0304 	orr.w	r3, r3, #4
 8001fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fb6:	4b5c      	ldr	r3, [pc, #368]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fba:	4a5b      	ldr	r2, [pc, #364]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fc2:	e00b      	b.n	8001fdc <HAL_RCC_OscConfig+0x324>
 8001fc4:	4b58      	ldr	r3, [pc, #352]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc8:	4a57      	ldr	r2, [pc, #348]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fca:	f023 0301 	bic.w	r3, r3, #1
 8001fce:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fd0:	4b55      	ldr	r3, [pc, #340]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd4:	4a54      	ldr	r2, [pc, #336]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8001fd6:	f023 0304 	bic.w	r3, r3, #4
 8001fda:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d015      	beq.n	8002010 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe4:	f7fe ff28 	bl	8000e38 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fea:	e00a      	b.n	8002002 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fec:	f7fe ff24 	bl	8000e38 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e0cb      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002002:	4b49      	ldr	r3, [pc, #292]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0ee      	beq.n	8001fec <HAL_RCC_OscConfig+0x334>
 800200e:	e014      	b.n	800203a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002010:	f7fe ff12 	bl	8000e38 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002016:	e00a      	b.n	800202e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002018:	f7fe ff0e 	bl	8000e38 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002026:	4293      	cmp	r3, r2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e0b5      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800202e:	4b3e      	ldr	r3, [pc, #248]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1ee      	bne.n	8002018 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800203a:	7dfb      	ldrb	r3, [r7, #23]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d105      	bne.n	800204c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002040:	4b39      	ldr	r3, [pc, #228]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002044:	4a38      	ldr	r2, [pc, #224]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002046:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800204a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	2b00      	cmp	r3, #0
 8002052:	f000 80a1 	beq.w	8002198 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002056:	4b34      	ldr	r3, [pc, #208]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	2b08      	cmp	r3, #8
 8002060:	d05c      	beq.n	800211c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	2b02      	cmp	r3, #2
 8002068:	d141      	bne.n	80020ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800206a:	4b31      	ldr	r3, [pc, #196]	@ (8002130 <HAL_RCC_OscConfig+0x478>)
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002070:	f7fe fee2 	bl	8000e38 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002078:	f7fe fede 	bl	8000e38 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e087      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800208a:	4b27      	ldr	r3, [pc, #156]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f0      	bne.n	8002078 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69da      	ldr	r2, [r3, #28]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a4:	019b      	lsls	r3, r3, #6
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	3b01      	subs	r3, #1
 80020b0:	041b      	lsls	r3, r3, #16
 80020b2:	431a      	orrs	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b8:	061b      	lsls	r3, r3, #24
 80020ba:	491b      	ldr	r1, [pc, #108]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002130 <HAL_RCC_OscConfig+0x478>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020c6:	f7fe feb7 	bl	8000e38 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020ce:	f7fe feb3 	bl	8000e38 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e05c      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCC_OscConfig+0x416>
 80020ec:	e054      	b.n	8002198 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ee:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <HAL_RCC_OscConfig+0x478>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f4:	f7fe fea0 	bl	8000e38 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fc:	f7fe fe9c 	bl	8000e38 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e045      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800210e:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <HAL_RCC_OscConfig+0x470>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x444>
 800211a:	e03d      	b.n	8002198 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d107      	bne.n	8002134 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e038      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
 8002128:	40023800 	.word	0x40023800
 800212c:	40007000 	.word	0x40007000
 8002130:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002134:	4b1b      	ldr	r3, [pc, #108]	@ (80021a4 <HAL_RCC_OscConfig+0x4ec>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d028      	beq.n	8002194 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800214c:	429a      	cmp	r2, r3
 800214e:	d121      	bne.n	8002194 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800215a:	429a      	cmp	r2, r3
 800215c:	d11a      	bne.n	8002194 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002164:	4013      	ands	r3, r2
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800216a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800216c:	4293      	cmp	r3, r2
 800216e:	d111      	bne.n	8002194 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217a:	085b      	lsrs	r3, r3, #1
 800217c:	3b01      	subs	r3, #1
 800217e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d107      	bne.n	8002194 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002190:	429a      	cmp	r2, r3
 8002192:	d001      	beq.n	8002198 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e000      	b.n	800219a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3718      	adds	r7, #24
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	40023800 	.word	0x40023800

080021a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0cc      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021bc:	4b68      	ldr	r3, [pc, #416]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	683a      	ldr	r2, [r7, #0]
 80021c6:	429a      	cmp	r2, r3
 80021c8:	d90c      	bls.n	80021e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ca:	4b65      	ldr	r3, [pc, #404]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80021cc:	683a      	ldr	r2, [r7, #0]
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021d2:	4b63      	ldr	r3, [pc, #396]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0307 	and.w	r3, r3, #7
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d001      	beq.n	80021e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e0b8      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d020      	beq.n	8002232 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d005      	beq.n	8002208 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021fc:	4b59      	ldr	r3, [pc, #356]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	4a58      	ldr	r2, [pc, #352]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002202:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002206:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	2b00      	cmp	r3, #0
 8002212:	d005      	beq.n	8002220 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002214:	4b53      	ldr	r3, [pc, #332]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4a52      	ldr	r2, [pc, #328]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 800221a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800221e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002220:	4b50      	ldr	r3, [pc, #320]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	494d      	ldr	r1, [pc, #308]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	4313      	orrs	r3, r2
 8002230:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b00      	cmp	r3, #0
 800223c:	d044      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d107      	bne.n	8002256 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002246:	4b47      	ldr	r3, [pc, #284]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d119      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e07f      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d003      	beq.n	8002266 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002262:	2b03      	cmp	r3, #3
 8002264:	d107      	bne.n	8002276 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002266:	4b3f      	ldr	r3, [pc, #252]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d109      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e06f      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002276:	4b3b      	ldr	r3, [pc, #236]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e067      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002286:	4b37      	ldr	r3, [pc, #220]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f023 0203 	bic.w	r2, r3, #3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4934      	ldr	r1, [pc, #208]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002294:	4313      	orrs	r3, r2
 8002296:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002298:	f7fe fdce 	bl	8000e38 <HAL_GetTick>
 800229c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229e:	e00a      	b.n	80022b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022a0:	f7fe fdca 	bl	8000e38 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e04f      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 020c 	and.w	r2, r3, #12
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d1eb      	bne.n	80022a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022c8:	4b25      	ldr	r3, [pc, #148]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	683a      	ldr	r2, [r7, #0]
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d20c      	bcs.n	80022f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d6:	4b22      	ldr	r3, [pc, #136]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022de:	4b20      	ldr	r3, [pc, #128]	@ (8002360 <HAL_RCC_ClockConfig+0x1b8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e032      	b.n	8002356 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0304 	and.w	r3, r3, #4
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022fc:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	4916      	ldr	r1, [pc, #88]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 800230a:	4313      	orrs	r3, r2
 800230c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0308 	and.w	r3, r3, #8
 8002316:	2b00      	cmp	r3, #0
 8002318:	d009      	beq.n	800232e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800231a:	4b12      	ldr	r3, [pc, #72]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	490e      	ldr	r1, [pc, #56]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 800232a:	4313      	orrs	r3, r2
 800232c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800232e:	f000 f821 	bl	8002374 <HAL_RCC_GetSysClockFreq>
 8002332:	4602      	mov	r2, r0
 8002334:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <HAL_RCC_ClockConfig+0x1bc>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	091b      	lsrs	r3, r3, #4
 800233a:	f003 030f 	and.w	r3, r3, #15
 800233e:	490a      	ldr	r1, [pc, #40]	@ (8002368 <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	5ccb      	ldrb	r3, [r1, r3]
 8002342:	fa22 f303 	lsr.w	r3, r2, r3
 8002346:	4a09      	ldr	r2, [pc, #36]	@ (800236c <HAL_RCC_ClockConfig+0x1c4>)
 8002348:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800234a:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_RCC_ClockConfig+0x1c8>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe fd2e 	bl	8000db0 <HAL_InitTick>

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40023c00 	.word	0x40023c00
 8002364:	40023800 	.word	0x40023800
 8002368:	08004050 	.word	0x08004050
 800236c:	20000000 	.word	0x20000000
 8002370:	20000004 	.word	0x20000004

08002374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002378:	b094      	sub	sp, #80	@ 0x50
 800237a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002380:	2300      	movs	r3, #0
 8002382:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002384:	2300      	movs	r3, #0
 8002386:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800238c:	4b79      	ldr	r3, [pc, #484]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f003 030c 	and.w	r3, r3, #12
 8002394:	2b08      	cmp	r3, #8
 8002396:	d00d      	beq.n	80023b4 <HAL_RCC_GetSysClockFreq+0x40>
 8002398:	2b08      	cmp	r3, #8
 800239a:	f200 80e1 	bhi.w	8002560 <HAL_RCC_GetSysClockFreq+0x1ec>
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <HAL_RCC_GetSysClockFreq+0x34>
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d003      	beq.n	80023ae <HAL_RCC_GetSysClockFreq+0x3a>
 80023a6:	e0db      	b.n	8002560 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023a8:	4b73      	ldr	r3, [pc, #460]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x204>)
 80023aa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80023ac:	e0db      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023ae:	4b73      	ldr	r3, [pc, #460]	@ (800257c <HAL_RCC_GetSysClockFreq+0x208>)
 80023b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023b2:	e0d8      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023b4:	4b6f      	ldr	r3, [pc, #444]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023be:	4b6d      	ldr	r3, [pc, #436]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d063      	beq.n	8002492 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	099b      	lsrs	r3, r3, #6
 80023d0:	2200      	movs	r2, #0
 80023d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80023d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80023d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80023de:	2300      	movs	r3, #0
 80023e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80023e6:	4622      	mov	r2, r4
 80023e8:	462b      	mov	r3, r5
 80023ea:	f04f 0000 	mov.w	r0, #0
 80023ee:	f04f 0100 	mov.w	r1, #0
 80023f2:	0159      	lsls	r1, r3, #5
 80023f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023f8:	0150      	lsls	r0, r2, #5
 80023fa:	4602      	mov	r2, r0
 80023fc:	460b      	mov	r3, r1
 80023fe:	4621      	mov	r1, r4
 8002400:	1a51      	subs	r1, r2, r1
 8002402:	6139      	str	r1, [r7, #16]
 8002404:	4629      	mov	r1, r5
 8002406:	eb63 0301 	sbc.w	r3, r3, r1
 800240a:	617b      	str	r3, [r7, #20]
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002418:	4659      	mov	r1, fp
 800241a:	018b      	lsls	r3, r1, #6
 800241c:	4651      	mov	r1, sl
 800241e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002422:	4651      	mov	r1, sl
 8002424:	018a      	lsls	r2, r1, #6
 8002426:	4651      	mov	r1, sl
 8002428:	ebb2 0801 	subs.w	r8, r2, r1
 800242c:	4659      	mov	r1, fp
 800242e:	eb63 0901 	sbc.w	r9, r3, r1
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800243e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002442:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002446:	4690      	mov	r8, r2
 8002448:	4699      	mov	r9, r3
 800244a:	4623      	mov	r3, r4
 800244c:	eb18 0303 	adds.w	r3, r8, r3
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	462b      	mov	r3, r5
 8002454:	eb49 0303 	adc.w	r3, r9, r3
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	f04f 0300 	mov.w	r3, #0
 8002462:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002466:	4629      	mov	r1, r5
 8002468:	024b      	lsls	r3, r1, #9
 800246a:	4621      	mov	r1, r4
 800246c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002470:	4621      	mov	r1, r4
 8002472:	024a      	lsls	r2, r1, #9
 8002474:	4610      	mov	r0, r2
 8002476:	4619      	mov	r1, r3
 8002478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800247a:	2200      	movs	r2, #0
 800247c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800247e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002480:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002484:	f7fd fefc 	bl	8000280 <__aeabi_uldivmod>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4613      	mov	r3, r2
 800248e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002490:	e058      	b.n	8002544 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002492:	4b38      	ldr	r3, [pc, #224]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	099b      	lsrs	r3, r3, #6
 8002498:	2200      	movs	r2, #0
 800249a:	4618      	mov	r0, r3
 800249c:	4611      	mov	r1, r2
 800249e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80024a2:	623b      	str	r3, [r7, #32]
 80024a4:	2300      	movs	r3, #0
 80024a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80024a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80024ac:	4642      	mov	r2, r8
 80024ae:	464b      	mov	r3, r9
 80024b0:	f04f 0000 	mov.w	r0, #0
 80024b4:	f04f 0100 	mov.w	r1, #0
 80024b8:	0159      	lsls	r1, r3, #5
 80024ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024be:	0150      	lsls	r0, r2, #5
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4641      	mov	r1, r8
 80024c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80024ca:	4649      	mov	r1, r9
 80024cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80024dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80024e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80024e4:	ebb2 040a 	subs.w	r4, r2, sl
 80024e8:	eb63 050b 	sbc.w	r5, r3, fp
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	f04f 0300 	mov.w	r3, #0
 80024f4:	00eb      	lsls	r3, r5, #3
 80024f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024fa:	00e2      	lsls	r2, r4, #3
 80024fc:	4614      	mov	r4, r2
 80024fe:	461d      	mov	r5, r3
 8002500:	4643      	mov	r3, r8
 8002502:	18e3      	adds	r3, r4, r3
 8002504:	603b      	str	r3, [r7, #0]
 8002506:	464b      	mov	r3, r9
 8002508:	eb45 0303 	adc.w	r3, r5, r3
 800250c:	607b      	str	r3, [r7, #4]
 800250e:	f04f 0200 	mov.w	r2, #0
 8002512:	f04f 0300 	mov.w	r3, #0
 8002516:	e9d7 4500 	ldrd	r4, r5, [r7]
 800251a:	4629      	mov	r1, r5
 800251c:	028b      	lsls	r3, r1, #10
 800251e:	4621      	mov	r1, r4
 8002520:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002524:	4621      	mov	r1, r4
 8002526:	028a      	lsls	r2, r1, #10
 8002528:	4610      	mov	r0, r2
 800252a:	4619      	mov	r1, r3
 800252c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800252e:	2200      	movs	r2, #0
 8002530:	61bb      	str	r3, [r7, #24]
 8002532:	61fa      	str	r2, [r7, #28]
 8002534:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002538:	f7fd fea2 	bl	8000280 <__aeabi_uldivmod>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4613      	mov	r3, r2
 8002542:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002544:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <HAL_RCC_GetSysClockFreq+0x200>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	0c1b      	lsrs	r3, r3, #16
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	3301      	adds	r3, #1
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002554:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002556:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800255e:	e002      	b.n	8002566 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002560:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <HAL_RCC_GetSysClockFreq+0x204>)
 8002562:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002568:	4618      	mov	r0, r3
 800256a:	3750      	adds	r7, #80	@ 0x50
 800256c:	46bd      	mov	sp, r7
 800256e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	00f42400 	.word	0x00f42400
 800257c:	007a1200 	.word	0x007a1200

08002580 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002584:	4b03      	ldr	r3, [pc, #12]	@ (8002594 <HAL_RCC_GetHCLKFreq+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	20000000 	.word	0x20000000

08002598 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800259c:	f7ff fff0 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025a0:	4602      	mov	r2, r0
 80025a2:	4b05      	ldr	r3, [pc, #20]	@ (80025b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	0a9b      	lsrs	r3, r3, #10
 80025a8:	f003 0307 	and.w	r3, r3, #7
 80025ac:	4903      	ldr	r1, [pc, #12]	@ (80025bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025ae:	5ccb      	ldrb	r3, [r1, r3]
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40023800 	.word	0x40023800
 80025bc:	08004060 	.word	0x08004060

080025c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025c4:	f7ff ffdc 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025c8:	4602      	mov	r2, r0
 80025ca:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	0b5b      	lsrs	r3, r3, #13
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	4903      	ldr	r1, [pc, #12]	@ (80025e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025d6:	5ccb      	ldrb	r3, [r1, r3]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025dc:	4618      	mov	r0, r3
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40023800 	.word	0x40023800
 80025e4:	08004060 	.word	0x08004060

080025e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e041      	b.n	800267e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d106      	bne.n	8002614 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7fe fa28 	bl	8000a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2202      	movs	r2, #2
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3304      	adds	r3, #4
 8002624:	4619      	mov	r1, r3
 8002626:	4610      	mov	r0, r2
 8002628:	f000 f8f4 	bl	8002814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b084      	sub	sp, #16
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800269a:	2b01      	cmp	r3, #1
 800269c:	d101      	bne.n	80026a2 <HAL_TIM_ConfigClockSource+0x1c>
 800269e:	2302      	movs	r3, #2
 80026a0:	e0b4      	b.n	800280c <HAL_TIM_ConfigClockSource+0x186>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2201      	movs	r2, #1
 80026a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80026c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026c8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026da:	d03e      	beq.n	800275a <HAL_TIM_ConfigClockSource+0xd4>
 80026dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026e0:	f200 8087 	bhi.w	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 80026e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026e8:	f000 8086 	beq.w	80027f8 <HAL_TIM_ConfigClockSource+0x172>
 80026ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026f0:	d87f      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 80026f2:	2b70      	cmp	r3, #112	@ 0x70
 80026f4:	d01a      	beq.n	800272c <HAL_TIM_ConfigClockSource+0xa6>
 80026f6:	2b70      	cmp	r3, #112	@ 0x70
 80026f8:	d87b      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 80026fa:	2b60      	cmp	r3, #96	@ 0x60
 80026fc:	d050      	beq.n	80027a0 <HAL_TIM_ConfigClockSource+0x11a>
 80026fe:	2b60      	cmp	r3, #96	@ 0x60
 8002700:	d877      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 8002702:	2b50      	cmp	r3, #80	@ 0x50
 8002704:	d03c      	beq.n	8002780 <HAL_TIM_ConfigClockSource+0xfa>
 8002706:	2b50      	cmp	r3, #80	@ 0x50
 8002708:	d873      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 800270a:	2b40      	cmp	r3, #64	@ 0x40
 800270c:	d058      	beq.n	80027c0 <HAL_TIM_ConfigClockSource+0x13a>
 800270e:	2b40      	cmp	r3, #64	@ 0x40
 8002710:	d86f      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 8002712:	2b30      	cmp	r3, #48	@ 0x30
 8002714:	d064      	beq.n	80027e0 <HAL_TIM_ConfigClockSource+0x15a>
 8002716:	2b30      	cmp	r3, #48	@ 0x30
 8002718:	d86b      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 800271a:	2b20      	cmp	r3, #32
 800271c:	d060      	beq.n	80027e0 <HAL_TIM_ConfigClockSource+0x15a>
 800271e:	2b20      	cmp	r3, #32
 8002720:	d867      	bhi.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
 8002722:	2b00      	cmp	r3, #0
 8002724:	d05c      	beq.n	80027e0 <HAL_TIM_ConfigClockSource+0x15a>
 8002726:	2b10      	cmp	r3, #16
 8002728:	d05a      	beq.n	80027e0 <HAL_TIM_ConfigClockSource+0x15a>
 800272a:	e062      	b.n	80027f2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800273c:	f000 f970 	bl	8002a20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800274e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	609a      	str	r2, [r3, #8]
      break;
 8002758:	e04f      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800276a:	f000 f959 	bl	8002a20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800277c:	609a      	str	r2, [r3, #8]
      break;
 800277e:	e03c      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800278c:	461a      	mov	r2, r3
 800278e:	f000 f8cd 	bl	800292c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2150      	movs	r1, #80	@ 0x50
 8002798:	4618      	mov	r0, r3
 800279a:	f000 f926 	bl	80029ea <TIM_ITRx_SetConfig>
      break;
 800279e:	e02c      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027ac:	461a      	mov	r2, r3
 80027ae:	f000 f8ec 	bl	800298a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2160      	movs	r1, #96	@ 0x60
 80027b8:	4618      	mov	r0, r3
 80027ba:	f000 f916 	bl	80029ea <TIM_ITRx_SetConfig>
      break;
 80027be:	e01c      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027cc:	461a      	mov	r2, r3
 80027ce:	f000 f8ad 	bl	800292c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2140      	movs	r1, #64	@ 0x40
 80027d8:	4618      	mov	r0, r3
 80027da:	f000 f906 	bl	80029ea <TIM_ITRx_SetConfig>
      break;
 80027de:	e00c      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4619      	mov	r1, r3
 80027ea:	4610      	mov	r0, r2
 80027ec:	f000 f8fd 	bl	80029ea <TIM_ITRx_SetConfig>
      break;
 80027f0:	e003      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
      break;
 80027f6:	e000      	b.n	80027fa <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a3a      	ldr	r2, [pc, #232]	@ (8002910 <TIM_Base_SetConfig+0xfc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d00f      	beq.n	800284c <TIM_Base_SetConfig+0x38>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002832:	d00b      	beq.n	800284c <TIM_Base_SetConfig+0x38>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a37      	ldr	r2, [pc, #220]	@ (8002914 <TIM_Base_SetConfig+0x100>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d007      	beq.n	800284c <TIM_Base_SetConfig+0x38>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a36      	ldr	r2, [pc, #216]	@ (8002918 <TIM_Base_SetConfig+0x104>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d003      	beq.n	800284c <TIM_Base_SetConfig+0x38>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a35      	ldr	r2, [pc, #212]	@ (800291c <TIM_Base_SetConfig+0x108>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d108      	bne.n	800285e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a2b      	ldr	r2, [pc, #172]	@ (8002910 <TIM_Base_SetConfig+0xfc>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d01b      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286c:	d017      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a28      	ldr	r2, [pc, #160]	@ (8002914 <TIM_Base_SetConfig+0x100>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d013      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a27      	ldr	r2, [pc, #156]	@ (8002918 <TIM_Base_SetConfig+0x104>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d00f      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a26      	ldr	r2, [pc, #152]	@ (800291c <TIM_Base_SetConfig+0x108>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d00b      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a25      	ldr	r2, [pc, #148]	@ (8002920 <TIM_Base_SetConfig+0x10c>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d007      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a24      	ldr	r2, [pc, #144]	@ (8002924 <TIM_Base_SetConfig+0x110>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d003      	beq.n	800289e <TIM_Base_SetConfig+0x8a>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a23      	ldr	r2, [pc, #140]	@ (8002928 <TIM_Base_SetConfig+0x114>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d108      	bne.n	80028b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002910 <TIM_Base_SetConfig+0xfc>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d103      	bne.n	80028e4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	f023 0201 	bic.w	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	611a      	str	r2, [r3, #16]
  }
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	40010000 	.word	0x40010000
 8002914:	40000400 	.word	0x40000400
 8002918:	40000800 	.word	0x40000800
 800291c:	40000c00 	.word	0x40000c00
 8002920:	40014000 	.word	0x40014000
 8002924:	40014400 	.word	0x40014400
 8002928:	40014800 	.word	0x40014800

0800292c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800292c:	b480      	push	{r7}
 800292e:	b087      	sub	sp, #28
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	f023 0201 	bic.w	r2, r3, #1
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	699b      	ldr	r3, [r3, #24]
 800294e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002956:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4313      	orrs	r3, r2
 8002960:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f023 030a 	bic.w	r3, r3, #10
 8002968:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	4313      	orrs	r3, r2
 8002970:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	621a      	str	r2, [r3, #32]
}
 800297e:	bf00      	nop
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800298a:	b480      	push	{r7}
 800298c:	b087      	sub	sp, #28
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a1b      	ldr	r3, [r3, #32]
 800299a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	f023 0210 	bic.w	r2, r3, #16
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80029b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	031b      	lsls	r3, r3, #12
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4313      	orrs	r3, r2
 80029be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80029c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	697a      	ldr	r2, [r7, #20]
 80029dc:	621a      	str	r2, [r3, #32]
}
 80029de:	bf00      	nop
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b085      	sub	sp, #20
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	f043 0307 	orr.w	r3, r3, #7
 8002a0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	609a      	str	r2, [r3, #8]
}
 8002a14:	bf00      	nop
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	021a      	lsls	r2, r3, #8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	609a      	str	r2, [r3, #8]
}
 8002a54:	bf00      	nop
 8002a56:	371c      	adds	r7, #28
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b085      	sub	sp, #20
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d101      	bne.n	8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a74:	2302      	movs	r3, #2
 8002a76:	e050      	b.n	8002b1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d018      	beq.n	8002aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ac4:	d013      	beq.n	8002aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a18      	ldr	r2, [pc, #96]	@ (8002b2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00e      	beq.n	8002aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a16      	ldr	r2, [pc, #88]	@ (8002b30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d009      	beq.n	8002aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a15      	ldr	r2, [pc, #84]	@ (8002b34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d004      	beq.n	8002aee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a13      	ldr	r2, [pc, #76]	@ (8002b38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d10c      	bne.n	8002b08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002af4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40010000 	.word	0x40010000
 8002b2c:	40000400 	.word	0x40000400
 8002b30:	40000800 	.word	0x40000800
 8002b34:	40000c00 	.word	0x40000c00
 8002b38:	40014000 	.word	0x40014000

08002b3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e042      	b.n	8002bd4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d106      	bne.n	8002b68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7fd ffa0 	bl	8000aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2224      	movs	r2, #36	@ 0x24
 8002b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f82b 	bl	8002bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	695a      	ldr	r2, [r3, #20]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002bd2:	2300      	movs	r3, #0
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002be0:	b0c0      	sub	sp, #256	@ 0x100
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf8:	68d9      	ldr	r1, [r3, #12]
 8002bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	ea40 0301 	orr.w	r3, r0, r1
 8002c04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	431a      	orrs	r2, r3
 8002c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002c34:	f021 010c 	bic.w	r1, r1, #12
 8002c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c42:	430b      	orrs	r3, r1
 8002c44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	695b      	ldr	r3, [r3, #20]
 8002c4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c56:	6999      	ldr	r1, [r3, #24]
 8002c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	ea40 0301 	orr.w	r3, r0, r1
 8002c62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	4b8f      	ldr	r3, [pc, #572]	@ (8002ea8 <UART_SetConfig+0x2cc>)
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d005      	beq.n	8002c7c <UART_SetConfig+0xa0>
 8002c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4b8d      	ldr	r3, [pc, #564]	@ (8002eac <UART_SetConfig+0x2d0>)
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d104      	bne.n	8002c86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c7c:	f7ff fca0 	bl	80025c0 <HAL_RCC_GetPCLK2Freq>
 8002c80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002c84:	e003      	b.n	8002c8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c86:	f7ff fc87 	bl	8002598 <HAL_RCC_GetPCLK1Freq>
 8002c8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c92:	69db      	ldr	r3, [r3, #28]
 8002c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c98:	f040 810c 	bne.w	8002eb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ca6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002caa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002cae:	4622      	mov	r2, r4
 8002cb0:	462b      	mov	r3, r5
 8002cb2:	1891      	adds	r1, r2, r2
 8002cb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002cb6:	415b      	adcs	r3, r3
 8002cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002cbe:	4621      	mov	r1, r4
 8002cc0:	eb12 0801 	adds.w	r8, r2, r1
 8002cc4:	4629      	mov	r1, r5
 8002cc6:	eb43 0901 	adc.w	r9, r3, r1
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	f04f 0300 	mov.w	r3, #0
 8002cd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cde:	4690      	mov	r8, r2
 8002ce0:	4699      	mov	r9, r3
 8002ce2:	4623      	mov	r3, r4
 8002ce4:	eb18 0303 	adds.w	r3, r8, r3
 8002ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002cec:	462b      	mov	r3, r5
 8002cee:	eb49 0303 	adc.w	r3, r9, r3
 8002cf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002d02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002d06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	18db      	adds	r3, r3, r3
 8002d0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d10:	4613      	mov	r3, r2
 8002d12:	eb42 0303 	adc.w	r3, r2, r3
 8002d16:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002d1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002d20:	f7fd faae 	bl	8000280 <__aeabi_uldivmod>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4b61      	ldr	r3, [pc, #388]	@ (8002eb0 <UART_SetConfig+0x2d4>)
 8002d2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	011c      	lsls	r4, r3, #4
 8002d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d36:	2200      	movs	r2, #0
 8002d38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002d40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002d44:	4642      	mov	r2, r8
 8002d46:	464b      	mov	r3, r9
 8002d48:	1891      	adds	r1, r2, r2
 8002d4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002d4c:	415b      	adcs	r3, r3
 8002d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002d54:	4641      	mov	r1, r8
 8002d56:	eb12 0a01 	adds.w	sl, r2, r1
 8002d5a:	4649      	mov	r1, r9
 8002d5c:	eb43 0b01 	adc.w	fp, r3, r1
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002d6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002d70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002d74:	4692      	mov	sl, r2
 8002d76:	469b      	mov	fp, r3
 8002d78:	4643      	mov	r3, r8
 8002d7a:	eb1a 0303 	adds.w	r3, sl, r3
 8002d7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d82:	464b      	mov	r3, r9
 8002d84:	eb4b 0303 	adc.w	r3, fp, r3
 8002d88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002d9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002da0:	460b      	mov	r3, r1
 8002da2:	18db      	adds	r3, r3, r3
 8002da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002da6:	4613      	mov	r3, r2
 8002da8:	eb42 0303 	adc.w	r3, r2, r3
 8002dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002db2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002db6:	f7fd fa63 	bl	8000280 <__aeabi_uldivmod>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	4611      	mov	r1, r2
 8002dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb0 <UART_SetConfig+0x2d4>)
 8002dc2:	fba3 2301 	umull	r2, r3, r3, r1
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2264      	movs	r2, #100	@ 0x64
 8002dca:	fb02 f303 	mul.w	r3, r2, r3
 8002dce:	1acb      	subs	r3, r1, r3
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002dd6:	4b36      	ldr	r3, [pc, #216]	@ (8002eb0 <UART_SetConfig+0x2d4>)
 8002dd8:	fba3 2302 	umull	r2, r3, r3, r2
 8002ddc:	095b      	lsrs	r3, r3, #5
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002de4:	441c      	add	r4, r3
 8002de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dea:	2200      	movs	r2, #0
 8002dec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002df0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002df4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002df8:	4642      	mov	r2, r8
 8002dfa:	464b      	mov	r3, r9
 8002dfc:	1891      	adds	r1, r2, r2
 8002dfe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e00:	415b      	adcs	r3, r3
 8002e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002e08:	4641      	mov	r1, r8
 8002e0a:	1851      	adds	r1, r2, r1
 8002e0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002e0e:	4649      	mov	r1, r9
 8002e10:	414b      	adcs	r3, r1
 8002e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	f04f 0300 	mov.w	r3, #0
 8002e1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002e20:	4659      	mov	r1, fp
 8002e22:	00cb      	lsls	r3, r1, #3
 8002e24:	4651      	mov	r1, sl
 8002e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e2a:	4651      	mov	r1, sl
 8002e2c:	00ca      	lsls	r2, r1, #3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	4619      	mov	r1, r3
 8002e32:	4603      	mov	r3, r0
 8002e34:	4642      	mov	r2, r8
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002e3c:	464b      	mov	r3, r9
 8002e3e:	460a      	mov	r2, r1
 8002e40:	eb42 0303 	adc.w	r3, r2, r3
 8002e44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002e58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	18db      	adds	r3, r3, r3
 8002e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e62:	4613      	mov	r3, r2
 8002e64:	eb42 0303 	adc.w	r3, r2, r3
 8002e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002e72:	f7fd fa05 	bl	8000280 <__aeabi_uldivmod>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb0 <UART_SetConfig+0x2d4>)
 8002e7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e80:	095b      	lsrs	r3, r3, #5
 8002e82:	2164      	movs	r1, #100	@ 0x64
 8002e84:	fb01 f303 	mul.w	r3, r1, r3
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	00db      	lsls	r3, r3, #3
 8002e8c:	3332      	adds	r3, #50	@ 0x32
 8002e8e:	4a08      	ldr	r2, [pc, #32]	@ (8002eb0 <UART_SetConfig+0x2d4>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	095b      	lsrs	r3, r3, #5
 8002e96:	f003 0207 	and.w	r2, r3, #7
 8002e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4422      	add	r2, r4
 8002ea2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ea4:	e106      	b.n	80030b4 <UART_SetConfig+0x4d8>
 8002ea6:	bf00      	nop
 8002ea8:	40011000 	.word	0x40011000
 8002eac:	40011400 	.word	0x40011400
 8002eb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002ebe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002ec2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002ec6:	4642      	mov	r2, r8
 8002ec8:	464b      	mov	r3, r9
 8002eca:	1891      	adds	r1, r2, r2
 8002ecc:	6239      	str	r1, [r7, #32]
 8002ece:	415b      	adcs	r3, r3
 8002ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ed2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ed6:	4641      	mov	r1, r8
 8002ed8:	1854      	adds	r4, r2, r1
 8002eda:	4649      	mov	r1, r9
 8002edc:	eb43 0501 	adc.w	r5, r3, r1
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	f04f 0300 	mov.w	r3, #0
 8002ee8:	00eb      	lsls	r3, r5, #3
 8002eea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eee:	00e2      	lsls	r2, r4, #3
 8002ef0:	4614      	mov	r4, r2
 8002ef2:	461d      	mov	r5, r3
 8002ef4:	4643      	mov	r3, r8
 8002ef6:	18e3      	adds	r3, r4, r3
 8002ef8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002efc:	464b      	mov	r3, r9
 8002efe:	eb45 0303 	adc.w	r3, r5, r3
 8002f02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002f12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002f16:	f04f 0200 	mov.w	r2, #0
 8002f1a:	f04f 0300 	mov.w	r3, #0
 8002f1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f22:	4629      	mov	r1, r5
 8002f24:	008b      	lsls	r3, r1, #2
 8002f26:	4621      	mov	r1, r4
 8002f28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f2c:	4621      	mov	r1, r4
 8002f2e:	008a      	lsls	r2, r1, #2
 8002f30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002f34:	f7fd f9a4 	bl	8000280 <__aeabi_uldivmod>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4b60      	ldr	r3, [pc, #384]	@ (80030c0 <UART_SetConfig+0x4e4>)
 8002f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f42:	095b      	lsrs	r3, r3, #5
 8002f44:	011c      	lsls	r4, r3, #4
 8002f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002f58:	4642      	mov	r2, r8
 8002f5a:	464b      	mov	r3, r9
 8002f5c:	1891      	adds	r1, r2, r2
 8002f5e:	61b9      	str	r1, [r7, #24]
 8002f60:	415b      	adcs	r3, r3
 8002f62:	61fb      	str	r3, [r7, #28]
 8002f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f68:	4641      	mov	r1, r8
 8002f6a:	1851      	adds	r1, r2, r1
 8002f6c:	6139      	str	r1, [r7, #16]
 8002f6e:	4649      	mov	r1, r9
 8002f70:	414b      	adcs	r3, r1
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f80:	4659      	mov	r1, fp
 8002f82:	00cb      	lsls	r3, r1, #3
 8002f84:	4651      	mov	r1, sl
 8002f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f8a:	4651      	mov	r1, sl
 8002f8c:	00ca      	lsls	r2, r1, #3
 8002f8e:	4610      	mov	r0, r2
 8002f90:	4619      	mov	r1, r3
 8002f92:	4603      	mov	r3, r0
 8002f94:	4642      	mov	r2, r8
 8002f96:	189b      	adds	r3, r3, r2
 8002f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002f9c:	464b      	mov	r3, r9
 8002f9e:	460a      	mov	r2, r1
 8002fa0:	eb42 0303 	adc.w	r3, r2, r3
 8002fa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	f04f 0300 	mov.w	r3, #0
 8002fbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002fc0:	4649      	mov	r1, r9
 8002fc2:	008b      	lsls	r3, r1, #2
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002fca:	4641      	mov	r1, r8
 8002fcc:	008a      	lsls	r2, r1, #2
 8002fce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002fd2:	f7fd f955 	bl	8000280 <__aeabi_uldivmod>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	4b38      	ldr	r3, [pc, #224]	@ (80030c0 <UART_SetConfig+0x4e4>)
 8002fde:	fba3 2301 	umull	r2, r3, r3, r1
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2264      	movs	r2, #100	@ 0x64
 8002fe6:	fb02 f303 	mul.w	r3, r2, r3
 8002fea:	1acb      	subs	r3, r1, r3
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	3332      	adds	r3, #50	@ 0x32
 8002ff0:	4a33      	ldr	r2, [pc, #204]	@ (80030c0 <UART_SetConfig+0x4e4>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ffc:	441c      	add	r4, r3
 8002ffe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003002:	2200      	movs	r2, #0
 8003004:	673b      	str	r3, [r7, #112]	@ 0x70
 8003006:	677a      	str	r2, [r7, #116]	@ 0x74
 8003008:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800300c:	4642      	mov	r2, r8
 800300e:	464b      	mov	r3, r9
 8003010:	1891      	adds	r1, r2, r2
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	415b      	adcs	r3, r3
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800301c:	4641      	mov	r1, r8
 800301e:	1851      	adds	r1, r2, r1
 8003020:	6039      	str	r1, [r7, #0]
 8003022:	4649      	mov	r1, r9
 8003024:	414b      	adcs	r3, r1
 8003026:	607b      	str	r3, [r7, #4]
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003034:	4659      	mov	r1, fp
 8003036:	00cb      	lsls	r3, r1, #3
 8003038:	4651      	mov	r1, sl
 800303a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800303e:	4651      	mov	r1, sl
 8003040:	00ca      	lsls	r2, r1, #3
 8003042:	4610      	mov	r0, r2
 8003044:	4619      	mov	r1, r3
 8003046:	4603      	mov	r3, r0
 8003048:	4642      	mov	r2, r8
 800304a:	189b      	adds	r3, r3, r2
 800304c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800304e:	464b      	mov	r3, r9
 8003050:	460a      	mov	r2, r1
 8003052:	eb42 0303 	adc.w	r3, r2, r3
 8003056:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	663b      	str	r3, [r7, #96]	@ 0x60
 8003062:	667a      	str	r2, [r7, #100]	@ 0x64
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003070:	4649      	mov	r1, r9
 8003072:	008b      	lsls	r3, r1, #2
 8003074:	4641      	mov	r1, r8
 8003076:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800307a:	4641      	mov	r1, r8
 800307c:	008a      	lsls	r2, r1, #2
 800307e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003082:	f7fd f8fd 	bl	8000280 <__aeabi_uldivmod>
 8003086:	4602      	mov	r2, r0
 8003088:	460b      	mov	r3, r1
 800308a:	4b0d      	ldr	r3, [pc, #52]	@ (80030c0 <UART_SetConfig+0x4e4>)
 800308c:	fba3 1302 	umull	r1, r3, r3, r2
 8003090:	095b      	lsrs	r3, r3, #5
 8003092:	2164      	movs	r1, #100	@ 0x64
 8003094:	fb01 f303 	mul.w	r3, r1, r3
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	3332      	adds	r3, #50	@ 0x32
 800309e:	4a08      	ldr	r2, [pc, #32]	@ (80030c0 <UART_SetConfig+0x4e4>)
 80030a0:	fba2 2303 	umull	r2, r3, r2, r3
 80030a4:	095b      	lsrs	r3, r3, #5
 80030a6:	f003 020f 	and.w	r2, r3, #15
 80030aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4422      	add	r2, r4
 80030b2:	609a      	str	r2, [r3, #8]
}
 80030b4:	bf00      	nop
 80030b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80030ba:	46bd      	mov	sp, r7
 80030bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030c0:	51eb851f 	.word	0x51eb851f

080030c4 <std>:
 80030c4:	2300      	movs	r3, #0
 80030c6:	b510      	push	{r4, lr}
 80030c8:	4604      	mov	r4, r0
 80030ca:	e9c0 3300 	strd	r3, r3, [r0]
 80030ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80030d2:	6083      	str	r3, [r0, #8]
 80030d4:	8181      	strh	r1, [r0, #12]
 80030d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80030d8:	81c2      	strh	r2, [r0, #14]
 80030da:	6183      	str	r3, [r0, #24]
 80030dc:	4619      	mov	r1, r3
 80030de:	2208      	movs	r2, #8
 80030e0:	305c      	adds	r0, #92	@ 0x5c
 80030e2:	f000 f9f9 	bl	80034d8 <memset>
 80030e6:	4b0d      	ldr	r3, [pc, #52]	@ (800311c <std+0x58>)
 80030e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80030ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003120 <std+0x5c>)
 80030ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003124 <std+0x60>)
 80030f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80030f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003128 <std+0x64>)
 80030f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80030f6:	4b0d      	ldr	r3, [pc, #52]	@ (800312c <std+0x68>)
 80030f8:	6224      	str	r4, [r4, #32]
 80030fa:	429c      	cmp	r4, r3
 80030fc:	d006      	beq.n	800310c <std+0x48>
 80030fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003102:	4294      	cmp	r4, r2
 8003104:	d002      	beq.n	800310c <std+0x48>
 8003106:	33d0      	adds	r3, #208	@ 0xd0
 8003108:	429c      	cmp	r4, r3
 800310a:	d105      	bne.n	8003118 <std+0x54>
 800310c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003114:	f000 ba58 	b.w	80035c8 <__retarget_lock_init_recursive>
 8003118:	bd10      	pop	{r4, pc}
 800311a:	bf00      	nop
 800311c:	08003329 	.word	0x08003329
 8003120:	0800334b 	.word	0x0800334b
 8003124:	08003383 	.word	0x08003383
 8003128:	080033a7 	.word	0x080033a7
 800312c:	20000164 	.word	0x20000164

08003130 <stdio_exit_handler>:
 8003130:	4a02      	ldr	r2, [pc, #8]	@ (800313c <stdio_exit_handler+0xc>)
 8003132:	4903      	ldr	r1, [pc, #12]	@ (8003140 <stdio_exit_handler+0x10>)
 8003134:	4803      	ldr	r0, [pc, #12]	@ (8003144 <stdio_exit_handler+0x14>)
 8003136:	f000 b869 	b.w	800320c <_fwalk_sglue>
 800313a:	bf00      	nop
 800313c:	2000000c 	.word	0x2000000c
 8003140:	08003e69 	.word	0x08003e69
 8003144:	2000001c 	.word	0x2000001c

08003148 <cleanup_stdio>:
 8003148:	6841      	ldr	r1, [r0, #4]
 800314a:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <cleanup_stdio+0x34>)
 800314c:	4299      	cmp	r1, r3
 800314e:	b510      	push	{r4, lr}
 8003150:	4604      	mov	r4, r0
 8003152:	d001      	beq.n	8003158 <cleanup_stdio+0x10>
 8003154:	f000 fe88 	bl	8003e68 <_fflush_r>
 8003158:	68a1      	ldr	r1, [r4, #8]
 800315a:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <cleanup_stdio+0x38>)
 800315c:	4299      	cmp	r1, r3
 800315e:	d002      	beq.n	8003166 <cleanup_stdio+0x1e>
 8003160:	4620      	mov	r0, r4
 8003162:	f000 fe81 	bl	8003e68 <_fflush_r>
 8003166:	68e1      	ldr	r1, [r4, #12]
 8003168:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <cleanup_stdio+0x3c>)
 800316a:	4299      	cmp	r1, r3
 800316c:	d004      	beq.n	8003178 <cleanup_stdio+0x30>
 800316e:	4620      	mov	r0, r4
 8003170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003174:	f000 be78 	b.w	8003e68 <_fflush_r>
 8003178:	bd10      	pop	{r4, pc}
 800317a:	bf00      	nop
 800317c:	20000164 	.word	0x20000164
 8003180:	200001cc 	.word	0x200001cc
 8003184:	20000234 	.word	0x20000234

08003188 <global_stdio_init.part.0>:
 8003188:	b510      	push	{r4, lr}
 800318a:	4b0b      	ldr	r3, [pc, #44]	@ (80031b8 <global_stdio_init.part.0+0x30>)
 800318c:	4c0b      	ldr	r4, [pc, #44]	@ (80031bc <global_stdio_init.part.0+0x34>)
 800318e:	4a0c      	ldr	r2, [pc, #48]	@ (80031c0 <global_stdio_init.part.0+0x38>)
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	4620      	mov	r0, r4
 8003194:	2200      	movs	r2, #0
 8003196:	2104      	movs	r1, #4
 8003198:	f7ff ff94 	bl	80030c4 <std>
 800319c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80031a0:	2201      	movs	r2, #1
 80031a2:	2109      	movs	r1, #9
 80031a4:	f7ff ff8e 	bl	80030c4 <std>
 80031a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80031ac:	2202      	movs	r2, #2
 80031ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031b2:	2112      	movs	r1, #18
 80031b4:	f7ff bf86 	b.w	80030c4 <std>
 80031b8:	2000029c 	.word	0x2000029c
 80031bc:	20000164 	.word	0x20000164
 80031c0:	08003131 	.word	0x08003131

080031c4 <__sfp_lock_acquire>:
 80031c4:	4801      	ldr	r0, [pc, #4]	@ (80031cc <__sfp_lock_acquire+0x8>)
 80031c6:	f000 ba00 	b.w	80035ca <__retarget_lock_acquire_recursive>
 80031ca:	bf00      	nop
 80031cc:	200002a5 	.word	0x200002a5

080031d0 <__sfp_lock_release>:
 80031d0:	4801      	ldr	r0, [pc, #4]	@ (80031d8 <__sfp_lock_release+0x8>)
 80031d2:	f000 b9fb 	b.w	80035cc <__retarget_lock_release_recursive>
 80031d6:	bf00      	nop
 80031d8:	200002a5 	.word	0x200002a5

080031dc <__sinit>:
 80031dc:	b510      	push	{r4, lr}
 80031de:	4604      	mov	r4, r0
 80031e0:	f7ff fff0 	bl	80031c4 <__sfp_lock_acquire>
 80031e4:	6a23      	ldr	r3, [r4, #32]
 80031e6:	b11b      	cbz	r3, 80031f0 <__sinit+0x14>
 80031e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ec:	f7ff bff0 	b.w	80031d0 <__sfp_lock_release>
 80031f0:	4b04      	ldr	r3, [pc, #16]	@ (8003204 <__sinit+0x28>)
 80031f2:	6223      	str	r3, [r4, #32]
 80031f4:	4b04      	ldr	r3, [pc, #16]	@ (8003208 <__sinit+0x2c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1f5      	bne.n	80031e8 <__sinit+0xc>
 80031fc:	f7ff ffc4 	bl	8003188 <global_stdio_init.part.0>
 8003200:	e7f2      	b.n	80031e8 <__sinit+0xc>
 8003202:	bf00      	nop
 8003204:	08003149 	.word	0x08003149
 8003208:	2000029c 	.word	0x2000029c

0800320c <_fwalk_sglue>:
 800320c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003210:	4607      	mov	r7, r0
 8003212:	4688      	mov	r8, r1
 8003214:	4614      	mov	r4, r2
 8003216:	2600      	movs	r6, #0
 8003218:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800321c:	f1b9 0901 	subs.w	r9, r9, #1
 8003220:	d505      	bpl.n	800322e <_fwalk_sglue+0x22>
 8003222:	6824      	ldr	r4, [r4, #0]
 8003224:	2c00      	cmp	r4, #0
 8003226:	d1f7      	bne.n	8003218 <_fwalk_sglue+0xc>
 8003228:	4630      	mov	r0, r6
 800322a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800322e:	89ab      	ldrh	r3, [r5, #12]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d907      	bls.n	8003244 <_fwalk_sglue+0x38>
 8003234:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003238:	3301      	adds	r3, #1
 800323a:	d003      	beq.n	8003244 <_fwalk_sglue+0x38>
 800323c:	4629      	mov	r1, r5
 800323e:	4638      	mov	r0, r7
 8003240:	47c0      	blx	r8
 8003242:	4306      	orrs	r6, r0
 8003244:	3568      	adds	r5, #104	@ 0x68
 8003246:	e7e9      	b.n	800321c <_fwalk_sglue+0x10>

08003248 <iprintf>:
 8003248:	b40f      	push	{r0, r1, r2, r3}
 800324a:	b507      	push	{r0, r1, r2, lr}
 800324c:	4906      	ldr	r1, [pc, #24]	@ (8003268 <iprintf+0x20>)
 800324e:	ab04      	add	r3, sp, #16
 8003250:	6808      	ldr	r0, [r1, #0]
 8003252:	f853 2b04 	ldr.w	r2, [r3], #4
 8003256:	6881      	ldr	r1, [r0, #8]
 8003258:	9301      	str	r3, [sp, #4]
 800325a:	f000 fadb 	bl	8003814 <_vfiprintf_r>
 800325e:	b003      	add	sp, #12
 8003260:	f85d eb04 	ldr.w	lr, [sp], #4
 8003264:	b004      	add	sp, #16
 8003266:	4770      	bx	lr
 8003268:	20000018 	.word	0x20000018

0800326c <_puts_r>:
 800326c:	6a03      	ldr	r3, [r0, #32]
 800326e:	b570      	push	{r4, r5, r6, lr}
 8003270:	6884      	ldr	r4, [r0, #8]
 8003272:	4605      	mov	r5, r0
 8003274:	460e      	mov	r6, r1
 8003276:	b90b      	cbnz	r3, 800327c <_puts_r+0x10>
 8003278:	f7ff ffb0 	bl	80031dc <__sinit>
 800327c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800327e:	07db      	lsls	r3, r3, #31
 8003280:	d405      	bmi.n	800328e <_puts_r+0x22>
 8003282:	89a3      	ldrh	r3, [r4, #12]
 8003284:	0598      	lsls	r0, r3, #22
 8003286:	d402      	bmi.n	800328e <_puts_r+0x22>
 8003288:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800328a:	f000 f99e 	bl	80035ca <__retarget_lock_acquire_recursive>
 800328e:	89a3      	ldrh	r3, [r4, #12]
 8003290:	0719      	lsls	r1, r3, #28
 8003292:	d502      	bpl.n	800329a <_puts_r+0x2e>
 8003294:	6923      	ldr	r3, [r4, #16]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d135      	bne.n	8003306 <_puts_r+0x9a>
 800329a:	4621      	mov	r1, r4
 800329c:	4628      	mov	r0, r5
 800329e:	f000 f8c5 	bl	800342c <__swsetup_r>
 80032a2:	b380      	cbz	r0, 8003306 <_puts_r+0x9a>
 80032a4:	f04f 35ff 	mov.w	r5, #4294967295
 80032a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80032aa:	07da      	lsls	r2, r3, #31
 80032ac:	d405      	bmi.n	80032ba <_puts_r+0x4e>
 80032ae:	89a3      	ldrh	r3, [r4, #12]
 80032b0:	059b      	lsls	r3, r3, #22
 80032b2:	d402      	bmi.n	80032ba <_puts_r+0x4e>
 80032b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80032b6:	f000 f989 	bl	80035cc <__retarget_lock_release_recursive>
 80032ba:	4628      	mov	r0, r5
 80032bc:	bd70      	pop	{r4, r5, r6, pc}
 80032be:	2b00      	cmp	r3, #0
 80032c0:	da04      	bge.n	80032cc <_puts_r+0x60>
 80032c2:	69a2      	ldr	r2, [r4, #24]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	dc17      	bgt.n	80032f8 <_puts_r+0x8c>
 80032c8:	290a      	cmp	r1, #10
 80032ca:	d015      	beq.n	80032f8 <_puts_r+0x8c>
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	1c5a      	adds	r2, r3, #1
 80032d0:	6022      	str	r2, [r4, #0]
 80032d2:	7019      	strb	r1, [r3, #0]
 80032d4:	68a3      	ldr	r3, [r4, #8]
 80032d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032da:	3b01      	subs	r3, #1
 80032dc:	60a3      	str	r3, [r4, #8]
 80032de:	2900      	cmp	r1, #0
 80032e0:	d1ed      	bne.n	80032be <_puts_r+0x52>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	da11      	bge.n	800330a <_puts_r+0x9e>
 80032e6:	4622      	mov	r2, r4
 80032e8:	210a      	movs	r1, #10
 80032ea:	4628      	mov	r0, r5
 80032ec:	f000 f85f 	bl	80033ae <__swbuf_r>
 80032f0:	3001      	adds	r0, #1
 80032f2:	d0d7      	beq.n	80032a4 <_puts_r+0x38>
 80032f4:	250a      	movs	r5, #10
 80032f6:	e7d7      	b.n	80032a8 <_puts_r+0x3c>
 80032f8:	4622      	mov	r2, r4
 80032fa:	4628      	mov	r0, r5
 80032fc:	f000 f857 	bl	80033ae <__swbuf_r>
 8003300:	3001      	adds	r0, #1
 8003302:	d1e7      	bne.n	80032d4 <_puts_r+0x68>
 8003304:	e7ce      	b.n	80032a4 <_puts_r+0x38>
 8003306:	3e01      	subs	r6, #1
 8003308:	e7e4      	b.n	80032d4 <_puts_r+0x68>
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	1c5a      	adds	r2, r3, #1
 800330e:	6022      	str	r2, [r4, #0]
 8003310:	220a      	movs	r2, #10
 8003312:	701a      	strb	r2, [r3, #0]
 8003314:	e7ee      	b.n	80032f4 <_puts_r+0x88>
	...

08003318 <puts>:
 8003318:	4b02      	ldr	r3, [pc, #8]	@ (8003324 <puts+0xc>)
 800331a:	4601      	mov	r1, r0
 800331c:	6818      	ldr	r0, [r3, #0]
 800331e:	f7ff bfa5 	b.w	800326c <_puts_r>
 8003322:	bf00      	nop
 8003324:	20000018 	.word	0x20000018

08003328 <__sread>:
 8003328:	b510      	push	{r4, lr}
 800332a:	460c      	mov	r4, r1
 800332c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003330:	f000 f8fc 	bl	800352c <_read_r>
 8003334:	2800      	cmp	r0, #0
 8003336:	bfab      	itete	ge
 8003338:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800333a:	89a3      	ldrhlt	r3, [r4, #12]
 800333c:	181b      	addge	r3, r3, r0
 800333e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003342:	bfac      	ite	ge
 8003344:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003346:	81a3      	strhlt	r3, [r4, #12]
 8003348:	bd10      	pop	{r4, pc}

0800334a <__swrite>:
 800334a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800334e:	461f      	mov	r7, r3
 8003350:	898b      	ldrh	r3, [r1, #12]
 8003352:	05db      	lsls	r3, r3, #23
 8003354:	4605      	mov	r5, r0
 8003356:	460c      	mov	r4, r1
 8003358:	4616      	mov	r6, r2
 800335a:	d505      	bpl.n	8003368 <__swrite+0x1e>
 800335c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003360:	2302      	movs	r3, #2
 8003362:	2200      	movs	r2, #0
 8003364:	f000 f8d0 	bl	8003508 <_lseek_r>
 8003368:	89a3      	ldrh	r3, [r4, #12]
 800336a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800336e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003372:	81a3      	strh	r3, [r4, #12]
 8003374:	4632      	mov	r2, r6
 8003376:	463b      	mov	r3, r7
 8003378:	4628      	mov	r0, r5
 800337a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800337e:	f000 b8e7 	b.w	8003550 <_write_r>

08003382 <__sseek>:
 8003382:	b510      	push	{r4, lr}
 8003384:	460c      	mov	r4, r1
 8003386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800338a:	f000 f8bd 	bl	8003508 <_lseek_r>
 800338e:	1c43      	adds	r3, r0, #1
 8003390:	89a3      	ldrh	r3, [r4, #12]
 8003392:	bf15      	itete	ne
 8003394:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003396:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800339a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800339e:	81a3      	strheq	r3, [r4, #12]
 80033a0:	bf18      	it	ne
 80033a2:	81a3      	strhne	r3, [r4, #12]
 80033a4:	bd10      	pop	{r4, pc}

080033a6 <__sclose>:
 80033a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033aa:	f000 b89d 	b.w	80034e8 <_close_r>

080033ae <__swbuf_r>:
 80033ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033b0:	460e      	mov	r6, r1
 80033b2:	4614      	mov	r4, r2
 80033b4:	4605      	mov	r5, r0
 80033b6:	b118      	cbz	r0, 80033c0 <__swbuf_r+0x12>
 80033b8:	6a03      	ldr	r3, [r0, #32]
 80033ba:	b90b      	cbnz	r3, 80033c0 <__swbuf_r+0x12>
 80033bc:	f7ff ff0e 	bl	80031dc <__sinit>
 80033c0:	69a3      	ldr	r3, [r4, #24]
 80033c2:	60a3      	str	r3, [r4, #8]
 80033c4:	89a3      	ldrh	r3, [r4, #12]
 80033c6:	071a      	lsls	r2, r3, #28
 80033c8:	d501      	bpl.n	80033ce <__swbuf_r+0x20>
 80033ca:	6923      	ldr	r3, [r4, #16]
 80033cc:	b943      	cbnz	r3, 80033e0 <__swbuf_r+0x32>
 80033ce:	4621      	mov	r1, r4
 80033d0:	4628      	mov	r0, r5
 80033d2:	f000 f82b 	bl	800342c <__swsetup_r>
 80033d6:	b118      	cbz	r0, 80033e0 <__swbuf_r+0x32>
 80033d8:	f04f 37ff 	mov.w	r7, #4294967295
 80033dc:	4638      	mov	r0, r7
 80033de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033e0:	6823      	ldr	r3, [r4, #0]
 80033e2:	6922      	ldr	r2, [r4, #16]
 80033e4:	1a98      	subs	r0, r3, r2
 80033e6:	6963      	ldr	r3, [r4, #20]
 80033e8:	b2f6      	uxtb	r6, r6
 80033ea:	4283      	cmp	r3, r0
 80033ec:	4637      	mov	r7, r6
 80033ee:	dc05      	bgt.n	80033fc <__swbuf_r+0x4e>
 80033f0:	4621      	mov	r1, r4
 80033f2:	4628      	mov	r0, r5
 80033f4:	f000 fd38 	bl	8003e68 <_fflush_r>
 80033f8:	2800      	cmp	r0, #0
 80033fa:	d1ed      	bne.n	80033d8 <__swbuf_r+0x2a>
 80033fc:	68a3      	ldr	r3, [r4, #8]
 80033fe:	3b01      	subs	r3, #1
 8003400:	60a3      	str	r3, [r4, #8]
 8003402:	6823      	ldr	r3, [r4, #0]
 8003404:	1c5a      	adds	r2, r3, #1
 8003406:	6022      	str	r2, [r4, #0]
 8003408:	701e      	strb	r6, [r3, #0]
 800340a:	6962      	ldr	r2, [r4, #20]
 800340c:	1c43      	adds	r3, r0, #1
 800340e:	429a      	cmp	r2, r3
 8003410:	d004      	beq.n	800341c <__swbuf_r+0x6e>
 8003412:	89a3      	ldrh	r3, [r4, #12]
 8003414:	07db      	lsls	r3, r3, #31
 8003416:	d5e1      	bpl.n	80033dc <__swbuf_r+0x2e>
 8003418:	2e0a      	cmp	r6, #10
 800341a:	d1df      	bne.n	80033dc <__swbuf_r+0x2e>
 800341c:	4621      	mov	r1, r4
 800341e:	4628      	mov	r0, r5
 8003420:	f000 fd22 	bl	8003e68 <_fflush_r>
 8003424:	2800      	cmp	r0, #0
 8003426:	d0d9      	beq.n	80033dc <__swbuf_r+0x2e>
 8003428:	e7d6      	b.n	80033d8 <__swbuf_r+0x2a>
	...

0800342c <__swsetup_r>:
 800342c:	b538      	push	{r3, r4, r5, lr}
 800342e:	4b29      	ldr	r3, [pc, #164]	@ (80034d4 <__swsetup_r+0xa8>)
 8003430:	4605      	mov	r5, r0
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	460c      	mov	r4, r1
 8003436:	b118      	cbz	r0, 8003440 <__swsetup_r+0x14>
 8003438:	6a03      	ldr	r3, [r0, #32]
 800343a:	b90b      	cbnz	r3, 8003440 <__swsetup_r+0x14>
 800343c:	f7ff fece 	bl	80031dc <__sinit>
 8003440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003444:	0719      	lsls	r1, r3, #28
 8003446:	d422      	bmi.n	800348e <__swsetup_r+0x62>
 8003448:	06da      	lsls	r2, r3, #27
 800344a:	d407      	bmi.n	800345c <__swsetup_r+0x30>
 800344c:	2209      	movs	r2, #9
 800344e:	602a      	str	r2, [r5, #0]
 8003450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003454:	81a3      	strh	r3, [r4, #12]
 8003456:	f04f 30ff 	mov.w	r0, #4294967295
 800345a:	e033      	b.n	80034c4 <__swsetup_r+0x98>
 800345c:	0758      	lsls	r0, r3, #29
 800345e:	d512      	bpl.n	8003486 <__swsetup_r+0x5a>
 8003460:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003462:	b141      	cbz	r1, 8003476 <__swsetup_r+0x4a>
 8003464:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003468:	4299      	cmp	r1, r3
 800346a:	d002      	beq.n	8003472 <__swsetup_r+0x46>
 800346c:	4628      	mov	r0, r5
 800346e:	f000 f8af 	bl	80035d0 <_free_r>
 8003472:	2300      	movs	r3, #0
 8003474:	6363      	str	r3, [r4, #52]	@ 0x34
 8003476:	89a3      	ldrh	r3, [r4, #12]
 8003478:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800347c:	81a3      	strh	r3, [r4, #12]
 800347e:	2300      	movs	r3, #0
 8003480:	6063      	str	r3, [r4, #4]
 8003482:	6923      	ldr	r3, [r4, #16]
 8003484:	6023      	str	r3, [r4, #0]
 8003486:	89a3      	ldrh	r3, [r4, #12]
 8003488:	f043 0308 	orr.w	r3, r3, #8
 800348c:	81a3      	strh	r3, [r4, #12]
 800348e:	6923      	ldr	r3, [r4, #16]
 8003490:	b94b      	cbnz	r3, 80034a6 <__swsetup_r+0x7a>
 8003492:	89a3      	ldrh	r3, [r4, #12]
 8003494:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003498:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800349c:	d003      	beq.n	80034a6 <__swsetup_r+0x7a>
 800349e:	4621      	mov	r1, r4
 80034a0:	4628      	mov	r0, r5
 80034a2:	f000 fd2f 	bl	8003f04 <__smakebuf_r>
 80034a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034aa:	f013 0201 	ands.w	r2, r3, #1
 80034ae:	d00a      	beq.n	80034c6 <__swsetup_r+0x9a>
 80034b0:	2200      	movs	r2, #0
 80034b2:	60a2      	str	r2, [r4, #8]
 80034b4:	6962      	ldr	r2, [r4, #20]
 80034b6:	4252      	negs	r2, r2
 80034b8:	61a2      	str	r2, [r4, #24]
 80034ba:	6922      	ldr	r2, [r4, #16]
 80034bc:	b942      	cbnz	r2, 80034d0 <__swsetup_r+0xa4>
 80034be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80034c2:	d1c5      	bne.n	8003450 <__swsetup_r+0x24>
 80034c4:	bd38      	pop	{r3, r4, r5, pc}
 80034c6:	0799      	lsls	r1, r3, #30
 80034c8:	bf58      	it	pl
 80034ca:	6962      	ldrpl	r2, [r4, #20]
 80034cc:	60a2      	str	r2, [r4, #8]
 80034ce:	e7f4      	b.n	80034ba <__swsetup_r+0x8e>
 80034d0:	2000      	movs	r0, #0
 80034d2:	e7f7      	b.n	80034c4 <__swsetup_r+0x98>
 80034d4:	20000018 	.word	0x20000018

080034d8 <memset>:
 80034d8:	4402      	add	r2, r0
 80034da:	4603      	mov	r3, r0
 80034dc:	4293      	cmp	r3, r2
 80034de:	d100      	bne.n	80034e2 <memset+0xa>
 80034e0:	4770      	bx	lr
 80034e2:	f803 1b01 	strb.w	r1, [r3], #1
 80034e6:	e7f9      	b.n	80034dc <memset+0x4>

080034e8 <_close_r>:
 80034e8:	b538      	push	{r3, r4, r5, lr}
 80034ea:	4d06      	ldr	r5, [pc, #24]	@ (8003504 <_close_r+0x1c>)
 80034ec:	2300      	movs	r3, #0
 80034ee:	4604      	mov	r4, r0
 80034f0:	4608      	mov	r0, r1
 80034f2:	602b      	str	r3, [r5, #0]
 80034f4:	f7fd fb93 	bl	8000c1e <_close>
 80034f8:	1c43      	adds	r3, r0, #1
 80034fa:	d102      	bne.n	8003502 <_close_r+0x1a>
 80034fc:	682b      	ldr	r3, [r5, #0]
 80034fe:	b103      	cbz	r3, 8003502 <_close_r+0x1a>
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	bd38      	pop	{r3, r4, r5, pc}
 8003504:	200002a0 	.word	0x200002a0

08003508 <_lseek_r>:
 8003508:	b538      	push	{r3, r4, r5, lr}
 800350a:	4d07      	ldr	r5, [pc, #28]	@ (8003528 <_lseek_r+0x20>)
 800350c:	4604      	mov	r4, r0
 800350e:	4608      	mov	r0, r1
 8003510:	4611      	mov	r1, r2
 8003512:	2200      	movs	r2, #0
 8003514:	602a      	str	r2, [r5, #0]
 8003516:	461a      	mov	r2, r3
 8003518:	f7fd fba8 	bl	8000c6c <_lseek>
 800351c:	1c43      	adds	r3, r0, #1
 800351e:	d102      	bne.n	8003526 <_lseek_r+0x1e>
 8003520:	682b      	ldr	r3, [r5, #0]
 8003522:	b103      	cbz	r3, 8003526 <_lseek_r+0x1e>
 8003524:	6023      	str	r3, [r4, #0]
 8003526:	bd38      	pop	{r3, r4, r5, pc}
 8003528:	200002a0 	.word	0x200002a0

0800352c <_read_r>:
 800352c:	b538      	push	{r3, r4, r5, lr}
 800352e:	4d07      	ldr	r5, [pc, #28]	@ (800354c <_read_r+0x20>)
 8003530:	4604      	mov	r4, r0
 8003532:	4608      	mov	r0, r1
 8003534:	4611      	mov	r1, r2
 8003536:	2200      	movs	r2, #0
 8003538:	602a      	str	r2, [r5, #0]
 800353a:	461a      	mov	r2, r3
 800353c:	f7fd fb36 	bl	8000bac <_read>
 8003540:	1c43      	adds	r3, r0, #1
 8003542:	d102      	bne.n	800354a <_read_r+0x1e>
 8003544:	682b      	ldr	r3, [r5, #0]
 8003546:	b103      	cbz	r3, 800354a <_read_r+0x1e>
 8003548:	6023      	str	r3, [r4, #0]
 800354a:	bd38      	pop	{r3, r4, r5, pc}
 800354c:	200002a0 	.word	0x200002a0

08003550 <_write_r>:
 8003550:	b538      	push	{r3, r4, r5, lr}
 8003552:	4d07      	ldr	r5, [pc, #28]	@ (8003570 <_write_r+0x20>)
 8003554:	4604      	mov	r4, r0
 8003556:	4608      	mov	r0, r1
 8003558:	4611      	mov	r1, r2
 800355a:	2200      	movs	r2, #0
 800355c:	602a      	str	r2, [r5, #0]
 800355e:	461a      	mov	r2, r3
 8003560:	f7fd fb41 	bl	8000be6 <_write>
 8003564:	1c43      	adds	r3, r0, #1
 8003566:	d102      	bne.n	800356e <_write_r+0x1e>
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	b103      	cbz	r3, 800356e <_write_r+0x1e>
 800356c:	6023      	str	r3, [r4, #0]
 800356e:	bd38      	pop	{r3, r4, r5, pc}
 8003570:	200002a0 	.word	0x200002a0

08003574 <__errno>:
 8003574:	4b01      	ldr	r3, [pc, #4]	@ (800357c <__errno+0x8>)
 8003576:	6818      	ldr	r0, [r3, #0]
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	20000018 	.word	0x20000018

08003580 <__libc_init_array>:
 8003580:	b570      	push	{r4, r5, r6, lr}
 8003582:	4d0d      	ldr	r5, [pc, #52]	@ (80035b8 <__libc_init_array+0x38>)
 8003584:	4c0d      	ldr	r4, [pc, #52]	@ (80035bc <__libc_init_array+0x3c>)
 8003586:	1b64      	subs	r4, r4, r5
 8003588:	10a4      	asrs	r4, r4, #2
 800358a:	2600      	movs	r6, #0
 800358c:	42a6      	cmp	r6, r4
 800358e:	d109      	bne.n	80035a4 <__libc_init_array+0x24>
 8003590:	4d0b      	ldr	r5, [pc, #44]	@ (80035c0 <__libc_init_array+0x40>)
 8003592:	4c0c      	ldr	r4, [pc, #48]	@ (80035c4 <__libc_init_array+0x44>)
 8003594:	f000 fd24 	bl	8003fe0 <_init>
 8003598:	1b64      	subs	r4, r4, r5
 800359a:	10a4      	asrs	r4, r4, #2
 800359c:	2600      	movs	r6, #0
 800359e:	42a6      	cmp	r6, r4
 80035a0:	d105      	bne.n	80035ae <__libc_init_array+0x2e>
 80035a2:	bd70      	pop	{r4, r5, r6, pc}
 80035a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80035a8:	4798      	blx	r3
 80035aa:	3601      	adds	r6, #1
 80035ac:	e7ee      	b.n	800358c <__libc_init_array+0xc>
 80035ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80035b2:	4798      	blx	r3
 80035b4:	3601      	adds	r6, #1
 80035b6:	e7f2      	b.n	800359e <__libc_init_array+0x1e>
 80035b8:	080040a4 	.word	0x080040a4
 80035bc:	080040a4 	.word	0x080040a4
 80035c0:	080040a4 	.word	0x080040a4
 80035c4:	080040a8 	.word	0x080040a8

080035c8 <__retarget_lock_init_recursive>:
 80035c8:	4770      	bx	lr

080035ca <__retarget_lock_acquire_recursive>:
 80035ca:	4770      	bx	lr

080035cc <__retarget_lock_release_recursive>:
 80035cc:	4770      	bx	lr
	...

080035d0 <_free_r>:
 80035d0:	b538      	push	{r3, r4, r5, lr}
 80035d2:	4605      	mov	r5, r0
 80035d4:	2900      	cmp	r1, #0
 80035d6:	d041      	beq.n	800365c <_free_r+0x8c>
 80035d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035dc:	1f0c      	subs	r4, r1, #4
 80035de:	2b00      	cmp	r3, #0
 80035e0:	bfb8      	it	lt
 80035e2:	18e4      	addlt	r4, r4, r3
 80035e4:	f000 f8e0 	bl	80037a8 <__malloc_lock>
 80035e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <_free_r+0x90>)
 80035ea:	6813      	ldr	r3, [r2, #0]
 80035ec:	b933      	cbnz	r3, 80035fc <_free_r+0x2c>
 80035ee:	6063      	str	r3, [r4, #4]
 80035f0:	6014      	str	r4, [r2, #0]
 80035f2:	4628      	mov	r0, r5
 80035f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035f8:	f000 b8dc 	b.w	80037b4 <__malloc_unlock>
 80035fc:	42a3      	cmp	r3, r4
 80035fe:	d908      	bls.n	8003612 <_free_r+0x42>
 8003600:	6820      	ldr	r0, [r4, #0]
 8003602:	1821      	adds	r1, r4, r0
 8003604:	428b      	cmp	r3, r1
 8003606:	bf01      	itttt	eq
 8003608:	6819      	ldreq	r1, [r3, #0]
 800360a:	685b      	ldreq	r3, [r3, #4]
 800360c:	1809      	addeq	r1, r1, r0
 800360e:	6021      	streq	r1, [r4, #0]
 8003610:	e7ed      	b.n	80035ee <_free_r+0x1e>
 8003612:	461a      	mov	r2, r3
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	b10b      	cbz	r3, 800361c <_free_r+0x4c>
 8003618:	42a3      	cmp	r3, r4
 800361a:	d9fa      	bls.n	8003612 <_free_r+0x42>
 800361c:	6811      	ldr	r1, [r2, #0]
 800361e:	1850      	adds	r0, r2, r1
 8003620:	42a0      	cmp	r0, r4
 8003622:	d10b      	bne.n	800363c <_free_r+0x6c>
 8003624:	6820      	ldr	r0, [r4, #0]
 8003626:	4401      	add	r1, r0
 8003628:	1850      	adds	r0, r2, r1
 800362a:	4283      	cmp	r3, r0
 800362c:	6011      	str	r1, [r2, #0]
 800362e:	d1e0      	bne.n	80035f2 <_free_r+0x22>
 8003630:	6818      	ldr	r0, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	6053      	str	r3, [r2, #4]
 8003636:	4408      	add	r0, r1
 8003638:	6010      	str	r0, [r2, #0]
 800363a:	e7da      	b.n	80035f2 <_free_r+0x22>
 800363c:	d902      	bls.n	8003644 <_free_r+0x74>
 800363e:	230c      	movs	r3, #12
 8003640:	602b      	str	r3, [r5, #0]
 8003642:	e7d6      	b.n	80035f2 <_free_r+0x22>
 8003644:	6820      	ldr	r0, [r4, #0]
 8003646:	1821      	adds	r1, r4, r0
 8003648:	428b      	cmp	r3, r1
 800364a:	bf04      	itt	eq
 800364c:	6819      	ldreq	r1, [r3, #0]
 800364e:	685b      	ldreq	r3, [r3, #4]
 8003650:	6063      	str	r3, [r4, #4]
 8003652:	bf04      	itt	eq
 8003654:	1809      	addeq	r1, r1, r0
 8003656:	6021      	streq	r1, [r4, #0]
 8003658:	6054      	str	r4, [r2, #4]
 800365a:	e7ca      	b.n	80035f2 <_free_r+0x22>
 800365c:	bd38      	pop	{r3, r4, r5, pc}
 800365e:	bf00      	nop
 8003660:	200002ac 	.word	0x200002ac

08003664 <sbrk_aligned>:
 8003664:	b570      	push	{r4, r5, r6, lr}
 8003666:	4e0f      	ldr	r6, [pc, #60]	@ (80036a4 <sbrk_aligned+0x40>)
 8003668:	460c      	mov	r4, r1
 800366a:	6831      	ldr	r1, [r6, #0]
 800366c:	4605      	mov	r5, r0
 800366e:	b911      	cbnz	r1, 8003676 <sbrk_aligned+0x12>
 8003670:	f000 fca6 	bl	8003fc0 <_sbrk_r>
 8003674:	6030      	str	r0, [r6, #0]
 8003676:	4621      	mov	r1, r4
 8003678:	4628      	mov	r0, r5
 800367a:	f000 fca1 	bl	8003fc0 <_sbrk_r>
 800367e:	1c43      	adds	r3, r0, #1
 8003680:	d103      	bne.n	800368a <sbrk_aligned+0x26>
 8003682:	f04f 34ff 	mov.w	r4, #4294967295
 8003686:	4620      	mov	r0, r4
 8003688:	bd70      	pop	{r4, r5, r6, pc}
 800368a:	1cc4      	adds	r4, r0, #3
 800368c:	f024 0403 	bic.w	r4, r4, #3
 8003690:	42a0      	cmp	r0, r4
 8003692:	d0f8      	beq.n	8003686 <sbrk_aligned+0x22>
 8003694:	1a21      	subs	r1, r4, r0
 8003696:	4628      	mov	r0, r5
 8003698:	f000 fc92 	bl	8003fc0 <_sbrk_r>
 800369c:	3001      	adds	r0, #1
 800369e:	d1f2      	bne.n	8003686 <sbrk_aligned+0x22>
 80036a0:	e7ef      	b.n	8003682 <sbrk_aligned+0x1e>
 80036a2:	bf00      	nop
 80036a4:	200002a8 	.word	0x200002a8

080036a8 <_malloc_r>:
 80036a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80036ac:	1ccd      	adds	r5, r1, #3
 80036ae:	f025 0503 	bic.w	r5, r5, #3
 80036b2:	3508      	adds	r5, #8
 80036b4:	2d0c      	cmp	r5, #12
 80036b6:	bf38      	it	cc
 80036b8:	250c      	movcc	r5, #12
 80036ba:	2d00      	cmp	r5, #0
 80036bc:	4606      	mov	r6, r0
 80036be:	db01      	blt.n	80036c4 <_malloc_r+0x1c>
 80036c0:	42a9      	cmp	r1, r5
 80036c2:	d904      	bls.n	80036ce <_malloc_r+0x26>
 80036c4:	230c      	movs	r3, #12
 80036c6:	6033      	str	r3, [r6, #0]
 80036c8:	2000      	movs	r0, #0
 80036ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80036ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80037a4 <_malloc_r+0xfc>
 80036d2:	f000 f869 	bl	80037a8 <__malloc_lock>
 80036d6:	f8d8 3000 	ldr.w	r3, [r8]
 80036da:	461c      	mov	r4, r3
 80036dc:	bb44      	cbnz	r4, 8003730 <_malloc_r+0x88>
 80036de:	4629      	mov	r1, r5
 80036e0:	4630      	mov	r0, r6
 80036e2:	f7ff ffbf 	bl	8003664 <sbrk_aligned>
 80036e6:	1c43      	adds	r3, r0, #1
 80036e8:	4604      	mov	r4, r0
 80036ea:	d158      	bne.n	800379e <_malloc_r+0xf6>
 80036ec:	f8d8 4000 	ldr.w	r4, [r8]
 80036f0:	4627      	mov	r7, r4
 80036f2:	2f00      	cmp	r7, #0
 80036f4:	d143      	bne.n	800377e <_malloc_r+0xd6>
 80036f6:	2c00      	cmp	r4, #0
 80036f8:	d04b      	beq.n	8003792 <_malloc_r+0xea>
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	4639      	mov	r1, r7
 80036fe:	4630      	mov	r0, r6
 8003700:	eb04 0903 	add.w	r9, r4, r3
 8003704:	f000 fc5c 	bl	8003fc0 <_sbrk_r>
 8003708:	4581      	cmp	r9, r0
 800370a:	d142      	bne.n	8003792 <_malloc_r+0xea>
 800370c:	6821      	ldr	r1, [r4, #0]
 800370e:	1a6d      	subs	r5, r5, r1
 8003710:	4629      	mov	r1, r5
 8003712:	4630      	mov	r0, r6
 8003714:	f7ff ffa6 	bl	8003664 <sbrk_aligned>
 8003718:	3001      	adds	r0, #1
 800371a:	d03a      	beq.n	8003792 <_malloc_r+0xea>
 800371c:	6823      	ldr	r3, [r4, #0]
 800371e:	442b      	add	r3, r5
 8003720:	6023      	str	r3, [r4, #0]
 8003722:	f8d8 3000 	ldr.w	r3, [r8]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	bb62      	cbnz	r2, 8003784 <_malloc_r+0xdc>
 800372a:	f8c8 7000 	str.w	r7, [r8]
 800372e:	e00f      	b.n	8003750 <_malloc_r+0xa8>
 8003730:	6822      	ldr	r2, [r4, #0]
 8003732:	1b52      	subs	r2, r2, r5
 8003734:	d420      	bmi.n	8003778 <_malloc_r+0xd0>
 8003736:	2a0b      	cmp	r2, #11
 8003738:	d917      	bls.n	800376a <_malloc_r+0xc2>
 800373a:	1961      	adds	r1, r4, r5
 800373c:	42a3      	cmp	r3, r4
 800373e:	6025      	str	r5, [r4, #0]
 8003740:	bf18      	it	ne
 8003742:	6059      	strne	r1, [r3, #4]
 8003744:	6863      	ldr	r3, [r4, #4]
 8003746:	bf08      	it	eq
 8003748:	f8c8 1000 	streq.w	r1, [r8]
 800374c:	5162      	str	r2, [r4, r5]
 800374e:	604b      	str	r3, [r1, #4]
 8003750:	4630      	mov	r0, r6
 8003752:	f000 f82f 	bl	80037b4 <__malloc_unlock>
 8003756:	f104 000b 	add.w	r0, r4, #11
 800375a:	1d23      	adds	r3, r4, #4
 800375c:	f020 0007 	bic.w	r0, r0, #7
 8003760:	1ac2      	subs	r2, r0, r3
 8003762:	bf1c      	itt	ne
 8003764:	1a1b      	subne	r3, r3, r0
 8003766:	50a3      	strne	r3, [r4, r2]
 8003768:	e7af      	b.n	80036ca <_malloc_r+0x22>
 800376a:	6862      	ldr	r2, [r4, #4]
 800376c:	42a3      	cmp	r3, r4
 800376e:	bf0c      	ite	eq
 8003770:	f8c8 2000 	streq.w	r2, [r8]
 8003774:	605a      	strne	r2, [r3, #4]
 8003776:	e7eb      	b.n	8003750 <_malloc_r+0xa8>
 8003778:	4623      	mov	r3, r4
 800377a:	6864      	ldr	r4, [r4, #4]
 800377c:	e7ae      	b.n	80036dc <_malloc_r+0x34>
 800377e:	463c      	mov	r4, r7
 8003780:	687f      	ldr	r7, [r7, #4]
 8003782:	e7b6      	b.n	80036f2 <_malloc_r+0x4a>
 8003784:	461a      	mov	r2, r3
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	42a3      	cmp	r3, r4
 800378a:	d1fb      	bne.n	8003784 <_malloc_r+0xdc>
 800378c:	2300      	movs	r3, #0
 800378e:	6053      	str	r3, [r2, #4]
 8003790:	e7de      	b.n	8003750 <_malloc_r+0xa8>
 8003792:	230c      	movs	r3, #12
 8003794:	6033      	str	r3, [r6, #0]
 8003796:	4630      	mov	r0, r6
 8003798:	f000 f80c 	bl	80037b4 <__malloc_unlock>
 800379c:	e794      	b.n	80036c8 <_malloc_r+0x20>
 800379e:	6005      	str	r5, [r0, #0]
 80037a0:	e7d6      	b.n	8003750 <_malloc_r+0xa8>
 80037a2:	bf00      	nop
 80037a4:	200002ac 	.word	0x200002ac

080037a8 <__malloc_lock>:
 80037a8:	4801      	ldr	r0, [pc, #4]	@ (80037b0 <__malloc_lock+0x8>)
 80037aa:	f7ff bf0e 	b.w	80035ca <__retarget_lock_acquire_recursive>
 80037ae:	bf00      	nop
 80037b0:	200002a4 	.word	0x200002a4

080037b4 <__malloc_unlock>:
 80037b4:	4801      	ldr	r0, [pc, #4]	@ (80037bc <__malloc_unlock+0x8>)
 80037b6:	f7ff bf09 	b.w	80035cc <__retarget_lock_release_recursive>
 80037ba:	bf00      	nop
 80037bc:	200002a4 	.word	0x200002a4

080037c0 <__sfputc_r>:
 80037c0:	6893      	ldr	r3, [r2, #8]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	b410      	push	{r4}
 80037c8:	6093      	str	r3, [r2, #8]
 80037ca:	da08      	bge.n	80037de <__sfputc_r+0x1e>
 80037cc:	6994      	ldr	r4, [r2, #24]
 80037ce:	42a3      	cmp	r3, r4
 80037d0:	db01      	blt.n	80037d6 <__sfputc_r+0x16>
 80037d2:	290a      	cmp	r1, #10
 80037d4:	d103      	bne.n	80037de <__sfputc_r+0x1e>
 80037d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037da:	f7ff bde8 	b.w	80033ae <__swbuf_r>
 80037de:	6813      	ldr	r3, [r2, #0]
 80037e0:	1c58      	adds	r0, r3, #1
 80037e2:	6010      	str	r0, [r2, #0]
 80037e4:	7019      	strb	r1, [r3, #0]
 80037e6:	4608      	mov	r0, r1
 80037e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <__sfputs_r>:
 80037ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037f0:	4606      	mov	r6, r0
 80037f2:	460f      	mov	r7, r1
 80037f4:	4614      	mov	r4, r2
 80037f6:	18d5      	adds	r5, r2, r3
 80037f8:	42ac      	cmp	r4, r5
 80037fa:	d101      	bne.n	8003800 <__sfputs_r+0x12>
 80037fc:	2000      	movs	r0, #0
 80037fe:	e007      	b.n	8003810 <__sfputs_r+0x22>
 8003800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003804:	463a      	mov	r2, r7
 8003806:	4630      	mov	r0, r6
 8003808:	f7ff ffda 	bl	80037c0 <__sfputc_r>
 800380c:	1c43      	adds	r3, r0, #1
 800380e:	d1f3      	bne.n	80037f8 <__sfputs_r+0xa>
 8003810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003814 <_vfiprintf_r>:
 8003814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003818:	460d      	mov	r5, r1
 800381a:	b09d      	sub	sp, #116	@ 0x74
 800381c:	4614      	mov	r4, r2
 800381e:	4698      	mov	r8, r3
 8003820:	4606      	mov	r6, r0
 8003822:	b118      	cbz	r0, 800382c <_vfiprintf_r+0x18>
 8003824:	6a03      	ldr	r3, [r0, #32]
 8003826:	b90b      	cbnz	r3, 800382c <_vfiprintf_r+0x18>
 8003828:	f7ff fcd8 	bl	80031dc <__sinit>
 800382c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800382e:	07d9      	lsls	r1, r3, #31
 8003830:	d405      	bmi.n	800383e <_vfiprintf_r+0x2a>
 8003832:	89ab      	ldrh	r3, [r5, #12]
 8003834:	059a      	lsls	r2, r3, #22
 8003836:	d402      	bmi.n	800383e <_vfiprintf_r+0x2a>
 8003838:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800383a:	f7ff fec6 	bl	80035ca <__retarget_lock_acquire_recursive>
 800383e:	89ab      	ldrh	r3, [r5, #12]
 8003840:	071b      	lsls	r3, r3, #28
 8003842:	d501      	bpl.n	8003848 <_vfiprintf_r+0x34>
 8003844:	692b      	ldr	r3, [r5, #16]
 8003846:	b99b      	cbnz	r3, 8003870 <_vfiprintf_r+0x5c>
 8003848:	4629      	mov	r1, r5
 800384a:	4630      	mov	r0, r6
 800384c:	f7ff fdee 	bl	800342c <__swsetup_r>
 8003850:	b170      	cbz	r0, 8003870 <_vfiprintf_r+0x5c>
 8003852:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003854:	07dc      	lsls	r4, r3, #31
 8003856:	d504      	bpl.n	8003862 <_vfiprintf_r+0x4e>
 8003858:	f04f 30ff 	mov.w	r0, #4294967295
 800385c:	b01d      	add	sp, #116	@ 0x74
 800385e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003862:	89ab      	ldrh	r3, [r5, #12]
 8003864:	0598      	lsls	r0, r3, #22
 8003866:	d4f7      	bmi.n	8003858 <_vfiprintf_r+0x44>
 8003868:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800386a:	f7ff feaf 	bl	80035cc <__retarget_lock_release_recursive>
 800386e:	e7f3      	b.n	8003858 <_vfiprintf_r+0x44>
 8003870:	2300      	movs	r3, #0
 8003872:	9309      	str	r3, [sp, #36]	@ 0x24
 8003874:	2320      	movs	r3, #32
 8003876:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800387a:	f8cd 800c 	str.w	r8, [sp, #12]
 800387e:	2330      	movs	r3, #48	@ 0x30
 8003880:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003a30 <_vfiprintf_r+0x21c>
 8003884:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003888:	f04f 0901 	mov.w	r9, #1
 800388c:	4623      	mov	r3, r4
 800388e:	469a      	mov	sl, r3
 8003890:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003894:	b10a      	cbz	r2, 800389a <_vfiprintf_r+0x86>
 8003896:	2a25      	cmp	r2, #37	@ 0x25
 8003898:	d1f9      	bne.n	800388e <_vfiprintf_r+0x7a>
 800389a:	ebba 0b04 	subs.w	fp, sl, r4
 800389e:	d00b      	beq.n	80038b8 <_vfiprintf_r+0xa4>
 80038a0:	465b      	mov	r3, fp
 80038a2:	4622      	mov	r2, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	4630      	mov	r0, r6
 80038a8:	f7ff ffa1 	bl	80037ee <__sfputs_r>
 80038ac:	3001      	adds	r0, #1
 80038ae:	f000 80a7 	beq.w	8003a00 <_vfiprintf_r+0x1ec>
 80038b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038b4:	445a      	add	r2, fp
 80038b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80038b8:	f89a 3000 	ldrb.w	r3, [sl]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 809f 	beq.w	8003a00 <_vfiprintf_r+0x1ec>
 80038c2:	2300      	movs	r3, #0
 80038c4:	f04f 32ff 	mov.w	r2, #4294967295
 80038c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038cc:	f10a 0a01 	add.w	sl, sl, #1
 80038d0:	9304      	str	r3, [sp, #16]
 80038d2:	9307      	str	r3, [sp, #28]
 80038d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80038d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80038da:	4654      	mov	r4, sl
 80038dc:	2205      	movs	r2, #5
 80038de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038e2:	4853      	ldr	r0, [pc, #332]	@ (8003a30 <_vfiprintf_r+0x21c>)
 80038e4:	f7fc fc7c 	bl	80001e0 <memchr>
 80038e8:	9a04      	ldr	r2, [sp, #16]
 80038ea:	b9d8      	cbnz	r0, 8003924 <_vfiprintf_r+0x110>
 80038ec:	06d1      	lsls	r1, r2, #27
 80038ee:	bf44      	itt	mi
 80038f0:	2320      	movmi	r3, #32
 80038f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038f6:	0713      	lsls	r3, r2, #28
 80038f8:	bf44      	itt	mi
 80038fa:	232b      	movmi	r3, #43	@ 0x2b
 80038fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003900:	f89a 3000 	ldrb.w	r3, [sl]
 8003904:	2b2a      	cmp	r3, #42	@ 0x2a
 8003906:	d015      	beq.n	8003934 <_vfiprintf_r+0x120>
 8003908:	9a07      	ldr	r2, [sp, #28]
 800390a:	4654      	mov	r4, sl
 800390c:	2000      	movs	r0, #0
 800390e:	f04f 0c0a 	mov.w	ip, #10
 8003912:	4621      	mov	r1, r4
 8003914:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003918:	3b30      	subs	r3, #48	@ 0x30
 800391a:	2b09      	cmp	r3, #9
 800391c:	d94b      	bls.n	80039b6 <_vfiprintf_r+0x1a2>
 800391e:	b1b0      	cbz	r0, 800394e <_vfiprintf_r+0x13a>
 8003920:	9207      	str	r2, [sp, #28]
 8003922:	e014      	b.n	800394e <_vfiprintf_r+0x13a>
 8003924:	eba0 0308 	sub.w	r3, r0, r8
 8003928:	fa09 f303 	lsl.w	r3, r9, r3
 800392c:	4313      	orrs	r3, r2
 800392e:	9304      	str	r3, [sp, #16]
 8003930:	46a2      	mov	sl, r4
 8003932:	e7d2      	b.n	80038da <_vfiprintf_r+0xc6>
 8003934:	9b03      	ldr	r3, [sp, #12]
 8003936:	1d19      	adds	r1, r3, #4
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	9103      	str	r1, [sp, #12]
 800393c:	2b00      	cmp	r3, #0
 800393e:	bfbb      	ittet	lt
 8003940:	425b      	neglt	r3, r3
 8003942:	f042 0202 	orrlt.w	r2, r2, #2
 8003946:	9307      	strge	r3, [sp, #28]
 8003948:	9307      	strlt	r3, [sp, #28]
 800394a:	bfb8      	it	lt
 800394c:	9204      	strlt	r2, [sp, #16]
 800394e:	7823      	ldrb	r3, [r4, #0]
 8003950:	2b2e      	cmp	r3, #46	@ 0x2e
 8003952:	d10a      	bne.n	800396a <_vfiprintf_r+0x156>
 8003954:	7863      	ldrb	r3, [r4, #1]
 8003956:	2b2a      	cmp	r3, #42	@ 0x2a
 8003958:	d132      	bne.n	80039c0 <_vfiprintf_r+0x1ac>
 800395a:	9b03      	ldr	r3, [sp, #12]
 800395c:	1d1a      	adds	r2, r3, #4
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	9203      	str	r2, [sp, #12]
 8003962:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003966:	3402      	adds	r4, #2
 8003968:	9305      	str	r3, [sp, #20]
 800396a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003a40 <_vfiprintf_r+0x22c>
 800396e:	7821      	ldrb	r1, [r4, #0]
 8003970:	2203      	movs	r2, #3
 8003972:	4650      	mov	r0, sl
 8003974:	f7fc fc34 	bl	80001e0 <memchr>
 8003978:	b138      	cbz	r0, 800398a <_vfiprintf_r+0x176>
 800397a:	9b04      	ldr	r3, [sp, #16]
 800397c:	eba0 000a 	sub.w	r0, r0, sl
 8003980:	2240      	movs	r2, #64	@ 0x40
 8003982:	4082      	lsls	r2, r0
 8003984:	4313      	orrs	r3, r2
 8003986:	3401      	adds	r4, #1
 8003988:	9304      	str	r3, [sp, #16]
 800398a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800398e:	4829      	ldr	r0, [pc, #164]	@ (8003a34 <_vfiprintf_r+0x220>)
 8003990:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003994:	2206      	movs	r2, #6
 8003996:	f7fc fc23 	bl	80001e0 <memchr>
 800399a:	2800      	cmp	r0, #0
 800399c:	d03f      	beq.n	8003a1e <_vfiprintf_r+0x20a>
 800399e:	4b26      	ldr	r3, [pc, #152]	@ (8003a38 <_vfiprintf_r+0x224>)
 80039a0:	bb1b      	cbnz	r3, 80039ea <_vfiprintf_r+0x1d6>
 80039a2:	9b03      	ldr	r3, [sp, #12]
 80039a4:	3307      	adds	r3, #7
 80039a6:	f023 0307 	bic.w	r3, r3, #7
 80039aa:	3308      	adds	r3, #8
 80039ac:	9303      	str	r3, [sp, #12]
 80039ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039b0:	443b      	add	r3, r7
 80039b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80039b4:	e76a      	b.n	800388c <_vfiprintf_r+0x78>
 80039b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80039ba:	460c      	mov	r4, r1
 80039bc:	2001      	movs	r0, #1
 80039be:	e7a8      	b.n	8003912 <_vfiprintf_r+0xfe>
 80039c0:	2300      	movs	r3, #0
 80039c2:	3401      	adds	r4, #1
 80039c4:	9305      	str	r3, [sp, #20]
 80039c6:	4619      	mov	r1, r3
 80039c8:	f04f 0c0a 	mov.w	ip, #10
 80039cc:	4620      	mov	r0, r4
 80039ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039d2:	3a30      	subs	r2, #48	@ 0x30
 80039d4:	2a09      	cmp	r2, #9
 80039d6:	d903      	bls.n	80039e0 <_vfiprintf_r+0x1cc>
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0c6      	beq.n	800396a <_vfiprintf_r+0x156>
 80039dc:	9105      	str	r1, [sp, #20]
 80039de:	e7c4      	b.n	800396a <_vfiprintf_r+0x156>
 80039e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80039e4:	4604      	mov	r4, r0
 80039e6:	2301      	movs	r3, #1
 80039e8:	e7f0      	b.n	80039cc <_vfiprintf_r+0x1b8>
 80039ea:	ab03      	add	r3, sp, #12
 80039ec:	9300      	str	r3, [sp, #0]
 80039ee:	462a      	mov	r2, r5
 80039f0:	4b12      	ldr	r3, [pc, #72]	@ (8003a3c <_vfiprintf_r+0x228>)
 80039f2:	a904      	add	r1, sp, #16
 80039f4:	4630      	mov	r0, r6
 80039f6:	f3af 8000 	nop.w
 80039fa:	4607      	mov	r7, r0
 80039fc:	1c78      	adds	r0, r7, #1
 80039fe:	d1d6      	bne.n	80039ae <_vfiprintf_r+0x19a>
 8003a00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003a02:	07d9      	lsls	r1, r3, #31
 8003a04:	d405      	bmi.n	8003a12 <_vfiprintf_r+0x1fe>
 8003a06:	89ab      	ldrh	r3, [r5, #12]
 8003a08:	059a      	lsls	r2, r3, #22
 8003a0a:	d402      	bmi.n	8003a12 <_vfiprintf_r+0x1fe>
 8003a0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003a0e:	f7ff fddd 	bl	80035cc <__retarget_lock_release_recursive>
 8003a12:	89ab      	ldrh	r3, [r5, #12]
 8003a14:	065b      	lsls	r3, r3, #25
 8003a16:	f53f af1f 	bmi.w	8003858 <_vfiprintf_r+0x44>
 8003a1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a1c:	e71e      	b.n	800385c <_vfiprintf_r+0x48>
 8003a1e:	ab03      	add	r3, sp, #12
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	462a      	mov	r2, r5
 8003a24:	4b05      	ldr	r3, [pc, #20]	@ (8003a3c <_vfiprintf_r+0x228>)
 8003a26:	a904      	add	r1, sp, #16
 8003a28:	4630      	mov	r0, r6
 8003a2a:	f000 f879 	bl	8003b20 <_printf_i>
 8003a2e:	e7e4      	b.n	80039fa <_vfiprintf_r+0x1e6>
 8003a30:	08004068 	.word	0x08004068
 8003a34:	08004072 	.word	0x08004072
 8003a38:	00000000 	.word	0x00000000
 8003a3c:	080037ef 	.word	0x080037ef
 8003a40:	0800406e 	.word	0x0800406e

08003a44 <_printf_common>:
 8003a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a48:	4616      	mov	r6, r2
 8003a4a:	4698      	mov	r8, r3
 8003a4c:	688a      	ldr	r2, [r1, #8]
 8003a4e:	690b      	ldr	r3, [r1, #16]
 8003a50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a54:	4293      	cmp	r3, r2
 8003a56:	bfb8      	it	lt
 8003a58:	4613      	movlt	r3, r2
 8003a5a:	6033      	str	r3, [r6, #0]
 8003a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a60:	4607      	mov	r7, r0
 8003a62:	460c      	mov	r4, r1
 8003a64:	b10a      	cbz	r2, 8003a6a <_printf_common+0x26>
 8003a66:	3301      	adds	r3, #1
 8003a68:	6033      	str	r3, [r6, #0]
 8003a6a:	6823      	ldr	r3, [r4, #0]
 8003a6c:	0699      	lsls	r1, r3, #26
 8003a6e:	bf42      	ittt	mi
 8003a70:	6833      	ldrmi	r3, [r6, #0]
 8003a72:	3302      	addmi	r3, #2
 8003a74:	6033      	strmi	r3, [r6, #0]
 8003a76:	6825      	ldr	r5, [r4, #0]
 8003a78:	f015 0506 	ands.w	r5, r5, #6
 8003a7c:	d106      	bne.n	8003a8c <_printf_common+0x48>
 8003a7e:	f104 0a19 	add.w	sl, r4, #25
 8003a82:	68e3      	ldr	r3, [r4, #12]
 8003a84:	6832      	ldr	r2, [r6, #0]
 8003a86:	1a9b      	subs	r3, r3, r2
 8003a88:	42ab      	cmp	r3, r5
 8003a8a:	dc26      	bgt.n	8003ada <_printf_common+0x96>
 8003a8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a90:	6822      	ldr	r2, [r4, #0]
 8003a92:	3b00      	subs	r3, #0
 8003a94:	bf18      	it	ne
 8003a96:	2301      	movne	r3, #1
 8003a98:	0692      	lsls	r2, r2, #26
 8003a9a:	d42b      	bmi.n	8003af4 <_printf_common+0xb0>
 8003a9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003aa0:	4641      	mov	r1, r8
 8003aa2:	4638      	mov	r0, r7
 8003aa4:	47c8      	blx	r9
 8003aa6:	3001      	adds	r0, #1
 8003aa8:	d01e      	beq.n	8003ae8 <_printf_common+0xa4>
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	6922      	ldr	r2, [r4, #16]
 8003aae:	f003 0306 	and.w	r3, r3, #6
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	bf02      	ittt	eq
 8003ab6:	68e5      	ldreq	r5, [r4, #12]
 8003ab8:	6833      	ldreq	r3, [r6, #0]
 8003aba:	1aed      	subeq	r5, r5, r3
 8003abc:	68a3      	ldr	r3, [r4, #8]
 8003abe:	bf0c      	ite	eq
 8003ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ac4:	2500      	movne	r5, #0
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	bfc4      	itt	gt
 8003aca:	1a9b      	subgt	r3, r3, r2
 8003acc:	18ed      	addgt	r5, r5, r3
 8003ace:	2600      	movs	r6, #0
 8003ad0:	341a      	adds	r4, #26
 8003ad2:	42b5      	cmp	r5, r6
 8003ad4:	d11a      	bne.n	8003b0c <_printf_common+0xc8>
 8003ad6:	2000      	movs	r0, #0
 8003ad8:	e008      	b.n	8003aec <_printf_common+0xa8>
 8003ada:	2301      	movs	r3, #1
 8003adc:	4652      	mov	r2, sl
 8003ade:	4641      	mov	r1, r8
 8003ae0:	4638      	mov	r0, r7
 8003ae2:	47c8      	blx	r9
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	d103      	bne.n	8003af0 <_printf_common+0xac>
 8003ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003af0:	3501      	adds	r5, #1
 8003af2:	e7c6      	b.n	8003a82 <_printf_common+0x3e>
 8003af4:	18e1      	adds	r1, r4, r3
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	2030      	movs	r0, #48	@ 0x30
 8003afa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003afe:	4422      	add	r2, r4
 8003b00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b08:	3302      	adds	r3, #2
 8003b0a:	e7c7      	b.n	8003a9c <_printf_common+0x58>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4622      	mov	r2, r4
 8003b10:	4641      	mov	r1, r8
 8003b12:	4638      	mov	r0, r7
 8003b14:	47c8      	blx	r9
 8003b16:	3001      	adds	r0, #1
 8003b18:	d0e6      	beq.n	8003ae8 <_printf_common+0xa4>
 8003b1a:	3601      	adds	r6, #1
 8003b1c:	e7d9      	b.n	8003ad2 <_printf_common+0x8e>
	...

08003b20 <_printf_i>:
 8003b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b24:	7e0f      	ldrb	r7, [r1, #24]
 8003b26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b28:	2f78      	cmp	r7, #120	@ 0x78
 8003b2a:	4691      	mov	r9, r2
 8003b2c:	4680      	mov	r8, r0
 8003b2e:	460c      	mov	r4, r1
 8003b30:	469a      	mov	sl, r3
 8003b32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b36:	d807      	bhi.n	8003b48 <_printf_i+0x28>
 8003b38:	2f62      	cmp	r7, #98	@ 0x62
 8003b3a:	d80a      	bhi.n	8003b52 <_printf_i+0x32>
 8003b3c:	2f00      	cmp	r7, #0
 8003b3e:	f000 80d2 	beq.w	8003ce6 <_printf_i+0x1c6>
 8003b42:	2f58      	cmp	r7, #88	@ 0x58
 8003b44:	f000 80b9 	beq.w	8003cba <_printf_i+0x19a>
 8003b48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b50:	e03a      	b.n	8003bc8 <_printf_i+0xa8>
 8003b52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b56:	2b15      	cmp	r3, #21
 8003b58:	d8f6      	bhi.n	8003b48 <_printf_i+0x28>
 8003b5a:	a101      	add	r1, pc, #4	@ (adr r1, 8003b60 <_printf_i+0x40>)
 8003b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b60:	08003bb9 	.word	0x08003bb9
 8003b64:	08003bcd 	.word	0x08003bcd
 8003b68:	08003b49 	.word	0x08003b49
 8003b6c:	08003b49 	.word	0x08003b49
 8003b70:	08003b49 	.word	0x08003b49
 8003b74:	08003b49 	.word	0x08003b49
 8003b78:	08003bcd 	.word	0x08003bcd
 8003b7c:	08003b49 	.word	0x08003b49
 8003b80:	08003b49 	.word	0x08003b49
 8003b84:	08003b49 	.word	0x08003b49
 8003b88:	08003b49 	.word	0x08003b49
 8003b8c:	08003ccd 	.word	0x08003ccd
 8003b90:	08003bf7 	.word	0x08003bf7
 8003b94:	08003c87 	.word	0x08003c87
 8003b98:	08003b49 	.word	0x08003b49
 8003b9c:	08003b49 	.word	0x08003b49
 8003ba0:	08003cef 	.word	0x08003cef
 8003ba4:	08003b49 	.word	0x08003b49
 8003ba8:	08003bf7 	.word	0x08003bf7
 8003bac:	08003b49 	.word	0x08003b49
 8003bb0:	08003b49 	.word	0x08003b49
 8003bb4:	08003c8f 	.word	0x08003c8f
 8003bb8:	6833      	ldr	r3, [r6, #0]
 8003bba:	1d1a      	adds	r2, r3, #4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6032      	str	r2, [r6, #0]
 8003bc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e09d      	b.n	8003d08 <_printf_i+0x1e8>
 8003bcc:	6833      	ldr	r3, [r6, #0]
 8003bce:	6820      	ldr	r0, [r4, #0]
 8003bd0:	1d19      	adds	r1, r3, #4
 8003bd2:	6031      	str	r1, [r6, #0]
 8003bd4:	0606      	lsls	r6, r0, #24
 8003bd6:	d501      	bpl.n	8003bdc <_printf_i+0xbc>
 8003bd8:	681d      	ldr	r5, [r3, #0]
 8003bda:	e003      	b.n	8003be4 <_printf_i+0xc4>
 8003bdc:	0645      	lsls	r5, r0, #25
 8003bde:	d5fb      	bpl.n	8003bd8 <_printf_i+0xb8>
 8003be0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003be4:	2d00      	cmp	r5, #0
 8003be6:	da03      	bge.n	8003bf0 <_printf_i+0xd0>
 8003be8:	232d      	movs	r3, #45	@ 0x2d
 8003bea:	426d      	negs	r5, r5
 8003bec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003bf0:	4859      	ldr	r0, [pc, #356]	@ (8003d58 <_printf_i+0x238>)
 8003bf2:	230a      	movs	r3, #10
 8003bf4:	e011      	b.n	8003c1a <_printf_i+0xfa>
 8003bf6:	6821      	ldr	r1, [r4, #0]
 8003bf8:	6833      	ldr	r3, [r6, #0]
 8003bfa:	0608      	lsls	r0, r1, #24
 8003bfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c00:	d402      	bmi.n	8003c08 <_printf_i+0xe8>
 8003c02:	0649      	lsls	r1, r1, #25
 8003c04:	bf48      	it	mi
 8003c06:	b2ad      	uxthmi	r5, r5
 8003c08:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c0a:	4853      	ldr	r0, [pc, #332]	@ (8003d58 <_printf_i+0x238>)
 8003c0c:	6033      	str	r3, [r6, #0]
 8003c0e:	bf14      	ite	ne
 8003c10:	230a      	movne	r3, #10
 8003c12:	2308      	moveq	r3, #8
 8003c14:	2100      	movs	r1, #0
 8003c16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c1a:	6866      	ldr	r6, [r4, #4]
 8003c1c:	60a6      	str	r6, [r4, #8]
 8003c1e:	2e00      	cmp	r6, #0
 8003c20:	bfa2      	ittt	ge
 8003c22:	6821      	ldrge	r1, [r4, #0]
 8003c24:	f021 0104 	bicge.w	r1, r1, #4
 8003c28:	6021      	strge	r1, [r4, #0]
 8003c2a:	b90d      	cbnz	r5, 8003c30 <_printf_i+0x110>
 8003c2c:	2e00      	cmp	r6, #0
 8003c2e:	d04b      	beq.n	8003cc8 <_printf_i+0x1a8>
 8003c30:	4616      	mov	r6, r2
 8003c32:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c36:	fb03 5711 	mls	r7, r3, r1, r5
 8003c3a:	5dc7      	ldrb	r7, [r0, r7]
 8003c3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c40:	462f      	mov	r7, r5
 8003c42:	42bb      	cmp	r3, r7
 8003c44:	460d      	mov	r5, r1
 8003c46:	d9f4      	bls.n	8003c32 <_printf_i+0x112>
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d10b      	bne.n	8003c64 <_printf_i+0x144>
 8003c4c:	6823      	ldr	r3, [r4, #0]
 8003c4e:	07df      	lsls	r7, r3, #31
 8003c50:	d508      	bpl.n	8003c64 <_printf_i+0x144>
 8003c52:	6923      	ldr	r3, [r4, #16]
 8003c54:	6861      	ldr	r1, [r4, #4]
 8003c56:	4299      	cmp	r1, r3
 8003c58:	bfde      	ittt	le
 8003c5a:	2330      	movle	r3, #48	@ 0x30
 8003c5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c64:	1b92      	subs	r2, r2, r6
 8003c66:	6122      	str	r2, [r4, #16]
 8003c68:	f8cd a000 	str.w	sl, [sp]
 8003c6c:	464b      	mov	r3, r9
 8003c6e:	aa03      	add	r2, sp, #12
 8003c70:	4621      	mov	r1, r4
 8003c72:	4640      	mov	r0, r8
 8003c74:	f7ff fee6 	bl	8003a44 <_printf_common>
 8003c78:	3001      	adds	r0, #1
 8003c7a:	d14a      	bne.n	8003d12 <_printf_i+0x1f2>
 8003c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c80:	b004      	add	sp, #16
 8003c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c86:	6823      	ldr	r3, [r4, #0]
 8003c88:	f043 0320 	orr.w	r3, r3, #32
 8003c8c:	6023      	str	r3, [r4, #0]
 8003c8e:	4833      	ldr	r0, [pc, #204]	@ (8003d5c <_printf_i+0x23c>)
 8003c90:	2778      	movs	r7, #120	@ 0x78
 8003c92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c96:	6823      	ldr	r3, [r4, #0]
 8003c98:	6831      	ldr	r1, [r6, #0]
 8003c9a:	061f      	lsls	r7, r3, #24
 8003c9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ca0:	d402      	bmi.n	8003ca8 <_printf_i+0x188>
 8003ca2:	065f      	lsls	r7, r3, #25
 8003ca4:	bf48      	it	mi
 8003ca6:	b2ad      	uxthmi	r5, r5
 8003ca8:	6031      	str	r1, [r6, #0]
 8003caa:	07d9      	lsls	r1, r3, #31
 8003cac:	bf44      	itt	mi
 8003cae:	f043 0320 	orrmi.w	r3, r3, #32
 8003cb2:	6023      	strmi	r3, [r4, #0]
 8003cb4:	b11d      	cbz	r5, 8003cbe <_printf_i+0x19e>
 8003cb6:	2310      	movs	r3, #16
 8003cb8:	e7ac      	b.n	8003c14 <_printf_i+0xf4>
 8003cba:	4827      	ldr	r0, [pc, #156]	@ (8003d58 <_printf_i+0x238>)
 8003cbc:	e7e9      	b.n	8003c92 <_printf_i+0x172>
 8003cbe:	6823      	ldr	r3, [r4, #0]
 8003cc0:	f023 0320 	bic.w	r3, r3, #32
 8003cc4:	6023      	str	r3, [r4, #0]
 8003cc6:	e7f6      	b.n	8003cb6 <_printf_i+0x196>
 8003cc8:	4616      	mov	r6, r2
 8003cca:	e7bd      	b.n	8003c48 <_printf_i+0x128>
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	6825      	ldr	r5, [r4, #0]
 8003cd0:	6961      	ldr	r1, [r4, #20]
 8003cd2:	1d18      	adds	r0, r3, #4
 8003cd4:	6030      	str	r0, [r6, #0]
 8003cd6:	062e      	lsls	r6, r5, #24
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	d501      	bpl.n	8003ce0 <_printf_i+0x1c0>
 8003cdc:	6019      	str	r1, [r3, #0]
 8003cde:	e002      	b.n	8003ce6 <_printf_i+0x1c6>
 8003ce0:	0668      	lsls	r0, r5, #25
 8003ce2:	d5fb      	bpl.n	8003cdc <_printf_i+0x1bc>
 8003ce4:	8019      	strh	r1, [r3, #0]
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	6123      	str	r3, [r4, #16]
 8003cea:	4616      	mov	r6, r2
 8003cec:	e7bc      	b.n	8003c68 <_printf_i+0x148>
 8003cee:	6833      	ldr	r3, [r6, #0]
 8003cf0:	1d1a      	adds	r2, r3, #4
 8003cf2:	6032      	str	r2, [r6, #0]
 8003cf4:	681e      	ldr	r6, [r3, #0]
 8003cf6:	6862      	ldr	r2, [r4, #4]
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	f7fc fa70 	bl	80001e0 <memchr>
 8003d00:	b108      	cbz	r0, 8003d06 <_printf_i+0x1e6>
 8003d02:	1b80      	subs	r0, r0, r6
 8003d04:	6060      	str	r0, [r4, #4]
 8003d06:	6863      	ldr	r3, [r4, #4]
 8003d08:	6123      	str	r3, [r4, #16]
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d10:	e7aa      	b.n	8003c68 <_printf_i+0x148>
 8003d12:	6923      	ldr	r3, [r4, #16]
 8003d14:	4632      	mov	r2, r6
 8003d16:	4649      	mov	r1, r9
 8003d18:	4640      	mov	r0, r8
 8003d1a:	47d0      	blx	sl
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	d0ad      	beq.n	8003c7c <_printf_i+0x15c>
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	079b      	lsls	r3, r3, #30
 8003d24:	d413      	bmi.n	8003d4e <_printf_i+0x22e>
 8003d26:	68e0      	ldr	r0, [r4, #12]
 8003d28:	9b03      	ldr	r3, [sp, #12]
 8003d2a:	4298      	cmp	r0, r3
 8003d2c:	bfb8      	it	lt
 8003d2e:	4618      	movlt	r0, r3
 8003d30:	e7a6      	b.n	8003c80 <_printf_i+0x160>
 8003d32:	2301      	movs	r3, #1
 8003d34:	4632      	mov	r2, r6
 8003d36:	4649      	mov	r1, r9
 8003d38:	4640      	mov	r0, r8
 8003d3a:	47d0      	blx	sl
 8003d3c:	3001      	adds	r0, #1
 8003d3e:	d09d      	beq.n	8003c7c <_printf_i+0x15c>
 8003d40:	3501      	adds	r5, #1
 8003d42:	68e3      	ldr	r3, [r4, #12]
 8003d44:	9903      	ldr	r1, [sp, #12]
 8003d46:	1a5b      	subs	r3, r3, r1
 8003d48:	42ab      	cmp	r3, r5
 8003d4a:	dcf2      	bgt.n	8003d32 <_printf_i+0x212>
 8003d4c:	e7eb      	b.n	8003d26 <_printf_i+0x206>
 8003d4e:	2500      	movs	r5, #0
 8003d50:	f104 0619 	add.w	r6, r4, #25
 8003d54:	e7f5      	b.n	8003d42 <_printf_i+0x222>
 8003d56:	bf00      	nop
 8003d58:	08004079 	.word	0x08004079
 8003d5c:	0800408a 	.word	0x0800408a

08003d60 <__sflush_r>:
 8003d60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d68:	0716      	lsls	r6, r2, #28
 8003d6a:	4605      	mov	r5, r0
 8003d6c:	460c      	mov	r4, r1
 8003d6e:	d454      	bmi.n	8003e1a <__sflush_r+0xba>
 8003d70:	684b      	ldr	r3, [r1, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	dc02      	bgt.n	8003d7c <__sflush_r+0x1c>
 8003d76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	dd48      	ble.n	8003e0e <__sflush_r+0xae>
 8003d7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d7e:	2e00      	cmp	r6, #0
 8003d80:	d045      	beq.n	8003e0e <__sflush_r+0xae>
 8003d82:	2300      	movs	r3, #0
 8003d84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003d88:	682f      	ldr	r7, [r5, #0]
 8003d8a:	6a21      	ldr	r1, [r4, #32]
 8003d8c:	602b      	str	r3, [r5, #0]
 8003d8e:	d030      	beq.n	8003df2 <__sflush_r+0x92>
 8003d90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d92:	89a3      	ldrh	r3, [r4, #12]
 8003d94:	0759      	lsls	r1, r3, #29
 8003d96:	d505      	bpl.n	8003da4 <__sflush_r+0x44>
 8003d98:	6863      	ldr	r3, [r4, #4]
 8003d9a:	1ad2      	subs	r2, r2, r3
 8003d9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d9e:	b10b      	cbz	r3, 8003da4 <__sflush_r+0x44>
 8003da0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003da2:	1ad2      	subs	r2, r2, r3
 8003da4:	2300      	movs	r3, #0
 8003da6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003da8:	6a21      	ldr	r1, [r4, #32]
 8003daa:	4628      	mov	r0, r5
 8003dac:	47b0      	blx	r6
 8003dae:	1c43      	adds	r3, r0, #1
 8003db0:	89a3      	ldrh	r3, [r4, #12]
 8003db2:	d106      	bne.n	8003dc2 <__sflush_r+0x62>
 8003db4:	6829      	ldr	r1, [r5, #0]
 8003db6:	291d      	cmp	r1, #29
 8003db8:	d82b      	bhi.n	8003e12 <__sflush_r+0xb2>
 8003dba:	4a2a      	ldr	r2, [pc, #168]	@ (8003e64 <__sflush_r+0x104>)
 8003dbc:	410a      	asrs	r2, r1
 8003dbe:	07d6      	lsls	r6, r2, #31
 8003dc0:	d427      	bmi.n	8003e12 <__sflush_r+0xb2>
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	6062      	str	r2, [r4, #4]
 8003dc6:	04d9      	lsls	r1, r3, #19
 8003dc8:	6922      	ldr	r2, [r4, #16]
 8003dca:	6022      	str	r2, [r4, #0]
 8003dcc:	d504      	bpl.n	8003dd8 <__sflush_r+0x78>
 8003dce:	1c42      	adds	r2, r0, #1
 8003dd0:	d101      	bne.n	8003dd6 <__sflush_r+0x76>
 8003dd2:	682b      	ldr	r3, [r5, #0]
 8003dd4:	b903      	cbnz	r3, 8003dd8 <__sflush_r+0x78>
 8003dd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8003dd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dda:	602f      	str	r7, [r5, #0]
 8003ddc:	b1b9      	cbz	r1, 8003e0e <__sflush_r+0xae>
 8003dde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003de2:	4299      	cmp	r1, r3
 8003de4:	d002      	beq.n	8003dec <__sflush_r+0x8c>
 8003de6:	4628      	mov	r0, r5
 8003de8:	f7ff fbf2 	bl	80035d0 <_free_r>
 8003dec:	2300      	movs	r3, #0
 8003dee:	6363      	str	r3, [r4, #52]	@ 0x34
 8003df0:	e00d      	b.n	8003e0e <__sflush_r+0xae>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4628      	mov	r0, r5
 8003df6:	47b0      	blx	r6
 8003df8:	4602      	mov	r2, r0
 8003dfa:	1c50      	adds	r0, r2, #1
 8003dfc:	d1c9      	bne.n	8003d92 <__sflush_r+0x32>
 8003dfe:	682b      	ldr	r3, [r5, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0c6      	beq.n	8003d92 <__sflush_r+0x32>
 8003e04:	2b1d      	cmp	r3, #29
 8003e06:	d001      	beq.n	8003e0c <__sflush_r+0xac>
 8003e08:	2b16      	cmp	r3, #22
 8003e0a:	d11e      	bne.n	8003e4a <__sflush_r+0xea>
 8003e0c:	602f      	str	r7, [r5, #0]
 8003e0e:	2000      	movs	r0, #0
 8003e10:	e022      	b.n	8003e58 <__sflush_r+0xf8>
 8003e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e16:	b21b      	sxth	r3, r3
 8003e18:	e01b      	b.n	8003e52 <__sflush_r+0xf2>
 8003e1a:	690f      	ldr	r7, [r1, #16]
 8003e1c:	2f00      	cmp	r7, #0
 8003e1e:	d0f6      	beq.n	8003e0e <__sflush_r+0xae>
 8003e20:	0793      	lsls	r3, r2, #30
 8003e22:	680e      	ldr	r6, [r1, #0]
 8003e24:	bf08      	it	eq
 8003e26:	694b      	ldreq	r3, [r1, #20]
 8003e28:	600f      	str	r7, [r1, #0]
 8003e2a:	bf18      	it	ne
 8003e2c:	2300      	movne	r3, #0
 8003e2e:	eba6 0807 	sub.w	r8, r6, r7
 8003e32:	608b      	str	r3, [r1, #8]
 8003e34:	f1b8 0f00 	cmp.w	r8, #0
 8003e38:	dde9      	ble.n	8003e0e <__sflush_r+0xae>
 8003e3a:	6a21      	ldr	r1, [r4, #32]
 8003e3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003e3e:	4643      	mov	r3, r8
 8003e40:	463a      	mov	r2, r7
 8003e42:	4628      	mov	r0, r5
 8003e44:	47b0      	blx	r6
 8003e46:	2800      	cmp	r0, #0
 8003e48:	dc08      	bgt.n	8003e5c <__sflush_r+0xfc>
 8003e4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e52:	81a3      	strh	r3, [r4, #12]
 8003e54:	f04f 30ff 	mov.w	r0, #4294967295
 8003e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e5c:	4407      	add	r7, r0
 8003e5e:	eba8 0800 	sub.w	r8, r8, r0
 8003e62:	e7e7      	b.n	8003e34 <__sflush_r+0xd4>
 8003e64:	dfbffffe 	.word	0xdfbffffe

08003e68 <_fflush_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	690b      	ldr	r3, [r1, #16]
 8003e6c:	4605      	mov	r5, r0
 8003e6e:	460c      	mov	r4, r1
 8003e70:	b913      	cbnz	r3, 8003e78 <_fflush_r+0x10>
 8003e72:	2500      	movs	r5, #0
 8003e74:	4628      	mov	r0, r5
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	b118      	cbz	r0, 8003e82 <_fflush_r+0x1a>
 8003e7a:	6a03      	ldr	r3, [r0, #32]
 8003e7c:	b90b      	cbnz	r3, 8003e82 <_fflush_r+0x1a>
 8003e7e:	f7ff f9ad 	bl	80031dc <__sinit>
 8003e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f3      	beq.n	8003e72 <_fflush_r+0xa>
 8003e8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003e8c:	07d0      	lsls	r0, r2, #31
 8003e8e:	d404      	bmi.n	8003e9a <_fflush_r+0x32>
 8003e90:	0599      	lsls	r1, r3, #22
 8003e92:	d402      	bmi.n	8003e9a <_fflush_r+0x32>
 8003e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e96:	f7ff fb98 	bl	80035ca <__retarget_lock_acquire_recursive>
 8003e9a:	4628      	mov	r0, r5
 8003e9c:	4621      	mov	r1, r4
 8003e9e:	f7ff ff5f 	bl	8003d60 <__sflush_r>
 8003ea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ea4:	07da      	lsls	r2, r3, #31
 8003ea6:	4605      	mov	r5, r0
 8003ea8:	d4e4      	bmi.n	8003e74 <_fflush_r+0xc>
 8003eaa:	89a3      	ldrh	r3, [r4, #12]
 8003eac:	059b      	lsls	r3, r3, #22
 8003eae:	d4e1      	bmi.n	8003e74 <_fflush_r+0xc>
 8003eb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eb2:	f7ff fb8b 	bl	80035cc <__retarget_lock_release_recursive>
 8003eb6:	e7dd      	b.n	8003e74 <_fflush_r+0xc>

08003eb8 <__swhatbuf_r>:
 8003eb8:	b570      	push	{r4, r5, r6, lr}
 8003eba:	460c      	mov	r4, r1
 8003ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ec0:	2900      	cmp	r1, #0
 8003ec2:	b096      	sub	sp, #88	@ 0x58
 8003ec4:	4615      	mov	r5, r2
 8003ec6:	461e      	mov	r6, r3
 8003ec8:	da0d      	bge.n	8003ee6 <__swhatbuf_r+0x2e>
 8003eca:	89a3      	ldrh	r3, [r4, #12]
 8003ecc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003ed0:	f04f 0100 	mov.w	r1, #0
 8003ed4:	bf14      	ite	ne
 8003ed6:	2340      	movne	r3, #64	@ 0x40
 8003ed8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003edc:	2000      	movs	r0, #0
 8003ede:	6031      	str	r1, [r6, #0]
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	b016      	add	sp, #88	@ 0x58
 8003ee4:	bd70      	pop	{r4, r5, r6, pc}
 8003ee6:	466a      	mov	r2, sp
 8003ee8:	f000 f848 	bl	8003f7c <_fstat_r>
 8003eec:	2800      	cmp	r0, #0
 8003eee:	dbec      	blt.n	8003eca <__swhatbuf_r+0x12>
 8003ef0:	9901      	ldr	r1, [sp, #4]
 8003ef2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003ef6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003efa:	4259      	negs	r1, r3
 8003efc:	4159      	adcs	r1, r3
 8003efe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f02:	e7eb      	b.n	8003edc <__swhatbuf_r+0x24>

08003f04 <__smakebuf_r>:
 8003f04:	898b      	ldrh	r3, [r1, #12]
 8003f06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f08:	079d      	lsls	r5, r3, #30
 8003f0a:	4606      	mov	r6, r0
 8003f0c:	460c      	mov	r4, r1
 8003f0e:	d507      	bpl.n	8003f20 <__smakebuf_r+0x1c>
 8003f10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f14:	6023      	str	r3, [r4, #0]
 8003f16:	6123      	str	r3, [r4, #16]
 8003f18:	2301      	movs	r3, #1
 8003f1a:	6163      	str	r3, [r4, #20]
 8003f1c:	b003      	add	sp, #12
 8003f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f20:	ab01      	add	r3, sp, #4
 8003f22:	466a      	mov	r2, sp
 8003f24:	f7ff ffc8 	bl	8003eb8 <__swhatbuf_r>
 8003f28:	9f00      	ldr	r7, [sp, #0]
 8003f2a:	4605      	mov	r5, r0
 8003f2c:	4639      	mov	r1, r7
 8003f2e:	4630      	mov	r0, r6
 8003f30:	f7ff fbba 	bl	80036a8 <_malloc_r>
 8003f34:	b948      	cbnz	r0, 8003f4a <__smakebuf_r+0x46>
 8003f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f3a:	059a      	lsls	r2, r3, #22
 8003f3c:	d4ee      	bmi.n	8003f1c <__smakebuf_r+0x18>
 8003f3e:	f023 0303 	bic.w	r3, r3, #3
 8003f42:	f043 0302 	orr.w	r3, r3, #2
 8003f46:	81a3      	strh	r3, [r4, #12]
 8003f48:	e7e2      	b.n	8003f10 <__smakebuf_r+0xc>
 8003f4a:	89a3      	ldrh	r3, [r4, #12]
 8003f4c:	6020      	str	r0, [r4, #0]
 8003f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f52:	81a3      	strh	r3, [r4, #12]
 8003f54:	9b01      	ldr	r3, [sp, #4]
 8003f56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003f5a:	b15b      	cbz	r3, 8003f74 <__smakebuf_r+0x70>
 8003f5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003f60:	4630      	mov	r0, r6
 8003f62:	f000 f81d 	bl	8003fa0 <_isatty_r>
 8003f66:	b128      	cbz	r0, 8003f74 <__smakebuf_r+0x70>
 8003f68:	89a3      	ldrh	r3, [r4, #12]
 8003f6a:	f023 0303 	bic.w	r3, r3, #3
 8003f6e:	f043 0301 	orr.w	r3, r3, #1
 8003f72:	81a3      	strh	r3, [r4, #12]
 8003f74:	89a3      	ldrh	r3, [r4, #12]
 8003f76:	431d      	orrs	r5, r3
 8003f78:	81a5      	strh	r5, [r4, #12]
 8003f7a:	e7cf      	b.n	8003f1c <__smakebuf_r+0x18>

08003f7c <_fstat_r>:
 8003f7c:	b538      	push	{r3, r4, r5, lr}
 8003f7e:	4d07      	ldr	r5, [pc, #28]	@ (8003f9c <_fstat_r+0x20>)
 8003f80:	2300      	movs	r3, #0
 8003f82:	4604      	mov	r4, r0
 8003f84:	4608      	mov	r0, r1
 8003f86:	4611      	mov	r1, r2
 8003f88:	602b      	str	r3, [r5, #0]
 8003f8a:	f7fc fe54 	bl	8000c36 <_fstat>
 8003f8e:	1c43      	adds	r3, r0, #1
 8003f90:	d102      	bne.n	8003f98 <_fstat_r+0x1c>
 8003f92:	682b      	ldr	r3, [r5, #0]
 8003f94:	b103      	cbz	r3, 8003f98 <_fstat_r+0x1c>
 8003f96:	6023      	str	r3, [r4, #0]
 8003f98:	bd38      	pop	{r3, r4, r5, pc}
 8003f9a:	bf00      	nop
 8003f9c:	200002a0 	.word	0x200002a0

08003fa0 <_isatty_r>:
 8003fa0:	b538      	push	{r3, r4, r5, lr}
 8003fa2:	4d06      	ldr	r5, [pc, #24]	@ (8003fbc <_isatty_r+0x1c>)
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	4604      	mov	r4, r0
 8003fa8:	4608      	mov	r0, r1
 8003faa:	602b      	str	r3, [r5, #0]
 8003fac:	f7fc fe53 	bl	8000c56 <_isatty>
 8003fb0:	1c43      	adds	r3, r0, #1
 8003fb2:	d102      	bne.n	8003fba <_isatty_r+0x1a>
 8003fb4:	682b      	ldr	r3, [r5, #0]
 8003fb6:	b103      	cbz	r3, 8003fba <_isatty_r+0x1a>
 8003fb8:	6023      	str	r3, [r4, #0]
 8003fba:	bd38      	pop	{r3, r4, r5, pc}
 8003fbc:	200002a0 	.word	0x200002a0

08003fc0 <_sbrk_r>:
 8003fc0:	b538      	push	{r3, r4, r5, lr}
 8003fc2:	4d06      	ldr	r5, [pc, #24]	@ (8003fdc <_sbrk_r+0x1c>)
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	4604      	mov	r4, r0
 8003fc8:	4608      	mov	r0, r1
 8003fca:	602b      	str	r3, [r5, #0]
 8003fcc:	f7fc fe5c 	bl	8000c88 <_sbrk>
 8003fd0:	1c43      	adds	r3, r0, #1
 8003fd2:	d102      	bne.n	8003fda <_sbrk_r+0x1a>
 8003fd4:	682b      	ldr	r3, [r5, #0]
 8003fd6:	b103      	cbz	r3, 8003fda <_sbrk_r+0x1a>
 8003fd8:	6023      	str	r3, [r4, #0]
 8003fda:	bd38      	pop	{r3, r4, r5, pc}
 8003fdc:	200002a0 	.word	0x200002a0

08003fe0 <_init>:
 8003fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fe2:	bf00      	nop
 8003fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fe6:	bc08      	pop	{r3}
 8003fe8:	469e      	mov	lr, r3
 8003fea:	4770      	bx	lr

08003fec <_fini>:
 8003fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fee:	bf00      	nop
 8003ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ff2:	bc08      	pop	{r3}
 8003ff4:	469e      	mov	lr, r3
 8003ff6:	4770      	bx	lr
