/*
 * Copyright (c) 2014-2016, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
/* Generated file, do not edit */

DUMP_REG(nvdisp_display_cmd_option_r());
DUMP_REG(nvdisp_display_command_r());
DUMP_REG(nvdisp_cmd_int_status_r());
DUMP_REG(nvdisp_cmd_int_mask_r());
DUMP_REG(nvdisp_cmd_int_enable_r());
DUMP_REG(nvdisp_int_type_r());
DUMP_REG(nvdisp_int_polarity_r());
DUMP_REG(nvdisp_state_access_r());
DUMP_REG(nvdisp_cmd_state_ctrl_r());
DUMP_REG(nvdisp_cmd_disp_win_hdr_r());
DUMP_REG(nvdisp_win_t_state_ctrl_r());
DUMP_REG(nvdisp_secure_ctrl_r());
DUMP_REG(nvdisp_reg_access_ctrl_r());
DUMP_REG(nvdisp_postcomp_capa_r());
DUMP_REG(nvdisp_ihub_capa_r());
DUMP_REG(nvdisp_ihub_capb_r());
DUMP_REG(nvdisp_ihub_capc_r());
DUMP_REG(nvdisp_ihub_capd_r());
DUMP_REG(nvdisp_ihub_config_r());
DUMP_REG(nvdisp_ihub_misc_ctl_r());
DUMP_REG(nvdisp_ihub_misc_emergency_r());
DUMP_REG(nvdisp_streamid_r());
DUMP_REG(nvdisp_crc_control_r());
DUMP_REG(nvdisp_head_crc_control_r());
DUMP_REG(nvdisp_comp_crca_r());
DUMP_REG(nvdisp_comp_crcb_r());
DUMP_REG(nvdisp_rg_crca_r());
DUMP_REG(nvdisp_rg_crcb_r());
DUMP_REG(nvdisp_head_loadv_cntr_r());
DUMP_REG(nvdisp_rg_status_r());
DUMP_REG(nvdisp_rg_dclk_r());
DUMP_REG(nvdisp_rg_underflow_r());
DUMP_REG(nvdisp_rg_dpca_r());
DUMP_REG(nvdisp_rg_underflow_pixel_r());
DUMP_REG(nvdisp_rg_region_crc_r());
DUMP_REG(nvdisp_rg_region_crc_ctl_r());
DUMP_REG(nvdisp_disp_signal_option_r());
DUMP_REG(nvdisp_win_options_r());
DUMP_REG(nvdisp_sor_control_r());
DUMP_REG(nvdisp_sor1_control_r());
DUMP_REG(nvdisp_dsi_control_r());
DUMP_REG(nvdisp_sync_width_r());
DUMP_REG(nvdisp_back_porch_r());
DUMP_REG(nvdisp_active_r());
DUMP_REG(nvdisp_front_porch_r());
DUMP_REG(nvdisp_rg_ext_back_porch_r());
DUMP_REG(nvdisp_rg_ext_front_porch_r());
DUMP_REG(nvdisp_rg_ext_r());
DUMP_REG(nvdisp_color_ctl_r());
DUMP_REG(nvdisp_output_lut_ctl_r());
DUMP_REG(nvdisp_output_lut_base_r());
DUMP_REG(nvdisp_output_lut_base_hi_r());
DUMP_REG(nvdisp_procamp_r());
DUMP_REG(nvdisp_cursor_ctrl_r());
DUMP_REG(nvdisp_cursor_startaddr_r());
DUMP_REG(nvdisp_cursor_position_r());
DUMP_REG(nvdisp_cursor_cropped_point_in_r());
DUMP_REG(nvdisp_cursor_cropped_size_in_r());
DUMP_REG(nvdisp_sd_hist_ctrl_r());
DUMP_REG(nvdisp_sd_hist_luma_r());
DUMP_REG(nvdisp_sd_hist_over_sat_r());
DUMP_REG(nvdisp_sd_hist_int_bounds_r());
DUMP_REG(nvdisp_sd_hist_vid_luma_r());
DUMP_REG(nvdisp_sd_gain_ctrl_r());
DUMP_REG(nvdisp_sd_hist_win_pos_r());
DUMP_REG(nvdisp_sd_hist_win_size_r());
DUMP_REG(nvdisp_incr_syncpt_cntrl_r());
DUMP_REG(nvdisp_cont_syncpt_vsync_r());
DUMP_REG(nvdisp_background_color_r());
DUMP_REG(nvdisp_interlace_ctl_r());
DUMP_REG(nvdisp_interlace_fld2_width_r());
DUMP_REG(nvdisp_interlace_fld2_bporch_r());
DUMP_REG(nvdisp_interlace_fld2_fporch_r());
DUMP_REG(nvdisp_interlace_fld2_active_r());
DUMP_REG(nvdisp_cursor_startaddr_hi_r());
DUMP_REG(nvdisp_csc2_control_r());
DUMP_REG(nvdisp_blend_cursor_ctrl_r());
