#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 19 14:13:17 2021
# Process ID: 6265
# Current directory: /home/lbo/Projects/esiee/hardware/BSD
# Command line: vivado Zybo-Z7-20-HDMI.xpr
# Log file: /home/lbo/Projects/esiee/hardware/BSD/vivado.log
# Journal file: /home/lbo/Projects/esiee/hardware/BSD/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Zybo-Z7-20-HDMI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/esiee/hardware/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 7315.125 ; gain = 105.125 ; free physical = 131 ; free virtual = 5772
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_GP0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_HP0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph_GP1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_1
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- Deverene:DVR-002:GradientGenUnit:1.0 - GradientGenUnit_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_A
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_B
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_1
Adding component instance block -- Deverne:DVR-002:GradConvolutionUnit:1.0 - GradConvGenerator_C
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_0
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_1
Adding component instance block -- Deverne:DVR-002:GaussianUnit:1.0 - GaussianUnit_2
Adding component instance block -- Deverne:DVR-002:CornerResponseUnit:1.0 - CornerResponseUnit_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_dim_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_param_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_control_register
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- Deverne:DVR-002:ColorToGrayUnit:1.0 - ColorToGrayUnit_0
Adding component instance block -- Boutigny_L:PH920:DataMoverUnit_s2mm_32bits:1.0 - DataMoverUnit_s2mm_3_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_BAR_register
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- Deverne:DVR-002:NonMaximalSuppresionUnit:1.0 - NonMaximalSuppresion_0
Adding component instance block -- Deverne:DVR-002:DataMoverUnit_mm2s_32bits:1.0 - DataMoverUnit_mm2s_3_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_control_register
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_dim_register
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - GPIO_BAR_register
Adding component instance block -- Deverne:DVR-002:VideoMixerUnit:1.0 - VideoMixerUnit_0
Successfully read diagram <design_1> from block design file </home/lbo/Projects/esiee/hardware/BSD/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8804.633 ; gain = 1455.492 ; free physical = 118 ; free virtual = 5569
close_project
open_project /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Boutigny_L:PH920:DataMoverUnit_mm2s_32bits:1.0'. The one found in IP location '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/impl/ip' will take precedence over the same IP in location /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/pattern_generator/Data_Mover_MM2S/solution1/impl/ip
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 8994.004 ; gain = 115.320 ; free physical = 3121 ; free virtual = 6982
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu5ev-sfvc784-2-i
INFO: [Device 21-403] Loading part xczu5ev-sfvc784-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IR_Nova_system_design_IrNova_sensor_interf_0_0.dcp' for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/IrNova_sensor_interf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_axi_gpio_0_0/IR_Nova_system_design_axi_gpio_0_0.dcp' for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_util_vector_logic_0_0/IR_Nova_system_design_util_vector_logic_0_0.dcp' for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_util_vector_logic_1_0/IR_Nova_system_design_util_vector_logic_1_0.dcp' for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_xbar_0/IR_Nova_system_design_xbar_0.dcp' for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/base_system_design_CT_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_Clock_Divider_0_0/base_system_design_Clock_Divider_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/Clock_Divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/base_system_design_FC_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_HDMI_TX_0_0/base_system_design_HDMI_TX_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IEC_0_0/base_system_design_IEC_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IEC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/base_system_design_IM_SDI_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_gpio_led_0/base_system_design_axi_gpio_led_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_gpio_led'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_iic_0_0/base_system_design_axi_iic_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_smc_0/base_system_design_axi_smc_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M_0/base_system_design_rst_ps8_0_152M_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M1_0/base_system_design_rst_ps8_0_152M1_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M1'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M2_0/base_system_design_rst_ps8_0_152M2_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M2'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_76M_0/base_system_design_rst_ps8_0_76M_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_76M'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_zynq_ultra_ps_e_0_0/base_system_design_zynq_ultra_ps_e_0_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_s06_mmu_0/base_system_design_s06_mmu_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s06_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_s07_mmu_0/base_system_design_s07_mmu_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s07_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_s08_mmu_0/base_system_design_s08_mmu_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s08_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_xbar_0/base_system_design_xbar_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_0/base_system_design_auto_us_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_1/base_system_design_auto_us_1.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_2/base_system_design_auto_us_2.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_3/base_system_design_auto_us_3.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_4/base_system_design_auto_us_4.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_5/base_system_design_auto_us_5.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s05_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_6/base_system_design_auto_us_6.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s06_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_7/base_system_design_auto_us_7.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s07_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_8/base_system_design_auto_us_8.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s08_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_xbar_1/base_system_design_xbar_1.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_9/base_system_design_auto_us_9.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_10/base_system_design_auto_us_10.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_xbar_2/base_system_design_xbar_2.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/m02_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_0/base_system_design_auto_ds_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_pc_0/base_system_design_auto_pc_0.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_xbar_3/base_system_design_xbar_3.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_1/base_system_design_auto_ds_1.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_pc_1/base_system_design_auto_pc_1.dcp' for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9809.270 ; gain = 0.000 ; free physical = 1948 ; free virtual = 5988
INFO: [Netlist 29-17] Analyzing 7227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Clk_n' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Clk_p' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_n[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_n[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_p[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_p[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/TMDS_Data_p[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/ClockSerializer/OutputBuffer' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/DataEncoders[0].DataSerializer/OutputBuffer' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/DataEncoders[1].DataSerializer/OutputBuffer' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/DataEncoders[2].DataSerializer/OutputBuffer' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IEC_0_0/ip/design_IEC_PatternGeneratorUnit_1_0/constraints/PatternGeneratorUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IEC_0/U0/design_IEC_i/PatternGeneratorUnit_1/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IEC_0_0/ip/design_IEC_PatternGeneratorUnit_1_0/constraints/PatternGeneratorUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IEC_0/U0/design_IEC_i/PatternGeneratorUnit_1/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M2_0/base_system_design_rst_ps8_0_152M2_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M2/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M2_0/base_system_design_rst_ps8_0_152M2_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M2/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_76M_0/base_system_design_rst_ps8_0_76M_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_76M/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_76M_0/base_system_design_rst_ps8_0_76M_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_76M/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_76M_0/base_system_design_rst_ps8_0_76M_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_76M/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_76M_0/base_system_design_rst_ps8_0_76M_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_76M/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_zynq_ultra_ps_e_0_0/base_system_design_zynq_ultra_ps_e_0_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_zynq_ultra_ps_e_0_0/base_system_design_zynq_ultra_ps_e_0_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_util_ds_buf_0_0/IM_SDI_util_ds_buf_0_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_util_ds_buf_0_0/IM_SDI_util_ds_buf_0_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/util_ds_buf_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_uhdsdi_gt_0_0/ip_0/synth/uhdsdi_gt_v2_0_3_gtwiz_gthe4.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_uhdsdi_gt_0_0/ip_0/synth/uhdsdi_gt_v2_0_3_gtwiz_gthe4.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_uhdsdi_gt_0_0/IM_SDI_uhdsdi_gt_0_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_uhdsdi_gt_0_0/IM_SDI_uhdsdi_gt_0_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_VideoMixerUnit_0_0/constraints/VideoMixerUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/HUD_applier/VideoMixerUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/IM_SDI.srcs/sources_1/bd/IM_SDI/ip/IM_SDI_VideoMixerUnit_0_0/constraints/VideoMixerUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/HUD_applier/VideoMixerUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M2_0/base_system_design_rst_ps8_0_152M2_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M2/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M2_0/base_system_design_rst_ps8_0_152M2_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M2/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_CLAHEUnit_0_0/constraints/CLAHEUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/CLAHEUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_CLAHEUnit_0_0/constraints/CLAHEUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/CLAHEUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_AHEUnit_0_0/constraints/AHEUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/AHEUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_AHEUnit_0_0/constraints/AHEUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/AHEUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_EdgeDetectionUnit_0_0/constraints/EdgeDetectionUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/EdgeDetectionUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_EdgeDetectionUnit_0_0/constraints/EdgeDetectionUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/EdgeDetectionUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_ChannelInverterUnit_0_0/constraints/ChannelInverterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/ChannelInverterUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_ChannelInverterUnit_0_0/constraints/ChannelInverterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/ChannelInverterUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_UnsharpMaskUnit_0_0/constraints/UnsharpMaskUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/UnsharpMaskUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_UnsharpMaskUnit_0_0/constraints/UnsharpMaskUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/UnsharpMaskUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_UpscaleUnit_0_2/constraints/UpscaleUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/UpscaleUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_UpscaleUnit_0_2/constraints/UpscaleUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/UpscaleUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_DownScaleUnit_0_0/constraints/DownScaleUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/DownScaleUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_CT_0_0/CT.srcs/sources_1/bd/design_1/ip/design_1_DownScaleUnit_0_0/constraints/DownScaleUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/CT_0/U0/design_1_i/DownScaleUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/IrNova_sensor_interf_0/U0/IrNova_data_interface_inst/X0_PLL/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/IrNova_sensor_interf_0/U0/IrNova_data_interface_inst/X0_PLL/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M1_0/base_system_design_rst_ps8_0_152M1_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M1/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M1_0/base_system_design_rst_ps8_0_152M1_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M1/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M1_0/base_system_design_rst_ps8_0_152M1_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M1/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M1_0/base_system_design_rst_ps8_0_152M1_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M1/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M_0/base_system_design_rst_ps8_0_152M_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M_0/base_system_design_rst_ps8_0_152M_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M_0/base_system_design_rst_ps8_0_152M_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_rst_ps8_0_152M_0/base_system_design_rst_ps8_0_152M_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/rst_ps8_0_152M/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_smc_0/bd_0/ip/ip_1/bd_b6df_psr_aclk_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_smc_0/bd_0/ip/ip_1/bd_b6df_psr_aclk_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_smc_0/bd_0/ip/ip_1/bd_b6df_psr_aclk_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_smc_0/bd_0/ip/ip_1/bd_b6df_psr_aclk_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_iic_0_0/base_system_design_axi_iic_0_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_iic_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_iic_0_0/base_system_design_axi_iic_0_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_iic_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_gpio_led_0/base_system_design_axi_gpio_led_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_gpio_led_0/base_system_design_axi_gpio_led_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_gpio_led/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_gpio_led_0/base_system_design_axi_gpio_led_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_gpio_led/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_axi_gpio_led_0/base_system_design_axi_gpio_led_0_board.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_gpio_led/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_NonUniformityCorrect_0_5/constraints/NonUniformityCorrecterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_2/NonUniformityCorrect_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_NonUniformityCorrect_0_5/constraints/NonUniformityCorrecterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_2/NonUniformityCorrect_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_BadPixelCorrecterUnit_0_4/constraints/BadPixelCorrecterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_3/BadPixelCorrecterUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_BadPixelCorrecterUnit_0_4/constraints/BadPixelCorrecterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_3/BadPixelCorrecterUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_MedianFilterUnit_0_0/constraints/MedianFilterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_1/MedianFilterUnit_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_FC_0_0/FC.srcs/sources_1/bd/fc_base_system_design/ip/fc_base_system_design_MedianFilterUnit_0_0/constraints/MedianFilterUnit.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/FC_0/U0/fc_base_system_design_i/stage_1/MedianFilterUnit_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_axi_gpio_0_0/IR_Nova_system_design_axi_gpio_0_0.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_axi_gpio_0_0/IR_Nova_system_design_axi_gpio_0_0.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_axi_gpio_0_0/IR_Nova_system_design_axi_gpio_0_0_board.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_axi_gpio_0_0/IR_Nova_system_design_axi_gpio_0_0_board.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/IrNova_sensor_interf_0/U0/IrNova_data_interface_inst/X0_PLL/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.416660 which will be rounded to 0.417 to ensure it is an integer multiple of 1 picosecond [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/IR_Nova_system_design/ip/IR_Nova_system_design_IrNova_sensor_interf_0_0/IrNova_sensor_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'system_design_inst/gen_IR_NOVA.IR_Nova_system_design_wrapper_inst/IR_Nova_system_design_i/IrNova_sensor_interf_0/U0/IrNova_data_interface_inst/X0_PLL/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_N'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_P'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_N'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_P'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_N'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_P'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_N'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:131]
CRITICAL WARNING: [Common 17-161] Invalid option value '#TMDS' specified for 'objects'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_P'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:132]
CRITICAL WARNING: [Common 17-161] Invalid option value '#TMDS' specified for 'objects'. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc:132]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/MEXU_constraints.xdc]
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc:4]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc:4]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc:4]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc:4]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_timing.xdc]
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_place.xdc]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/SDI_place.xdc]
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_timing.xdc]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_timing.xdc:5]
WARNING: [Timing 38-277] The instance 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/uhdsdi_gt_0/inst/GT_WRAPPER_INST/gen_multi_gt_channel[0].gen_gt_channel_gthe4.uhdsdi_link_0/inst/gen_gtwizard_gthe4_top.uhdsdi_gt_v2_0_3_gtwiz_gthe4_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_timing.xdc:5]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_timing.xdc]
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_place.xdc]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/src/IR_Nova_place.xdc]
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_0/base_system_design_auto_us_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_0/base_system_design_auto_us_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_1/base_system_design_auto_us_1_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_1/base_system_design_auto_us_1_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_2/base_system_design_auto_us_2_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_2/base_system_design_auto_us_2_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_3/base_system_design_auto_us_3_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_3/base_system_design_auto_us_3_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s03_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_4/base_system_design_auto_us_4_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_4/base_system_design_auto_us_4_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s04_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_5/base_system_design_auto_us_5_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_5/base_system_design_auto_us_5_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s05_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_6/base_system_design_auto_us_6_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_6/base_system_design_auto_us_6_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s06_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_7/base_system_design_auto_us_7_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_7/base_system_design_auto_us_7_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s07_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_8/base_system_design_auto_us_8_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s08_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_8/base_system_design_auto_us_8_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_0/s08_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_9/base_system_design_auto_us_9_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_9/base_system_design_auto_us_9_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_10/base_system_design_auto_us_10_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_us_10/base_system_design_auto_us_10_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_0/base_system_design_auto_ds_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_0/base_system_design_auto_ds_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_cc_0/base_system_design_auto_cc_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph/m02_couplers/auto_cc/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_1/base_system_design_auto_ds_1_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_auto_ds_1/base_system_design_auto_ds_1_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/ps8_0_axi_periph_1/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_1/bd_89ec_v_smpte_uhdsdi_tx_0_clock.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_smpte_uhdsdi_tx/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_1/bd_89ec_v_smpte_uhdsdi_tx_0_clock.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_smpte_uhdsdi_tx/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_3/bd_89ec_v_axi4s_vid_out_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_axi4s_vid_out/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_3/bd_89ec_v_axi4s_vid_out_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_axi4s_vid_out/inst'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_4/bd_89ec_v_tc_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_tc/U0'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_1/ip/ip_4/bd_89ec_v_tc_0_clocks.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_smpte_uhdsdi_tx_ss_0/U0/v_tc/U0'
Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_0/ip/ip_0/bd_dd52_csc_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_proc_ss_0/U0/csc/inst'
Finished Parsing XDC File [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ip/base_system_design_IM_SDI_0_0/bd_0/ip/ip_0/bd_dd52_csc_0.xdc] for cell 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/IM_SDI_0/U0/IM_SDI_i/v_proc_ss_0/U0/csc/inst'
INFO: [Project 1-1715] 9 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'base_system_design_HDMI_TX_0_0_OSERDESE2_HD12' instantiated as 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/DataEncoders[2].DataSerializer/SerializerSlave' [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ipshared/22a0/src/OutputSERDES.vhd:135]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_base_system_design_HDMI_TX_0_0_OSERDESE2' instantiated as 'system_design_inst/gen_bsd.base_system_design_wrapper_inst/base_system_design_i/HDMI_TX_0/U0/ClockSerializer/SerializerMaster'. 7 instances of this cell are unresolved black boxes. [/home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/BSD/MEXU/MEXU.gen/sources_1/bd/base_system_design/ipshared/22a0/src/OutputSERDES.vhd:92]
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10546.094 ; gain = 0.000 ; free physical = 1481 ; free virtual = 5522
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 306 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 77 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 77 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 68 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

open_run: Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 10552.094 ; gain = 1542.059 ; free physical = 1223 ; free virtual = 5263
