// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ms_mergesort_ms_mergesort,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.422333,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1941,HLS_SYN_LUT=4810,HLS_VERSION=2022_2_2}" *)

module ms_mergesort (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        a_q0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] a_address0;
output   a_ce0;
output   a_we0;
output  [31:0] a_d0;
input  [31:0] a_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] a_address0;
reg a_ce0;
reg a_we0;
reg[31:0] a_d0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [31:0] m_2_fu_381_p2;
reg  signed [31:0] m_2_reg_1011;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln38_fu_375_p2;
wire  signed [63:0] sext_ln39_fu_387_p1;
reg  signed [63:0] sext_ln39_reg_1017;
wire  signed [63:0] sext_ln39_1_fu_391_p1;
reg  signed [63:0] sext_ln39_1_reg_1022;
wire  signed [63:0] sext_ln42_1_fu_405_p1;
reg  signed [63:0] sext_ln42_1_reg_1027;
wire   [31:0] add_ln42_2_fu_409_p2;
reg   [31:0] add_ln42_2_reg_1032;
wire   [31:0] trunc_ln42_fu_415_p1;
reg   [31:0] trunc_ln42_reg_1037;
wire   [11:0] trunc_ln33_fu_435_p1;
reg   [11:0] trunc_ln33_reg_1045;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln39_fu_429_p2;
wire  signed [63:0] sext_ln39_2_fu_439_p1;
reg  signed [63:0] sext_ln39_2_reg_1050;
wire   [31:0] trunc_ln41_fu_443_p1;
reg   [31:0] trunc_ln41_reg_1057;
wire   [63:0] add_ln41_fu_447_p2;
reg   [63:0] add_ln41_reg_1063;
wire   [63:0] add_ln41_1_fu_452_p2;
reg   [63:0] add_ln41_1_reg_1070;
wire   [31:0] add_ln42_3_fu_458_p2;
reg   [31:0] add_ln42_3_reg_1076;
wire   [63:0] add_ln42_1_fu_463_p2;
reg   [63:0] add_ln42_1_reg_1082;
wire   [31:0] add_ln43_fu_468_p2;
reg   [31:0] add_ln43_reg_1089;
wire   [0:0] icmp_ln43_fu_483_p2;
reg   [0:0] icmp_ln43_reg_1094;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln7_1_fu_493_p2;
wire   [0:0] icmp_ln11_1_fu_507_p2;
reg   [0:0] icmp_ln11_1_reg_1106;
wire   [63:0] empty_18_fu_531_p2;
reg   [63:0] empty_18_reg_1110;
wire   [31:0] select_ln11_1_cast_fu_536_p1;
reg   [31:0] select_ln11_1_cast_reg_1115;
wire   [63:0] add_ln7_1_fu_622_p2;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln11_5_fu_632_p2;
wire   [63:0] add_ln11_2_fu_734_p2;
wire    ap_CS_fsm_state7;
wire   [63:0] add_ln39_fu_740_p2;
wire    ap_CS_fsm_state8;
wire   [31:0] add_ln39_1_fu_745_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln7_fu_750_p2;
wire   [31:0] empty_17_fu_764_p2;
reg   [31:0] empty_17_reg_1162;
wire   [0:0] icmp_ln11_fu_773_p2;
reg   [0:0] icmp_ln11_reg_1167;
wire  signed [63:0] sext_ln11_fu_777_p1;
reg  signed [63:0] sext_ln11_reg_1171;
wire  signed [63:0] sext_ln11_1_fu_798_p1;
reg  signed [63:0] sext_ln11_1_reg_1176;
wire   [63:0] add_ln7_fu_884_p2;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln11_4_fu_890_p2;
wire   [63:0] add_ln11_1_fu_992_p2;
wire    ap_CS_fsm_state12;
reg   [8:0] temp_address0;
reg    temp_ce0;
reg   [7:0] temp_we0;
reg   [63:0] temp_d0;
wire   [63:0] temp_q0;
reg   [8:0] temp_1_address0;
reg    temp_1_ce0;
reg   [7:0] temp_1_we0;
reg   [63:0] temp_1_d0;
wire   [63:0] temp_1_q0;
reg   [8:0] temp_2_address0;
reg    temp_2_ce0;
reg   [7:0] temp_2_we0;
reg   [63:0] temp_2_d0;
wire   [63:0] temp_2_q0;
reg   [8:0] temp_3_address0;
reg    temp_3_ce0;
reg   [7:0] temp_3_we0;
reg   [63:0] temp_3_d0;
wire   [63:0] temp_3_q0;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_idle;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready;
wire   [8:0] grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0;
wire   [8:0] grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0;
wire   [10:0] grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0;
wire    grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0;
wire   [31:0] grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_idle;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready;
wire   [8:0] grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0;
wire   [8:0] grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0;
wire   [10:0] grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0;
wire    grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0;
wire   [31:0] grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0;
reg  signed [31:0] indvars_iv66_reg_231;
reg    ap_block_state8_on_subcall_done;
reg   [63:0] i_reg_241;
reg   [63:0] i_2_reg_253;
reg   [63:0] j_1_reg_264;
reg   [63:0] i_1_reg_274;
reg   [63:0] j_reg_285;
reg    grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg;
reg    grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg;
wire   [63:0] zext_ln8_3_fu_502_p1;
wire   [63:0] zext_ln8_5_fu_558_p1;
wire   [63:0] zext_ln12_3_fu_641_p1;
wire   [63:0] zext_ln12_5_fu_670_p1;
wire   [63:0] zext_ln8_fu_759_p1;
wire   [63:0] zext_ln8_1_fu_820_p1;
wire   [63:0] zext_ln12_fu_899_p1;
wire   [63:0] zext_ln12_1_fu_928_p1;
reg   [31:0] m_fu_106;
wire   [63:0] shl_ln8_1_fu_584_p2;
wire   [7:0] shl_ln8_5_fu_600_p2;
wire   [0:0] trunc_ln8_3_fu_564_p1;
wire   [63:0] shl_ln12_1_fu_696_p2;
wire   [7:0] shl_ln12_5_fu_712_p2;
wire   [0:0] trunc_ln12_3_fu_676_p1;
wire   [7:0] shl_ln8_4_fu_615_p2;
wire   [7:0] shl_ln12_4_fu_727_p2;
wire   [63:0] shl_ln8_fu_846_p2;
wire   [7:0] shl_ln8_3_fu_862_p2;
wire   [0:0] trunc_ln8_1_fu_826_p1;
wire   [63:0] shl_ln12_fu_954_p2;
wire   [7:0] shl_ln12_3_fu_970_p2;
wire   [0:0] trunc_ln12_1_fu_934_p1;
wire   [7:0] shl_ln8_2_fu_877_p2;
wire   [7:0] shl_ln12_2_fu_985_p2;
wire   [63:0] sub_ln12_1_fu_646_p2;
wire   [63:0] sub_ln12_fu_904_p2;
wire  signed [31:0] tmp_fu_365_p1;
wire   [20:0] tmp_fu_365_p4;
wire  signed [31:0] m_2_fu_381_p0;
wire  signed [31:0] sext_ln39_1_fu_391_p0;
wire  signed [31:0] sext_ln42_fu_395_p0;
wire  signed [32:0] sext_ln42_fu_395_p1;
wire  signed [32:0] add_ln42_fu_399_p2;
wire  signed [31:0] add_ln42_2_fu_409_p0;
wire   [52:0] tmp_16_fu_419_p4;
wire  signed [31:0] add_ln42_3_fu_458_p1;
wire   [52:0] tmp_17_fu_473_p4;
wire   [10:0] trunc_ln8_2_fu_498_p1;
wire   [0:0] icmp_ln11_3_fu_512_p2;
wire   [11:0] add_ln11_fu_518_p2;
wire   [11:0] select_ln11_1_fu_523_p3;
wire   [8:0] trunc_ln8_6_fu_540_p4;
wire   [0:0] tmp_20_fu_550_p3;
wire   [5:0] tmp_21_fu_568_p3;
wire   [63:0] zext_ln8_7_fu_580_p1;
wire   [63:0] zext_ln8_6_fu_576_p1;
wire   [5:0] grp_fu_319_p4;
wire   [7:0] udiv9_cast_fu_592_p3;
wire   [7:0] udiv11_cast_fu_607_p3;
wire   [31:0] trunc_ln11_fu_628_p1;
wire   [10:0] trunc_ln12_2_fu_637_p1;
wire   [8:0] trunc_ln12_8_fu_652_p4;
wire   [0:0] tmp_28_fu_662_p3;
wire   [5:0] tmp_29_fu_680_p3;
wire   [63:0] zext_ln12_7_fu_692_p1;
wire   [63:0] zext_ln12_6_fu_688_p1;
wire   [5:0] grp_fu_329_p4;
wire   [7:0] udiv13_cast_fu_704_p3;
wire   [7:0] udiv15_cast_fu_719_p3;
wire   [10:0] trunc_ln8_fu_755_p1;
wire   [31:0] add9_i_fu_768_p2;
wire   [0:0] icmp_ln11_2_fu_781_p2;
wire   [0:0] xor_ln11_fu_785_p2;
wire   [31:0] select_ln11_fu_791_p3;
wire   [8:0] trunc_ln8_4_fu_802_p4;
wire   [0:0] tmp_18_fu_812_p3;
wire   [5:0] tmp_19_fu_830_p3;
wire   [63:0] zext_ln8_4_fu_842_p1;
wire   [63:0] zext_ln8_2_fu_838_p1;
wire   [5:0] grp_fu_338_p4;
wire   [7:0] udiv_cast_fu_854_p3;
wire   [7:0] udiv3_cast_fu_869_p3;
wire   [10:0] trunc_ln12_fu_895_p1;
wire   [8:0] trunc_ln12_5_fu_910_p4;
wire   [0:0] tmp_26_fu_920_p3;
wire   [5:0] tmp_27_fu_938_p3;
wire   [63:0] zext_ln12_4_fu_950_p1;
wire   [63:0] zext_ln12_2_fu_946_p1;
wire   [5:0] grp_fu_348_p4;
wire   [7:0] udiv5_cast_fu_962_p3;
wire   [7:0] udiv7_cast_fu_977_p3;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg = 1'b0;
#0 grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg = 1'b0;
end

ms_mergesort_temp_RAM_1P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0)
);

ms_mergesort_temp_RAM_1P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
temp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_1_address0),
    .ce0(temp_1_ce0),
    .we0(temp_1_we0),
    .d0(temp_1_d0),
    .q0(temp_1_q0)
);

ms_mergesort_temp_RAM_1P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
temp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_2_address0),
    .ce0(temp_2_ce0),
    .we0(temp_2_we0),
    .d0(temp_2_d0),
    .q0(temp_2_q0)
);

ms_mergesort_temp_RAM_1P_BRAM_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
temp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_3_address0),
    .ce0(temp_3_ce0),
    .we0(temp_3_we0),
    .d0(temp_3_d0),
    .q0(temp_3_q0)
);

ms_mergesort_ms_mergesort_Pipeline_merge_label31 grp_ms_mergesort_Pipeline_merge_label31_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start),
    .ap_done(grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done),
    .ap_idle(grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_idle),
    .ap_ready(grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready),
    .i_11(i_reg_241),
    .trunc_ln2(trunc_ln41_reg_1057),
    .temp_address0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0),
    .temp_ce0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0),
    .temp_q0(temp_q0),
    .temp_1_address0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0),
    .temp_1_ce0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0),
    .temp_1_q0(temp_1_q0),
    .a_address0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0),
    .a_ce0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0),
    .a_we0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0),
    .a_d0(grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0)
);

ms_mergesort_ms_mergesort_Pipeline_merge_label3 grp_ms_mergesort_Pipeline_merge_label3_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start),
    .ap_done(grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done),
    .ap_idle(grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_idle),
    .ap_ready(grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready),
    .i_11(i_reg_241),
    .empty(empty_17_reg_1162),
    .trunc_ln2(trunc_ln41_reg_1057),
    .add_ln42_1(add_ln42_1_reg_1082),
    .temp_2_address0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0),
    .temp_2_ce0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0),
    .temp_2_q0(temp_2_q0),
    .temp_3_address0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0),
    .temp_3_ce0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0),
    .temp_3_q0(temp_3_q0),
    .a_address0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0),
    .a_ce0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0),
    .a_we0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0),
    .a_d0(grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln11_1_reg_1106 == 1'd0) | (icmp_ln11_5_fu_632_p2 == 1'd1)))) begin
            grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_ready == 1'b1)) begin
            grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln11_4_fu_890_p2 == 1'd1) | (icmp_ln11_reg_1167 == 1'd1)))) begin
            grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= 1'b1;
        end else if ((grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_ready == 1'b1)) begin
            grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_1_reg_274 <= add_ln7_fu_884_p2;
    end else if (((icmp_ln43_fu_483_p2 == 1'd1) & (icmp_ln39_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_reg_274 <= i_reg_241;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_253 <= add_ln7_1_fu_622_p2;
    end else if (((icmp_ln43_fu_483_p2 == 1'd0) & (icmp_ln39_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_2_reg_253 <= i_reg_241;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_241 <= 64'd0;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        i_reg_241 <= add_ln39_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv66_reg_231 <= m_fu_106;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        indvars_iv66_reg_231 <= add_ln39_1_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_1_reg_264 <= add_ln11_2_fu_734_p2;
    end else if (((icmp_ln11_1_fu_507_p2 == 1'd1) & (icmp_ln7_1_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        j_1_reg_264 <= sext_ln39_2_reg_1050;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        j_reg_285 <= add_ln11_1_fu_992_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln11_fu_773_p2 == 1'd0) & (icmp_ln7_fu_750_p2 == 1'd1))) begin
        j_reg_285 <= sext_ln39_2_reg_1050;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        m_fu_106 <= 32'd1;
    end else if (((icmp_ln39_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        m_fu_106 <= m_2_reg_1011;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln41_1_reg_1070 <= add_ln41_1_fu_452_p2;
        add_ln41_reg_1063 <= add_ln41_fu_447_p2;
        add_ln42_1_reg_1082 <= add_ln42_1_fu_463_p2;
        add_ln42_3_reg_1076 <= add_ln42_3_fu_458_p2;
        add_ln43_reg_1089 <= add_ln43_fu_468_p2;
        icmp_ln43_reg_1094 <= icmp_ln43_fu_483_p2;
        sext_ln39_2_reg_1050 <= sext_ln39_2_fu_439_p1;
        trunc_ln33_reg_1045 <= trunc_ln33_fu_435_p1;
        trunc_ln41_reg_1057 <= trunc_ln41_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln42_2_reg_1032 <= add_ln42_2_fu_409_p2;
        m_2_reg_1011[31 : 1] <= m_2_fu_381_p2[31 : 1];
        sext_ln39_1_reg_1022 <= sext_ln39_1_fu_391_p1;
        sext_ln39_reg_1017[63 : 1] <= sext_ln39_fu_387_p1[63 : 1];
        sext_ln42_1_reg_1027 <= sext_ln42_1_fu_405_p1;
        trunc_ln42_reg_1037 <= trunc_ln42_fu_415_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln7_fu_750_p2 == 1'd1))) begin
        empty_17_reg_1162 <= empty_17_fu_764_p2;
        icmp_ln11_reg_1167 <= icmp_ln11_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_1_fu_507_p2 == 1'd1) & (icmp_ln7_1_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_18_reg_1110 <= empty_18_fu_531_p2;
        select_ln11_1_cast_reg_1115[11 : 0] <= select_ln11_1_cast_fu_536_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln7_1_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln11_1_reg_1106 <= icmp_ln11_1_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln11_fu_773_p2 == 1'd0) & (icmp_ln7_fu_750_p2 == 1'd1))) begin
        sext_ln11_1_reg_1176 <= sext_ln11_1_fu_798_p1;
        sext_ln11_reg_1171 <= sext_ln11_fu_777_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln11_4_fu_890_p2 == 1'd0) & (icmp_ln11_reg_1167 == 1'd0))) begin
        a_address0 = zext_ln12_fu_899_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        a_address0 = zext_ln8_fu_759_p1;
    end else if (((icmp_ln11_1_reg_1106 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln11_5_fu_632_p2 == 1'd0))) begin
        a_address0 = zext_ln12_3_fu_641_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a_address0 = zext_ln8_3_fu_502_p1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        a_address0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_address0;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_address0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln11_4_fu_890_p2 == 1'd0) & (icmp_ln11_reg_1167 == 1'd0)) | ((icmp_ln11_1_reg_1106 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln11_5_fu_632_p2 == 1'd0)))) begin
        a_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        a_ce0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_ce0;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        a_ce0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((icmp_ln43_reg_1094 == 1'd1)) begin
            a_d0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_d0;
        end else if ((icmp_ln43_reg_1094 == 1'd0)) begin
            a_d0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_d0;
        end else begin
            a_d0 = 'bx;
        end
    end else begin
        a_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        if ((icmp_ln43_reg_1094 == 1'd1)) begin
            a_we0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_a_we0;
        end else if ((icmp_ln43_reg_1094 == 1'd0)) begin
            a_we0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_a_we0;
        end else begin
            a_we0 = 1'b0;
        end
    end else begin
        a_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln38_fu_375_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln38_fu_375_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_1_address0 = zext_ln12_5_fu_670_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_1_address0 = zext_ln8_5_fu_558_p1;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_1_address0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_address0;
    end else begin
        temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5))) begin
        temp_1_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_1_ce0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_1_ce0;
    end else begin
        temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_1_d0 = shl_ln12_1_fu_696_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_1_d0 = shl_ln8_1_fu_584_p2;
    end else begin
        temp_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln12_3_fu_676_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        temp_1_we0 = shl_ln12_4_fu_727_p2;
    end else if (((trunc_ln8_3_fu_564_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_1_we0 = shl_ln8_4_fu_615_p2;
    end else begin
        temp_1_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_2_address0 = zext_ln12_1_fu_928_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_2_address0 = zext_ln8_1_fu_820_p1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_2_address0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_address0;
    end else begin
        temp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        temp_2_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_2_ce0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_2_ce0;
    end else begin
        temp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_2_d0 = shl_ln12_fu_954_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_2_d0 = shl_ln8_fu_846_p2;
    end else begin
        temp_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln12_1_fu_934_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_2_we0 = shl_ln12_3_fu_970_p2;
    end else if (((trunc_ln8_1_fu_826_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        temp_2_we0 = shl_ln8_3_fu_862_p2;
    end else begin
        temp_2_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_3_address0 = zext_ln12_1_fu_928_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_3_address0 = zext_ln8_1_fu_820_p1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_3_address0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_address0;
    end else begin
        temp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        temp_3_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_1094 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_3_ce0 = grp_ms_mergesort_Pipeline_merge_label3_fu_306_temp_3_ce0;
    end else begin
        temp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_3_d0 = shl_ln12_fu_954_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_3_d0 = shl_ln8_fu_846_p2;
    end else begin
        temp_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln12_1_fu_934_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        temp_3_we0 = shl_ln12_2_fu_985_p2;
    end else if (((trunc_ln8_1_fu_826_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        temp_3_we0 = shl_ln8_2_fu_877_p2;
    end else begin
        temp_3_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address0 = zext_ln12_5_fu_670_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_address0 = zext_ln8_5_fu_558_p1;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_address0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_address0;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5))) begin
        temp_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_1094 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        temp_ce0 = grp_ms_mergesort_Pipeline_merge_label31_fu_295_temp_ce0;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_d0 = shl_ln12_1_fu_696_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        temp_d0 = shl_ln8_1_fu_584_p2;
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln12_3_fu_676_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        temp_we0 = shl_ln12_5_fu_712_p2;
    end else if (((trunc_ln8_3_fu_564_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        temp_we0 = shl_ln8_5_fu_600_p2;
    end else begin
        temp_we0 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln38_fu_375_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln39_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln43_fu_483_p2 == 1'd1) & (icmp_ln39_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln7_1_fu_493_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & ((icmp_ln11_1_reg_1106 == 1'd0) | (icmp_ln11_5_fu_632_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln7_fu_750_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln11_4_fu_890_p2 == 1'd1) | (icmp_ln11_reg_1167 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add9_i_fu_768_p2 = (empty_17_fu_764_p2 + add_ln42_3_reg_1076);

assign add_ln11_1_fu_992_p2 = (j_reg_285 + 64'd1);

assign add_ln11_2_fu_734_p2 = (j_1_reg_264 + 64'd1);

assign add_ln11_fu_518_p2 = (trunc_ln33_reg_1045 + 12'd1);

assign add_ln39_1_fu_745_p2 = ($signed(indvars_iv66_reg_231) + $signed(m_2_reg_1011));

assign add_ln39_fu_740_p2 = ($signed(i_reg_241) + $signed(sext_ln39_reg_1017));

assign add_ln41_1_fu_452_p2 = ($signed(add_ln41_fu_447_p2) + $signed(64'd18446744073709551615));

assign add_ln41_fu_447_p2 = ($signed(i_reg_241) + $signed(sext_ln39_1_reg_1022));

assign add_ln42_1_fu_463_p2 = ($signed(sext_ln42_1_reg_1027) + $signed(add_ln41_fu_447_p2));

assign add_ln42_2_fu_409_p0 = m_fu_106;

assign add_ln42_2_fu_409_p2 = ($signed(add_ln42_2_fu_409_p0) + $signed(32'd4294967295));

assign add_ln42_3_fu_458_p1 = m_fu_106;

assign add_ln42_3_fu_458_p2 = ($signed(trunc_ln41_fu_443_p1) + $signed(add_ln42_3_fu_458_p1));

assign add_ln42_fu_399_p2 = ($signed(sext_ln42_fu_395_p1) + $signed(33'd8589934591));

assign add_ln43_fu_468_p2 = (trunc_ln42_reg_1037 + add_ln42_3_fu_458_p2);

assign add_ln7_1_fu_622_p2 = (i_2_reg_253 + 64'd1);

assign add_ln7_fu_884_p2 = (i_1_reg_274 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state8_on_subcall_done = (((icmp_ln43_reg_1094 == 1'd1) & (grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_done == 1'b0)) | ((icmp_ln43_reg_1094 == 1'd0) & (grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_done == 1'b0)));
end

assign empty_17_fu_764_p2 = (add_ln42_2_reg_1032 + add_ln42_3_reg_1076);

assign empty_18_fu_531_p2 = (add_ln41_reg_1063 + 64'd2048);

assign grp_fu_319_p4 = {{i_2_reg_253[15:10]}};

assign grp_fu_329_p4 = {{sub_ln12_1_fu_646_p2[15:10]}};

assign grp_fu_338_p4 = {{i_1_reg_274[15:10]}};

assign grp_fu_348_p4 = {{sub_ln12_fu_904_p2[15:10]}};

assign grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start = grp_ms_mergesort_Pipeline_merge_label31_fu_295_ap_start_reg;

assign grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start = grp_ms_mergesort_Pipeline_merge_label3_fu_306_ap_start_reg;

assign icmp_ln11_1_fu_507_p2 = (($signed(add_ln41_reg_1063) < $signed(64'd2049)) ? 1'b1 : 1'b0);

assign icmp_ln11_2_fu_781_p2 = (($signed(add_ln42_1_reg_1082) < $signed(sext_ln39_2_reg_1050)) ? 1'b1 : 1'b0);

assign icmp_ln11_3_fu_512_p2 = ((indvars_iv66_reg_231 != 32'd2049) ? 1'b1 : 1'b0);

assign icmp_ln11_4_fu_890_p2 = (($signed(j_reg_285) > $signed(sext_ln11_1_reg_1176)) ? 1'b1 : 1'b0);

assign icmp_ln11_5_fu_632_p2 = ((trunc_ln11_fu_628_p1 == select_ln11_1_cast_reg_1115) ? 1'b1 : 1'b0);

assign icmp_ln11_fu_773_p2 = (($signed(add_ln41_reg_1063) > $signed(add_ln42_1_reg_1082)) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_375_p2 = (($signed(tmp_fu_365_p4) < $signed(21'd1)) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_429_p2 = (($signed(tmp_16_fu_419_p4) < $signed(53'd1)) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_483_p2 = (($signed(tmp_17_fu_473_p4) < $signed(53'd1)) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_493_p2 = (($signed(i_2_reg_253) > $signed(add_ln41_1_reg_1070)) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_750_p2 = (($signed(i_1_reg_274) > $signed(add_ln41_1_reg_1070)) ? 1'b1 : 1'b0);

assign m_2_fu_381_p0 = m_fu_106;

assign m_2_fu_381_p2 = m_2_fu_381_p0 << 32'd1;

assign select_ln11_1_cast_fu_536_p1 = select_ln11_1_fu_523_p3;

assign select_ln11_1_fu_523_p3 = ((icmp_ln11_3_fu_512_p2[0:0] == 1'b1) ? 12'd2049 : add_ln11_fu_518_p2);

assign select_ln11_fu_791_p3 = ((xor_ln11_fu_785_p2[0:0] == 1'b1) ? add_ln43_reg_1089 : indvars_iv66_reg_231);

assign sext_ln11_1_fu_798_p1 = $signed(select_ln11_fu_791_p3);

assign sext_ln11_fu_777_p1 = $signed(add9_i_fu_768_p2);

assign sext_ln39_1_fu_391_p0 = m_fu_106;

assign sext_ln39_1_fu_391_p1 = sext_ln39_1_fu_391_p0;

assign sext_ln39_2_fu_439_p1 = indvars_iv66_reg_231;

assign sext_ln39_fu_387_p1 = m_2_fu_381_p2;

assign sext_ln42_1_fu_405_p1 = add_ln42_fu_399_p2;

assign sext_ln42_fu_395_p0 = m_fu_106;

assign sext_ln42_fu_395_p1 = sext_ln42_fu_395_p0;

assign shl_ln12_1_fu_696_p2 = zext_ln12_7_fu_692_p1 << zext_ln12_6_fu_688_p1;

assign shl_ln12_2_fu_985_p2 = 8'd15 << udiv7_cast_fu_977_p3;

assign shl_ln12_3_fu_970_p2 = 8'd15 << udiv5_cast_fu_962_p3;

assign shl_ln12_4_fu_727_p2 = 8'd15 << udiv15_cast_fu_719_p3;

assign shl_ln12_5_fu_712_p2 = 8'd15 << udiv13_cast_fu_704_p3;

assign shl_ln12_fu_954_p2 = zext_ln12_4_fu_950_p1 << zext_ln12_2_fu_946_p1;

assign shl_ln8_1_fu_584_p2 = zext_ln8_7_fu_580_p1 << zext_ln8_6_fu_576_p1;

assign shl_ln8_2_fu_877_p2 = 8'd15 << udiv3_cast_fu_869_p3;

assign shl_ln8_3_fu_862_p2 = 8'd15 << udiv_cast_fu_854_p3;

assign shl_ln8_4_fu_615_p2 = 8'd15 << udiv11_cast_fu_607_p3;

assign shl_ln8_5_fu_600_p2 = 8'd15 << udiv9_cast_fu_592_p3;

assign shl_ln8_fu_846_p2 = zext_ln8_4_fu_842_p1 << zext_ln8_2_fu_838_p1;

assign sub_ln12_1_fu_646_p2 = (empty_18_reg_1110 - j_1_reg_264);

assign sub_ln12_fu_904_p2 = ($signed(sext_ln11_reg_1171) - $signed(j_reg_285));

assign tmp_16_fu_419_p4 = {{i_reg_241[63:11]}};

assign tmp_17_fu_473_p4 = {{add_ln42_1_fu_463_p2[63:11]}};

assign tmp_18_fu_812_p3 = i_1_reg_274[32'd10];

assign tmp_19_fu_830_p3 = {{tmp_18_fu_812_p3}, {5'd0}};

assign tmp_20_fu_550_p3 = i_2_reg_253[32'd10];

assign tmp_21_fu_568_p3 = {{tmp_20_fu_550_p3}, {5'd0}};

assign tmp_26_fu_920_p3 = sub_ln12_fu_904_p2[32'd10];

assign tmp_27_fu_938_p3 = {{tmp_26_fu_920_p3}, {5'd0}};

assign tmp_28_fu_662_p3 = sub_ln12_1_fu_646_p2[32'd10];

assign tmp_29_fu_680_p3 = {{tmp_28_fu_662_p3}, {5'd0}};

assign tmp_fu_365_p1 = m_fu_106;

assign tmp_fu_365_p4 = {{tmp_fu_365_p1[31:11]}};

assign trunc_ln11_fu_628_p1 = j_1_reg_264[31:0];

assign trunc_ln12_1_fu_934_p1 = sub_ln12_fu_904_p2[0:0];

assign trunc_ln12_2_fu_637_p1 = j_1_reg_264[10:0];

assign trunc_ln12_3_fu_676_p1 = sub_ln12_1_fu_646_p2[0:0];

assign trunc_ln12_5_fu_910_p4 = {{sub_ln12_fu_904_p2[9:1]}};

assign trunc_ln12_8_fu_652_p4 = {{sub_ln12_1_fu_646_p2[9:1]}};

assign trunc_ln12_fu_895_p1 = j_reg_285[10:0];

assign trunc_ln33_fu_435_p1 = indvars_iv66_reg_231[11:0];

assign trunc_ln41_fu_443_p1 = i_reg_241[31:0];

assign trunc_ln42_fu_415_p1 = add_ln42_fu_399_p2[31:0];

assign trunc_ln8_1_fu_826_p1 = i_1_reg_274[0:0];

assign trunc_ln8_2_fu_498_p1 = i_2_reg_253[10:0];

assign trunc_ln8_3_fu_564_p1 = i_2_reg_253[0:0];

assign trunc_ln8_4_fu_802_p4 = {{i_1_reg_274[9:1]}};

assign trunc_ln8_6_fu_540_p4 = {{i_2_reg_253[9:1]}};

assign trunc_ln8_fu_755_p1 = i_1_reg_274[10:0];

assign udiv11_cast_fu_607_p3 = {{grp_fu_319_p4}, {2'd0}};

assign udiv13_cast_fu_704_p3 = {{grp_fu_329_p4}, {2'd0}};

assign udiv15_cast_fu_719_p3 = {{grp_fu_329_p4}, {2'd0}};

assign udiv3_cast_fu_869_p3 = {{grp_fu_338_p4}, {2'd0}};

assign udiv5_cast_fu_962_p3 = {{grp_fu_348_p4}, {2'd0}};

assign udiv7_cast_fu_977_p3 = {{grp_fu_348_p4}, {2'd0}};

assign udiv9_cast_fu_592_p3 = {{grp_fu_319_p4}, {2'd0}};

assign udiv_cast_fu_854_p3 = {{grp_fu_338_p4}, {2'd0}};

assign xor_ln11_fu_785_p2 = (icmp_ln11_2_fu_781_p2 ^ 1'd1);

assign zext_ln12_1_fu_928_p1 = trunc_ln12_5_fu_910_p4;

assign zext_ln12_2_fu_946_p1 = tmp_27_fu_938_p3;

assign zext_ln12_3_fu_641_p1 = trunc_ln12_2_fu_637_p1;

assign zext_ln12_4_fu_950_p1 = a_q0;

assign zext_ln12_5_fu_670_p1 = trunc_ln12_8_fu_652_p4;

assign zext_ln12_6_fu_688_p1 = tmp_29_fu_680_p3;

assign zext_ln12_7_fu_692_p1 = a_q0;

assign zext_ln12_fu_899_p1 = trunc_ln12_fu_895_p1;

assign zext_ln8_1_fu_820_p1 = trunc_ln8_4_fu_802_p4;

assign zext_ln8_2_fu_838_p1 = tmp_19_fu_830_p3;

assign zext_ln8_3_fu_502_p1 = trunc_ln8_2_fu_498_p1;

assign zext_ln8_4_fu_842_p1 = a_q0;

assign zext_ln8_5_fu_558_p1 = trunc_ln8_6_fu_540_p4;

assign zext_ln8_6_fu_576_p1 = tmp_21_fu_568_p3;

assign zext_ln8_7_fu_580_p1 = a_q0;

assign zext_ln8_fu_759_p1 = trunc_ln8_fu_755_p1;

always @ (posedge ap_clk) begin
    m_2_reg_1011[0] <= 1'b0;
    sext_ln39_reg_1017[0] <= 1'b0;
    select_ln11_1_cast_reg_1115[31:12] <= 20'b00000000000000000000;
end

endmodule //ms_mergesort
