

================================================================
== Vivado HLS Report for 'Top'
================================================================
* Date:           Tue Oct  9 16:09:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Advisio
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.92|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    5|    2|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+-----+-----+-----+-----+---------+
        |                  |        |  Latency  |  Interval | Pipeline|
        |     Instance     | Module | min | max | min | max |   Type  |
        +------------------+--------+-----+-----+-----+-----+---------+
        |grp_Advios_fu_52  |Advios  |    0|    4|    1|    5|   none  |
        +------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (21)  [2/2] 0.00ns  loc: Advisio/Advios.h:15->Advisio/Top.h:8
:9  call void @"Advios::Advios.1"(i1* %Top_device_clk_m_if_Val, i1* %random_form, i1* %random_form1, i1* %Top_device_reset_m_if_Val, i4* %Top_device_ctrl_m_if_Val_V, i4* %Top_device_inSwitch_m_if_Val_V, i4* %Top_device_outLeds_m_if_Val_V)


 <State 2>: 0.00ns
ST_2: StgValue_4 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %Top_device_ctrl_m_if_Val_V, [1 x i8]* @p_str1213, [10 x i8]* @p_str1516, [1 x i8]* @p_str1213, i32 -1, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [1 x i8]* @p_str1213, [17 x i8]* @p_str1617)

ST_2: StgValue_5 (13)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random), !map !158

ST_2: StgValue_6 (14)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Top_device_clk_m_if_Val), !map !162

ST_2: StgValue_7 (15)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random_form), !map !166

ST_2: StgValue_8 (16)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %random_form1), !map !170

ST_2: StgValue_9 (17)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Top_device_reset_m_if_Val), !map !174

ST_2: StgValue_10 (18)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_ctrl_m_if_Val_V), !map !178

ST_2: StgValue_11 (19)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_inSwitch_m_if_Val_V), !map !182

ST_2: StgValue_12 (20)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %Top_device_outLeds_m_if_Val_V), !map !186

ST_2: StgValue_13 (21)  [1/2] 0.00ns  loc: Advisio/Advios.h:15->Advisio/Top.h:8
:9  call void @"Advios::Advios.1"(i1* %Top_device_clk_m_if_Val, i1* %random_form, i1* %random_form1, i1* %Top_device_reset_m_if_Val, i4* %Top_device_ctrl_m_if_Val_V, i4* %Top_device_inSwitch_m_if_Val_V, i4* %Top_device_outLeds_m_if_Val_V)

ST_2: StgValue_14 (22)  [1/1] 0.00ns  loc: Advisio/Top.h:9
:10  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @p_str4, [4 x i8]* @p_str4) nounwind

ST_2: StgValue_15 (23)  [1/1] 0.00ns  loc: Advisio/Top.h:10
:11  call void (...)* @_ssdm_op_SpecChannel([4 x i8]* @p_str4, i32 0, [7 x i8]* @p_str5, [7 x i8]* @p_str6, i32 1, i32 0, i1* %random) nounwind

ST_2: StgValue_16 (24)  [1/1] 0.00ns  loc: Advisio/Top.h:11
:12  call void (...)* @_ssdm_op_SpecPortMap(i1* %random_form, i1* %random) nounwind

ST_2: StgValue_17 (25)  [1/1] 0.00ns  loc: Advisio/Top.h:12
:13  call void (...)* @_ssdm_op_SpecPortMap(i1* %random_form1, i1* %random) nounwind

ST_2: StgValue_18 (26)  [1/1] 0.00ns  loc: Advisio/Top.h:9
:14  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ random]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Top_device_clk_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_form]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_form1]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Top_device_reset_m_if_Val]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Top_device_ctrl_m_if_Val_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Top_device_inSwitch_m_if_Val_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Top_device_outLeds_m_if_Val_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Advios_ssdm_thread_M_modulate_clock]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ Advios_ssdm_thread_M_LedControl]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ counter_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specifcore   ) [ 000]
StgValue_5  (specbitsmap  ) [ 000]
StgValue_6  (specbitsmap  ) [ 000]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (call         ) [ 000]
StgValue_14 (spectopmodule) [ 000]
StgValue_15 (specchannel  ) [ 000]
StgValue_16 (specportmap  ) [ 000]
StgValue_17 (specportmap  ) [ 000]
StgValue_18 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="random">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="random"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Top_device_clk_m_if_Val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Top_device_clk_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="random_form">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_form"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="random_form1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_form1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Top_device_reset_m_if_Val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Top_device_reset_m_if_Val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Top_device_ctrl_m_if_Val_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Top_device_ctrl_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Top_device_inSwitch_m_if_Val_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Top_device_inSwitch_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Top_device_outLeds_m_if_Val_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Top_device_outLeds_m_if_Val_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Advios_ssdm_thread_M_modulate_clock">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Advios_ssdm_thread_M_modulate_clock"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Advios_ssdm_thread_M_LedControl">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Advios_ssdm_thread_M_LedControl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="counter_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Advios::Advios.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1213"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1516"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1617"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPortMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_Advios_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="0" index="3" bw="1" slack="0"/>
<pin id="57" dir="0" index="4" bw="1" slack="0"/>
<pin id="58" dir="0" index="5" bw="4" slack="0"/>
<pin id="59" dir="0" index="6" bw="4" slack="0"/>
<pin id="60" dir="0" index="7" bw="4" slack="0"/>
<pin id="61" dir="0" index="8" bw="1" slack="0"/>
<pin id="62" dir="0" index="9" bw="1" slack="0"/>
<pin id="63" dir="0" index="10" bw="4" slack="0"/>
<pin id="64" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="52" pin=6"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="52" pin=7"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="52" pin=8"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="52" pin=9"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="52" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: random_form1 | {1 2 }
	Port: Top_device_outLeds_m_if_Val_V | {1 2 }
	Port: counter_V | {1 2 }
 - Input state : 
	Port: Top::Top : random_form | {1 2 }
	Port: Top::Top : Top_device_ctrl_m_if_Val_V | {1 2 }
	Port: Top::Top : Top_device_inSwitch_m_if_Val_V | {1 2 }
	Port: Top::Top : Advios_ssdm_thread_M_modulate_clock | {1 2 }
	Port: Top::Top : Advios_ssdm_thread_M_LedControl | {1 2 }
	Port: Top::Top : counter_V | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   call   | grp_Advios_fu_52 |  3.361  |   127   |    87   |
|----------|------------------|---------|---------|---------|
|   Total  |                  |  3.361  |   127   |    87   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   127  |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   127  |   87   |
+-----------+--------+--------+--------+
