
---------- Begin Simulation Statistics ----------
final_tick                               270775869205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805924                       # Number of bytes of host memory used
host_op_rate                                    56944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.27                       # Real time elapsed on the host
host_tick_rate                               29287852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008589                       # Number of seconds simulated
sim_ticks                                  8589151250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        297495                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1222842                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60406                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1255245                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       941251                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1222842                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       281591                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1326392                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35472                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12421                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6144217                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4085377                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60459                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373840                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2195470                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16839367                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.991702                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.355593                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13354043     79.30%     79.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       949265      5.64%     84.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       118991      0.71%     85.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       191624      1.14%     86.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       479185      2.85%     89.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254019      1.51%     91.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68846      0.41%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49554      0.29%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373840      8.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16839367                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.717828                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.717828                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13307866                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19627552                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1011615                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1893911                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60651                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        875606                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3017555                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10951                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              289405                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   608                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1326392                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1491184                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15550743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12388624                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1528                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121302                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.077213                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1536680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       976723                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.721179                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17149650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.210793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.623170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13617911     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310229      1.81%     81.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           187272      1.09%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           217119      1.27%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           328183      1.91%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           277887      1.62%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           430233      2.51%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101550      0.59%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1679266      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17149650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16020613                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9302431                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67478                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1088307                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.055341                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3331440                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             289395                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7361373                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3070526                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       325240                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18893229                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3042045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109778                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18128941                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          78740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        708226                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60651                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        835353                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        20460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38735                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419414                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        66718                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23659872                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17906663                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589529                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13948178                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.042401                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17932201                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15399931                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7195424                       # number of integer regfile writes
system.switch_cpus.ipc                       0.582131                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.582131                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35445      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7999760     43.86%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           25      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            83      0.00%     44.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898799      4.93%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536973      8.43%     57.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41285      0.23%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1395034      7.65%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20126      0.11%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498990      8.22%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1436166      7.87%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1071249      5.87%     87.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       229423      1.26%     88.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2011305     11.03%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64049      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18238726                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9747229                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19313079                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9414840                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10137218                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              317698                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017419                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109770     34.55%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          52166     16.42%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71373     22.47%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19412      6.11%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4026      1.27%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19963      6.28%     87.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4685      1.47%     88.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        36255     11.41%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           48      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8773750                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     34665002                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8491823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10949680                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18893229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18238726                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2193465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        33288                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3284078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17149650                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.063504                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.914483                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11550158     67.35%     67.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1416089      8.26%     75.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1061251      6.19%     81.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       888269      5.18%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       755058      4.40%     91.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       532784      3.11%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       454625      2.65%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307902      1.80%     98.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183514      1.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17149650                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.061732                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1491413                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   265                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44374                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16862                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3070526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       325240                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5596533                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17178282                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10545091                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1512867                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1366736                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         370003                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        126813                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46960205                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19342537                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22287728                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2358499                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         658658                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60651                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2818672                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3160625                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16835812                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17019903                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4558492                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34360625                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38101243                       # The number of ROB writes
system.switch_cpus.timesIdled                     359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        37617                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368358                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          37617                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13050                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131352                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10852                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142241                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       450588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       450588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 450588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10633152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10633152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10633152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            153093                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  153093    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              153093                       # Request fanout histogram
system.membus.reqLayer2.occupancy           381102000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          817751000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8589151250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          170                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          282591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           458                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       172033                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       552107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                553193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14002560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14042752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          146701                       # Total snoops (count)
system.tol2bus.snoopTraffic                    835200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           331536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.113463                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.317158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 293919     88.65%     88.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  37617     11.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             331536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          218759500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276561000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            684499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           20                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31722                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31742                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           20                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31722                       # number of overall hits
system.l2.overall_hits::total                   31742                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          436                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       152652                       # number of demand (read+write) misses
system.l2.demand_misses::total                 153093                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          436                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       152652                       # number of overall misses
system.l2.overall_misses::total                153093                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39015000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12458172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12497187500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39015000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12458172500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12497187500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184374                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184374                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.956140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.827948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.828268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.956140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.827948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.828268                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89483.944954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81611.590415                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81631.344999                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89483.944954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81611.590415                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81631.344999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13050                       # number of writebacks
system.l2.writebacks::total                     13050                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       152652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            153088                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       152652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           153088                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34655000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10931652500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10966307500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34655000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10931652500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10966307500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.956140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.827948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.828241                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.956140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.827948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.828241                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79483.944954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71611.590415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71634.011157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79483.944954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71611.590415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71634.011157                       # average overall mshr miss latency
system.l2.replacements                         146701                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        34413                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34413                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        34413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34413                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          170                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              170                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          170                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          170                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        35318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         35318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1492                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        10851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    865798500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     865798500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.879122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79789.742881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79782.390343                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    757288500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    757288500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.879122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.879051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69789.742881                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69789.742881                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.956140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89483.944954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89075.342466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34655000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.956140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79483.944954                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79483.944954                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       141801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11592374000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11592374000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       172031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        172033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.824276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.824278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81751.003166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81749.850144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       141801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  10174364000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10174364000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.824276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.824266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71751.003166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71751.003166                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7880.034248                       # Cycle average of tags in use
system.l2.tags.total_refs                      308029                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    146701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.099706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      88.870396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.134530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.341914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.338756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7779.348651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.949628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4712                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1973                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    891609                       # Number of tag accesses
system.l2.tags.data_accesses                   891609                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9769728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9797952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       835200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          835200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       152652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              153093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13050                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13050                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             22354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3248749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1137449757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1140735762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3248749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3263652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97238944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97238944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97238944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            22354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3248749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1137449757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1237974707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    152508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000497150250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          809                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          809                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              313052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      153088                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13050                       # Number of write requests accepted
system.mem_ctrls.readBursts                    153088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1787070500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  764720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4654770500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11684.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30434.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   119737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                153088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    289.798439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.381054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.470006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14674     40.03%     40.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8165     22.28%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3827     10.44%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2565      7.00%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1377      3.76%     83.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1044      2.85%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          974      2.66%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          537      1.47%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3491      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36654                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     189.050680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    138.441871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    270.099283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           639     78.99%     78.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          143     17.68%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           19      2.35%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           809                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.464624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              764     94.44%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.87%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      4.08%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           809                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9788416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  834048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9797632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               835200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1139.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1140.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8588876000                       # Total gap between requests
system.mem_ctrls.avgGap                      51697.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9760512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       834048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3248749.403498977888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1136376775.295463562012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97104821.620180457830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       152652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13050                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16693500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4638077000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 205861916750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38287.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30383.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15774859.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            120508920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             64052010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           512209320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30291660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     677947920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3720203040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        165165600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5290378470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.937281                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    396880750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    286780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7905480250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141222060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75049920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           579810840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           37735380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     677947920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3728661840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        158280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5398707960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.549644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    286780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7927311000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8589141000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1490556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1490563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1490556                       # number of overall hits
system.cpu.icache.overall_hits::total         1490563                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          628                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            630                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          628                       # number of overall misses
system.cpu.icache.overall_misses::total           630                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50589500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50589500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50589500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50589500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1491184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1491193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1491184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1491193                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000422                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000422                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80556.528662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80300.793651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80556.528662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80300.793651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          406                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   135.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          170                       # number of writebacks
system.cpu.icache.writebacks::total               170                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          172                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     39919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39919500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     39919500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39919500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000306                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000306                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87542.763158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87542.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87542.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87542.763158                       # average overall mshr miss latency
system.cpu.icache.replacements                    170                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1490556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1490563                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          628                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           630                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50589500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1491184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1491193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000422                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80556.528662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80300.793651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     39919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39919500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000306                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87542.763158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87542.763158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              403265                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2372.147059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2982844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2982844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2476962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2476965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2476962                       # number of overall hits
system.cpu.dcache.overall_hits::total         2476965                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       753480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         753483                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       753480                       # number of overall misses
system.cpu.dcache.overall_misses::total        753483                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46718949436                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46718949436                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46718949436                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46718949436                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3230442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3230448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3230442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3230448                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.233244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.233244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62004.232940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62003.986070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62004.232940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62003.986070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       752011                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21584                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.841132                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34413                       # number of writebacks
system.cpu.dcache.writebacks::total             34413                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       569104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       569104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       569104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       569104                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184376                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13087095936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13087095936                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13087095936                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13087095936                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057075                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057075                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70980.474335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70980.474335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70980.474335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70980.474335                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183353                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2230824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2230827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       741094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        741096                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45804618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45804618000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2971918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2971923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61806.758657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61806.591859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       569059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       569059                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       172035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       172035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12186831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12186831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70839.256547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70839.256547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    914331436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    914331436                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73819.751009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73813.791556                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    900264436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    900264436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72949.067012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72949.067012                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270775869205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2582024                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.082257                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6645273                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6645273                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270801718644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 816780                       # Number of bytes of host memory used
host_op_rate                                    69607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   962.55                       # Real time elapsed on the host
host_tick_rate                               26855174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025849                       # Number of seconds simulated
sim_ticks                                 25849439000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       457453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        915024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3801713                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       198077                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3883523                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2892667                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3801713                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       909046                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4126336                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118770                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        47983                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18600598                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12723141                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       198113                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4185755                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7399869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     50559119                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.994883                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.366686                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     40168772     79.45%     79.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2724999      5.39%     84.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437558      0.87%     85.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       637814      1.26%     86.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1300423      2.57%     89.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       697536      1.38%     90.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       232392      0.46%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173870      0.34%     91.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4185755      8.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     50559119                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.723296                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.723296                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      39514190                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60174041                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3311039                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6088814                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         201485                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2485526                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9269007                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35215                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181519                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1887                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4126336                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4796342                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46432555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37851411                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          293                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          402970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.079815                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4966662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3011437                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.732151                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     51601054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.237415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.641635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         40762061     78.99%     78.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           872157      1.69%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           598547      1.16%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           677582      1.31%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           976543      1.89%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           963401      1.87%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1331569      2.58%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           316235      0.61%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5102959      9.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     51601054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46289080                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27198359                       # number of floating regfile writes
system.switch_cpus.idleCycles                   97824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       221343                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3325663                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.069988                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10603444                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181466                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21745114                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9455739                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          186                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1317945                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57753547                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9421978                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       364154                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55317158                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         234470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1882498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         201485                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2255649                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        71327                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       130916                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          794                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          661                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          188                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1407799                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       326915                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          661                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        67291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       154052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70577999                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54529159                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594540                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41961424                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.054746                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54641603                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48716070                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22720854                       # number of integer regfile writes
system.switch_cpus.ipc                       0.580283                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.580283                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143321      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24918469     44.75%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          220      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           361      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830473      5.08%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385248      7.88%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1134      0.00%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127938      0.23%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4085667      7.34%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52379      0.09%     65.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234069      7.60%     73.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8487      0.02%     73.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4148649      7.45%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3499340      6.28%     86.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847929      1.52%     88.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6046454     10.86%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351136      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55681312                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28760817                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56926280                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27699209                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30036179                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1018025                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018283                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          314222     30.87%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         165062     16.21%     47.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             12      0.00%     47.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1920      0.19%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       228132     22.41%     69.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            1      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63880      6.27%     75.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11424      1.12%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          78610      7.72%     84.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22111      2.17%     86.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       128694     12.64%     99.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3957      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27795199                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107172646                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26829950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35171130                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57753014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55681312                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7453128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       117223                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          488                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10415013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     51601054                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.079073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.936843                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34671970     67.19%     67.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4260079      8.26%     75.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3143887      6.09%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2652052      5.14%     86.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2295942      4.45%     91.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1647913      3.19%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1373866      2.66%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       931986      1.81%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       623359      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     51601054                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.077031                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4796387                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    71                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       158971                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        68836                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9455739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1317945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17598577                       # number of misc regfile reads
system.switch_cpus.numCycles                 51698878                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        31745590                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4217725                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4337352                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1181330                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        381700                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143231580                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59220524                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68187847                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7382097                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1722412                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         201485                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7933775                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10570108                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48697680                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     53990878                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          755                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           84                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13034955                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104037504                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116444029                       # The number of ROB writes
system.switch_cpus.timesIdled                    1758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       573060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       110065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1146292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         110065                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             429377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43848                       # Transaction distribution
system.membus.trans_dist::CleanEvict           413604                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28195                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        429377                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1372596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1372596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1372596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32090880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32090880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32090880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            457572                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  457572    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              457572                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1185251500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2446780000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25849439000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            539260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          879569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33971                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       536267                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1710715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1719523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       372160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43659840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44032000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          465127                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2806336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1038359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.307838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 928293     89.40%     89.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 110066     10.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1038359                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          687915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         855357000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4491995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1522                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       114138                       # number of demand (read+write) hits
system.l2.demand_hits::total                   115660                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1522                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       114138                       # number of overall hits
system.l2.overall_hits::total                  115660                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1471                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       456101                       # number of demand (read+write) misses
system.l2.demand_misses::total                 457572                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1471                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       456101                       # number of overall misses
system.l2.overall_misses::total                457572                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    125977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37536940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37662917500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    125977000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37536940500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37662917500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       570239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               573232                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       570239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              573232                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.491480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.799842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.798232                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.491480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.799842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.798232                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85640.380693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82299.623329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82310.363178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85640.380693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82299.623329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82310.363178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43849                       # number of writebacks
system.l2.writebacks::total                     43849                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       456101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            457572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       456101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           457572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    111267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  32975930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33087197500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    111267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  32975930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33087197500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.491480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.799842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.798232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.491480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.799842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.798232                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75640.380693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72299.623329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72310.363178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75640.380693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72299.623329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72310.363178                       # average overall mshr miss latency
system.l2.replacements                         465127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       111947                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           111947                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       111947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       111947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2822                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2822                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2822                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2822                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       102391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        102391                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5777                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28195                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2273423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2273423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        33972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.829948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80632.133357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80632.133357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1991473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1991473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.829948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70632.133357                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70632.133357                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    125977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.491480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.491480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85640.380693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85640.380693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1471                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    111267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111267000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.491480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.491480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75640.380693                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75640.380693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       108361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            108361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       427906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          427906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35263517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35263517500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       536267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        536267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.797935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.797935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82409.495310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82409.495310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       427906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       427906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  30984457500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30984457500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.797935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.797935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72409.495310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72409.495310                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1068911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    473319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.258331                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     124.114637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    20.259540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8047.625823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2757709                       # Number of tag accesses
system.l2.tags.data_accesses                  2757709                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25849439000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        94144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29190464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29284608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        94144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2806272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2806272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       456101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              457572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3642013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1129249420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1132891433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3642013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3642013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108562201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108562201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108562201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3642013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1129249420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1241453635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    455721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000701412750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2716                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2716                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              937998                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      457572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43848                       # Number of write requests accepted
system.mem_ctrls.readBursts                    457572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            27822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1905                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5639195500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2285960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14211545500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12334.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31084.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   352292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                457572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43848                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  267715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  146948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       116485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    275.248624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.447542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.821263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        47675     40.93%     40.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26118     22.42%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12546     10.77%     74.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8390      7.20%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4751      4.08%     85.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3349      2.88%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2703      2.32%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1642      1.41%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9311      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       116485                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.305228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    124.060312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.877526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1452     53.46%     53.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          858     31.59%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          219      8.06%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           77      2.84%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           49      1.80%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           21      0.77%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.37%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.29%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            9      0.33%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.11%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2716                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.527977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2523     92.89%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.18%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              137      5.04%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.81%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2716                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29260288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2805504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29284608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2806272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1131.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1132.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25849578500                       # Total gap between requests
system.mem_ctrls.avgGap                      51552.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        94144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29166144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2805504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3642013.275413830299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1128308587.277271270752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108532490.782488554716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       456101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     50690250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14160855250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 628657796500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34459.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31047.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14337205.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            389101440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            206800935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1550015460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          104045040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2039990160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11255211450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        448112160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15993276645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.708849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1065818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    862940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23920680250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            442622880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            235259640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1714335420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          124778880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2039990160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11159839620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        528425280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16245251880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.456652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1267618000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    862940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23718881000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    34438580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6283328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6283335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6283328                       # number of overall hits
system.cpu.icache.overall_hits::total         6283335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4198                       # number of overall misses
system.cpu.icache.overall_misses::total          4200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    228159000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228159000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    228159000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228159000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6287526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6287535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6287526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6287535                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54349.452120                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54323.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54349.452120                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54323.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1232                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2992                       # number of writebacks
system.cpu.icache.writebacks::total              2992                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          749                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3449                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3449                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3449                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3449                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    186473500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186473500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    186473500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186473500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000549                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000549                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54065.961148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54065.961148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54065.961148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54065.961148                       # average overall mshr miss latency
system.cpu.icache.replacements                   2992                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6283328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6283335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    228159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228159000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6287526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6287535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54349.452120                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54323.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3449                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    186473500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186473500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000549                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54065.961148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54065.961148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.046864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6286786                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1821.728774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.046760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12578521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12578521                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10307362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10307365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10323501                       # number of overall hits
system.cpu.dcache.overall_hits::total        10323504                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3009279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3009282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3009552                       # number of overall misses
system.cpu.dcache.overall_misses::total       3009555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 189324430049                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 189324430049                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 189324430049                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 189324430049                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13316641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13316647                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13333053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13333059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.225979                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225979                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.225721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225721                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62913.551734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62913.489015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62907.844772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62907.782064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3191637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             97205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.834083                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           34                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       146360                       # number of writebacks
system.cpu.dcache.writebacks::total            146360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2254823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2254823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2254823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2254823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       754456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       754456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       754613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       754613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  52744635051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52744635051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  52751739051                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52751739051                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69910.816603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69910.816603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69905.685498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69905.685498                       # average overall mshr miss latency
system.cpu.dcache.replacements                 753591                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9104303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9104306                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2962745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2962747                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 185982412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185982412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12067048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12067053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.245524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.245524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62773.682008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62773.639632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2254598                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2254598                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       708147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       708147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  49458119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49458119500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69841.599979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69841.599979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46535                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3342017549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3342017549                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037239                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71818.832445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71817.289116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3286515551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3286515551                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70969.261936                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70969.261936                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16139                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16139                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          273                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          273                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.016634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7104000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7104000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 45248.407643                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45248.407643                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270801718644000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.130103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11078119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            754615                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.680491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.130101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27420733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27420733                       # Number of data accesses

---------- End Simulation Statistics   ----------
