// Seed: 2809057956
module module_0;
  wire id_2;
  wire id_3;
  assign id_3 = 1 ? $display : 1'd0 ? id_1 : id_1;
  reg id_4 = 1'b0;
  always while (1) id_4 = #id_5 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  tri1  id_5,
    output wor   id_6,
    input  uwire id_7
);
  specify
    if (id_0) (negedge id_9 => (id_10 +: 1)) = (id_5  : 1  : id_9, id_2);
    (id_11 => id_12) = (id_0 / 1  : id_5  : id_3, 1);
    (id_13 => id_14) = (1, 1);
    if (id_12) (posedge id_15 => (id_16 +: id_14 + id_5)) = (id_14, 1  : 1  : 1);
  endspecify module_0();
endmodule
