Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 30 22:35:22 2021
| Host         : DESKTOP-16K0HKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cenzor_design_wrapper_timing_summary_routed.rpt -pb Cenzor_design_wrapper_timing_summary_routed.pb -rpx Cenzor_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Cenzor_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.916        0.000                      0                 5378        0.036        0.000                      0                 5378        9.020        0.000                       0                  1978  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.916        0.000                      0                 5378        0.036        0.000                      0                 5378        9.020        0.000                       0                  1978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 2.134ns (19.748%)  route 8.672ns (80.252%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.148    11.510 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10/O
                         net (fo=1, routed)           1.058    12.568    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.328    12.896 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4/O
                         net (fo=5, routed)           0.714    13.610    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.124    13.734 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][4]_i_1/O
                         net (fo=1, routed)           0.000    13.734    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][4]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.467    22.646    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X36Y71         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][4]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.077    22.650    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][4]
  -------------------------------------------------------------------
                         required time                         22.650    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.930ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 2.134ns (19.766%)  route 8.662ns (80.234%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 22.646 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.148    11.510 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10/O
                         net (fo=1, routed)           1.058    12.568    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.328    12.896 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4/O
                         net (fo=5, routed)           0.704    13.600    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I4_O)        0.124    13.724 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][6]_i_1/O
                         net (fo=1, routed)           0.000    13.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][6]_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.467    22.646    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X36Y71         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][6]/C
                         clock pessimism              0.229    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.081    22.654    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][6]
  -------------------------------------------------------------------
                         required time                         22.654    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  8.930    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.727ns  (logic 2.134ns (19.893%)  route 8.593ns (80.107%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.148    11.510 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10/O
                         net (fo=1, routed)           1.058    12.568    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.328    12.896 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4/O
                         net (fo=5, routed)           0.635    13.531    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.655 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][2]_i_1/O
                         net (fo=1, routed)           0.000    13.655    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][2]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.465    22.644    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][2]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)        0.077    22.648    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][2]
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                         -13.655    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.000ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.724ns  (logic 2.134ns (19.899%)  route 8.590ns (80.101%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.148    11.510 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10/O
                         net (fo=1, routed)           1.058    12.568    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_10_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.328    12.896 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4/O
                         net (fo=5, routed)           0.632    13.528    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][7]_i_4_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.652 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][3]_i_1/O
                         net (fo=1, routed)           0.000    13.652    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[12][3]_i_1_n_0
    SLICE_X36Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.465    22.644    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X36Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][3]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X36Y72         FDRE (Setup_fdre_C_D)        0.081    22.652    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[12][3]
  -------------------------------------------------------------------
                         required time                         22.652    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                  9.000    

Slack (MET) :             9.142ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.575ns  (logic 1.906ns (18.024%)  route 8.669ns (81.976%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.486 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7/O
                         net (fo=1, routed)           1.138    12.624    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.748 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4/O
                         net (fo=5, routed)           0.631    13.379    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.503 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][2]_i_1/O
                         net (fo=1, routed)           0.000    13.503    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][2]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.477    22.656    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][2]/C
                         clock pessimism              0.262    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.029    22.645    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][2]
  -------------------------------------------------------------------
                         required time                         22.645    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  9.142    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.906ns (18.029%)  route 8.666ns (81.971%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.486 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7/O
                         net (fo=1, routed)           1.138    12.624    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.748 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4/O
                         net (fo=5, routed)           0.628    13.376    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.500 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][3]_i_1/O
                         net (fo=1, routed)           0.000    13.500    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][3]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.477    22.656    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][3]/C
                         clock pessimism              0.262    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.031    22.647    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][3]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.906ns (18.029%)  route 8.666ns (81.971%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.634     2.928    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X43Y72         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     3.384 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[90][0]/Q
                         net (fo=4, routed)           1.886     5.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[90][0]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.148     5.418 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428/O
                         net (fo=1, routed)           1.216     6.634    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_428_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I1_O)        0.328     6.962 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273/O
                         net (fo=3, routed)           1.161     8.123    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_273_n_0
    SLICE_X43Y68         LUT2 (Prop_lut2_I0_O)        0.152     8.275 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272/O
                         net (fo=2, routed)           0.449     8.724    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_272_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I2_O)        0.326     9.050 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144/O
                         net (fo=1, routed)           0.814     9.864    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_144_n_0
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.988 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56/O
                         net (fo=21, routed)          1.374    11.362    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_56_n_0
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.124    11.486 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7/O
                         net (fo=1, routed)           1.138    12.624    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.124    12.748 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4/O
                         net (fo=5, routed)           0.628    13.376    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_4_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.500 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_1/O
                         net (fo=1, routed)           0.000    13.500    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[8][7]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.477    22.656    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X40Y59         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][7]/C
                         clock pessimism              0.262    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.031    22.647    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[8][7]
  -------------------------------------------------------------------
                         required time                         22.647    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.589ns  (logic 1.993ns (18.822%)  route 8.596ns (81.178%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.632     2.926    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/Q
                         net (fo=11, routed)          1.388     4.832    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg_n_0_[5][4]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.956 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379/O
                         net (fo=1, routed)           0.809     5.765    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I2_O)        0.124     5.889 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253/O
                         net (fo=3, routed)           1.528     7.417    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.146     7.563 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247/O
                         net (fo=1, routed)           1.084     8.647    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110/O
                         net (fo=1, routed)           0.779     9.754    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47/O
                         net (fo=22, routed)          1.398    11.276    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47_n_0
    SLICE_X50Y64         LUT4 (Prop_lut4_I2_O)        0.150    11.426 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9/O
                         net (fo=1, routed)           0.802    12.228    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.355    12.583 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4/O
                         net (fo=5, routed)           0.807    13.391    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.515 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][2]_i_1/O
                         net (fo=1, routed)           0.000    13.515    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][2]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.460    22.639    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][2]/C
                         clock pessimism              0.287    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X50Y65         FDRE (Setup_fdre_C_D)        0.077    22.701    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][2]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.225ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 1.993ns (19.017%)  route 8.487ns (80.983%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.632     2.926    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/Q
                         net (fo=11, routed)          1.388     4.832    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg_n_0_[5][4]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.956 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379/O
                         net (fo=1, routed)           0.809     5.765    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I2_O)        0.124     5.889 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253/O
                         net (fo=3, routed)           1.528     7.417    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.146     7.563 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247/O
                         net (fo=1, routed)           1.084     8.647    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110/O
                         net (fo=1, routed)           0.779     9.754    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47/O
                         net (fo=22, routed)          1.398    11.276    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47_n_0
    SLICE_X50Y64         LUT4 (Prop_lut4_I2_O)        0.150    11.426 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9/O
                         net (fo=1, routed)           0.802    12.228    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.355    12.583 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4/O
                         net (fo=5, routed)           0.699    13.282    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4_n_0
    SLICE_X51Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.406 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][6]_i_1/O
                         net (fo=1, routed)           0.000    13.406    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][6]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.460    22.639    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][6]/C
                         clock pessimism              0.265    22.904    
                         clock uncertainty           -0.302    22.602    
    SLICE_X51Y65         FDRE (Setup_fdre_C_D)        0.029    22.631    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][6]
  -------------------------------------------------------------------
                         required time                         22.631    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  9.225    

Slack (MET) :             9.291ns  (required time - arrival time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.488ns  (logic 1.993ns (19.002%)  route 8.495ns (80.998%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 22.639 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.632     2.926    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][4]/Q
                         net (fo=11, routed)          1.388     4.832    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg_n_0_[5][4]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.956 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379/O
                         net (fo=1, routed)           0.809     5.765    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_379_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I2_O)        0.124     5.889 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253/O
                         net (fo=3, routed)           1.528     7.417    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_253_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.146     7.563 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247/O
                         net (fo=1, routed)           1.084     8.647    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_247_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.328     8.975 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110/O
                         net (fo=1, routed)           0.779     9.754    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_110_n_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47/O
                         net (fo=22, routed)          1.398    11.276    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[13][7]_i_47_n_0
    SLICE_X50Y64         LUT4 (Prop_lut4_I2_O)        0.150    11.426 f  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9/O
                         net (fo=1, routed)           0.802    12.228    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_9_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.355    12.583 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4/O
                         net (fo=5, routed)           0.707    13.290    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][7]_i_4_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I3_O)        0.124    13.414 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][3]_i_1/O
                         net (fo=1, routed)           0.000    13.414    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister[5][3]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        1.460    22.639    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][3]/C
                         clock pessimism              0.287    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X50Y65         FDRE (Setup_fdre_C_D)        0.081    22.705    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/shiftRegister_reg[5][3]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -13.414    
  -------------------------------------------------------------------
                         slack                                  9.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.546     0.882    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y67         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][5]/Q
                         net (fo=4, routed)           0.228     1.251    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[94][5]
    SLICE_X49Y69         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.814     1.180    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X49Y69         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][5]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.070     1.215    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][5]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[21][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.042%)  route 0.230ns (61.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.551     0.887    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X48Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[21][2]/Q
                         net (fo=4, routed)           0.230     1.257    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[21][2]
    SLICE_X51Y66         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.813     1.179    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y66         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[20][2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.070     1.214    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[20][2]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[17][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[16][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.876%)  route 0.210ns (56.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.539     0.875    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y75         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[17][1]/Q
                         net (fo=3, routed)           0.210     1.248    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[17][1]
    SLICE_X46Y77         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.811     1.177    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X46Y77         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[16][1]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.063     1.205    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.317%)  route 0.237ns (62.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.545     0.881    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y68         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[94][4]/Q
                         net (fo=3, routed)           0.237     1.258    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[94][4]
    SLICE_X47Y70         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.813     1.179    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X47Y70         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.071     1.215    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[93][4]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.100%)  route 0.199ns (60.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.553     0.889    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][6]/Q
                         net (fo=4, routed)           0.199     1.216    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[96][6]
    SLICE_X51Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.815     1.181    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.025     1.171    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][6]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[33][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[32][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.014%)  route 0.240ns (62.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.545     0.881    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X52Y68         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[33][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[33][5]/Q
                         net (fo=3, routed)           0.240     1.262    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[33][5]
    SLICE_X48Y70         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[32][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.813     1.179    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X48Y70         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[32][5]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X48Y70         FDRE (Hold_fdre_C_D)         0.072     1.216    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[32][5]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[142][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[141][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.512%)  route 0.225ns (61.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.552     0.888    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X45Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[142][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[142][1]/Q
                         net (fo=3, routed)           0.225     1.254    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[142][1]
    SLICE_X51Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[141][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.815     1.181    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[141][1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.057     1.203    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[141][1]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.147%)  route 0.191ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.553     0.889    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X47Y62         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[96][3]/Q
                         net (fo=3, routed)           0.191     1.207    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[96][3]
    SLICE_X50Y62         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.816     1.182    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X50Y62         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][3]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.009     1.156    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[95][3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[82][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[81][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.001%)  route 0.240ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.553     0.889    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X48Y61         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[82][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[82][3]/Q
                         net (fo=4, routed)           0.240     1.270    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[82][3]
    SLICE_X52Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[81][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.815     1.181    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X52Y63         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[81][3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.066     1.212    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[81][3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.306%)  route 0.247ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.540     0.876    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X51Y76         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[1][6]/Q
                         net (fo=3, routed)           0.247     1.264    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg_n_0_[1][6]
    SLICE_X46Y78         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cenzor_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1978, routed)        0.812     1.178    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/s00_axi_aclk
    SLICE_X46Y78         FDRE                                         r  Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][6]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.063     1.206    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Cenzor_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  Cenzor_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X31Y89    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badLetterEnable_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y76    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y76    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y76    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X47Y78    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y78    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y78    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y78    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X46Y78    Cenzor_design_i/Cenzor_ip_0/inst/Cenzor_ip_v1_0_S00_AXI_inst/UnitUnderTest/badWords_reg[0][7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y99    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y99    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    Cenzor_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y99    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y99    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    Cenzor_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y98    Cenzor_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y97    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y98    Cenzor_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



