                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.3.0 #14184 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module main
                                      6 	.optsdcc -mstm8
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _main
                                     12 	.globl _TIM4_ARR
                                     13 	.globl _TIM4_PSCR
                                     14 	.globl _TIM4_CTR
                                     15 	.globl _TIM4_SR1
                                     16 	.globl _TIM4_CR1
                                     17 	.globl _CLK_PCKENR1
                                     18 	.globl _PD_CR2
                                     19 	.globl _PD_CR1
                                     20 	.globl _PD_DDR
                                     21 	.globl _PD_IDR
                                     22 	.globl _PB_CR2
                                     23 	.globl _PB_CR1
                                     24 	.globl _PB_DDR
                                     25 	.globl _PB_ODR
                                     26 ;--------------------------------------------------------
                                     27 ; ram data
                                     28 ;--------------------------------------------------------
                                     29 	.area DATA
                                     30 ;--------------------------------------------------------
                                     31 ; ram data
                                     32 ;--------------------------------------------------------
                                     33 	.area INITIALIZED
                           000000    34 G$PB_ODR$0_0$0==.
      000001                         35 _PB_ODR::
      000001                         36 	.ds 2
                           000002    37 G$PB_DDR$0_0$0==.
      000003                         38 _PB_DDR::
      000003                         39 	.ds 2
                           000004    40 G$PB_CR1$0_0$0==.
      000005                         41 _PB_CR1::
      000005                         42 	.ds 2
                           000006    43 G$PB_CR2$0_0$0==.
      000007                         44 _PB_CR2::
      000007                         45 	.ds 2
                           000008    46 G$PD_IDR$0_0$0==.
      000009                         47 _PD_IDR::
      000009                         48 	.ds 2
                           00000A    49 G$PD_DDR$0_0$0==.
      00000B                         50 _PD_DDR::
      00000B                         51 	.ds 2
                           00000C    52 G$PD_CR1$0_0$0==.
      00000D                         53 _PD_CR1::
      00000D                         54 	.ds 2
                           00000E    55 G$PD_CR2$0_0$0==.
      00000F                         56 _PD_CR2::
      00000F                         57 	.ds 2
                           000010    58 G$CLK_PCKENR1$0_0$0==.
      000011                         59 _CLK_PCKENR1::
      000011                         60 	.ds 2
                           000012    61 G$TIM4_CR1$0_0$0==.
      000013                         62 _TIM4_CR1::
      000013                         63 	.ds 2
                           000014    64 G$TIM4_SR1$0_0$0==.
      000015                         65 _TIM4_SR1::
      000015                         66 	.ds 2
                           000016    67 G$TIM4_CTR$0_0$0==.
      000017                         68 _TIM4_CTR::
      000017                         69 	.ds 2
                           000018    70 G$TIM4_PSCR$0_0$0==.
      000019                         71 _TIM4_PSCR::
      000019                         72 	.ds 2
                           00001A    73 G$TIM4_ARR$0_0$0==.
      00001B                         74 _TIM4_ARR::
      00001B                         75 	.ds 2
                                     76 ;--------------------------------------------------------
                                     77 ; Stack segment in internal ram
                                     78 ;--------------------------------------------------------
                                     79 	.area SSEG
      00001D                         80 __start__stack:
      00001D                         81 	.ds	1
                                     82 
                                     83 ;--------------------------------------------------------
                                     84 ; absolute external ram data
                                     85 ;--------------------------------------------------------
                                     86 	.area DABS (ABS)
                                     87 
                                     88 ; default segment ordering for linker
                                     89 	.area HOME
                                     90 	.area GSINIT
                                     91 	.area GSFINAL
                                     92 	.area CONST
                                     93 	.area INITIALIZER
                                     94 	.area CODE
                                     95 
                                     96 ;--------------------------------------------------------
                                     97 ; interrupt vector
                                     98 ;--------------------------------------------------------
                                     99 	.area HOME
      008000                        100 __interrupt_vect:
      008000 82 00 80 07            101 	int s_GSINIT ; reset
                                    102 ;--------------------------------------------------------
                                    103 ; global & static initialisations
                                    104 ;--------------------------------------------------------
                                    105 	.area HOME
                                    106 	.area GSINIT
                                    107 	.area GSFINAL
                                    108 	.area GSINIT
      008007 CD 80 9D         [ 4]  109 	call	___sdcc_external_startup
      00800A 4D               [ 1]  110 	tnz	a
      00800B 27 03            [ 1]  111 	jreq	__sdcc_init_data
      00800D CC 80 04         [ 2]  112 	jp	__sdcc_program_startup
      008010                        113 __sdcc_init_data:
                                    114 ; stm8_genXINIT() start
      008010 AE 00 00         [ 2]  115 	ldw x, #l_DATA
      008013 27 07            [ 1]  116 	jreq	00002$
      008015                        117 00001$:
      008015 72 4F 00 00      [ 1]  118 	clr (s_DATA - 1, x)
      008019 5A               [ 2]  119 	decw x
      00801A 26 F9            [ 1]  120 	jrne	00001$
      00801C                        121 00002$:
      00801C AE 00 1C         [ 2]  122 	ldw	x, #l_INITIALIZER
      00801F 27 09            [ 1]  123 	jreq	00004$
      008021                        124 00003$:
      008021 D6 80 2C         [ 1]  125 	ld	a, (s_INITIALIZER - 1, x)
      008024 D7 00 00         [ 1]  126 	ld	(s_INITIALIZED - 1, x), a
      008027 5A               [ 2]  127 	decw	x
      008028 26 F7            [ 1]  128 	jrne	00003$
      00802A                        129 00004$:
                                    130 ; stm8_genXINIT() end
                                    131 	.area GSFINAL
      00802A CC 80 04         [ 2]  132 	jp	__sdcc_program_startup
                                    133 ;--------------------------------------------------------
                                    134 ; Home
                                    135 ;--------------------------------------------------------
                                    136 	.area HOME
                                    137 	.area HOME
      008004                        138 __sdcc_program_startup:
      008004 CC 80 49         [ 2]  139 	jp	_main
                                    140 ;	return from main will return to caller
                                    141 ;--------------------------------------------------------
                                    142 ; code
                                    143 ;--------------------------------------------------------
                                    144 	.area CODE
                           000000   145 	Smain$main$0 ==.
                                    146 ;	main.c: 35: int main(void)
                                    147 ;	-----------------------------------------
                                    148 ;	 function main
                                    149 ;	-----------------------------------------
      008049                        150 _main:
                           000000   151 	Smain$main$1 ==.
      008049 52 04            [ 2]  152 	sub	sp, #4
                           000002   153 	Smain$main$2 ==.
                           000002   154 	Smain$main$3 ==.
                                    155 ;	main.c: 39: *CLK_PCKENR1 |= (1 << PCKENR1_2_TIM4);
      00804B CE 00 11         [ 2]  156 	ldw	x, _CLK_PCKENR1+0
      00804E F6               [ 1]  157 	ld	a, (x)
      00804F AA 04            [ 1]  158 	or	a, #0x04
      008051 F7               [ 1]  159 	ld	(x), a
                           000009   160 	Smain$main$4 ==.
                                    161 ;	main.c: 43: *TIM4_PSCR = (0x0D);
      008052 CE 00 19         [ 2]  162 	ldw	x, _TIM4_PSCR+0
      008055 A6 0D            [ 1]  163 	ld	a, #0x0d
      008057 F7               [ 1]  164 	ld	(x), a
                           00000F   165 	Smain$main$5 ==.
                           00000F   166 	Smain$main$6 ==.
                                    167 ;	main.c: 48: volatile uint32_t arr_top = (244 * delay_ms) / 1000;
      008058 AE 00 18         [ 2]  168 	ldw	x, #0x0018
      00805B 1F 03            [ 2]  169 	ldw	(0x03, sp), x
      00805D 5F               [ 1]  170 	clrw	x
      00805E 1F 01            [ 2]  171 	ldw	(0x01, sp), x
                           000017   172 	Smain$main$7 ==.
                                    173 ;	main.c: 49: *TIM4_ARR = (uint8_t)arr_top;
      008060 CE 00 1B         [ 2]  174 	ldw	x, _TIM4_ARR+0
      008063 7B 04            [ 1]  175 	ld	a, (0x04, sp)
      008065 F7               [ 1]  176 	ld	(x), a
                           00001D   177 	Smain$main$8 ==.
                           00001D   178 	Smain$main$9 ==.
                                    179 ;	main.c: 52: *TIM4_CR1 |= 0x01;
      008066 CE 00 13         [ 2]  180 	ldw	x, _TIM4_CR1+0
      008069 F6               [ 1]  181 	ld	a, (x)
      00806A AA 01            [ 1]  182 	or	a, #0x01
      00806C F7               [ 1]  183 	ld	(x), a
                           000024   184 	Smain$main$10 ==.
                                    185 ;	main.c: 55: *PB_DDR |= (1 << LED_PIN); // set LED pin as output
      00806D CE 00 03         [ 2]  186 	ldw	x, _PB_DDR+0
      008070 F6               [ 1]  187 	ld	a, (x)
      008071 AA 01            [ 1]  188 	or	a, #0x01
      008073 F7               [ 1]  189 	ld	(x), a
                           00002B   190 	Smain$main$11 ==.
                                    191 ;	main.c: 56: *PB_CR1 |= (1 << LED_PIN); // set LED pin as push-pull
      008074 CE 00 05         [ 2]  192 	ldw	x, _PB_CR1+0
      008077 F6               [ 1]  193 	ld	a, (x)
      008078 AA 01            [ 1]  194 	or	a, #0x01
      00807A F7               [ 1]  195 	ld	(x), a
                           000032   196 	Smain$main$12 ==.
                                    197 ;	main.c: 59: *PB_ODR &= ~(1 << LED_PIN);
      00807B CE 00 01         [ 2]  198 	ldw	x, _PB_ODR+0
      00807E F6               [ 1]  199 	ld	a, (x)
      00807F A4 FE            [ 1]  200 	and	a, #0xfe
      008081 F7               [ 1]  201 	ld	(x), a
                           000039   202 	Smain$main$13 ==.
                                    203 ;	main.c: 61: while (1)
      008082                        204 00104$:
                           000039   205 	Smain$main$14 ==.
                                    206 ;	main.c: 64: if (*TIM4_SR1 & 0x01)
      008082 CE 00 15         [ 2]  207 	ldw	x, _TIM4_SR1+0
                           00003C   208 	Smain$main$15 ==.
      008085 F6               [ 1]  209 	ld	a, (x)
      008086 44               [ 1]  210 	srl	a
      008087 24 F9            [ 1]  211 	jrnc	00104$
                           000040   212 	Smain$main$16 ==.
                           000040   213 	Smain$main$17 ==.
                                    214 ;	main.c: 67: *TIM4_SR1 &= ~(0x01);
      008089 F6               [ 1]  215 	ld	a, (x)
      00808A A4 FE            [ 1]  216 	and	a, #0xfe
      00808C F7               [ 1]  217 	ld	(x), a
                           000044   218 	Smain$main$18 ==.
                                    219 ;	main.c: 69: *TIM4_CTR = 0x00;
      00808D CE 00 17         [ 2]  220 	ldw	x, _TIM4_CTR+0
      008090 7F               [ 1]  221 	clr	(x)
                           000048   222 	Smain$main$19 ==.
                           000048   223 	Smain$main$20 ==.
                                    224 ;	main.c: 59: *PB_ODR &= ~(1 << LED_PIN);
      008091 CE 00 01         [ 2]  225 	ldw	x, _PB_ODR+0
                           00004B   226 	Smain$main$21 ==.
                                    227 ;	main.c: 71: *PB_ODR ^= (1 << LED_PIN);
      008094 F6               [ 1]  228 	ld	a, (x)
      008095 A8 01            [ 1]  229 	xor	a, #0x01
      008097 F7               [ 1]  230 	ld	(x), a
      008098 20 E8            [ 2]  231 	jra	00104$
                           000051   232 	Smain$main$22 ==.
                                    233 ;	main.c: 74: }
      00809A 5B 04            [ 2]  234 	addw	sp, #4
                           000053   235 	Smain$main$23 ==.
                           000053   236 	Smain$main$24 ==.
                           000053   237 	XG$main$0$0 ==.
      00809C 81               [ 4]  238 	ret
                           000054   239 	Smain$main$25 ==.
                                    240 	.area CODE
                                    241 	.area CONST
                                    242 	.area INITIALIZER
                           000000   243 Fmain$__xinit_PB_ODR$0_0$0 == .
      00802D                        244 __xinit__PB_ODR:
      00802D 50 05                  245 	.dw #0x5005
                           000002   246 Fmain$__xinit_PB_DDR$0_0$0 == .
      00802F                        247 __xinit__PB_DDR:
      00802F 50 07                  248 	.dw #0x5007
                           000004   249 Fmain$__xinit_PB_CR1$0_0$0 == .
      008031                        250 __xinit__PB_CR1:
      008031 50 08                  251 	.dw #0x5008
                           000006   252 Fmain$__xinit_PB_CR2$0_0$0 == .
      008033                        253 __xinit__PB_CR2:
      008033 50 09                  254 	.dw #0x5009
                           000008   255 Fmain$__xinit_PD_IDR$0_0$0 == .
      008035                        256 __xinit__PD_IDR:
      008035 50 10                  257 	.dw #0x5010
                           00000A   258 Fmain$__xinit_PD_DDR$0_0$0 == .
      008037                        259 __xinit__PD_DDR:
      008037 50 11                  260 	.dw #0x5011
                           00000C   261 Fmain$__xinit_PD_CR1$0_0$0 == .
      008039                        262 __xinit__PD_CR1:
      008039 50 12                  263 	.dw #0x5012
                           00000E   264 Fmain$__xinit_PD_CR2$0_0$0 == .
      00803B                        265 __xinit__PD_CR2:
      00803B 50 13                  266 	.dw #0x5013
                           000010   267 Fmain$__xinit_CLK_PCKENR1$0_0$0 == .
      00803D                        268 __xinit__CLK_PCKENR1:
      00803D 50 C3                  269 	.dw #0x50c3
                           000012   270 Fmain$__xinit_TIM4_CR1$0_0$0 == .
      00803F                        271 __xinit__TIM4_CR1:
      00803F 52 E0                  272 	.dw #0x52e0
                           000014   273 Fmain$__xinit_TIM4_SR1$0_0$0 == .
      008041                        274 __xinit__TIM4_SR1:
      008041 52 E5                  275 	.dw #0x52e5
                           000016   276 Fmain$__xinit_TIM4_CTR$0_0$0 == .
      008043                        277 __xinit__TIM4_CTR:
      008043 52 E7                  278 	.dw #0x52e7
                           000018   279 Fmain$__xinit_TIM4_PSCR$0_0$0 == .
      008045                        280 __xinit__TIM4_PSCR:
      008045 52 E8                  281 	.dw #0x52e8
                           00001A   282 Fmain$__xinit_TIM4_ARR$0_0$0 == .
      008047                        283 __xinit__TIM4_ARR:
      008047 52 E9                  284 	.dw #0x52e9
                                    285 	.area CABS (ABS)
                                    286 
                                    287 	.area .debug_line (NOLOAD)
      000000 00 00 01 3E            288 	.dw	0,Ldebug_line_end-Ldebug_line_start
      000004                        289 Ldebug_line_start:
      000004 00 02                  290 	.dw	2
      000006 00 00 00 92            291 	.dw	0,Ldebug_line_stmt-6-Ldebug_line_start
      00000A 01                     292 	.db	1
      00000B 01                     293 	.db	1
      00000C FB                     294 	.db	-5
      00000D 0F                     295 	.db	15
      00000E 0A                     296 	.db	10
      00000F 00                     297 	.db	0
      000010 01                     298 	.db	1
      000011 01                     299 	.db	1
      000012 01                     300 	.db	1
      000013 01                     301 	.db	1
      000014 00                     302 	.db	0
      000015 00                     303 	.db	0
      000016 00                     304 	.db	0
      000017 01                     305 	.db	1
      000018 2F 75 73 72 2F 62 69   306 	.ascii "/usr/bin/../share/sdcc/include/stm8"
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      00003B 00                     307 	.db	0
      00003C 2F 75 73 72 2F 73 68   308 	.ascii "/usr/share/sdcc/include/stm8"
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65 2F 73 74 6D 38
      000058 00                     309 	.db	0
      000059 2F 75 73 72 2F 62 69   310 	.ascii "/usr/bin/../share/sdcc/include"
             6E 2F 2E 2E 2F 73 68
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      000077 00                     311 	.db	0
      000078 2F 75 73 72 2F 73 68   312 	.ascii "/usr/share/sdcc/include"
             61 72 65 2F 73 64 63
             63 2F 69 6E 63 6C 75
             64 65
      00008F 00                     313 	.db	0
      000090 00                     314 	.db	0
      000091 6D 61 69 6E 2E 63      315 	.ascii "main.c"
      000097 00                     316 	.db	0
      000098 00                     317 	.uleb128	0
      000099 00                     318 	.uleb128	0
      00009A 00                     319 	.uleb128	0
      00009B 00                     320 	.db	0
      00009C                        321 Ldebug_line_stmt:
      00009C 00                     322 	.db	0
      00009D 05                     323 	.uleb128	5
      00009E 02                     324 	.db	2
      00009F 00 00 80 49            325 	.dw	0,(Smain$main$0)
      0000A3 03                     326 	.db	3
      0000A4 22                     327 	.sleb128	34
      0000A5 01                     328 	.db	1
      0000A6 00                     329 	.db	0
      0000A7 05                     330 	.uleb128	5
      0000A8 02                     331 	.db	2
      0000A9 00 00 80 4B            332 	.dw	0,(Smain$main$3)
      0000AD 03                     333 	.db	3
      0000AE 04                     334 	.sleb128	4
      0000AF 01                     335 	.db	1
      0000B0 00                     336 	.db	0
      0000B1 05                     337 	.uleb128	5
      0000B2 02                     338 	.db	2
      0000B3 00 00 80 52            339 	.dw	0,(Smain$main$4)
      0000B7 03                     340 	.db	3
      0000B8 04                     341 	.sleb128	4
      0000B9 01                     342 	.db	1
      0000BA 00                     343 	.db	0
      0000BB 05                     344 	.uleb128	5
      0000BC 02                     345 	.db	2
      0000BD 00 00 80 58            346 	.dw	0,(Smain$main$6)
      0000C1 03                     347 	.db	3
      0000C2 05                     348 	.sleb128	5
      0000C3 01                     349 	.db	1
      0000C4 00                     350 	.db	0
      0000C5 05                     351 	.uleb128	5
      0000C6 02                     352 	.db	2
      0000C7 00 00 80 60            353 	.dw	0,(Smain$main$7)
      0000CB 03                     354 	.db	3
      0000CC 01                     355 	.sleb128	1
      0000CD 01                     356 	.db	1
      0000CE 00                     357 	.db	0
      0000CF 05                     358 	.uleb128	5
      0000D0 02                     359 	.db	2
      0000D1 00 00 80 66            360 	.dw	0,(Smain$main$9)
      0000D5 03                     361 	.db	3
      0000D6 03                     362 	.sleb128	3
      0000D7 01                     363 	.db	1
      0000D8 00                     364 	.db	0
      0000D9 05                     365 	.uleb128	5
      0000DA 02                     366 	.db	2
      0000DB 00 00 80 6D            367 	.dw	0,(Smain$main$10)
      0000DF 03                     368 	.db	3
      0000E0 03                     369 	.sleb128	3
      0000E1 01                     370 	.db	1
      0000E2 00                     371 	.db	0
      0000E3 05                     372 	.uleb128	5
      0000E4 02                     373 	.db	2
      0000E5 00 00 80 74            374 	.dw	0,(Smain$main$11)
      0000E9 03                     375 	.db	3
      0000EA 01                     376 	.sleb128	1
      0000EB 01                     377 	.db	1
      0000EC 00                     378 	.db	0
      0000ED 05                     379 	.uleb128	5
      0000EE 02                     380 	.db	2
      0000EF 00 00 80 7B            381 	.dw	0,(Smain$main$12)
      0000F3 03                     382 	.db	3
      0000F4 03                     383 	.sleb128	3
      0000F5 01                     384 	.db	1
      0000F6 00                     385 	.db	0
      0000F7 05                     386 	.uleb128	5
      0000F8 02                     387 	.db	2
      0000F9 00 00 80 82            388 	.dw	0,(Smain$main$13)
      0000FD 03                     389 	.db	3
      0000FE 02                     390 	.sleb128	2
      0000FF 01                     391 	.db	1
      000100 00                     392 	.db	0
      000101 05                     393 	.uleb128	5
      000102 02                     394 	.db	2
      000103 00 00 80 82            395 	.dw	0,(Smain$main$14)
      000107 03                     396 	.db	3
      000108 03                     397 	.sleb128	3
      000109 01                     398 	.db	1
      00010A 00                     399 	.db	0
      00010B 05                     400 	.uleb128	5
      00010C 02                     401 	.db	2
      00010D 00 00 80 89            402 	.dw	0,(Smain$main$17)
      000111 03                     403 	.db	3
      000112 03                     404 	.sleb128	3
      000113 01                     405 	.db	1
      000114 00                     406 	.db	0
      000115 05                     407 	.uleb128	5
      000116 02                     408 	.db	2
      000117 00 00 80 8D            409 	.dw	0,(Smain$main$18)
      00011B 03                     410 	.db	3
      00011C 02                     411 	.sleb128	2
      00011D 01                     412 	.db	1
      00011E 00                     413 	.db	0
      00011F 05                     414 	.uleb128	5
      000120 02                     415 	.db	2
      000121 00 00 80 91            416 	.dw	0,(Smain$main$20)
      000125 03                     417 	.db	3
      000126 76                     418 	.sleb128	-10
      000127 01                     419 	.db	1
      000128 00                     420 	.db	0
      000129 05                     421 	.uleb128	5
      00012A 02                     422 	.db	2
      00012B 00 00 80 94            423 	.dw	0,(Smain$main$21)
      00012F 03                     424 	.db	3
      000130 0C                     425 	.sleb128	12
      000131 01                     426 	.db	1
      000132 00                     427 	.db	0
      000133 05                     428 	.uleb128	5
      000134 02                     429 	.db	2
      000135 00 00 80 9A            430 	.dw	0,(Smain$main$22)
      000139 03                     431 	.db	3
      00013A 03                     432 	.sleb128	3
      00013B 01                     433 	.db	1
      00013C 09                     434 	.db	9
      00013D 00 03                  435 	.dw	1+Smain$main$24-Smain$main$22
      00013F 00                     436 	.db	0
      000140 01                     437 	.uleb128	1
      000141 01                     438 	.db	1
      000142                        439 Ldebug_line_end:
                                    440 
                                    441 	.area .debug_loc (NOLOAD)
      000000                        442 Ldebug_loc_start:
      000000 00 00 80 9C            443 	.dw	0,(Smain$main$23)
      000004 00 00 80 9D            444 	.dw	0,(Smain$main$25)
      000008 00 02                  445 	.dw	2
      00000A 78                     446 	.db	120
      00000B 01                     447 	.sleb128	1
      00000C 00 00 80 4B            448 	.dw	0,(Smain$main$2)
      000010 00 00 80 9C            449 	.dw	0,(Smain$main$23)
      000014 00 02                  450 	.dw	2
      000016 78                     451 	.db	120
      000017 05                     452 	.sleb128	5
      000018 00 00 80 49            453 	.dw	0,(Smain$main$1)
      00001C 00 00 80 4B            454 	.dw	0,(Smain$main$2)
      000020 00 02                  455 	.dw	2
      000022 78                     456 	.db	120
      000023 01                     457 	.sleb128	1
      000024 00 00 00 00            458 	.dw	0,0
      000028 00 00 00 00            459 	.dw	0,0
                                    460 
                                    461 	.area .debug_abbrev (NOLOAD)
      000000                        462 Ldebug_abbrev:
      000000 01                     463 	.uleb128	1
      000001 11                     464 	.uleb128	17
      000002 01                     465 	.db	1
      000003 03                     466 	.uleb128	3
      000004 08                     467 	.uleb128	8
      000005 10                     468 	.uleb128	16
      000006 06                     469 	.uleb128	6
      000007 13                     470 	.uleb128	19
      000008 0B                     471 	.uleb128	11
      000009 25                     472 	.uleb128	37
      00000A 08                     473 	.uleb128	8
      00000B 00                     474 	.uleb128	0
      00000C 00                     475 	.uleb128	0
      00000D 02                     476 	.uleb128	2
      00000E 24                     477 	.uleb128	36
      00000F 00                     478 	.db	0
      000010 03                     479 	.uleb128	3
      000011 08                     480 	.uleb128	8
      000012 0B                     481 	.uleb128	11
      000013 0B                     482 	.uleb128	11
      000014 3E                     483 	.uleb128	62
      000015 0B                     484 	.uleb128	11
      000016 00                     485 	.uleb128	0
      000017 00                     486 	.uleb128	0
      000018 03                     487 	.uleb128	3
      000019 2E                     488 	.uleb128	46
      00001A 01                     489 	.db	1
      00001B 01                     490 	.uleb128	1
      00001C 13                     491 	.uleb128	19
      00001D 03                     492 	.uleb128	3
      00001E 08                     493 	.uleb128	8
      00001F 11                     494 	.uleb128	17
      000020 01                     495 	.uleb128	1
      000021 12                     496 	.uleb128	18
      000022 01                     497 	.uleb128	1
      000023 3F                     498 	.uleb128	63
      000024 0C                     499 	.uleb128	12
      000025 40                     500 	.uleb128	64
      000026 06                     501 	.uleb128	6
      000027 49                     502 	.uleb128	73
      000028 13                     503 	.uleb128	19
      000029 00                     504 	.uleb128	0
      00002A 00                     505 	.uleb128	0
      00002B 04                     506 	.uleb128	4
      00002C 0B                     507 	.uleb128	11
      00002D 01                     508 	.db	1
      00002E 11                     509 	.uleb128	17
      00002F 01                     510 	.uleb128	1
      000030 12                     511 	.uleb128	18
      000031 01                     512 	.uleb128	1
      000032 00                     513 	.uleb128	0
      000033 00                     514 	.uleb128	0
      000034 05                     515 	.uleb128	5
      000035 0B                     516 	.uleb128	11
      000036 01                     517 	.db	1
      000037 01                     518 	.uleb128	1
      000038 13                     519 	.uleb128	19
      000039 11                     520 	.uleb128	17
      00003A 01                     521 	.uleb128	1
      00003B 00                     522 	.uleb128	0
      00003C 00                     523 	.uleb128	0
      00003D 06                     524 	.uleb128	6
      00003E 0B                     525 	.uleb128	11
      00003F 00                     526 	.db	0
      000040 11                     527 	.uleb128	17
      000041 01                     528 	.uleb128	1
      000042 12                     529 	.uleb128	18
      000043 01                     530 	.uleb128	1
      000044 00                     531 	.uleb128	0
      000045 00                     532 	.uleb128	0
      000046 07                     533 	.uleb128	7
      000047 34                     534 	.uleb128	52
      000048 00                     535 	.db	0
      000049 02                     536 	.uleb128	2
      00004A 0A                     537 	.uleb128	10
      00004B 03                     538 	.uleb128	3
      00004C 08                     539 	.uleb128	8
      00004D 49                     540 	.uleb128	73
      00004E 13                     541 	.uleb128	19
      00004F 00                     542 	.uleb128	0
      000050 00                     543 	.uleb128	0
      000051 08                     544 	.uleb128	8
      000052 35                     545 	.uleb128	53
      000053 00                     546 	.db	0
      000054 49                     547 	.uleb128	73
      000055 13                     548 	.uleb128	19
      000056 00                     549 	.uleb128	0
      000057 00                     550 	.uleb128	0
      000058 09                     551 	.uleb128	9
      000059 0F                     552 	.uleb128	15
      00005A 00                     553 	.db	0
      00005B 0B                     554 	.uleb128	11
      00005C 0B                     555 	.uleb128	11
      00005D 49                     556 	.uleb128	73
      00005E 13                     557 	.uleb128	19
      00005F 00                     558 	.uleb128	0
      000060 00                     559 	.uleb128	0
      000061 0A                     560 	.uleb128	10
      000062 34                     561 	.uleb128	52
      000063 00                     562 	.db	0
      000064 02                     563 	.uleb128	2
      000065 0A                     564 	.uleb128	10
      000066 03                     565 	.uleb128	3
      000067 08                     566 	.uleb128	8
      000068 3F                     567 	.uleb128	63
      000069 0C                     568 	.uleb128	12
      00006A 49                     569 	.uleb128	73
      00006B 13                     570 	.uleb128	19
      00006C 00                     571 	.uleb128	0
      00006D 00                     572 	.uleb128	0
      00006E 00                     573 	.uleb128	0
                                    574 
                                    575 	.area .debug_info (NOLOAD)
      000000 00 00 01 ED            576 	.dw	0,Ldebug_info_end-Ldebug_info_start
      000004                        577 Ldebug_info_start:
      000004 00 02                  578 	.dw	2
      000006 00 00 00 00            579 	.dw	0,(Ldebug_abbrev)
      00000A 04                     580 	.db	4
      00000B 01                     581 	.uleb128	1
      00000C 6D 61 69 6E 2E 63      582 	.ascii "main.c"
      000012 00                     583 	.db	0
      000013 00 00 00 00            584 	.dw	0,(Ldebug_line_start+-4)
      000017 01                     585 	.db	1
      000018 53 44 43 43 20 76 65   586 	.ascii "SDCC version 4.3.0 #14184"
             72 73 69 6F 6E 20 34
             2E 33 2E 30 20 23 31
             34 31 38 34
      000031 00                     587 	.db	0
      000032 02                     588 	.uleb128	2
      000033 69 6E 74               589 	.ascii "int"
      000036 00                     590 	.db	0
      000037 02                     591 	.db	2
      000038 05                     592 	.db	5
      000039 03                     593 	.uleb128	3
      00003A 00 00 00 A9            594 	.dw	0,169
      00003E 6D 61 69 6E            595 	.ascii "main"
      000042 00                     596 	.db	0
      000043 00 00 80 49            597 	.dw	0,(_main)
      000047 00 00 80 9D            598 	.dw	0,(XG$main$0$0+1)
      00004B 01                     599 	.db	1
      00004C 00 00 00 00            600 	.dw	0,(Ldebug_loc_start)
      000050 00 00 00 32            601 	.dw	0,50
      000054 04                     602 	.uleb128	4
      000055 00 00 80 58            603 	.dw	0,(Smain$main$5)
      000059 00 00 80 66            604 	.dw	0,(Smain$main$8)
      00005D 05                     605 	.uleb128	5
      00005E 00 00 00 70            606 	.dw	0,112
      000062 00 00 80 85            607 	.dw	0,(Smain$main$15)
      000066 06                     608 	.uleb128	6
      000067 00 00 80 89            609 	.dw	0,(Smain$main$16)
      00006B 00 00 80 91            610 	.dw	0,(Smain$main$19)
      00006F 00                     611 	.uleb128	0
      000070 07                     612 	.uleb128	7
      000071 02                     613 	.db	2
      000072 91                     614 	.db	145
      000073 00                     615 	.sleb128	0
      000074 74 6F 70 5F 31 73 65   616 	.ascii "top_1sec"
             63
      00007C 00                     617 	.db	0
      00007D 00 00 00 A9            618 	.dw	0,169
      000081 07                     619 	.uleb128	7
      000082 02                     620 	.db	2
      000083 91                     621 	.db	145
      000084 00                     622 	.sleb128	0
      000085 64 65 6C 61 79 5F 6D   623 	.ascii "delay_ms"
             73
      00008D 00                     624 	.db	0
      00008E 00 00 00 BA            625 	.dw	0,186
      000092 08                     626 	.uleb128	8
      000093 00 00 00 BA            627 	.dw	0,186
      000097 07                     628 	.uleb128	7
      000098 02                     629 	.db	2
      000099 91                     630 	.db	145
      00009A 7C                     631 	.sleb128	-4
      00009B 61 72 72 5F 74 6F 70   632 	.ascii "arr_top"
      0000A2 00                     633 	.db	0
      0000A3 00 00 00 92            634 	.dw	0,146
      0000A7 00                     635 	.uleb128	0
      0000A8 00                     636 	.uleb128	0
      0000A9 02                     637 	.uleb128	2
      0000AA 75 6E 73 69 67 6E 65   638 	.ascii "unsigned char"
             64 20 63 68 61 72
      0000B7 00                     639 	.db	0
      0000B8 01                     640 	.db	1
      0000B9 08                     641 	.db	8
      0000BA 02                     642 	.uleb128	2
      0000BB 75 6E 73 69 67 6E 65   643 	.ascii "unsigned long"
             64 20 6C 6F 6E 67
      0000C8 00                     644 	.db	0
      0000C9 04                     645 	.db	4
      0000CA 07                     646 	.db	7
      0000CB 08                     647 	.uleb128	8
      0000CC 00 00 00 A9            648 	.dw	0,169
      0000D0 09                     649 	.uleb128	9
      0000D1 02                     650 	.db	2
      0000D2 00 00 00 CB            651 	.dw	0,203
      0000D6 0A                     652 	.uleb128	10
      0000D7 05                     653 	.db	5
      0000D8 03                     654 	.db	3
      0000D9 00 00 00 01            655 	.dw	0,(_PB_ODR)
      0000DD 50 42 5F 4F 44 52      656 	.ascii "PB_ODR"
      0000E3 00                     657 	.db	0
      0000E4 01                     658 	.db	1
      0000E5 00 00 00 D0            659 	.dw	0,208
      0000E9 0A                     660 	.uleb128	10
      0000EA 05                     661 	.db	5
      0000EB 03                     662 	.db	3
      0000EC 00 00 00 03            663 	.dw	0,(_PB_DDR)
      0000F0 50 42 5F 44 44 52      664 	.ascii "PB_DDR"
      0000F6 00                     665 	.db	0
      0000F7 01                     666 	.db	1
      0000F8 00 00 00 D0            667 	.dw	0,208
      0000FC 0A                     668 	.uleb128	10
      0000FD 05                     669 	.db	5
      0000FE 03                     670 	.db	3
      0000FF 00 00 00 05            671 	.dw	0,(_PB_CR1)
      000103 50 42 5F 43 52 31      672 	.ascii "PB_CR1"
      000109 00                     673 	.db	0
      00010A 01                     674 	.db	1
      00010B 00 00 00 D0            675 	.dw	0,208
      00010F 0A                     676 	.uleb128	10
      000110 05                     677 	.db	5
      000111 03                     678 	.db	3
      000112 00 00 00 07            679 	.dw	0,(_PB_CR2)
      000116 50 42 5F 43 52 32      680 	.ascii "PB_CR2"
      00011C 00                     681 	.db	0
      00011D 01                     682 	.db	1
      00011E 00 00 00 D0            683 	.dw	0,208
      000122 0A                     684 	.uleb128	10
      000123 05                     685 	.db	5
      000124 03                     686 	.db	3
      000125 00 00 00 09            687 	.dw	0,(_PD_IDR)
      000129 50 44 5F 49 44 52      688 	.ascii "PD_IDR"
      00012F 00                     689 	.db	0
      000130 01                     690 	.db	1
      000131 00 00 00 D0            691 	.dw	0,208
      000135 0A                     692 	.uleb128	10
      000136 05                     693 	.db	5
      000137 03                     694 	.db	3
      000138 00 00 00 0B            695 	.dw	0,(_PD_DDR)
      00013C 50 44 5F 44 44 52      696 	.ascii "PD_DDR"
      000142 00                     697 	.db	0
      000143 01                     698 	.db	1
      000144 00 00 00 D0            699 	.dw	0,208
      000148 0A                     700 	.uleb128	10
      000149 05                     701 	.db	5
      00014A 03                     702 	.db	3
      00014B 00 00 00 0D            703 	.dw	0,(_PD_CR1)
      00014F 50 44 5F 43 52 31      704 	.ascii "PD_CR1"
      000155 00                     705 	.db	0
      000156 01                     706 	.db	1
      000157 00 00 00 D0            707 	.dw	0,208
      00015B 0A                     708 	.uleb128	10
      00015C 05                     709 	.db	5
      00015D 03                     710 	.db	3
      00015E 00 00 00 0F            711 	.dw	0,(_PD_CR2)
      000162 50 44 5F 43 52 32      712 	.ascii "PD_CR2"
      000168 00                     713 	.db	0
      000169 01                     714 	.db	1
      00016A 00 00 00 D0            715 	.dw	0,208
      00016E 0A                     716 	.uleb128	10
      00016F 05                     717 	.db	5
      000170 03                     718 	.db	3
      000171 00 00 00 11            719 	.dw	0,(_CLK_PCKENR1)
      000175 43 4C 4B 5F 50 43 4B   720 	.ascii "CLK_PCKENR1"
             45 4E 52 31
      000180 00                     721 	.db	0
      000181 01                     722 	.db	1
      000182 00 00 00 D0            723 	.dw	0,208
      000186 0A                     724 	.uleb128	10
      000187 05                     725 	.db	5
      000188 03                     726 	.db	3
      000189 00 00 00 13            727 	.dw	0,(_TIM4_CR1)
      00018D 54 49 4D 34 5F 43 52   728 	.ascii "TIM4_CR1"
             31
      000195 00                     729 	.db	0
      000196 01                     730 	.db	1
      000197 00 00 00 D0            731 	.dw	0,208
      00019B 0A                     732 	.uleb128	10
      00019C 05                     733 	.db	5
      00019D 03                     734 	.db	3
      00019E 00 00 00 15            735 	.dw	0,(_TIM4_SR1)
      0001A2 54 49 4D 34 5F 53 52   736 	.ascii "TIM4_SR1"
             31
      0001AA 00                     737 	.db	0
      0001AB 01                     738 	.db	1
      0001AC 00 00 00 D0            739 	.dw	0,208
      0001B0 0A                     740 	.uleb128	10
      0001B1 05                     741 	.db	5
      0001B2 03                     742 	.db	3
      0001B3 00 00 00 17            743 	.dw	0,(_TIM4_CTR)
      0001B7 54 49 4D 34 5F 43 54   744 	.ascii "TIM4_CTR"
             52
      0001BF 00                     745 	.db	0
      0001C0 01                     746 	.db	1
      0001C1 00 00 00 D0            747 	.dw	0,208
      0001C5 0A                     748 	.uleb128	10
      0001C6 05                     749 	.db	5
      0001C7 03                     750 	.db	3
      0001C8 00 00 00 19            751 	.dw	0,(_TIM4_PSCR)
      0001CC 54 49 4D 34 5F 50 53   752 	.ascii "TIM4_PSCR"
             43 52
      0001D5 00                     753 	.db	0
      0001D6 01                     754 	.db	1
      0001D7 00 00 00 D0            755 	.dw	0,208
      0001DB 0A                     756 	.uleb128	10
      0001DC 05                     757 	.db	5
      0001DD 03                     758 	.db	3
      0001DE 00 00 00 1B            759 	.dw	0,(_TIM4_ARR)
      0001E2 54 49 4D 34 5F 41 52   760 	.ascii "TIM4_ARR"
             52
      0001EA 00                     761 	.db	0
      0001EB 01                     762 	.db	1
      0001EC 00 00 00 D0            763 	.dw	0,208
      0001F0 00                     764 	.uleb128	0
      0001F1                        765 Ldebug_info_end:
                                    766 
                                    767 	.area .debug_pubnames (NOLOAD)
      000000 00 00 00 C1            768 	.dw	0,Ldebug_pubnames_end-Ldebug_pubnames_start
      000004                        769 Ldebug_pubnames_start:
      000004 00 02                  770 	.dw	2
      000006 00 00 00 00            771 	.dw	0,(Ldebug_info_start-4)
      00000A 00 00 01 F1            772 	.dw	0,4+Ldebug_info_end-Ldebug_info_start
      00000E 00 00 00 39            773 	.dw	0,57
      000012 6D 61 69 6E            774 	.ascii "main"
      000016 00                     775 	.db	0
      000017 00 00 00 D6            776 	.dw	0,214
      00001B 50 42 5F 4F 44 52      777 	.ascii "PB_ODR"
      000021 00                     778 	.db	0
      000022 00 00 00 E9            779 	.dw	0,233
      000026 50 42 5F 44 44 52      780 	.ascii "PB_DDR"
      00002C 00                     781 	.db	0
      00002D 00 00 00 FC            782 	.dw	0,252
      000031 50 42 5F 43 52 31      783 	.ascii "PB_CR1"
      000037 00                     784 	.db	0
      000038 00 00 01 0F            785 	.dw	0,271
      00003C 50 42 5F 43 52 32      786 	.ascii "PB_CR2"
      000042 00                     787 	.db	0
      000043 00 00 01 22            788 	.dw	0,290
      000047 50 44 5F 49 44 52      789 	.ascii "PD_IDR"
      00004D 00                     790 	.db	0
      00004E 00 00 01 35            791 	.dw	0,309
      000052 50 44 5F 44 44 52      792 	.ascii "PD_DDR"
      000058 00                     793 	.db	0
      000059 00 00 01 48            794 	.dw	0,328
      00005D 50 44 5F 43 52 31      795 	.ascii "PD_CR1"
      000063 00                     796 	.db	0
      000064 00 00 01 5B            797 	.dw	0,347
      000068 50 44 5F 43 52 32      798 	.ascii "PD_CR2"
      00006E 00                     799 	.db	0
      00006F 00 00 01 6E            800 	.dw	0,366
      000073 43 4C 4B 5F 50 43 4B   801 	.ascii "CLK_PCKENR1"
             45 4E 52 31
      00007E 00                     802 	.db	0
      00007F 00 00 01 86            803 	.dw	0,390
      000083 54 49 4D 34 5F 43 52   804 	.ascii "TIM4_CR1"
             31
      00008B 00                     805 	.db	0
      00008C 00 00 01 9B            806 	.dw	0,411
      000090 54 49 4D 34 5F 53 52   807 	.ascii "TIM4_SR1"
             31
      000098 00                     808 	.db	0
      000099 00 00 01 B0            809 	.dw	0,432
      00009D 54 49 4D 34 5F 43 54   810 	.ascii "TIM4_CTR"
             52
      0000A5 00                     811 	.db	0
      0000A6 00 00 01 C5            812 	.dw	0,453
      0000AA 54 49 4D 34 5F 50 53   813 	.ascii "TIM4_PSCR"
             43 52
      0000B3 00                     814 	.db	0
      0000B4 00 00 01 DB            815 	.dw	0,475
      0000B8 54 49 4D 34 5F 41 52   816 	.ascii "TIM4_ARR"
             52
      0000C0 00                     817 	.db	0
      0000C1 00 00 00 00            818 	.dw	0,0
      0000C5                        819 Ldebug_pubnames_end:
                                    820 
                                    821 	.area .debug_frame (NOLOAD)
      000000 00 00                  822 	.dw	0
      000002 00 10                  823 	.dw	Ldebug_CIE0_end-Ldebug_CIE0_start
      000004                        824 Ldebug_CIE0_start:
      000004 FF FF                  825 	.dw	0xffff
      000006 FF FF                  826 	.dw	0xffff
      000008 01                     827 	.db	1
      000009 00                     828 	.db	0
      00000A 01                     829 	.uleb128	1
      00000B 7F                     830 	.sleb128	-1
      00000C 09                     831 	.db	9
      00000D 0C                     832 	.db	12
      00000E 08                     833 	.uleb128	8
      00000F 02                     834 	.uleb128	2
      000010 89                     835 	.db	137
      000011 01                     836 	.uleb128	1
      000012 00                     837 	.db	0
      000013 00                     838 	.db	0
      000014                        839 Ldebug_CIE0_end:
      000014 00 00 00 24            840 	.dw	0,36
      000018 00 00 00 00            841 	.dw	0,(Ldebug_CIE0_start-4)
      00001C 00 00 80 49            842 	.dw	0,(Smain$main$1)	;initial loc
      000020 00 00 00 54            843 	.dw	0,Smain$main$25-Smain$main$1
      000024 01                     844 	.db	1
      000025 00 00 80 49            845 	.dw	0,(Smain$main$1)
      000029 0E                     846 	.db	14
      00002A 02                     847 	.uleb128	2
      00002B 01                     848 	.db	1
      00002C 00 00 80 4B            849 	.dw	0,(Smain$main$2)
      000030 0E                     850 	.db	14
      000031 06                     851 	.uleb128	6
      000032 01                     852 	.db	1
      000033 00 00 80 9C            853 	.dw	0,(Smain$main$23)
      000037 0E                     854 	.db	14
      000038 02                     855 	.uleb128	2
      000039 00                     856 	.db	0
      00003A 00                     857 	.db	0
      00003B 00                     858 	.db	0
