Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 27 18:24:20 2022
| Host         : DESKTOP-JVEB901 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clr (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C5/U1/ps2_out_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: C5/U1/ps2c_int_reg/Q (HIGH)

 There are 686 register/latch pins with no clock driven by root clock pin: clk_60hz_future_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2058 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.661        0.000                      0                  254        0.062        0.000                      0                  254        3.000        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
C2/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C2/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.402        0.000                      0                  149        0.062        0.000                      0                  149        7.192        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                 6.661        0.000                      0                   89        0.163        0.000                      0                   89        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.733        0.000                      0                   16        0.589        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C2/inst/clk_in1
  To Clock:  C2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.584ns  (logic 1.208ns (21.633%)  route 4.376ns (78.367%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.152     5.605 r  C1/v_count[9]_i_3/O
                         net (fo=5, routed)           0.620     6.224    C1/v_count[9]_i_3_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.352     6.576 r  C1/v_count[7]_i_1/O
                         net (fo=2, routed)           0.635     7.212    C1/v_count[7]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  C1/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X6Y45          FDRE                                         r  C1/row_reg[7]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.249    16.614    C1/row_reg[7]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  9.402    

Slack (MET) :             9.445ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.076ns (18.812%)  route 4.644ns (81.188%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 16.903 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.124     5.577 r  C1/v_count[9]_i_5/O
                         net (fo=2, routed)           0.349     5.926    C1/v_count[9]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  C1/v_count[9]_i_4/O
                         net (fo=2, routed)           0.756     6.805    C1/v_count[9]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  C1/v_count[8]_i_1/O
                         net (fo=2, routed)           0.418     7.347    C1/v_count[8]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  C1/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    16.903    C1/clk_out1
    SLICE_X7Y47          FDRE                                         r  C1/row_reg[8]/C
                         clock pessimism              0.093    16.996    
                         clock uncertainty           -0.132    16.864    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)       -0.072    16.792    C1/row_reg[8]
  -------------------------------------------------------------------
                         required time                         16.792    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  9.445    

Slack (MET) :             9.497ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.208ns (22.251%)  route 4.221ns (77.749%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 16.903 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 r  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 f  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.152     5.605 f  C1/v_count[9]_i_3/O
                         net (fo=5, routed)           0.717     6.322    C1/v_count[9]_i_3_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I2_O)        0.352     6.674 r  C1/v_count[9]_i_1/O
                         net (fo=2, routed)           0.382     7.056    C1/v_count[9]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  C1/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    16.903    C1/clk_out1
    SLICE_X5Y47          FDRE                                         r  C1/v_count_reg[9]/C
                         clock pessimism              0.093    16.996    
                         clock uncertainty           -0.132    16.864    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.310    16.554    C1/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         16.554    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  9.497    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.076ns (18.901%)  route 4.617ns (81.099%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 16.903 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT4 (Prop_lut4_I0_O)        0.124     5.577 r  C1/v_count[9]_i_5/O
                         net (fo=2, routed)           0.349     5.926    C1/v_count[9]_i_5_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  C1/v_count[9]_i_4/O
                         net (fo=2, routed)           0.756     6.805    C1/v_count[9]_i_4_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  C1/v_count[8]_i_1/O
                         net (fo=2, routed)           0.391     7.320    C1/v_count[8]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  C1/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.518    16.903    C1/clk_out1
    SLICE_X6Y47          FDRE                                         r  C1/v_count_reg[8]/C
                         clock pessimism              0.093    16.996    
                         clock uncertainty           -0.132    16.864    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.028    16.836    C1/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.560ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.208ns (22.192%)  route 4.235ns (77.808%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.152     5.605 r  C1/v_count[9]_i_3/O
                         net (fo=5, routed)           0.620     6.224    C1/v_count[9]_i_3_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.352     6.576 r  C1/v_count[7]_i_1/O
                         net (fo=2, routed)           0.494     7.071    C1/v_count[7]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  C1/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X6Y45          FDRE                                         r  C1/v_count_reg[7]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.232    16.631    C1/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         16.631    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  9.560    

Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 1.306ns (23.253%)  route 4.311ns (76.747%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 r  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 f  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 f  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.152     5.605 f  C1/v_count[9]_i_3/O
                         net (fo=5, routed)           0.720     6.325    C1/v_count[9]_i_3_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.326     6.651 r  C1/en_i_4/O
                         net (fo=1, routed)           0.469     7.120    C1/en_i_4_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I4_O)        0.124     7.244 r  C1/en_i_1/O
                         net (fo=1, routed)           0.000     7.244    C1/en_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  C1/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X7Y43          FDRE                                         r  C1/en_reg/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.029    16.892    C1/en_reg
  -------------------------------------------------------------------
                         required time                         16.892    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  9.648    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.952ns (17.420%)  route 4.513ns (82.580%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.066     5.458    C1/v_count[4]_i_2_n_0
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.124     5.582 r  C1/v_count[5]_i_2/O
                         net (fo=1, routed)           0.669     6.251    C1/v_count[5]_i_2_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.375 r  C1/v_count[5]_i_1/O
                         net (fo=2, routed)           0.718     7.092    C1/v_count[5]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  C1/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X5Y46          FDRE                                         r  C1/row_reg[5]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)       -0.105    16.758    C1/row_reg[5]
  -------------------------------------------------------------------
                         required time                         16.758    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.728ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.952ns (17.611%)  route 4.454ns (82.389%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.066     5.458    C1/v_count[4]_i_2_n_0
    SLICE_X4Y46          LUT3 (Prop_lut3_I0_O)        0.124     5.582 r  C1/v_count[5]_i_2/O
                         net (fo=1, routed)           0.669     6.251    C1/v_count[5]_i_2_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.124     6.375 r  C1/v_count[5]_i_1/O
                         net (fo=2, routed)           0.658     7.033    C1/v_count[5]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  C1/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X5Y46          FDRE                                         r  C1/v_count_reg[5]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)       -0.102    16.761    C1/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.761    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  9.728    

Slack (MET) :             9.790ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.182ns (21.817%)  route 4.236ns (78.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 16.902 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           1.061     5.453    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.152     5.605 r  C1/v_count[9]_i_3/O
                         net (fo=5, routed)           0.620     6.224    C1/v_count[9]_i_3_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I2_O)        0.326     6.550 r  C1/v_count[6]_i_1/O
                         net (fo=2, routed)           0.495     7.045    C1/v_count[6]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  C1/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.517    16.902    C1/clk_out1
    SLICE_X6Y45          FDRE                                         r  C1/v_count_reg[6]/C
                         clock pessimism              0.093    16.995    
                         clock uncertainty           -0.132    16.863    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)       -0.028    16.835    C1/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  9.790    

Slack (MET) :             9.876ns  (required time - arrival time)
  Source:                 C1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.952ns (19.351%)  route 3.968ns (80.649%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 16.904 - 15.385 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.575     1.575    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.627     1.627    C1/clk_out1
    SLICE_X5Y33          FDRE                                         r  C1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     2.083 f  C1/h_count_reg[4]/Q
                         net (fo=5, routed)           0.852     2.935    C1/h_count[4]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     3.059 r  C1/h_count[10]_i_2/O
                         net (fo=9, routed)           1.208     4.267    C1/h_count[10]_i_2_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.124     4.391 r  C1/v_count[4]_i_2/O
                         net (fo=9, routed)           0.662     5.054    C1/v_count[4]_i_2_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124     5.178 r  C1/v_sync_i_2/O
                         net (fo=1, routed)           0.416     5.593    C1/v_sync_i_2_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     5.717 r  C1/v_sync_i_1/O
                         net (fo=1, routed)           0.830     6.547    C1/v_sync0
    SLICE_X0Y44          FDRE                                         r  C1/v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.457    16.842    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         1.519    16.904    C1/clk_out1
    SLICE_X0Y44          FDRE                                         r  C1/v_sync_reg/C
                         clock pessimism              0.080    16.984    
                         clock uncertainty           -0.132    16.852    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    16.423    C1/v_sync_reg
  -------------------------------------------------------------------
                         required time                         16.423    
                         arrival time                          -6.547    
  -------------------------------------------------------------------
                         slack                                  9.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 C3/random_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_xy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.275ns (62.657%)  route 0.164ns (37.343%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.565     0.565    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  C3/random_x_reg[8]/Q
                         net (fo=3, routed)           0.164     0.893    C3/random_x_reg_n_0_[8]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.938 r  C3/random_xy[25]_i_3/O
                         net (fo=1, routed)           0.000     0.938    C3/random_x__0[8]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.004 r  C3/random_xy_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.004    C3/random_xy_reg[25]_i_1_n_5
    SLICE_X13Y48         FDRE                                         r  C3/random_xy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.837     0.837    C3/clk_out1
    SLICE_X13Y48         FDRE                                         r  C3/random_xy_reg[24]/C
                         clock pessimism              0.000     0.837    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.105     0.942    C3/random_xy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 C3/random_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_xy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.308ns (65.268%)  route 0.164ns (34.732%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.565     0.565    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  C3/random_x_reg[8]/Q
                         net (fo=3, routed)           0.164     0.893    C3/random_x_reg_n_0_[8]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.938 r  C3/random_xy[25]_i_3/O
                         net (fo=1, routed)           0.000     0.938    C3/random_x__0[8]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.037 r  C3/random_xy_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.037    C3/random_xy_reg[25]_i_1_n_4
    SLICE_X13Y48         FDRE                                         r  C3/random_xy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.837     0.837    C3/clk_out1
    SLICE_X13Y48         FDRE                                         r  C3/random_xy_reg[25]/C
                         clock pessimism              0.000     0.837    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.105     0.942    C3/random_xy_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 C3/random_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.581%)  route 0.162ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.567     0.567    C3/clk_out1
    SLICE_X12Y49         FDRE                                         r  C3/random_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  C3/random_x_reg[4]/Q
                         net (fo=3, routed)           0.162     0.892    C3/random_x_reg_n_0_[4]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  C3/random_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.937    C3/random_x[4]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.046 r  C3/random_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    C3/random_x_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.100 r  C3/random_x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.100    C3/plusOp[5]
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.834     0.834    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    C3/random_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 C3/random_x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_xy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.275ns (52.972%)  route 0.244ns (47.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.565     0.565    C3/clk_out1
    SLICE_X12Y51         FDRE                                         r  C3/random_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  C3/random_x_reg[12]/Q
                         net (fo=3, routed)           0.244     0.973    C3/random_x_reg_n_0_[12]
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.018 r  C3/random_xy[29]_i_3/O
                         net (fo=1, routed)           0.000     1.018    C3/random_x__0[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.084 r  C3/random_xy_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.084    C3/random_xy_reg[29]_i_1_n_5
    SLICE_X13Y49         FDRE                                         r  C3/random_xy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.837     0.837    C3/clk_out1
    SLICE_X13Y49         FDRE                                         r  C3/random_xy_reg[28]/C
                         clock pessimism              0.000     0.837    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     0.942    C3/random_xy_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 C3/random_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.305%)  route 0.162ns (29.695%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.567     0.567    C3/clk_out1
    SLICE_X12Y49         FDRE                                         r  C3/random_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  C3/random_x_reg[4]/Q
                         net (fo=3, routed)           0.162     0.892    C3/random_x_reg_n_0_[4]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  C3/random_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.937    C3/random_x[4]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.046 r  C3/random_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    C3/random_x_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.113 r  C3/random_x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.113    C3/plusOp[7]
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.834     0.834    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[7]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    C3/random_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 C1/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C1/row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.593     0.593    C1/clk_out1
    SLICE_X5Y46          FDRE                                         r  C1/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  C1/v_count_reg[3]/Q
                         net (fo=10, routed)          0.081     0.814    C1/v_count[3]
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.045     0.859 r  C1/v_count[4]_i_1/O
                         net (fo=2, routed)           0.000     0.859    C1/v_count[4]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  C1/row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.864     0.864    C1/clk_out1
    SLICE_X4Y46          FDRE                                         r  C1/row_reg[4]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.092     0.698    C1/row_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 C3/random_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_xy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.378ns (69.755%)  route 0.164ns (30.245%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.565     0.565    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  C3/random_x_reg[8]/Q
                         net (fo=3, routed)           0.164     0.893    C3/random_x_reg_n_0_[8]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.938 r  C3/random_xy[25]_i_3/O
                         net (fo=1, routed)           0.000     0.938    C3/random_x__0[8]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.053 r  C3/random_xy_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.053    C3/random_xy_reg[25]_i_1_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.107 r  C3/random_xy_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.107    C3/random_xy_reg[29]_i_1_n_7
    SLICE_X13Y49         FDRE                                         r  C3/random_xy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.837     0.837    C3/clk_out1
    SLICE_X13Y49         FDRE                                         r  C3/random_xy_reg[26]/C
                         clock pessimism              0.000     0.837    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     0.942    C3/random_xy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 C3/random_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.505%)  route 0.162ns (28.495%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.567     0.567    C3/clk_out1
    SLICE_X12Y49         FDRE                                         r  C3/random_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  C3/random_x_reg[4]/Q
                         net (fo=3, routed)           0.162     0.892    C3/random_x_reg_n_0_[4]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  C3/random_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.937    C3/random_x[4]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.046 r  C3/random_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    C3/random_x_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.136 r  C3/random_x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.136    C3/plusOp[6]
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.834     0.834    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    C3/random_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 C3/random_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.604%)  route 0.162ns (28.396%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.567     0.567    C3/clk_out1
    SLICE_X12Y49         FDRE                                         r  C3/random_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  C3/random_x_reg[4]/Q
                         net (fo=3, routed)           0.162     0.892    C3/random_x_reg_n_0_[4]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  C3/random_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.937    C3/random_x[4]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.046 r  C3/random_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    C3/random_x_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.138 r  C3/random_x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.138    C3/plusOp[8]
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.834     0.834    C3/clk_out1
    SLICE_X12Y50         FDRE                                         r  C3/random_x_reg[8]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    C3/random_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 C3/random_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            C3/random_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.704%)  route 0.162ns (28.296%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.549     0.549    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.567     0.567    C3/clk_out1
    SLICE_X12Y49         FDRE                                         r  C3/random_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  C3/random_x_reg[4]/Q
                         net (fo=3, routed)           0.162     0.892    C3/random_x_reg_n_0_[4]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.937 r  C3/random_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.937    C3/random_x[4]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.046 r  C3/random_x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    C3/random_x_reg[4]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.087 r  C3/random_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.087    C3/random_x_reg[8]_i_1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.140 r  C3/random_x_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.140    C3/plusOp[9]
    SLICE_X12Y51         FDRE                                         r  C3/random_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.817     0.817    C2/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  C2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    C2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  C2/inst/clkout1_buf/O
                         net (fo=130, routed)         0.834     0.834    C3/clk_out1
    SLICE_X12Y51         FDRE                                         r  C3/random_x_reg[9]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.134     0.968    C3/random_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { C2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    C2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y34      C1/col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y38      C1/col_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y34      C1/col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y34      C1/col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y33      C1/col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y33      C1/col_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y34      C1/col_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y36      C1/col_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y38      C1/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y33      C1/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y33      C1/col_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y36      C1/col_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y44      C1/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y34      C1/col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y38      C1/col_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y38      C1/col_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y34      C1/col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y33      C1/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { C2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    C2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  C2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[4]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[5]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[6]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.704ns (22.653%)  route 2.404ns (77.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 f  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.691     7.255    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  C5/U1/ps2_out[7]_i_1/O
                         net (fo=9, routed)           0.875     8.254    C5/U1/ps2_out[7]_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[7]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y61          FDRE (Setup_fdre_C_CE)      -0.169    14.915    C5/U1/ps2_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 C5/U1/ps2c_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/count_idle_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.642ns (26.182%)  route 1.810ns (73.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.621     5.142    C5/U1/clk_100mhz
    SLICE_X2Y63          FDRE                                         r  C5/U1/ps2c_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518     5.660 f  C5/U1/ps2c_int_reg/Q
                         net (fo=12, routed)          0.851     6.511    C5/U1/ps2c_int_reg_0
    SLICE_X2Y59          LUT1 (Prop_lut1_I0_O)        0.124     6.635 r  C5/U1/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.959     7.594    C5/U1/count_idle[0]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  C5/U1/count_idle_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U1/clk_100mhz
    SLICE_X3Y60          FDRE                                         r  C5/U1/count_idle_reg[12]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y60          FDRE (Setup_fdre_C_R)       -0.429    14.656    C5/U1/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/count_idle_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.580%)  route 1.945ns (73.420%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 r  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.293     6.857    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  C5/U1/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.814     7.794    C5/U1/count_idle[0]_i_2_n_0
    SLICE_X3Y60          FDRE                                         r  C5/U1/count_idle_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U1/clk_100mhz
    SLICE_X3Y60          FDRE                                         r  C5/U1/count_idle_reg[12]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.880    C5/U1/count_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/count_idle_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.704ns (26.582%)  route 1.944ns (73.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 r  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.293     6.857    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  C5/U1/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.813     7.794    C5/U1/count_idle[0]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  C5/U1/count_idle_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U1/clk_100mhz
    SLICE_X3Y59          FDRE                                         r  C5/U1/count_idle_reg[10]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.880    C5/U1/count_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 C5/U1/count_idle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/count_idle_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.704ns (26.582%)  route 1.944ns (73.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X3Y57          FDRE                                         r  C5/U1/count_idle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  C5/U1/count_idle_reg[1]/Q
                         net (fo=2, routed)           0.838     6.440    C5/U1/count_idle_reg[1]
    SLICE_X2Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.564 r  C5/U1/ps2_out[7]_i_2/O
                         net (fo=2, routed)           0.293     6.857    C5/U1/ps2_out[7]_i_2_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.124     6.981 r  C5/U1/count_idle[0]_i_2/O
                         net (fo=13, routed)          0.813     7.794    C5/U1/count_idle[0]_i_2_n_0
    SLICE_X3Y59          FDRE                                         r  C5/U1/count_idle_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U1/clk_100mhz
    SLICE_X3Y59          FDRE                                         r  C5/U1/count_idle_reg[11]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.880    C5/U1/count_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  7.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 C5/U1/ps2c_filter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2c_filter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    C5/U1/clk_100mhz
    SLICE_X3Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  C5/U1/ps2c_filter_reg[6]/Q
                         net (fo=2, routed)           0.109     1.723    C5/U1/ps2c_filter[6]
    SLICE_X1Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    C5/U1/clk_100mhz
    SLICE_X1Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X1Y63          FDPE (Hold_fdpe_C_D)         0.072     1.559    C5/U1/ps2c_filter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.749%)  route 0.142ns (50.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C5/U1/ps2_out_reg[0]/Q
                         net (fo=4, routed)           0.142     1.759    C5/U2/Q[0]
    SLICE_X4Y58          FDPE                                         r  C5/U2/keyWaarde_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.988    C5/U2/clk_100mhz
    SLICE_X4Y58          FDPE                                         r  C5/U2/keyWaarde_reg[0]_P/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y58          FDPE (Hold_fdpe_C_D)         0.070     1.580    C5/U2/keyWaarde_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 C5/U1/ps2d_filter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2d_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    C5/U1/clk_100mhz
    SLICE_X3Y63          FDPE                                         r  C5/U1/ps2d_filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  C5/U1/ps2d_filter_reg[6]/Q
                         net (fo=2, routed)           0.118     1.731    C5/U1/ps2d_filter[6]
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  C5/U1/ps2d_int_i_1/O
                         net (fo=1, routed)           0.000     1.776    C5/U1/ps2d_int_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  C5/U1/ps2d_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.987    C5/U1/clk_100mhz
    SLICE_X3Y62          FDRE                                         r  C5/U1/ps2d_int_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.091     1.579    C5/U1/ps2d_int_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.760%)  route 0.163ns (46.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C5/U1/ps2_out_reg[0]/Q
                         net (fo=4, routed)           0.163     1.779    C5/U1/Q[0]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.048     1.827 r  C5/U1/keyWaarde[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.827    C5/U2/keyWaarde_reg[0]_C_2
    SLICE_X5Y58          FDCE                                         r  C5/U2/keyWaarde_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.988    C5/U2/clk_100mhz
    SLICE_X5Y58          FDCE                                         r  C5/U2/keyWaarde_reg[0]_C/C
                         clock pessimism             -0.478     1.510    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.105     1.615    C5/U2/keyWaarde_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 C5/U1/ps2d_filter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2d_filter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.172%)  route 0.186ns (56.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    C5/U1/clk_100mhz
    SLICE_X3Y63          FDPE                                         r  C5/U1/ps2d_filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  C5/U1/ps2d_filter_reg[6]/Q
                         net (fo=2, routed)           0.186     1.799    C5/U1/ps2d_filter[6]
    SLICE_X4Y62          FDPE                                         r  C5/U1/ps2d_filter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    C5/U1/clk_100mhz
    SLICE_X4Y62          FDPE                                         r  C5/U1/ps2d_filter_reg[5]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y62          FDPE (Hold_fdpe_C_D)         0.072     1.579    C5/U1/ps2d_filter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 C5/U1/ps2c_filter_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2c_filter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.226%)  route 0.171ns (54.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    C5/U1/clk_100mhz
    SLICE_X0Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  C5/U1/ps2c_filter_reg[7]/Q
                         net (fo=2, routed)           0.171     1.784    C5/U1/ps2c_filter[7]
    SLICE_X3Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    C5/U1/clk_100mhz
    SLICE_X3Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y63          FDPE (Hold_fdpe_C_D)         0.070     1.557    C5/U1/ps2c_filter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 C5/U1/ps2_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/prev_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.227ns (69.281%)  route 0.101ns (30.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.473    C5/U1/clk_100mhz
    SLICE_X3Y62          FDRE                                         r  C5/U1/ps2_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  C5/U1/ps2_new_reg/Q
                         net (fo=10, routed)          0.101     1.702    C5/U2/ps2_new
    SLICE_X3Y62          LUT3 (Prop_lut3_I2_O)        0.099     1.801 r  C5/U2/prev_valid_i_1/O
                         net (fo=1, routed)           0.000     1.801    C5/U2/prev_valid_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  C5/U2/prev_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.987    C5/U2/clk_100mhz
    SLICE_X3Y62          FDRE                                         r  C5/U2/prev_valid_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.092     1.565    C5/U2/prev_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.003%)  route 0.185ns (52.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  C5/U1/ps2_out_reg[3]/Q
                         net (fo=4, routed)           0.185     1.823    C5/U2/Q[3]
    SLICE_X5Y60          FDPE                                         r  C5/U2/keyWaarde_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X5Y60          FDPE                                         r  C5/U2/keyWaarde_reg[3]_P/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y60          FDPE (Hold_fdpe_C_D)         0.070     1.579    C5/U2/keyWaarde_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 C5/U1/ps2d_filter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2d_filter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    C5/U1/clk_100mhz
    SLICE_X4Y62          FDPE                                         r  C5/U1/ps2d_filter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  C5/U1/ps2d_filter_reg[2]/Q
                         net (fo=3, routed)           0.185     1.797    C5/U1/ps2d_filter[2]
    SLICE_X5Y62          FDPE                                         r  C5/U1/ps2d_filter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    C5/U1/clk_100mhz
    SLICE_X5Y62          FDPE                                         r  C5/U1/ps2d_filter_reg[1]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X5Y62          FDPE (Hold_fdpe_C_D)         0.066     1.550    C5/U1/ps2d_filter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 C5/U1/ps2c_filter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U1/ps2c_filter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    C5/U1/clk_100mhz
    SLICE_X1Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  C5/U1/ps2c_filter_reg[2]/Q
                         net (fo=3, routed)           0.188     1.802    C5/U1/ps2c_filter[2]
    SLICE_X0Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.986    C5/U1/clk_100mhz
    SLICE_X0Y63          FDPE                                         r  C5/U1/ps2c_filter_reg[1]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X0Y63          FDPE (Hold_fdpe_C_D)         0.066     1.551    C5/U1/ps2c_filter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    C5/U1/count_idle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    C5/U1/count_idle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57    C5/U1/count_idle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    C5/U1/count_idle_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    C5/U1/count_idle_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    C5/U1/count_idle_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58    C5/U1/count_idle_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59    C5/U1/count_idle_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59    C5/U1/count_idle_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y62    C5/U1/ps2_new_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    C5/U1/ps2_out_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    C5/U1/ps2c_filter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63    C5/U1/ps2c_filter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63    C5/U1/ps2c_filter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    C5/U1/count_idle_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    C5/U1/count_idle_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57    C5/U1/count_idle_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    C5/U1/count_idle_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    C5/U1/count_idle_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    C5/U1/count_idle_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58    C5/U1/count_idle_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    C5/U1/ps2_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y58    C5/U1/ps2_out_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58    C5/U2/keyWaarde_reg[1]_P/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.608ns (23.394%)  route 1.991ns (76.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.625     5.146    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  C5/U1/ps2_out_reg[1]/Q
                         net (fo=4, routed)           1.397     6.999    C5/U1/Q[1]
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.152     7.151 f  C5/U1/keyWaarde_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.594     7.745    C5/U2/keyWaarde_reg[1]_C_1
    SLICE_X0Y59          FDCE                                         f  C5/U2/keyWaarde_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U2/clk_100mhz
    SLICE_X0Y59          FDCE                                         r  C5/U2/keyWaarde_reg[1]_C/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.607    14.478    C5/U2/keyWaarde_reg[1]_C
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.801ns (33.503%)  route 1.590ns (66.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478     5.622 r  C5/U1/ps2_out_reg[6]/Q
                         net (fo=4, routed)           1.091     6.713    C5/U1/Q[6]
    SLICE_X0Y61          LUT2 (Prop_lut2_I1_O)        0.323     7.036 f  C5/U1/keyWaarde_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.499     7.535    C5/U2/keyWaarde_reg[6]_C_1
    SLICE_X0Y60          FDCE                                         f  C5/U2/keyWaarde_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.507    14.848    C5/U2/clk_100mhz
    SLICE_X0Y60          FDCE                                         r  C5/U2/keyWaarde_reg[6]_C/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.607    14.478    C5/U2/keyWaarde_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.805ns (34.476%)  route 1.530ns (65.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478     5.622 r  C5/U1/ps2_out_reg[7]/Q
                         net (fo=4, routed)           0.657     6.279    C5/U1/Q[7]
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.327     6.606 f  C5/U1/keyWaarde_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.873     7.479    C5/U2/keyWaarde_reg[7]_C_1
    SLICE_X0Y62          FDCE                                         f  C5/U2/keyWaarde_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    C5/U2/clk_100mhz
    SLICE_X0Y62          FDCE                                         r  C5/U2/keyWaarde_reg[7]_C/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y62          FDCE (Recov_fdce_C_CLR)     -0.607    14.476    C5/U2/keyWaarde_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.773ns (30.080%)  route 1.797ns (69.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478     5.622 f  C5/U1/ps2_out_reg[6]/Q
                         net (fo=4, routed)           0.868     6.490    C5/U1/Q[6]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.295     6.785 f  C5/U1/keyWaarde_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.929     7.714    C5/U2/keyWaarde_reg[6]_P_0
    SLICE_X1Y61          FDPE                                         f  C5/U2/keyWaarde_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U2/clk_100mhz
    SLICE_X1Y61          FDPE                                         r  C5/U2/keyWaarde_reg[6]_P/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y61          FDPE (Recov_fdpe_C_PRE)     -0.359    14.725    C5/U2/keyWaarde_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.602%)  route 1.603ns (71.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  C5/U1/ps2_out_reg[2]/Q
                         net (fo=4, routed)           0.821     6.482    C5/U1/Q[2]
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.124     6.606 f  C5/U1/keyWaarde_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.782     7.388    C5/U2/keyWaarde_reg[2]_P_0
    SLICE_X5Y59          FDPE                                         f  C5/U2/keyWaarde_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    C5/U2/clk_100mhz
    SLICE_X5Y59          FDPE                                         r  C5/U2/keyWaarde_reg[2]_P/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y59          FDPE (Recov_fdpe_C_PRE)     -0.359    14.710    C5/U2/keyWaarde_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.670ns (33.699%)  route 1.318ns (66.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  C5/U1/ps2_out_reg[5]/Q
                         net (fo=4, routed)           0.677     6.339    C5/U1/Q[5]
    SLICE_X3Y61          LUT2 (Prop_lut2_I1_O)        0.152     6.491 f  C5/U1/keyWaarde_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.641     7.132    C5/U2/keyWaarde_reg[5]_C_1
    SLICE_X3Y61          FDCE                                         f  C5/U2/keyWaarde_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.506    14.847    C5/U2/clk_100mhz
    SLICE_X3Y61          FDCE                                         r  C5/U2/keyWaarde_reg[5]_C/C
                         clock pessimism              0.275    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.607    14.480    C5/U2/keyWaarde_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.668ns (34.002%)  route 1.297ns (65.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  C5/U1/ps2_out_reg[2]/Q
                         net (fo=4, routed)           0.798     6.460    C5/U1/Q[2]
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.150     6.610 f  C5/U1/keyWaarde_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.499     7.108    C5/U2/keyWaarde_reg[2]_C_1
    SLICE_X7Y59          FDCE                                         f  C5/U2/keyWaarde_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    C5/U2/clk_100mhz
    SLICE_X7Y59          FDCE                                         r  C5/U2/keyWaarde_reg[2]_C/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y59          FDCE (Recov_fdce_C_CLR)     -0.607    14.462    C5/U2/keyWaarde_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.636ns (31.767%)  route 1.366ns (68.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  C5/U1/ps2_out_reg[3]/Q
                         net (fo=4, routed)           0.566     6.228    C5/U1/Q[3]
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.118     6.346 f  C5/U1/keyWaarde_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.800     7.146    C5/U2/keyWaarde_reg[3]_P_0
    SLICE_X5Y60          FDPE                                         f  C5/U2/keyWaarde_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    C5/U2/clk_100mhz
    SLICE_X5Y60          FDPE                                         r  C5/U2/keyWaarde_reg[3]_P/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y60          FDPE (Recov_fdpe_C_PRE)     -0.561    14.508    C5/U2/keyWaarde_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.773ns (38.380%)  route 1.241ns (61.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.478     5.622 f  C5/U1/ps2_out_reg[7]/Q
                         net (fo=4, routed)           0.566     6.188    C5/U1/Q[7]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.295     6.483 f  C5/U1/keyWaarde_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.675     7.158    C5/U2/keyWaarde_reg[7]_P_0
    SLICE_X2Y62          FDPE                                         f  C5/U2/keyWaarde_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.505    14.846    C5/U2/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  C5/U2/keyWaarde_reg[7]_P/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y62          FDPE (Recov_fdpe_C_PRE)     -0.563    14.520    C5/U2/keyWaarde_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 C5/U1/ps2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.668ns (33.136%)  route 1.348ns (66.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.623     5.144    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  C5/U1/ps2_out_reg[4]/Q
                         net (fo=4, routed)           0.849     6.511    C5/U1/Q[4]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.150     6.661 f  C5/U1/keyWaarde_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.499     7.160    C5/U2/keyWaarde_reg[4]_C_1
    SLICE_X6Y61          FDCE                                         f  C5/U2/keyWaarde_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.504    14.845    C5/U2/clk_100mhz
    SLICE_X6Y61          FDCE                                         r  C5/U2/keyWaarde_reg[4]_C/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y61          FDCE (Recov_fdce_C_CLR)     -0.521    14.547    C5/U2/keyWaarde_reg[4]_C
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  7.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.937%)  route 0.346ns (65.063%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  C5/U1/ps2_out_reg[0]/Q
                         net (fo=4, routed)           0.163     1.779    C5/U1/Q[0]
    SLICE_X5Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.824 f  C5/U1/keyWaarde_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.008    C5/U2/keyWaarde_reg[0]_C_1
    SLICE_X5Y58          FDCE                                         f  C5/U2/keyWaarde_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.988    C5/U2/clk_100mhz
    SLICE_X5Y58          FDCE                                         r  C5/U2/keyWaarde_reg[0]_C/C
                         clock pessimism             -0.478     1.510    
    SLICE_X5Y58          FDCE (Remov_fdce_C_CLR)     -0.092     1.418    C5/U2/keyWaarde_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.183ns (34.260%)  route 0.351ns (65.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  C5/U1/ps2_out_reg[0]/Q
                         net (fo=4, routed)           0.168     1.785    C5/U1/Q[0]
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.042     1.827 f  C5/U1/keyWaarde_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.183     2.009    C5/U2/keyWaarde_reg[0]_P_0
    SLICE_X4Y58          FDPE                                         f  C5/U2/keyWaarde_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.988    C5/U2/clk_100mhz
    SLICE_X4Y58          FDPE                                         r  C5/U2/keyWaarde_reg[0]_P/C
                         clock pessimism             -0.478     1.510    
    SLICE_X4Y58          FDPE (Remov_fdpe_C_PRE)     -0.157     1.353    C5/U2/keyWaarde_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.716%)  route 0.420ns (69.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.475    C5/U1/clk_100mhz
    SLICE_X1Y58          FDRE                                         r  C5/U1/ps2_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  C5/U1/ps2_out_reg[1]/Q
                         net (fo=4, routed)           0.231     1.848    C5/U1/Q[1]
    SLICE_X1Y58          LUT2 (Prop_lut2_I1_O)        0.045     1.893 f  C5/U1/keyWaarde_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.081    C5/U2/keyWaarde_reg[1]_P_0
    SLICE_X0Y58          FDPE                                         f  C5/U2/keyWaarde_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.862     1.990    C5/U2/clk_100mhz
    SLICE_X0Y58          FDPE                                         r  C5/U2/keyWaarde_reg[1]_P/C
                         clock pessimism             -0.502     1.488    
    SLICE_X0Y58          FDPE (Remov_fdpe_C_PRE)     -0.095     1.393    C5/U2/keyWaarde_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.212ns (33.094%)  route 0.429ns (66.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  C5/U1/ps2_out_reg[3]/Q
                         net (fo=4, routed)           0.226     1.864    C5/U1/Q[3]
    SLICE_X4Y60          LUT2 (Prop_lut2_I1_O)        0.048     1.912 f  C5/U1/keyWaarde_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.203     2.115    C5/U2/keyWaarde_reg[3]_C_1
    SLICE_X4Y60          FDCE                                         f  C5/U2/keyWaarde_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X4Y60          FDCE                                         r  C5/U2/keyWaarde_reg[3]_C/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y60          FDCE (Remov_fdce_C_CLR)     -0.154     1.355    C5/U2/keyWaarde_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.209ns (29.792%)  route 0.493ns (70.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  C5/U1/ps2_out_reg[4]/Q
                         net (fo=4, routed)           0.213     1.851    C5/U1/Q[4]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.045     1.896 f  C5/U1/keyWaarde_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.280     2.176    C5/U2/keyWaarde_reg[4]_P_0
    SLICE_X5Y61          FDPE                                         f  C5/U2/keyWaarde_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X5Y61          FDPE                                         r  C5/U2/keyWaarde_reg[4]_P/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y61          FDPE (Remov_fdpe_C_PRE)     -0.095     1.414    C5/U2/keyWaarde_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.206ns (30.703%)  route 0.465ns (69.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  C5/U1/ps2_out_reg[4]/Q
                         net (fo=4, routed)           0.294     1.932    C5/U1/Q[4]
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.042     1.974 f  C5/U1/keyWaarde_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.171     2.145    C5/U2/keyWaarde_reg[4]_C_1
    SLICE_X6Y61          FDCE                                         f  C5/U2/keyWaarde_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X6Y61          FDCE                                         r  C5/U2/keyWaarde_reg[4]_C/C
                         clock pessimism             -0.478     1.509    
    SLICE_X6Y61          FDCE (Remov_fdce_C_CLR)     -0.129     1.380    C5/U2/keyWaarde_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.212ns (32.789%)  route 0.435ns (67.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  C5/U1/ps2_out_reg[5]/Q
                         net (fo=4, routed)           0.232     1.870    C5/U1/Q[5]
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.048     1.918 f  C5/U1/keyWaarde_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.203     2.121    C5/U2/keyWaarde_reg[5]_P_0
    SLICE_X4Y61          FDPE                                         f  C5/U2/keyWaarde_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X4Y61          FDPE                                         r  C5/U2/keyWaarde_reg[5]_P/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y61          FDPE (Remov_fdpe_C_PRE)     -0.157     1.352    C5/U2/keyWaarde_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.206ns (30.858%)  route 0.462ns (69.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  C5/U1/ps2_out_reg[2]/Q
                         net (fo=4, routed)           0.291     1.929    C5/U1/Q[2]
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.042     1.971 f  C5/U1/keyWaarde_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.171     2.142    C5/U2/keyWaarde_reg[2]_C_1
    SLICE_X7Y59          FDCE                                         f  C5/U2/keyWaarde_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.988    C5/U2/clk_100mhz
    SLICE_X7Y59          FDCE                                         r  C5/U2/keyWaarde_reg[2]_C/C
                         clock pessimism             -0.478     1.510    
    SLICE_X7Y59          FDCE (Remov_fdce_C_CLR)     -0.154     1.356    C5/U2/keyWaarde_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.250ns (35.967%)  route 0.445ns (64.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.148     1.622 f  C5/U1/ps2_out_reg[7]/Q
                         net (fo=4, routed)           0.212     1.835    C5/U1/Q[7]
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.102     1.937 f  C5/U1/keyWaarde_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.233     2.169    C5/U2/keyWaarde_reg[7]_P_0
    SLICE_X2Y62          FDPE                                         f  C5/U2/keyWaarde_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.987    C5/U2/clk_100mhz
    SLICE_X2Y62          FDPE                                         r  C5/U2/keyWaarde_reg[7]_P/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y62          FDPE (Remov_fdpe_C_PRE)     -0.133     1.355    C5/U2/keyWaarde_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 C5/U1/ps2_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C5/U2/keyWaarde_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.212ns (30.412%)  route 0.485ns (69.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    C5/U1/clk_100mhz
    SLICE_X2Y61          FDRE                                         r  C5/U1/ps2_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  C5/U1/ps2_out_reg[3]/Q
                         net (fo=4, routed)           0.211     1.849    C5/U1/Q[3]
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.048     1.897 f  C5/U1/keyWaarde_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.274     2.171    C5/U2/keyWaarde_reg[3]_P_0
    SLICE_X5Y60          FDPE                                         f  C5/U2/keyWaarde_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100mhz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    C5/U2/clk_100mhz
    SLICE_X5Y60          FDPE                                         r  C5/U2/keyWaarde_reg[3]_P/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y60          FDPE (Remov_fdpe_C_PRE)     -0.157     1.352    C5/U2/keyWaarde_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.819    





