#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: T5810JP

# Mon Sep 23 15:01:41 2019

#Implementation: i2c_interface

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Top entity is set to top_module.
File D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd changed - recompiling
VHDL syntax check successful!
File D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd changed - recompiling
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD233 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":88:14:88:15|Using sequential encoding for type state_t.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":142:1:142:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":144:5:144:9|Referenced variable rst_n is not in sensitivity list.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":65:13:65:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "1000000".
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":85:16:85:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":94:18:94:23|Referenced variable addr_i is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":106:18:106:23|Referenced variable data_i is not in sensitivity list.
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":15:2:15:7|Signal data_o is floating; a simulation mismatch is possible.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":124:2:124:5|Latch generated from process for signal nState(0 to 6); possible missing assignment in an if or case statement.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":10:7:10:16|Synthesizing work.wb_manager.rtl.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":63:14:63:15|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":7:7:7:13|Synthesizing work.timeout.rtl_timeout.
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":28:8:28:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":33:27:33:28|Referenced variable en is not in sensitivity list.
Post processing for work.timeout.rtl_timeout
@W: CL113 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":30:2:30:3|Feedback mux created for signal clk_counter[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.wb_manager.rtl
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 4 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch generated from process for signal nState(1 downto 0); possible missing assignment in an if or case statement.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:8|Input port bits 7 to 3 of option(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":18:2:18:11|Input port bits 7 to 6 of wbm_status(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":18:2:18:11|Input port bits 4 to 0 of wbm_status(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":21:2:21:11|Input wbm_data_o is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 15:01:41 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 15:01:41 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 15:01:42 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Sep 23 15:01:43 2019

###########################################################]
Pre-mapping Report

# Mon Sep 23 15:01:43 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt 
Printing clock  summary report in "D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@W: BN287 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Register cState[0:5] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN287 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Register cState[0:6] with reset has an initial value of 1. Ignoring initial value.  
@W: BN288 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch nState[0] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch nState[1] with set has an initial value of 0. Ignoring initial value.  
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=7  set on top level netlist top_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                                 Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                                1.0 MHz       1000.000      system       system_clkgroup         15   
                                                                                                                      
0 -       top_module|sys_clk_inferred_clock     133.0 MHz     7.519         inferred     Inferred_clkgroup_0     39   
======================================================================================================================

@W: MT531 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Found signal identified as System clock which controls 15 sequential elements including wb_manager_inst.nState[5].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\workingdir\fpga\pico_dev_test\heartbeat.vhd":30:1:30:2|Found inferred clock top_module|sys_clk_inferred_clock which controls 39 sequential elements including HeartBeatInst0.iCounter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[7] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[6] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[4] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 23 15:01:44 2019

###########################################################]
Map & Optimize Report

# Mon Sep 23 15:01:44 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "000001" on instance wb_manager_inst.nState[0:5].
@N: FX493 |Applying initial value "00" on instance cState[1:0].
@N: FX493 |Applying initial value "0000001" on instance i2c_controller_inst.nState[0:6].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"d:\workingdir\fpga\pico_dev_test\timeout.vhd":30:2:30:3|Found counter in view:work.wb_manager(rtl) instance timeoutIns.clk_counter[15:0] 
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[7] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[6] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[4] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance wb_manager_inst.status_0[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState_0[0] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance wb_manager_inst.status[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":144:2:144:3|Removing sequential instance cState[0] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":144:2:144:3|Removing sequential instance cState[1] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[1] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[2] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[3] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[4] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[6] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Removing sequential instance i2c_controller_inst.cState[0] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance wb_manager_inst.status_1[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.40ns		  38 /        40

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO129 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Sequential instance nState_1_.res_reg is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Sequential instance nState_0_.res_reg_0 is reduced to a combinational gate by constant propagation.

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock top_module|sys_clk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 instances converted, 57 sequential instances remain driven by gated/generated clocks

====================================================================================== Gated/Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance                   Explanation                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                                          OSCH                   40         cState_0[0]                       No gated clock conversion method for cell cell:LUCENT.FD1S3DX
@K:CKID0002       i2c_controller_inst.cState_ret_1_RNII1AO          ORCALUT4               7          i2c_controller_inst.nState[0]     No clocks found on inputs                                    
@K:CKID0003       wb_manager_inst.nState_1_sqmuxa_4_i               ORCALUT4               6          wb_manager_inst.nState[0]         No clocks found on inputs                                    
@K:CKID0004       wb_manager_inst.efb_i2c_Inst0.un1_cState_3        ORCALUT4               3          nState_0_.res_reg                 No clocks found on inputs                                    
@K:CKID0005       wb_manager_inst.efb_i2c_Inst0.un1_i2c_addr5_0     ORCALUT4               1          nState_0_.res_lat                 No clocks found on inputs                                    
=====================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT246 :"d:\workingdir\fpga\pico_dev_test\efb_i2c_vhdl.vhd":158:4:158:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Sep 23 15:01:46 2019
#


Top view:               top_module
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 994.830

                   Requested     Estimated     Requested     Estimated                 Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type       Group          
-----------------------------------------------------------------------------------------------------------------
System             1.0 MHz       193.4 MHz     1000.000      5.170         994.830     system     system_clkgroup
=================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    994.830  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                             Arrival            
Instance                                      Reference     Type        Pin     Net                Time        Slack  
                                              Clock                                                                   
----------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[0]     System        FD1P3DX     Q       clk_counter[0]     0.972       994.830
wb_manager_inst.timeoutIns.clk_counter[1]     System        FD1P3DX     Q       clk_counter[1]     0.972       994.972
wb_manager_inst.timeoutIns.clk_counter[2]     System        FD1P3DX     Q       clk_counter[2]     0.972       994.972
wb_manager_inst.timeoutIns.clk_counter[3]     System        FD1P3DX     Q       clk_counter[3]     1.044       995.043
wb_manager_inst.timeoutIns.clk_counter[4]     System        FD1P3DX     Q       clk_counter[4]     1.044       995.043
wb_manager_inst.timeoutIns.clk_counter[5]     System        FD1P3DX     Q       clk_counter[5]     1.044       995.186
wb_manager_inst.timeoutIns.clk_counter[6]     System        FD1P3DX     Q       clk_counter[6]     1.044       995.186
wb_manager_inst.timeoutIns.clk_counter[7]     System        FD1P3DX     Q       clk_counter[7]     1.044       995.329
wb_manager_inst.timeoutIns.clk_counter[8]     System        FD1P3DX     Q       clk_counter[8]     1.044       995.329
wb_manager_inst.timeoutIns.clk_counter[9]     System        FD1P3DX     Q       clk_counter[9]     1.044       995.471
======================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                Required            
Instance                                       Reference     Type        Pin     Net                   Time         Slack  
                                               Clock                                                                       
---------------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[15]     System        FD1P3DX     D       clk_counter_s[15]     999.894      994.830
wb_manager_inst.timeoutIns.clk_counter[13]     System        FD1P3DX     D       clk_counter_s[13]     999.894      994.972
wb_manager_inst.timeoutIns.clk_counter[14]     System        FD1P3DX     D       clk_counter_s[14]     999.894      994.972
wb_manager_inst.timeoutIns.clk_counter[11]     System        FD1P3DX     D       clk_counter_s[11]     999.894      995.115
wb_manager_inst.timeoutIns.clk_counter[12]     System        FD1P3DX     D       clk_counter_s[12]     999.894      995.115
wb_manager_inst.timeoutIns.clk_counter[9]      System        FD1P3DX     D       clk_counter_s[9]      999.894      995.258
wb_manager_inst.timeoutIns.clk_counter[10]     System        FD1P3DX     D       clk_counter_s[10]     999.894      995.258
wb_manager_inst.timeoutIns.clk_counter[7]      System        FD1P3DX     D       clk_counter_s[7]      999.894      995.401
wb_manager_inst.timeoutIns.clk_counter[8]      System        FD1P3DX     D       clk_counter_s[8]      999.894      995.401
wb_manager_inst.timeoutIns.clk_counter[5]      System        FD1P3DX     D       clk_counter_s[5]      999.894      995.543
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         999.894

    - Propagation time:                      5.065
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     994.830

    Number of logic level(s):                9
    Starting point:                          wb_manager_inst.timeoutIns.clk_counter[0] / Q
    Ending point:                            wb_manager_inst.timeoutIns.clk_counter[15] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[0]            FD1P3DX     Q        Out     0.972     0.972       -         
clk_counter[0]                                       Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
clk_counter_cry[0]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
clk_counter_cry[2]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
clk_counter_cry[4]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
clk_counter_cry[6]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
clk_counter_cry[8]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
clk_counter_cry[10]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
clk_counter_cry[12]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
clk_counter_cry[14]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_s_0[15]       CCU2D       CIN      In      0.000     3.516       -         
wb_manager_inst.timeoutIns.clk_counter_s_0[15]       CCU2D       S0       Out     1.549     5.065       -         
clk_counter_s[15]                                    Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter[15]           FD1P3DX     D        In      0.000     5.065       -         
==================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 40 of 1280 (3%)
Latch bits:      17
PIC Latch:       0
I/O cells:       5


Details:
BB:             2
CCU2D:          9
FD1P3DX:        16
FD1S1A:         11
FD1S1AY:        2
FD1S1B:         1
FD1S1D:         3
FD1S3BX:        2
FD1S3DX:        22
GSR:            1
IB:             1
INV:            3
OB:             2
ORCALUT4:       36
OSCH:           1
PUR:            1
VHI:            6
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Sep 23 15:01:46 2019

###########################################################]
