<HTML>
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<!-- Created on 2003-09-18 by texi2html 1.64 -->
<!-- 
Written by: Lionel Cons <Lionel.Cons@cern.ch> (original author)
            Karl Berry  <karl@freefriends.org>
            Olaf Bachmann <obachman@mathematik.uni-kl.de>
            and many others.
Maintained by: Olaf Bachmann <obachman@mathematik.uni-kl.de>
Send bugs and suggestions to <texi2html@mathematik.uni-kl.de>
 
-->
<HEAD>
<TITLE>Using the GNU Compiler Collection: M88K Options</TITLE>

<META NAME="description" CONTENT="Using the GNU Compiler Collection: M88K Options">
<META NAME="keywords" CONTENT="Using the GNU Compiler Collection: M88K Options">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META NAME="Generator" CONTENT="texi2html 1.64">

</HEAD>

<BODY >

<A NAME="SEC27"></A>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_26.html#SEC26"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_28.html#SEC28"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>
<HR SIZE=1>
<H3> 2.14.11 M88K Options </H3>
<!--docid::SEC27::-->
<P>

These <SAMP>`-m'</SAMP> options are defined for Motorola 88k architectures:
</P><P>

<DL COMPACT>
<DT><CODE>-m88000</CODE>
<DD><A NAME="IDX144"></A>
Generate code that works well on both the m88100 and the
m88110.
<P>

<DT><CODE>-m88100</CODE>
<DD><A NAME="IDX145"></A>
Generate code that works best for the m88100, but that also
runs on the m88110.
<P>

<DT><CODE>-m88110</CODE>
<DD><A NAME="IDX146"></A>
Generate code that works best for the m88110, and may not run
on the m88100.
<P>

<DT><CODE>-mbig-pic</CODE>
<DD><A NAME="IDX147"></A>
Obsolete option to be removed from the next revision.
Use <SAMP>`-fPIC'</SAMP>.
<P>

<DT><CODE>-midentify-revision</CODE>
<DD><A NAME="IDX148"></A>
<A NAME="IDX149"></A>
<A NAME="IDX150"></A>
Include an <CODE>ident</CODE> directive in the assembler output recording the
source file name, compiler name and version, timestamp, and compilation
flags used.
<P>

<DT><CODE>-mno-underscores</CODE>
<DD><A NAME="IDX151"></A>
<A NAME="IDX152"></A>
In assembler output, emit symbol names without adding an underscore
character at the beginning of each name.  The default is to use an
underscore as prefix on each name.
<P>

<DT><CODE>-mocs-debug-info</CODE>
<DD><DT><CODE>-mno-ocs-debug-info</CODE>
<DD><A NAME="IDX153"></A>
<A NAME="IDX154"></A>
<A NAME="IDX155"></A>
<A NAME="IDX156"></A>
Include (or omit) additional debugging information (about registers used
in each stack frame) as specified in the 88open Object Compatibility
Standard, "OCS".  This extra information allows debugging of code that
has had the frame pointer eliminated.  The default for DG/UX, SVr4, and
Delta 88 SVr3.2 is to include this information; other 88k configurations
omit this information by default.
<P>

<DT><CODE>-mocs-frame-position</CODE>
<DD><A NAME="IDX157"></A>
<A NAME="IDX158"></A>
When emitting COFF debugging information for automatic variables and
parameters stored on the stack, use the offset from the canonical frame
address, which is the stack pointer (register 31) on entry to the
function.  The DG/UX, SVr4, Delta88 SVr3.2, and BCS configurations use
<SAMP>`-mocs-frame-position'</SAMP>; other 88k configurations have the default
<SAMP>`-mno-ocs-frame-position'</SAMP>.
<P>

<DT><CODE>-mno-ocs-frame-position</CODE>
<DD><A NAME="IDX159"></A>
<A NAME="IDX160"></A>
When emitting COFF debugging information for automatic variables and
parameters stored on the stack, use the offset from the frame pointer
register (register 30).  When this option is in effect, the frame
pointer is not eliminated when debugging information is selected by the
-g switch.
<P>

<DT><CODE>-moptimize-arg-area</CODE>
<DD><DT><CODE>-mno-optimize-arg-area</CODE>
<DD><A NAME="IDX161"></A>
<A NAME="IDX162"></A>
<A NAME="IDX163"></A>
Control how function arguments are stored in stack frames.
<SAMP>`-moptimize-arg-area'</SAMP> saves space by optimizing them, but this
conflicts with the 88open specifications.  The opposite alternative,
<SAMP>`-mno-optimize-arg-area'</SAMP>, agrees with 88open standards.  By default
GCC does not optimize the argument area.
<P>

<DT><CODE>-mshort-data-<VAR>num</VAR></CODE>
<DD><A NAME="IDX164"></A>
<A NAME="IDX165"></A>
<A NAME="IDX166"></A>
Generate smaller data references by making them relative to <CODE>r0</CODE>,
which allows loading a value using a single instruction (rather than the
usual two).  You control which data references are affected by
specifying <VAR>num</VAR> with this option.  For example, if you specify
<SAMP>`-mshort-data-512'</SAMP>, then the data references affected are those
involving displacements of less than 512 bytes.
<SAMP>`-mshort-data-<VAR>num</VAR>'</SAMP> is not effective for <VAR>num</VAR> greater
than 64k.
<P>

<DT><CODE>-mserialize-volatile</CODE>
<DD><A NAME="IDX167"></A>
<DT><CODE>-mno-serialize-volatile</CODE>
<DD><A NAME="IDX168"></A>
<A NAME="IDX169"></A>
Do, or don't, generate code to guarantee sequential consistency
of volatile memory references.  By default, consistency is
guaranteed.
<P>

The order of memory references made by the MC88110 processor does
not always match the order of the instructions requesting those
references.  In particular, a load instruction may execute before
a preceding store instruction.  Such reordering violates
sequential consistency of volatile memory references, when there
are multiple processors.   When consistency must be guaranteed,
GNU C generates special instructions, as needed, to force
execution in the proper order.
</P><P>

The MC88100 processor does not reorder memory references and so
always provides sequential consistency.  However, by default, GNU
C generates the special instructions to guarantee consistency
even when you use <SAMP>`-m88100'</SAMP>, so that the code may be run on an
MC88110 processor.  If you intend to run your code only on the
MC88100 processor, you may use <SAMP>`-mno-serialize-volatile'</SAMP>.
</P><P>

The extra code generated to guarantee consistency may affect the
performance of your application.  If you know that you can safely
forgo this guarantee, you may use <SAMP>`-mno-serialize-volatile'</SAMP>.
</P><P>

<DT><CODE>-msvr4</CODE>
<DD><DT><CODE>-msvr3</CODE>
<DD><A NAME="IDX170"></A>
<A NAME="IDX171"></A>
<A NAME="IDX172"></A>
<A NAME="IDX173"></A>
Turn on (<SAMP>`-msvr4'</SAMP>) or off (<SAMP>`-msvr3'</SAMP>) compiler extensions
related to System V release 4 (SVr4).  This controls the following:
<P>

<OL>
<LI>
Which variant of the assembler syntax to emit.
<LI>
<SAMP>`-msvr4'</SAMP> makes the C preprocessor recognize <SAMP>`#pragma weak'</SAMP>
that is used on System V release 4.
<LI>
<SAMP>`-msvr4'</SAMP> makes GCC issue additional declaration directives used in
SVr4.
</OL>
<P>

<SAMP>`-msvr4'</SAMP> is the default for the m88k-motorola-sysv4 and
m88k-dg-dgux m88k configurations. <SAMP>`-msvr3'</SAMP> is the default for all
other m88k configurations.
</P><P>

<DT><CODE>-mversion-03.00</CODE>
<DD><A NAME="IDX174"></A>
This option is obsolete, and is ignored.
<P>

<DT><CODE>-mno-check-zero-division</CODE>
<DD><DT><CODE>-mcheck-zero-division</CODE>
<DD><A NAME="IDX175"></A>
<A NAME="IDX176"></A>
<A NAME="IDX177"></A>
Do, or don't, generate code to guarantee that integer division by
zero will be detected.  By default, detection is guaranteed.
<P>

Some models of the MC88100 processor fail to trap upon integer
division by zero under certain conditions.  By default, when
compiling code that might be run on such a processor, GNU C
generates code that explicitly checks for zero-valued divisors
and traps with exception number 503 when one is detected.  Use of
mno-check-zero-division suppresses such checking for code
generated to run on an MC88100 processor.
</P><P>

GNU C assumes that the MC88110 processor correctly detects all
instances of integer division by zero.  When <SAMP>`-m88110'</SAMP> is
specified, both <SAMP>`-mcheck-zero-division'</SAMP> and
<SAMP>`-mno-check-zero-division'</SAMP> are ignored, and no explicit checks for
zero-valued divisors are generated.
</P><P>

<DT><CODE>-muse-div-instruction</CODE>
<DD><A NAME="IDX178"></A>
<A NAME="IDX179"></A>
Use the div instruction for signed integer division on the
MC88100 processor.  By default, the div instruction is not used.
<P>

On the MC88100 processor the signed integer division instruction
div) traps to the operating system on a negative operand.  The
operating system transparently completes the operation, but at a
large cost in execution time.  By default, when compiling code
that might be run on an MC88100 processor, GNU C emulates signed
integer division using the unsigned integer division instruction
divu), thereby avoiding the large penalty of a trap to the
operating system.  Such emulation has its own, smaller, execution
cost in both time and space.  To the extent that your code's
important signed integer division operations are performed on two
nonnegative operands, it may be desirable to use the div
instruction directly.
</P><P>

On the MC88110 processor the div instruction (also known as the
divs instruction) processes negative operands without trapping to
the operating system.  When <SAMP>`-m88110'</SAMP> is specified,
<SAMP>`-muse-div-instruction'</SAMP> is ignored, and the div instruction is used
for signed integer division.
</P><P>

Note that the result of dividing INT_MIN by -1 is undefined.  In
particular, the behavior of such a division with and without
<SAMP>`-muse-div-instruction'</SAMP>  may differ.
</P><P>

<DT><CODE>-mtrap-large-shift</CODE>
<DD><DT><CODE>-mhandle-large-shift</CODE>
<DD><A NAME="IDX180"></A>
<A NAME="IDX181"></A>
<A NAME="IDX182"></A>
<A NAME="IDX183"></A>
Include code to detect bit-shifts of more than 31 bits; respectively,
trap such shifts or emit code to handle them properly.  By default GCC
makes no special provision for large bit shifts.
<P>

<DT><CODE>-mwarn-passed-structs</CODE>
<DD><A NAME="IDX184"></A>
<A NAME="IDX185"></A>
Warn when a function passes a struct as an argument or result.
Structure-passing conventions have changed during the evolution of the C
language, and are often the source of portability problems.  By default,
GCC issues no such warning.
</DL>
<P>

<A NAME="RS/6000 and PowerPC Options"></A>
<HR SIZE=1>
<TABLE CELLPADDING=1 CELLSPACING=1 BORDER=0>
<TR><TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_26.html#SEC26"> &lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_28.html#SEC28"> &gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_18.html#SEC18"> &lt;&lt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_16.html#SEC16"> Up </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_43.html#SEC43"> &gt;&gt; </A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT"> &nbsp; <TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc.html#SEC_Top">Top</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_toc.html#SEC_Contents">Contents</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_157.html#SEC157">Index</A>]</TD>
<TD VALIGN="MIDDLE" ALIGN="LEFT">[<A HREF="gcc_abt.html#SEC_About"> ? </A>]</TD>
</TR></TABLE>

</BODY>
</HTML>
