var annotated_dup =
[
    [ "ADC_MemMap", "struct_a_d_c___mem_map.html", "struct_a_d_c___mem_map" ],
    [ "AdcLdd1_TDeviceData", "struct_adc_ldd1___t_device_data.html", "struct_adc_ldd1___t_device_data" ],
    [ "ASerialLdd1_TDeviceData", "struct_a_serial_ldd1___t_device_data.html", "struct_a_serial_ldd1___t_device_data" ],
    [ "ASerialLdd2_TDeviceData", "struct_a_serial_ldd2___t_device_data.html", "struct_a_serial_ldd2___t_device_data" ],
    [ "BP_MemMap", "struct_b_p___mem_map.html", "struct_b_p___mem_map" ],
    [ "CMP_MemMap", "struct_c_m_p___mem_map.html", "struct_c_m_p___mem_map" ],
    [ "COMM_INFO", "struct_c_o_m_m___i_n_f_o.html", "struct_c_o_m_m___i_n_f_o" ],
    [ "CoreDebug_MemMap", "struct_core_debug___mem_map.html", "struct_core_debug___mem_map" ],
    [ "DAC_MemMap", "struct_d_a_c___mem_map.html", "struct_d_a_c___mem_map" ],
    [ "DMA_MemMap", "struct_d_m_a___mem_map.html", "struct_d_m_a___mem_map" ],
    [ "DMAMUX_MemMap", "struct_d_m_a_m_u_x___mem_map.html", "struct_d_m_a_m_u_x___mem_map" ],
    [ "DWT_MemMap", "struct_d_w_t___mem_map.html", "struct_d_w_t___mem_map" ],
    [ "FGPIO_MemMap", "struct_f_g_p_i_o___mem_map.html", "struct_f_g_p_i_o___mem_map" ],
    [ "FTFA_MemMap", "struct_f_t_f_a___mem_map.html", "struct_f_t_f_a___mem_map" ],
    [ "GPIO_MemMap", "struct_g_p_i_o___mem_map.html", "struct_g_p_i_o___mem_map" ],
    [ "I2C_MemMap", "struct_i2_c___mem_map.html", "struct_i2_c___mem_map" ],
    [ "LDD_ADC_TPinMask", "struct_l_d_d___a_d_c___t_pin_mask.html", "struct_l_d_d___a_d_c___t_pin_mask" ],
    [ "LDD_ADC_TSample", "struct_l_d_d___a_d_c___t_sample.html", "struct_l_d_d___a_d_c___t_sample" ],
    [ "LDD_CAN_TFrame", "struct_l_d_d___c_a_n___t_frame.html", "struct_l_d_d___c_a_n___t_frame" ],
    [ "LDD_CAN_TStats", "struct_l_d_d___c_a_n___t_stats.html", "struct_l_d_d___c_a_n___t_stats" ],
    [ "LDD_CRC_TUserCRCStandard", "struct_l_d_d___c_r_c___t_user_c_r_c_standard.html", "struct_l_d_d___c_r_c___t_user_c_r_c_standard" ],
    [ "LDD_DMA_TError", "struct_l_d_d___d_m_a___t_error.html", "struct_l_d_d___d_m_a___t_error" ],
    [ "LDD_DMA_TTransferDescriptor", "struct_l_d_d___d_m_a___t_transfer_descriptor.html", "struct_l_d_d___d_m_a___t_transfer_descriptor" ],
    [ "LDD_ETH_TBufferDesc", "struct_l_d_d___e_t_h___t_buffer_desc.html", "struct_l_d_d___e_t_h___t_buffer_desc" ],
    [ "LDD_ETH_TStats", "struct_l_d_d___e_t_h___t_stats.html", "struct_l_d_d___e_t_h___t_stats" ],
    [ "LDD_FLASH_TErrorStatus", "struct_l_d_d___f_l_a_s_h___t_error_status.html", "struct_l_d_d___f_l_a_s_h___t_error_status" ],
    [ "LDD_I2C_TStats", "struct_l_d_d___i2_c___t_stats.html", "struct_l_d_d___i2_c___t_stats" ],
    [ "LDD_LCDC_TBitmap", "struct_l_d_d___l_c_d_c___t_bitmap.html", "struct_l_d_d___l_c_d_c___t_bitmap" ],
    [ "LDD_LCDC_TWindow", "struct_l_d_d___l_c_d_c___t_window.html", "struct_l_d_d___l_c_d_c___t_window" ],
    [ "LDD_RTC_TTime", "struct_l_d_d___r_t_c___t_time.html", "struct_l_d_d___r_t_c___t_time" ],
    [ "LDD_SDHC_TBufferDesc", "struct_l_d_d___s_d_h_c___t_buffer_desc.html", "struct_l_d_d___s_d_h_c___t_buffer_desc" ],
    [ "LDD_SDHC_TCardAccess", "struct_l_d_d___s_d_h_c___t_card_access.html", "struct_l_d_d___s_d_h_c___t_card_access" ],
    [ "LDD_SDHC_TCardCaps", "struct_l_d_d___s_d_h_c___t_card_caps.html", "struct_l_d_d___s_d_h_c___t_card_caps" ],
    [ "LDD_SDHC_TCardErase", "struct_l_d_d___s_d_h_c___t_card_erase.html", "struct_l_d_d___s_d_h_c___t_card_erase" ],
    [ "LDD_SDHC_TCardInfo", "struct_l_d_d___s_d_h_c___t_card_info.html", "struct_l_d_d___s_d_h_c___t_card_info" ],
    [ "LDD_SDHC_TCardWriteProtect", "struct_l_d_d___s_d_h_c___t_card_write_protect.html", "struct_l_d_d___s_d_h_c___t_card_write_protect" ],
    [ "LDD_SERIAL_TStats", "struct_l_d_d___s_e_r_i_a_l___t_stats.html", "struct_l_d_d___s_e_r_i_a_l___t_stats" ],
    [ "LDD_SPIMASTER_TStats", "struct_l_d_d___s_p_i_m_a_s_t_e_r___t_stats.html", "struct_l_d_d___s_p_i_m_a_s_t_e_r___t_stats" ],
    [ "LDD_SPISLAVE_TStats", "struct_l_d_d___s_p_i_s_l_a_v_e___t_stats.html", "struct_l_d_d___s_p_i_s_l_a_v_e___t_stats" ],
    [ "LDD_SSI_TAC97Command", "struct_l_d_d___s_s_i___t_a_c97_command.html", "struct_l_d_d___s_s_i___t_a_c97_command" ],
    [ "LDD_SSI_TDataBlocks", "struct_l_d_d___s_s_i___t_data_blocks.html", "struct_l_d_d___s_s_i___t_data_blocks" ],
    [ "LDD_SSI_TStats", "struct_l_d_d___s_s_i___t_stats.html", "struct_l_d_d___s_s_i___t_stats" ],
    [ "LDD_TimeDate_TDateRec", "struct_l_d_d___time_date___t_date_rec.html", "struct_l_d_d___time_date___t_date_rec" ],
    [ "LDD_TimeDate_TTimeRec", "struct_l_d_d___time_date___t_time_rec.html", "struct_l_d_d___time_date___t_time_rec" ],
    [ "LDD_USB_Device_TTD_Head_Struct", "struct_l_d_d___u_s_b___device___t_t_d___head___struct.html", "struct_l_d_d___u_s_b___device___t_t_d___head___struct" ],
    [ "LDD_USB_Device_TTD_Struct", "struct_l_d_d___u_s_b___device___t_t_d___struct.html", "struct_l_d_d___u_s_b___device___t_t_d___struct" ],
    [ "LDD_USB_Host_TPipeDescr_Struct", "struct_l_d_d___u_s_b___host___t_pipe_descr___struct.html", "struct_l_d_d___u_s_b___host___t_pipe_descr___struct" ],
    [ "LDD_USB_Host_TTD_Struct", "struct_l_d_d___u_s_b___host___t_t_d___struct.html", "struct_l_d_d___u_s_b___host___t_t_d___struct" ],
    [ "LDD_USB_TDevDescriptor_Struct", "struct_l_d_d___u_s_b___t_dev_descriptor___struct.html", "struct_l_d_d___u_s_b___t_dev_descriptor___struct" ],
    [ "LDD_USB_TDeviceFeatureRequest_Struct", "struct_l_d_d___u_s_b___t_device_feature_request___struct.html", "struct_l_d_d___u_s_b___t_device_feature_request___struct" ],
    [ "LDD_USB_TEndpointFeatureRequest_Struct", "struct_l_d_d___u_s_b___t_endpoint_feature_request___struct.html", "struct_l_d_d___u_s_b___t_endpoint_feature_request___struct" ],
    [ "LDD_USB_TEndpointStatusRequest_Struct", "struct_l_d_d___u_s_b___t_endpoint_status_request___struct.html", "struct_l_d_d___u_s_b___t_endpoint_status_request___struct" ],
    [ "LDD_USB_TEpDescriptor_Struct", "struct_l_d_d___u_s_b___t_ep_descriptor___struct.html", "struct_l_d_d___u_s_b___t_ep_descriptor___struct" ],
    [ "LDD_USB_TGetDecriptorRequest_Struct", "struct_l_d_d___u_s_b___t_get_decriptor_request___struct.html", "struct_l_d_d___u_s_b___t_get_decriptor_request___struct" ],
    [ "LDD_USB_TGetInterfaceRequest_Struct", "struct_l_d_d___u_s_b___t_get_interface_request___struct.html", "struct_l_d_d___u_s_b___t_get_interface_request___struct" ],
    [ "LDD_USB_TInterfaceFeatureRequest_Struct", "struct_l_d_d___u_s_b___t_interface_feature_request___struct.html", "struct_l_d_d___u_s_b___t_interface_feature_request___struct" ],
    [ "LDD_USB_TSDP_Struct", "struct_l_d_d___u_s_b___t_s_d_p___struct.html", "struct_l_d_d___u_s_b___t_s_d_p___struct" ],
    [ "LDD_USB_TSetAddressRequest_Struct", "struct_l_d_d___u_s_b___t_set_address_request___struct.html", "struct_l_d_d___u_s_b___t_set_address_request___struct" ],
    [ "LDD_USB_TSetConfigRequest_Struct", "struct_l_d_d___u_s_b___t_set_config_request___struct.html", "struct_l_d_d___u_s_b___t_set_config_request___struct" ],
    [ "LDD_USB_TSetInterfaceRequest_Struct", "struct_l_d_d___u_s_b___t_set_interface_request___struct.html", "struct_l_d_d___u_s_b___t_set_interface_request___struct" ],
    [ "LLWU_MemMap", "struct_l_l_w_u___mem_map.html", "struct_l_l_w_u___mem_map" ],
    [ "LPTMR_MemMap", "struct_l_p_t_m_r___mem_map.html", "struct_l_p_t_m_r___mem_map" ],
    [ "MCG_MemMap", "struct_m_c_g___mem_map.html", "struct_m_c_g___mem_map" ],
    [ "MCM_MemMap", "struct_m_c_m___mem_map.html", "struct_m_c_m___mem_map" ],
    [ "MTB_MemMap", "struct_m_t_b___mem_map.html", "struct_m_t_b___mem_map" ],
    [ "MTBDWT_MemMap", "struct_m_t_b_d_w_t___mem_map.html", "struct_m_t_b_d_w_t___mem_map" ],
    [ "NV_MemMap", "struct_n_v___mem_map.html", "struct_n_v___mem_map" ],
    [ "NVIC_MemMap", "struct_n_v_i_c___mem_map.html", "struct_n_v_i_c___mem_map" ],
    [ "OSC_MemMap", "struct_o_s_c___mem_map.html", "struct_o_s_c___mem_map" ],
    [ "PIT_MemMap", "struct_p_i_t___mem_map.html", "struct_p_i_t___mem_map" ],
    [ "PMC_MemMap", "struct_p_m_c___mem_map.html", "struct_p_m_c___mem_map" ],
    [ "PORT_MemMap", "struct_p_o_r_t___mem_map.html", "struct_p_o_r_t___mem_map" ],
    [ "RCM_MemMap", "struct_r_c_m___mem_map.html", "struct_r_c_m___mem_map" ],
    [ "ROM_MemMap", "struct_r_o_m___mem_map.html", "struct_r_o_m___mem_map" ],
    [ "RTC_MemMap", "struct_r_t_c___mem_map.html", "struct_r_t_c___mem_map" ],
    [ "RTC_TDeviceData", "struct_r_t_c___t_device_data.html", "struct_r_t_c___t_device_data" ],
    [ "SCB_MemMap", "struct_s_c_b___mem_map.html", "struct_s_c_b___mem_map" ],
    [ "SIM_MemMap", "struct_s_i_m___mem_map.html", "struct_s_i_m___mem_map" ],
    [ "SMC_MemMap", "struct_s_m_c___mem_map.html", "struct_s_m_c___mem_map" ],
    [ "SPI_MemMap", "struct_s_p_i___mem_map.html", "struct_s_p_i___mem_map" ],
    [ "SysTick_MemMap", "struct_sys_tick___mem_map.html", "struct_sys_tick___mem_map" ],
    [ "TCpuClockConfiguration", "struct_t_cpu_clock_configuration.html", "struct_t_cpu_clock_configuration" ],
    [ "TEMPERATURE_INFO", "struct_t_e_m_p_e_r_a_t_u_r_e___i_n_f_o.html", "struct_t_e_m_p_e_r_a_t_u_r_e___i_n_f_o" ],
    [ "TimerIntLdd1_TDeviceData", "struct_timer_int_ldd1___t_device_data.html", "struct_timer_int_ldd1___t_device_data" ],
    [ "TPM_MemMap", "struct_t_p_m___mem_map.html", "struct_t_p_m___mem_map" ],
    [ "TSI_MemMap", "struct_t_s_i___mem_map.html", "struct_t_s_i___mem_map" ],
    [ "TU1_TDeviceData", "struct_t_u1___t_device_data.html", "struct_t_u1___t_device_data" ],
    [ "tVectorTable", "structt_vector_table.html", "structt_vector_table" ],
    [ "UART0_MemMap", "struct_u_a_r_t0___mem_map.html", "struct_u_a_r_t0___mem_map" ],
    [ "UART0_TError", "union_u_a_r_t0___t_error.html", "union_u_a_r_t0___t_error" ],
    [ "UART2_TError", "union_u_a_r_t2___t_error.html", "union_u_a_r_t2___t_error" ],
    [ "UART_MemMap", "struct_u_a_r_t___mem_map.html", "struct_u_a_r_t___mem_map" ],
    [ "USB_MemMap", "struct_u_s_b___mem_map.html", "struct_u_s_b___mem_map" ]
];