evL8L7BDL6AQBQCD_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devL8L7BDL6AQBQCD_S : device CLMS
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "LUT6",
        config string CP_FF0_RS = "SET",
        config bit CP_FF0_INIT = 1'b1,
        config string CP_Q0MUX_SEL = "YX",
        config string CP_CR0PREMUX_SEL = "YX",
        config string CP_CR0POSTMUX_SEL = "CX",
        config string CP_RAM_LUTA_DIH = "LI",
        config string CP_RAM_LUTA_DIL = "LI",
        config string CP_MASK_LUT6A = "FALSE",
        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6",
        config string CP_FF1_RS = "SET",
        config bit CP_FF1_INIT = 1'b1,
        config string CP_Q1MUX_SEL = "YX",
        config string CP_CR1PREMUX_SEL = "YX",
        config string CP_CR1POSTMUX_SEL = "CX",
        config string CP_RAM_LUTB_DIH = "LI",
        config string CP_RAM_LUTB_DIL = "LI",
        config string CP_MASK_LUT6B = "FALSE",
        config bit CP_INITC[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEC = "LUT6",
        config string CP_CR2PREMUX_SEL = "YX",
        config string CP_CR2POSTMUX_SEL = "CX",
        config string CP_RAM_LUTC_DIH = "LI",
        config string CP_RAM_LUTC_DIL = "LI",
        config string CP_MASK_LUT6C = "FALSE",
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6",
        config string CP_RAM_LUTD_DIL = "LI",
         config string CP_MASK_LUT6D = "FALSE",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",

        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input A0,
        input A1,
        input A2,
        input A3,
        input A4,
        input A5,
        input M0,
        output Y0,
        output Q0,
        output CR0,
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        input M1,
        output Y1,
        output Q1,
        output CR1,
        input C0,
        input C1,
        input C2,
        input C3,
        input C4,
        input C5,
        input M2,
        output Y2,
        output CR2,
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        output Y3,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO
    );
}; // end of device devL8L7BDL6AQBQCD_S


structure netlist of devL8L7BDL6AQBQCD_S
{

    wire  ntA5      ;
    wire  ntA4      ;
    wire  ntA3      ;
    wire  ntA2      ;
    wire  ntA1      ;
    wire  ntA0      ;
    wire  ntM0      ;
    wire  ntQ0      ;
    wire  ntL6A     ;
    wire  ntQD0     ;
    wire  ntQC0     ;
    wire  ntCR0   ;
    wire  ntB5      ;
    wire  ntB4      ;
    wire  ntB3      ;
    wire  ntB2      ;
    wire  ntB1      ;
    wire  ntB0      ;
    wire  ntM1      ;
    wire  ntQ1      ;
    wire  ntL6B     ;
    wire  ntQD1     ;
    wire  ntQC1     ;
    wire  ntCR1   ;
    wire  ntC5      ;
    wire  ntC4      ;
    wire  ntC3      ;
    wire  ntC2      ;
    wire  ntC1      ;
    wire  ntC0      ;
    wire  ntM2      ;
    wire  ntL6C     ;
    wire  ntQC2     ;
    wire  ntCR2   ;
    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    wire  ntL6D     ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntL7AB;
    wire ntL7CD;
    wire ntL8;
    wire ntCLKR;
    wire ntCE_P;
    wire ntRS_P;
    ntA5        <= A5      ;
    ntA4        <= A4      ;
    ntA3        <= A3      ;
    ntA2        <= A2      ;
    ntA1        <= A1      ;
    ntA0        <= A0      ;
    ntM0        <= M0      ;
    Y0          <= ntL6A   ;
    CR0         <= ntCR0 ;
    Q0          <= ntQ0    ;
    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    ntM1        <= M1      ;
    Y1          <= ntL6B   ;
    CR1         <= ntCR1 ;
    Q1          <= ntQ1    ;
    ntC5        <= C5      ;
    ntC4        <= C4      ;
    ntC3        <= C3      ;
    ntC2        <= C2      ;
    ntC1        <= C1      ;
    ntC0        <= C0      ;
    ntM2        <= M2      ;
    Y2          <= ntL6C   ;
    CR2         <= ntCR2 ;
    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    Y3          <= ntL6D   ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;

    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;
    device LUT6S FYA
       parameter map
       (
             CP_INIT         => CP_INITA       ,
             CP_MODE         => CP_MODEA       ,
             CP_MASK_LUT6    => CP_MASK_LUT6A  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTA_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTA_DIH,      // Fixed me.
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b0,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntA0                                 ,
             A1      => ntA1                                 ,
             A2      => ntA2                                 ,
             A3      => ntA3                                 ,
             A4      => ntA4                                 ,
             A5      => ntA5                                 ,
             L6      => ntL6A

       );
    device LUT6S FYB
       parameter map
       (
             CP_INIT         => CP_INITB       ,
             CP_MODE         => CP_MODEB       ,
             CP_MASK_LUT6    => CP_MASK_LUT6B  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTB_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTB_DIH,      // Fixed me.
             CP_M1_SEL       => 1'b1,
             CP_M2_SEL       => 1'b0,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntB0                                 ,
             A1      => ntB1                                 ,
             A2      => ntB2                                 ,
             A3      => ntB3                                 ,
             A4      => ntB4                                 ,
             A5      => ntB5                                 ,
             L6      => ntL6B

       );
       device LUT6S FYC
       parameter map
       (
             CP_INIT         => CP_INITC       ,
             CP_MODE         => CP_MODEC       ,
             CP_MASK_LUT6    => CP_MASK_LUT6C  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTC_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTC_DIH,      // Fixed me.
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b1,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntC0                                 ,
             A1      => ntC1                                 ,
             A2      => ntC2                                 ,
             A3      => ntC3                                 ,
             A4      => ntC4                                 ,
             A5      => ntC5                                 ,
             L6      => ntL6C

       );
       device LUT6S FYD
       parameter map
       (
             CP_INIT         => CP_INITD       ,
             CP_MODE         => CP_MODED       ,
             CP_MASK_LUT6    => CP_MASK_LUT6D  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTD_DIL,
             CP_RAM_LUT_DIH  => "LI",      // Fixed me.
             CP_M1_SEL       => 1'b1,
             CP_M2_SEL       => 1'b1,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntD0                                 ,
             A1      => ntD1                                 ,
             A2      => ntD2                                 ,
             A3      => ntD3                                 ,
             A4      => ntD4                                 ,
             A5      => ntD5                                 ,
             L6      => ntL6D

       );
      device MUX2 L7ABMUX
      port map
      (
          DOUT  =>  ntL7AB  ,
          SEL   =>  ntM0    ,
          DI1   =>  ntL6B   ,
          DI0   =>  ntL6A
      );
      device MUX2 L7CDMUX
      port map
      (
          DOUT  =>  ntL7CD   ,
          SEL   =>  ntM1     ,
          DI1   =>  ntL6D    ,
          DI0   =>  ntL6C
      );
      device MUX2 L8MUX
      port map
      (
          DOUT  =>   ntL8    ,
          SEL   =>   ntM2    ,
          DI1   =>   ntL7CD  ,
          DI0   =>   ntL7AB
      );
      device CLK_POLMUX CLKPOLMUX
      parameter map
      (
           CP_CLK_POL   =>   CP_CLK_POL
      )
      port map
      (    Y            =>   ntCLKR,
           DIN1         =>   ntCLK,
           DIN0         =>   ntCLK
      );
      device LCE_POLMUX LCEPOLMUX
      parameter map
      (
          CP_LCE_EN    =>    CP_LCE_EN,
          CP_LCE_POL   =>    CP_LCE_POL
      )
      port map
      (
          Y           =>     ntCE_P,
          DIN2        =>     1'b1,
          DIN1        =>     ntCE,
          DIN0        =>     ntCE
      );
      device LRS_POLMUX LRSPOLMUX
      parameter map
      (
          CP_LRS_EN    =>    CP_LRS_EN,
          CP_LRS_POL   =>    CP_LRS_POL
      )
      port map
      (
          Y            =>    ntRS_P,
          DIN2         =>    1'b0,
          DIN1         =>    ntRS,
          DIN0         =>    ntRS
      );
      device  MUX2_P  CEMUX
      parameter map
      (
          SEL      =>     CP_CEMUX_SEL
      )
      port map
      (
          DOUT     =>     ntCECO,
          DI0      =>     ntCECI,
          DI1      =>     ntCE_P
      );
      device  MUX2_P  RSMUX
      parameter map
      (
          SEL      =>     CP_RSMUX_SEL
      )
      port map
      (
          DOUT     =>     ntRSCO,
          DI0      =>     ntRSCI,
          DI1      =>     ntRS_P
      );
    device CRPREMUX CR2PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR2PREMUX_SEL
    )
    port map
    (
         MF                  =>    ntL7CD,
         Q                   =>    ntQC2
    );
   device CRPOSTMUX CR2POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR2POSTMUX_SEL
   )
   port map
   (
           CX                   =>    ntQC2,
           Q                    =>    ntCR2
   );
    device CRPREMUX CR1PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR1PREMUX_SEL
    )
    port map
    (
         MF                  =>    ntL8,
         Q                   =>    ntQC1
    );
   device CRPOSTMUX CR1POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR1POSTMUX_SEL
   )
   port map
   (
           CX                   =>    ntQC1,
           Q                    =>    ntCR1
   );
  device QMUX  Q1MUX
     parameter map
     (
          CP_QMUX_SEL     =>    CP_Q1MUX_SEL
     )
     port map
     (
          Q       =>      ntQD1,
          YX      =>      ntL6B
     );
   device MAINFF FF1
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FF_RS             =>    CP_FF1_RS,
        CP_FF_INIT           =>    CP_FF1_INIT,
        CP_LATCH_EN          =>    CP_LATCH_EN
    )
    port map
    (
        Q                    =>    ntQ1,
        D                    =>    ntQD1,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO

    );
    device CRPREMUX CR0PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR0PREMUX_SEL
    )
    port map
    (
         MF                  =>    ntL7AB,
         Q                   =>    ntQC0
    );
   device CRPOSTMUX CR0POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
   )
   port map
   (
           CX                   =>    ntQC0,
           Q                    =>    ntCR0
   );
    device QMUX  Q0MUX
     parameter map
     (
         CP_QMUX_SEL  =>   CP_Q0MUX_SEL
     )
     port map
     (
         Q        =>     ntQD0,
         YX       =>     ntL6A
     );
    device MAINFF FF0
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FF_RS             =>    CP_FF0_RS,
        CP_FF_INIT           =>    CP_FF0_INIT,
        CP_LATCH_EN          =>    CP_LATCH_EN
    )
    port map
    (
        Q                    =>    ntQ0,
        D                    =>    ntQD0,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO

    );
}; // end of structure netlist of devL8L7BDL6AQBQCD_S



