;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	SLT #-110, 5
	SLT #-110, 5
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	CMP 210, 60
	SLT -30, 9
	SUB #12, @201
	CMP 100, -200
	MOV #9, <270
	SLT 100, -200
	SLT 210, 60
	SUB -100, -300
	JMN @12, #201
	SUB #0, -39
	SUB #0, -39
	SLT @12, @10
	SUB 100, 600
	SLT -30, 9
	SUB 0, -0
	SUB 0, -0
	ADD 210, 60
	DJN -1, @-20
	DAT <100, #50
	SUB #100, -50
	SUB @12, @10
	SUB 100, 600
	SUB #100, -50
	SUB #72, @261
	SUB #72, @261
	SPL 100, -601
	SPL 0, <501
	SLT -30, 9
	ADD 210, 60
	SLT 210, 60
	CMP @0, @2
	SUB #72, @261
	SUB @0, @2
	SPL 0, <501
	JMN 0, <-501
	DAT <300, #-90
	SPL 0, <402
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <501
	MOV -1, <-20
