// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout,
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n,
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read,
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout,
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n,
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read,
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout,
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n,
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read,
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout,
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n,
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n,
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n,
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_dout;
input   stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n;
output   stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read;
input  [15:0] stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_dout;
input   stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n;
output   stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read;
input  [15:0] stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout;
input   stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n;
output   stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read;
input  [15:0] stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout;
input   stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n;
output   stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read;
input  [15:0] stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout;
input   stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n;
output   stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read;
input  [15:0] stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout;
input   stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n;
output   stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read;
output  [15:0] stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din;
input   stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n;
output   stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write;
output  [15:0] stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din;
input   stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n;
output   stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read;
reg stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read;
reg stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read;
reg stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read;
reg stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read;
reg stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read;
reg stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write;
reg stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n;
reg    stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n;
reg    stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n;
reg    stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n;
reg  signed [15:0] tmp_V_reg_205;
reg  signed [15:0] tmp_V_2_reg_210;
wire  signed [15:0] select_ln1558_fu_180_p3;
reg   [15:0] select_ln1558_reg_215;
wire    ap_CS_fsm_state2;
wire   [16:0] sub_i_i46_i_i_fu_191_p2;
reg   [16:0] sub_i_i46_i_i_reg_222;
wire    ap_CS_fsm_state4;
wire   [15:0] empty_338_fu_199_p1;
reg   [15:0] empty_338_reg_228;
reg   [10:0] RRi_V_address0;
reg    RRi_V_ce0;
reg    RRi_V_we0;
wire   [15:0] RRi_V_q0;
reg   [10:0] RRo_V_address0;
reg    RRo_V_ce0;
reg    RRo_V_we0;
wire   [15:0] RRo_V_q0;
reg   [10:0] RIi_V_address0;
reg    RIi_V_ce0;
reg    RIi_V_we0;
wire   [15:0] RIi_V_q0;
reg   [10:0] RIo_V_address0;
reg    RIo_V_ce0;
reg    RIo_V_we0;
wire   [15:0] RIo_V_q0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_idle;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_idle;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_idle;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_idle;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write;
wire   [15:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0;
wire   [10:0] grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0;
wire    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0;
reg    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg;
reg    grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    ap_block_state1;
wire  signed [16:0] sext_ln232_fu_128_p1;
wire  signed [16:0] sext_ln232_2_fu_131_p1;
wire   [16:0] add_ln1540_fu_134_p2;
wire   [16:0] sub_ln1558_fu_148_p2;
wire   [15:0] trunc_ln1558_s_fu_154_p4;
wire   [0:0] tmp_fu_140_p3;
wire   [15:0] sub_ln1558_8_fu_174_p2;
wire   [15:0] trunc_ln1558_1_fu_164_p4;
wire  signed [16:0] conv_i8_i_i40_i_i_fu_188_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_block_state5_on_subcall_done;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg = 1'b0;
#0 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg = 1'b0;
#0 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg = 1'b0;
#0 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg = 1'b0;
end

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RRi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RRi_V_address0),
    .ce0(RRi_V_ce0),
    .we0(RRi_V_we0),
    .d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0),
    .q0(RRi_V_q0)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RRo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RRo_V_address0),
    .ce0(RRo_V_ce0),
    .we0(RRo_V_we0),
    .d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0),
    .q0(RRo_V_q0)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RIi_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RIi_V_address0),
    .ce0(RIi_V_ce0),
    .we0(RIi_V_we0),
    .d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0),
    .q0(RIi_V_q0)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
RIo_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(RIo_V_address0),
    .ce0(RIo_V_ce0),
    .we0(RIo_V_we0),
    .d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0),
    .q0(RIo_V_q0)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start),
    .ap_done(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done),
    .ap_idle(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_idle),
    .ap_ready(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready),
    .stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout(stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_dout),
    .stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n(stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_empty_n),
    .stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read),
    .stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout(stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_dout),
    .stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n(stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_empty_n),
    .stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read),
    .RRi_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0),
    .RRi_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0),
    .RRi_V_we0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0),
    .RRi_V_d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_d0),
    .RIi_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0),
    .RIi_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0),
    .RIi_V_we0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0),
    .RIi_V_d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_d0)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start),
    .ap_done(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done),
    .ap_idle(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_idle),
    .ap_ready(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready),
    .RRi_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0),
    .RRi_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0),
    .RRi_V_q0(RRi_V_q0),
    .sub_i_i46_i_i(sub_i_i46_i_i_reg_222),
    .RRo_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0),
    .RRo_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0),
    .RRo_V_we0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0),
    .RRo_V_d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_d0),
    .select_ln1558(select_ln1558_reg_215),
    .conv_i20_i_i(empty_338_reg_228)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start),
    .ap_done(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done),
    .ap_idle(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_idle),
    .ap_ready(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready),
    .RIi_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0),
    .RIi_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0),
    .RIi_V_q0(RIi_V_q0),
    .sub_i_i46_i_i(sub_i_i46_i_i_reg_222),
    .RIo_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0),
    .RIo_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0),
    .RIo_V_we0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0),
    .RIo_V_d0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_d0),
    .select_ln1558(select_ln1558_reg_215),
    .conv_i20_i_i(empty_338_reg_228)
);

top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3 grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start),
    .ap_done(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done),
    .ap_idle(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_idle),
    .ap_ready(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready),
    .stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din),
    .stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n(stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_full_n),
    .stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write),
    .stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din),
    .stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n(stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_full_n),
    .stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write),
    .RRo_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0),
    .RRo_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0),
    .RRo_V_q0(RRo_V_q0),
    .RIo_V_address0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0),
    .RIo_V_ce0(grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0),
    .RIo_V_q0(RIo_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= 1'b1;
        end else if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_ready == 1'b1)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_ready == 1'b1)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_ready == 1'b1)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_ready == 1'b1)) begin
            grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_338_reg_228 <= empty_338_fu_199_p1;
        sub_i_i46_i_i_reg_222 <= sub_i_i46_i_i_fu_191_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        select_ln1558_reg_215 <= select_ln1558_fu_180_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_V_2_reg_210 <= stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_dout;
        tmp_V_reg_205 <= stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RIi_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RIi_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_address0;
    end else begin
        RIi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RIi_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIi_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RIi_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_ce0;
    end else begin
        RIi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        RIi_V_we0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RIi_V_we0;
    end else begin
        RIi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        RIo_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RIo_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_address0;
    end else begin
        RIo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        RIo_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RIo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RIo_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_ce0;
    end else begin
        RIo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RIo_V_we0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_RIo_V_we0;
    end else begin
        RIo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RRi_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RRi_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_address0;
    end else begin
        RRi_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RRi_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRi_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        RRi_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_ce0;
    end else begin
        RRi_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        RRi_V_we0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_RRi_V_we0;
    end else begin
        RRi_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        RRo_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RRo_V_address0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_address0;
    end else begin
        RRo_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        RRo_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_RRo_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        RRo_V_ce0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_ce0;
    end else begin
        RRo_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        RRo_V_we0 = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_RRo_V_we0;
    end else begin
        RRo_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read;
    end else begin
        stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read;
    end else begin
        stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n = stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n;
    end else begin
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read = 1'b1;
    end else begin
        stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n = stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n;
    end else begin
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read = 1'b1;
    end else begin
        stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n = stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n;
    end else begin
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read = 1'b1;
    end else begin
        stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n = stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n;
    end else begin
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read = 1'b1;
    end else begin
        stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write;
    end else begin
        stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write;
    end else begin
        stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1540_fu_134_p2 = ($signed(sext_ln232_fu_128_p1) + $signed(sext_ln232_2_fu_131_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((stream_Brd_MAD_R_out_2_RFI_Filter_mad_R_i_empty_n == 1'b0) | (stream_Brd_MAD_I_out_1_RFI_Filter_mad_I_i_empty_n == 1'b0) | (stream_Brd_STD_R_out_2_RFI_Filter_std_R_i_empty_n == 1'b0) | (stream_Brd_STD_I_out_1_RFI_Filter_std_I_i_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_done == 1'b0) | (grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_done == 1'b0));
end

assign conv_i8_i_i40_i_i_fu_188_p1 = $signed(select_ln1558_reg_215);

assign empty_338_fu_199_p1 = sub_i_i46_i_i_fu_191_p2[15:0];

assign grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109_ap_start_reg;

assign grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100_ap_start_reg;

assign grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90_ap_start_reg;

assign grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_ap_start_reg;

assign select_ln1558_fu_180_p3 = ((tmp_fu_140_p3[0:0] == 1'b1) ? sub_ln1558_8_fu_174_p2 : trunc_ln1558_1_fu_164_p4);

assign sext_ln232_2_fu_131_p1 = tmp_V_reg_205;

assign sext_ln232_fu_128_p1 = tmp_V_2_reg_210;

assign stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_im_data_o_Brd_Res_Im_in_din;

assign stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din = grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118_stream_RFI_Filter_filtered_real_data_o_Brd_Res_Real_in_din;

assign sub_i_i46_i_i_fu_191_p2 = ($signed(17'd0) - $signed(conv_i8_i_i40_i_i_fu_188_p1));

assign sub_ln1558_8_fu_174_p2 = (16'd0 - trunc_ln1558_s_fu_154_p4);

assign sub_ln1558_fu_148_p2 = (17'd0 - add_ln1540_fu_134_p2);

assign tmp_fu_140_p3 = add_ln1540_fu_134_p2[32'd16];

assign trunc_ln1558_1_fu_164_p4 = {{add_ln1540_fu_134_p2[16:1]}};

assign trunc_ln1558_s_fu_154_p4 = {{sub_ln1558_fu_148_p2[16:1]}};

endmodule //top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s
