int\r\nF_1 ( T_1 * V_1 , T_1 * V_2 ,\r\nunsigned int V_3 , unsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 , V_7 , V_8 ;\r\nregister int V_9 ;\r\nF_2 ( V_1 , V_5 , V_6 ) ;\r\nF_2 ( V_2 , V_7 , V_8 ) ;\r\nif( ( F_3 ( V_5 ) == V_10 )\r\n|| ( F_3 ( V_7 ) == V_10 ) )\r\n{\r\nif( ( ( F_3 ( V_5 ) == V_10 )\r\n&& F_4 ( V_5 , V_6 )\r\n&& ( F_5 ( V_3 ) || F_6 ( V_5 ) ) )\r\n||\r\n( ( F_3 ( V_7 ) == V_10 )\r\n&& F_4 ( V_7 , V_8 )\r\n&& ( F_5 ( V_3 ) || F_6 ( V_7 ) ) ) )\r\n{\r\nif( F_7 () ) {\r\nF_8 ( F_9 ( V_3 ) ) ;\r\nreturn ( V_11 ) ;\r\n}\r\nelse F_10 () ;\r\nF_8 ( F_9 ( V_3 ) ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nelse if( ( ( F_3 ( V_5 ) == V_10 )\r\n&& F_4 ( V_5 , V_6 ) )\r\n||\r\n( ( F_3 ( V_7 ) == V_10 )\r\n&& F_4 ( V_7 , V_8 ) ) )\r\n{\r\nF_8 ( F_9 ( V_3 ) ) ;\r\nreturn ( V_12 ) ;\r\n}\r\n}\r\nF_11 ( V_5 , V_7 , V_9 ) ;\r\nif( V_9 < 0 )\r\n{\r\nif( F_12 ( V_5 , V_6 )\r\n&& F_12 ( V_7 , V_8 ) )\r\n{\r\nF_8 ( F_13 ( V_3 ) ) ;\r\n}\r\nelse if( F_14 ( V_5 ) )\r\n{\r\nF_8 ( F_15 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_8 ( F_16 ( V_3 ) ) ;\r\n}\r\n}\r\nelse if( F_17 ( V_5 , V_6 , V_7 , V_8 ) )\r\n{\r\nF_8 ( F_13 ( V_3 ) ) ;\r\n}\r\nelse if( F_18 ( V_5 ) )\r\n{\r\nif( F_19 ( V_5 ) < F_19 ( V_7 ) )\r\n{\r\nF_8 ( F_15 ( V_3 ) ) ;\r\n}\r\nelse if( F_19 ( V_5 ) > F_19 ( V_7 ) )\r\n{\r\nF_8 ( F_16 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nif( F_20 ( V_6 ) < F_20 ( V_8 ) )\r\n{\r\nF_8 ( F_15 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_8 ( F_16 ( V_3 ) ) ;\r\n}\r\n}\r\n}\r\nelse\r\n{\r\nif( F_19 ( V_5 ) > F_19 ( V_7 ) )\r\n{\r\nF_8 ( F_15 ( V_3 ) ) ;\r\n}\r\nelse if( F_19 ( V_5 ) < F_19 ( V_7 ) )\r\n{\r\nF_8 ( F_16 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nif( F_20 ( V_6 ) > F_20 ( V_8 ) )\r\n{\r\nF_8 ( F_15 ( V_3 ) ) ;\r\n}\r\nelse\r\n{\r\nF_8 ( F_16 ( V_3 ) ) ;\r\n}\r\n}\r\n}\r\nreturn ( V_12 ) ;\r\n}
