[05/28 17:33:30      0s] 
[05/28 17:33:30      0s] Cadence Innovus(TM) Implementation System.
[05/28 17:33:30      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/28 17:33:30      0s] 
[05/28 17:33:30      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[05/28 17:33:30      0s] Options:	
[05/28 17:33:30      0s] Date:		Sun May 28 17:33:30 2023
[05/28 17:33:30      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[05/28 17:33:30      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/28 17:33:30      0s] 
[05/28 17:33:30      0s] License:
[05/28 17:33:30      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/28 17:33:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/28 17:33:46     14s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 17:33:46     14s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[05/28 17:33:46     14s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 17:33:46     14s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[05/28 17:33:46     14s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[05/28 17:33:46     14s] @(#)CDS: CPE v19.16-s038
[05/28 17:33:46     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 17:33:46     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[05/28 17:33:46     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/28 17:33:46     14s] @(#)CDS: RCDB 11.14.18
[05/28 17:33:46     14s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[05/28 17:33:46     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166.

[05/28 17:33:46     14s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[05/28 17:33:48     14s] Sourcing startup file ./enc.tcl
[05/28 17:33:48     14s] <CMD> alias fs set top_design fifo1_sram
[05/28 17:33:48     14s] <CMD> alias f set top_design fifo1
[05/28 17:33:48     14s] <CMD> alias o set top_design ORCA_TOP
[05/28 17:33:48     14s] <CMD> alias e set top_design ExampleRocketSystem
[05/28 17:33:48     14s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/28 17:33:48     14s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/28 17:33:48     14s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[05/28 17:33:48     14s] 
[05/28 17:33:48     14s] **INFO:  MMMC transition support version v31-84 
[05/28 17:33:48     14s] 
[05/28 17:33:48     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 17:33:48     14s] <CMD> suppressMessage ENCEXT-2799
[05/28 17:33:48     15s] <CMD> win
[05/28 17:33:57     17s] <CMD> o
[05/28 17:34:20     22s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/28 17:34:20     22s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/28 17:34:20     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 17:34:20     22s] <CMD> set search_path {}
[05/28 17:34:20     22s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32nm_lvt_1p9m.lef}
[05/28 17:34:20     22s] <CMD> set init_mmmc_file mmmc.tcl
[05/28 17:34:20     22s] <CMD> set init_design_netlisttype Verilog
[05/28 17:34:20     22s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
[05/28 17:34:20     22s] <CMD> set init_top_cell ORCA_TOP
[05/28 17:34:20     22s] <CMD> set init_pwr_net VDD
[05/28 17:34:20     22s] <CMD> set init_gnd_net VSS
[05/28 17:34:20     22s] <CMD> init_design
[05/28 17:34:20     22s] #% Begin Load MMMC data ... (date=05/28 17:34:20, mem=482.9M)
[05/28 17:34:20     22s] #% End Load MMMC data ... (date=05/28 17:34:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=483.1M, current mem=483.1M)
[05/28 17:34:20     22s] 
[05/28 17:34:20     22s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[05/28 17:34:20     22s] 
[05/28 17:34:20     22s] Loading LEF file saed32sram.lef ...
[05/28 17:34:20     22s] Set DBUPerIGU to M2 pitch 152.
[05/28 17:34:21     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 17:34:21     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 17:34:21     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/28 17:34:21     22s] 
[05/28 17:34:21     22s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/28 17:34:21     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 17:34:21     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 17:34:21     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/28 17:34:21     23s] 
[05/28 17:34:21     23s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/28 17:34:22     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 17:34:22     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 17:34:22     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/28 17:34:22     23s] 
[05/28 17:34:22     23s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/28 17:34:22     24s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 17:34:22     24s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 17:34:22     24s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/28 17:34:22     24s] 
[05/28 17:34:22     24s] viaInitial starts at Sun May 28 17:34:22 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/28 17:34:22     24s] Type 'man IMPPP-543' for more detail.
[05/28 17:34:22     24s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/28 17:34:22     24s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:34:22     24s] viaInitial ends at Sun May 28 17:34:22 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/28 17:34:22     24s] Loading view definition file from mmmc.tcl
[05/28 17:34:22     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[05/28 17:34:22     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 17:34:23     24s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[05/28 17:34:23     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 17:34:23     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 17:34:23     24s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 17:34:23     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:23     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 17:34:23     25s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:23     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:23     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 17:34:24     25s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[05/28 17:34:24     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 17:34:24     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 17:34:24     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 17:34:24     25s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 17:34:24     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 17:34:24     26s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[05/28 17:34:24     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 17:34:24     26s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 17:34:24     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:24     26s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:24     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:24     26s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:24     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[05/28 17:34:25     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/28 17:34:25     27s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/28 17:34:25     27s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 17:34:25     27s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/28 17:34:25     27s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/28 17:34:25     27s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 17:34:25     27s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[05/28 17:34:25     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 17:34:25     27s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 17:34:25     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[05/28 17:34:26     28s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[05/28 17:34:26     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 17:34:26     28s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 17:34:26     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:26     28s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:26     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 17:34:26     28s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 17:34:26     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[05/28 17:34:27     29s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[05/28 17:34:27     29s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 17:34:27     29s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 17:34:27     29s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[05/28 17:34:27     29s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[05/28 17:34:27     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[05/28 17:34:28     30s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[05/28 17:34:28     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 17:34:28     30s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 17:34:28     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:28     30s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:28     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:28     30s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:28     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[05/28 17:34:29     31s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[05/28 17:34:29     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:29     31s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:29     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:29     31s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:29     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 17:34:29     31s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 17:34:29     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[05/28 17:34:30     32s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[05/28 17:34:30     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 17:34:30     32s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 17:34:30     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:30     32s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:30     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:30     32s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:30     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[05/28 17:34:31     33s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[05/28 17:34:31     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:31     33s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:31     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:31     33s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:31     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 17:34:31     33s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 17:34:31     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[05/28 17:34:31     34s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[05/28 17:34:31     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 17:34:31     34s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 17:34:31     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:31     34s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:31     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 17:34:32     34s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 17:34:32     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[05/28 17:34:32     35s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[05/28 17:34:32     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:32     35s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:32     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 17:34:32     35s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 17:34:32     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 17:34:32     35s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 17:34:32     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[05/28 17:34:33     35s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[05/28 17:34:33     35s] Ending "PreSetAnalysisView" (total cpu=0:00:11.8, real=0:00:11.0, peak res=714.3M, current mem=555.3M)
[05/28 17:34:33     35s] *** End library_loading (cpu=0.20min, real=0.18min, mem=66.4M, fe_cpu=0.60min, fe_real=1.05min, fe_mem=854.8M) ***
[05/28 17:34:33     35s] #% Begin Load netlist data ... (date=05/28 17:34:33, mem=555.3M)
[05/28 17:34:33     35s] *** Begin netlist parsing (mem=854.8M) ***
[05/28 17:34:33     35s] Created 1025 new cells from 44 timing libraries.
[05/28 17:34:33     35s] Reading netlist ...
[05/28 17:34:33     35s] Backslashed names will retain backslash and a trailing blank character.
[05/28 17:34:33     36s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'
[05/28 17:34:33     36s] 
[05/28 17:34:33     36s] *** Memory Usage v#1 (Current mem = 865.844M, initial mem = 289.684M) ***
[05/28 17:34:33     36s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=865.8M) ***
[05/28 17:34:33     36s] #% End Load netlist data ... (date=05/28 17:34:33, total cpu=0:00:00.4, real=0:00:00.0, peak res=608.0M, current mem=608.0M)
[05/28 17:34:33     36s] Set top cell to ORCA_TOP.
[05/28 17:34:34     37s] Hooked 4138 DB cells to tlib cells.
[05/28 17:34:34     37s] Ending "BindLib:" (total cpu=0:00:00.9, real=0:00:01.0, peak res=733.6M, current mem=733.6M)
[05/28 17:34:34     37s] Starting recursive module instantiation check.
[05/28 17:34:34     37s] No recursion found.
[05/28 17:34:34     37s] Building hierarchical netlist for Cell ORCA_TOP ...
[05/28 17:34:34     37s] *** Netlist is unique.
[05/28 17:34:34     37s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/28 17:34:34     37s] ** info: there are 4263 modules.
[05/28 17:34:34     37s] ** info: there are 45560 stdCell insts.
[05/28 17:34:34     37s] ** info: there are 40 macros.
[05/28 17:34:34     37s] ** info: there are 35 multi-height stdCell insts (7 stdCells)
[05/28 17:34:34     37s] 
[05/28 17:34:34     37s] *** Memory Usage v#1 (Current mem = 995.270M, initial mem = 289.684M) ***
[05/28 17:34:34     37s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:34     37s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:34     37s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:34     37s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:34     37s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:34     37s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:34     37s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:34     37s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:34     37s] Horizontal Layer M1 offset = 0 (derived)
[05/28 17:34:34     37s] Vertical Layer M2 offset = 0 (derived)
[05/28 17:34:34     37s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/28 17:34:34     37s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/28 17:34:35     37s] Set Default Net Delay as 1000 ps.
[05/28 17:34:35     37s] Set Default Net Load as 0.5 pF. 
[05/28 17:34:35     37s] Set Default Input Pin Transition as 0.1 ps.
[05/28 17:34:35     38s] Extraction setup Started 
[05/28 17:34:35     38s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/28 17:34:35     38s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/28 17:34:35     38s] Process name: saed32nm_1p9m_Cmax.
[05/28 17:34:35     38s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/28 17:34:35     38s] Process name: saed32nm_1p9m_Cmin.
[05/28 17:34:35     38s] Importing multi-corner RC tables ... 
[05/28 17:34:35     38s] Summary of Active RC-Corners : 
[05/28 17:34:35     38s]  
[05/28 17:34:35     38s]  Analysis View: test_worst_scenario
[05/28 17:34:35     38s]     RC-Corner Name        : cmax
[05/28 17:34:35     38s]     RC-Corner Index       : 0
[05/28 17:34:35     38s]     RC-Corner Temperature : -40 Celsius
[05/28 17:34:35     38s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/28 17:34:35     38s]     RC-Corner PreRoute Res Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]  
[05/28 17:34:35     38s]  Analysis View: func_worst_scenario
[05/28 17:34:35     38s]     RC-Corner Name        : cmax
[05/28 17:34:35     38s]     RC-Corner Index       : 0
[05/28 17:34:35     38s]     RC-Corner Temperature : -40 Celsius
[05/28 17:34:35     38s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/28 17:34:35     38s]     RC-Corner PreRoute Res Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]  
[05/28 17:34:35     38s]  Analysis View: test_best_scenario
[05/28 17:34:35     38s]     RC-Corner Name        : cmin
[05/28 17:34:35     38s]     RC-Corner Index       : 1
[05/28 17:34:35     38s]     RC-Corner Temperature : -40 Celsius
[05/28 17:34:35     38s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/28 17:34:35     38s]     RC-Corner PreRoute Res Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]  
[05/28 17:34:35     38s]  Analysis View: func_best_scenario
[05/28 17:34:35     38s]     RC-Corner Name        : cmin
[05/28 17:34:35     38s]     RC-Corner Index       : 1
[05/28 17:34:35     38s]     RC-Corner Temperature : -40 Celsius
[05/28 17:34:35     38s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/28 17:34:35     38s]     RC-Corner PreRoute Res Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 17:34:35     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 17:34:35     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 17:34:35     38s] LayerId::1 widthSet size::4
[05/28 17:34:35     38s] LayerId::2 widthSet size::4
[05/28 17:34:35     38s] LayerId::3 widthSet size::4
[05/28 17:34:35     38s] LayerId::4 widthSet size::4
[05/28 17:34:35     38s] LayerId::5 widthSet size::4
[05/28 17:34:35     38s] LayerId::6 widthSet size::4
[05/28 17:34:35     38s] LayerId::7 widthSet size::4
[05/28 17:34:35     38s] LayerId::8 widthSet size::4
[05/28 17:34:35     38s] LayerId::9 widthSet size::4
[05/28 17:34:35     38s] LayerId::10 widthSet size::2
[05/28 17:34:35     38s] Updating RC grid for preRoute extraction ...
[05/28 17:34:35     38s] Initializing multi-corner capacitance tables ... 
[05/28 17:34:35     38s] Initializing multi-corner resistance tables ...
[05/28 17:34:35     38s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/28 17:34:35     38s] *Info: initialize multi-corner CTS.
[05/28 17:34:35     38s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=950.6M, current mem=704.0M)
[05/28 17:34:36     38s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[05/28 17:34:36     38s] Current (total cpu=0:00:38.8, real=0:01:06, peak res=950.6M, current mem=922.6M)
[05/28 17:34:36     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[05/28 17:34:36     38s] 
[05/28 17:34:36     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[05/28 17:34:36     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=945.3M, current mem=945.3M)
[05/28 17:34:36     39s] Current (total cpu=0:00:39.0, real=0:01:06, peak res=950.6M, current mem=945.3M)
[05/28 17:34:36     39s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[05/28 17:34:36     39s] Current (total cpu=0:00:39.1, real=0:01:06, peak res=950.6M, current mem=945.3M)
[05/28 17:34:36     39s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[05/28 17:34:36     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=968.1M, current mem=968.1M)
[05/28 17:34:36     39s] Current (total cpu=0:00:39.2, real=0:01:06, peak res=968.1M, current mem=968.1M)
[05/28 17:34:36     39s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[05/28 17:34:36     39s] Current (total cpu=0:00:39.2, real=0:01:06, peak res=968.1M, current mem=968.1M)
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[05/28 17:34:36     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=968.6M, current mem=968.6M)
[05/28 17:34:36     39s] Current (total cpu=0:00:39.3, real=0:01:06, peak res=968.6M, current mem=968.6M)
[05/28 17:34:36     39s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[05/28 17:34:36     39s] Current (total cpu=0:00:39.3, real=0:01:06, peak res=968.6M, current mem=968.6M)
[05/28 17:34:36     39s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:36     39s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[05/28 17:34:36     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.1M, current mem=969.1M)
[05/28 17:34:36     39s] Current (total cpu=0:00:39.4, real=0:01:06, peak res=969.1M, current mem=969.1M)
[05/28 17:34:36     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:34:36     39s] Creating Cell Server ...(0, 1, 1, 1)
[05/28 17:34:36     39s] Summary for sequential cells identification: 
[05/28 17:34:36     39s]   Identified SBFF number: 138
[05/28 17:34:36     39s]   Identified MBFF number: 0
[05/28 17:34:36     39s]   Identified SB Latch number: 0
[05/28 17:34:36     39s]   Identified MB Latch number: 0
[05/28 17:34:36     39s]   Not identified SBFF number: 180
[05/28 17:34:36     39s]   Not identified MBFF number: 0
[05/28 17:34:36     39s]   Not identified SB Latch number: 0
[05/28 17:34:36     39s]   Not identified MB Latch number: 0
[05/28 17:34:36     39s]   Number of sequential cells which are not FFs: 78
[05/28 17:34:36     39s] Total number of combinational cells: 402
[05/28 17:34:36     39s] Total number of sequential cells: 396
[05/28 17:34:36     39s] Total number of tristate cells: 18
[05/28 17:34:36     39s] Total number of level shifter cells: 108
[05/28 17:34:36     39s] Total number of power gating cells: 0
[05/28 17:34:36     39s] Total number of isolation cells: 48
[05/28 17:34:36     39s] Total number of power switch cells: 0
[05/28 17:34:36     39s] Total number of pulse generator cells: 0
[05/28 17:34:36     39s] Total number of always on buffers: 0
[05/28 17:34:36     39s] Total number of retention cells: 0
[05/28 17:34:36     39s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/28 17:34:36     39s] Total number of usable buffers: 5
[05/28 17:34:36     39s] List of unusable buffers:
[05/28 17:34:36     39s] Total number of unusable buffers: 0
[05/28 17:34:36     39s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/28 17:34:36     39s] Total number of usable inverters: 36
[05/28 17:34:36     39s] List of unusable inverters:
[05/28 17:34:36     39s] Total number of unusable inverters: 0
[05/28 17:34:36     39s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/28 17:34:36     39s] Total number of identified usable delay cells: 19
[05/28 17:34:36     39s] List of identified unusable delay cells:
[05/28 17:34:36     39s] Total number of identified unusable delay cells: 0
[05/28 17:34:36     39s] Creating Cell Server, finished. 
[05/28 17:34:36     39s] 
[05/28 17:34:36     39s] Deleting Cell Server ...
[05/28 17:34:37     39s] 
[05/28 17:34:37     39s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:34:37     39s] Severity  ID               Count  Summary                                  
[05/28 17:34:37     39s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/28 17:34:37     39s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/28 17:34:37     39s] ERROR     DMMMC-271            9  The software does not currently support ...
[05/28 17:34:37     39s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/28 17:34:37     39s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/28 17:34:37     39s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/28 17:34:37     39s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/28 17:34:37     39s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[05/28 17:34:37     39s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/28 17:34:37     39s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/28 17:34:37     39s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/28 17:34:37     39s] *** Message Summary: 334 warning(s), 9 error(s)
[05/28 17:34:37     39s] 
[05/28 17:34:37     39s] <CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
[05/28 17:34:37     39s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Sun May 28 17:34:37 2023 ...
[05/28 17:34:37     39s] --- DIVIDERCHAR '/'
[05/28 17:34:37     39s] --- UnitsPerDBU = 1.0000
[05/28 17:34:37     39s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:37     39s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:37     39s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:37     39s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:37     39s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:37     39s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:37     39s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:37     39s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:37     39s] Horizontal Layer M1 offset = 0 (derived)
[05/28 17:34:37     39s] Vertical Layer M2 offset = 0 (derived)
[05/28 17:34:37     39s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/28 17:34:37     39s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/28 17:34:37     39s] --- DIEAREA (0 0) (820040 770032)
[05/28 17:34:37     39s] defIn read 10000 lines...
[05/28 17:34:37     39s] defIn read 20000 lines...
[05/28 17:34:37     39s] defIn read 30000 lines...
[05/28 17:34:37     39s] defIn read 40000 lines...
[05/28 17:34:37     39s] defIn read 50000 lines...
[05/28 17:34:37     39s] defIn read 60000 lines...
[05/28 17:34:37     39s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Sun May 28 17:34:37 2023.
[05/28 17:34:37     40s] Extracting standard cell pins and blockage ...... 
[05/28 17:34:37     40s] Pin and blockage extraction finished
[05/28 17:34:37     40s] Updating the floorplan ...
[05/28 17:34:37     40s] <CMD> add_tracks -honor_pitch
[05/28 17:34:37     40s] Extracting standard cell pins and blockage ...... 
[05/28 17:34:37     40s] Pin and blockage extraction finished
[05/28 17:34:37     40s] <CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
[05/28 17:34:37     40s] Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Sun May 28 17:34:37 2023 ...
[05/28 17:34:37     40s] --- CASESENSITIVE ON
[05/28 17:34:37     40s] --- DIVIDERCHAR '/'
[05/28 17:34:37     40s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:34:37     40s] Summary for sequential cells identification: 
[05/28 17:34:37     40s]   Identified SBFF number: 138
[05/28 17:34:37     40s]   Identified MBFF number: 0
[05/28 17:34:37     40s]   Identified SB Latch number: 0
[05/28 17:34:37     40s]   Identified MB Latch number: 0
[05/28 17:34:37     40s]   Not identified SBFF number: 180
[05/28 17:34:37     40s]   Not identified MBFF number: 0
[05/28 17:34:37     40s]   Not identified SB Latch number: 0
[05/28 17:34:37     40s]   Not identified MB Latch number: 0
[05/28 17:34:37     40s]   Number of sequential cells which are not FFs: 78
[05/28 17:34:37     40s]  Visiting view : test_worst_scenario
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:37     40s]  Visiting view : func_worst_scenario
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:37     40s]  Visiting view : test_best_scenario
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:37     40s]  Visiting view : func_best_scenario
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:37     40s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:37     40s]  Setting StdDelay to 18.40
[05/28 17:34:37     40s] Creating Cell Server, finished. 
[05/28 17:34:37     40s] 
[05/28 17:34:37     40s] DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Sun May 28 17:34:37 2023.
[05/28 17:34:37     40s] <CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
[05/28 17:34:37     40s] Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
[05/28 17:34:37     40s] Checking power intent
[05/28 17:34:37     40s] Checking scoped supply_net connected to top-level supply_net
[05/28 17:34:37     40s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:37     40s] Checking supply_set/supply_net
[05/28 17:34:37     40s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.01 real=0:00:00.00
[05/28 17:34:37     40s] Setting boundaryports(3) from port_attr
[05/28 17:34:37     40s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:37     40s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:37     40s] <CMD> commit_power_intent
[05/28 17:34:38     40s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.20 real=0:00:01.00
[05/28 17:34:38     40s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:38     40s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:38     40s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:38     40s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:38     40s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:38     40s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:38     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:38     40s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:38     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:38     40s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:38     40s] INFO: restore power domain PD_RISC_CORE fence = 400.216 18.392 740.216 335.792
[05/28 17:34:38     40s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.28 real=0:00:00.00
[05/28 17:34:38     41s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.06 real=0:00:00.00
[05/28 17:34:38     41s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:38     41s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
[05/28 17:34:38     41s] Current (total cpu=0:00:41.3, real=0:01:08, peak res=1043.8M, current mem=1033.0M)
[05/28 17:34:38     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:38     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:38     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1049.3M, current mem=1049.3M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.5, real=0:01:09, peak res=1049.3M, current mem=1049.3M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.6, real=0:01:09, peak res=1049.3M, current mem=1049.3M)
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1051.7M, current mem=1051.7M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.6, real=0:01:09, peak res=1051.7M, current mem=1051.7M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.7, real=0:01:09, peak res=1051.7M, current mem=1051.7M)
[05/28 17:34:39     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.1M, current mem=1052.1M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.8, real=0:01:09, peak res=1052.1M, current mem=1052.1M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.8, real=0:01:09, peak res=1052.1M, current mem=1052.1M)
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 17:34:39     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1052.4M, current mem=1052.4M)
[05/28 17:34:39     41s] Current (total cpu=0:00:41.9, real=0:01:09, peak res=1052.4M, current mem=1052.4M)
[05/28 17:34:39     41s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.75 real=0:00:01.00
[05/28 17:34:39     42s] Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 17:34:39     42s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.30 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.01 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[05/28 17:34:39     42s] INFO: level_shifter strategy ls_out: added 0 level_shifter insts
[05/28 17:34:39     42s] INFO: level_shifter strategy ls_in: added 1 level_shifter insts
[05/28 17:34:39     42s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.02 real=0:00:00.00
[05/28 17:34:39     42s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.01 real=0:00:00.00
[05/28 17:34:39     42s] Deleting Cell Server ...
[05/28 17:34:39     42s] Creating Cell Server ...(0, 1, 1, 1)
[05/28 17:34:39     42s] Summary for sequential cells identification: 
[05/28 17:34:39     42s]   Identified SBFF number: 126
[05/28 17:34:39     42s]   Identified MBFF number: 0
[05/28 17:34:39     42s]   Identified SB Latch number: 0
[05/28 17:34:39     42s]   Identified MB Latch number: 0
[05/28 17:34:39     42s]   Not identified SBFF number: 180
[05/28 17:34:39     42s]   Not identified MBFF number: 0
[05/28 17:34:39     42s]   Not identified SB Latch number: 0
[05/28 17:34:39     42s]   Not identified MB Latch number: 0
[05/28 17:34:39     42s]   Number of sequential cells which are not FFs: 78
[05/28 17:34:39     42s] Total number of combinational cells: 384
[05/28 17:34:39     42s] Total number of sequential cells: 204
[05/28 17:34:39     42s] Total number of tristate cells: 18
[05/28 17:34:39     42s] Total number of level shifter cells: 108
[05/28 17:34:39     42s] Total number of power gating cells: 0
[05/28 17:34:39     42s] Total number of isolation cells: 48
[05/28 17:34:39     42s] Total number of power switch cells: 0
[05/28 17:34:39     42s] Total number of pulse generator cells: 0
[05/28 17:34:39     42s] Total number of always on buffers: 30
[05/28 17:34:39     42s] Total number of retention cells: 180
[05/28 17:34:39     42s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/28 17:34:39     42s] Total number of usable buffers: 5
[05/28 17:34:39     42s] List of unusable buffers:
[05/28 17:34:39     42s] Total number of unusable buffers: 0
[05/28 17:34:39     42s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/28 17:34:39     42s] Total number of usable inverters: 36
[05/28 17:34:39     42s] List of unusable inverters:
[05/28 17:34:39     42s] Total number of unusable inverters: 0
[05/28 17:34:39     42s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/28 17:34:39     42s] Total number of identified usable delay cells: 19
[05/28 17:34:39     42s] List of identified unusable delay cells:
[05/28 17:34:39     42s] Total number of identified unusable delay cells: 0
[05/28 17:34:39     42s] Creating Cell Server, finished. 
[05/28 17:34:39     42s] 
[05/28 17:34:39     42s] Deleting Cell Server ...
[05/28 17:34:40     42s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400
[05/28 17:34:40     42s] **WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] Power Domain 'PD_RISC_CORE'.
[05/28 17:34:40     42s] 	  Boundary = 399.9120 0.0000 819.9120 400.0000
[05/28 17:34:40     42s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[05/28 17:34:40     42s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/28 17:34:40     42s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/28 17:34:40     42s] 	   rowSpaceType = 0
[05/28 17:34:40     42s] 	   rowSpacing = 0.0000
[05/28 17:34:40     42s] 	   rowFlip = first
[05/28 17:34:40     42s] 	   site = unit
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 17:34:40     42s] Type 'man IMPFP-3961' for more detail.
[05/28 17:34:40     42s] <CMD> setNanoRouteMode -drouteEndIteration 10
[05/28 17:34:40     42s] <CMD> set_ccopt_property target_max_trans 0.3ns
[05/28 17:34:40     42s] <CMD> setNanoRouteMode -drouteEndIteration 5
[05/28 17:34:40     42s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[05/28 17:34:40     42s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[05/28 17:34:40     42s] <CMD> setOptMode -usefulSkew false
[05/28 17:34:40     42s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 17:34:40     42s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 17:34:40     42s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 17:34:40     42s] <CMD> setPinAssignMode -pinEditInBatch true
[05/28 17:34:40     42s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 17:34:40     42s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 17:34:40     42s] <CMD> editPin -edge 3 -pin {sdram_clk sys_2x_clk shutdown test_mode test_si[5] test_si[4] test_si[3] test_si[2] test_si[1] test_si[0] test_so[5] test_so[4] test_so[3] test_so[2] test_so[1] test_so[0] scan_enable ate_clk occ_bypass occ_reset pclk prst_n pidsel pgnt_n pad_in[31] pad_in[30] pad_in[29] pad_in[28] pad_in[27] pad_in[26] pad_in[25] pad_in[24] pad_in[23] pad_in[22] pad_in[21] pad_in[20] pad_in[19] pad_in[18] pad_in[17] pad_in[16] pad_in[15] pad_in[14] pad_in[13] pad_in[12] pad_in[11] pad_in[10] pad_in[9] pad_in[8] pad_in[7] pad_in[6] pad_in[5] pad_in[4] pad_in[3] pad_in[2] pad_in[1] pad_in[0] pad_out[31] pad_out[30] pad_out[29] pad_out[28] pad_out[27] pad_out[26] pad_out[25] pad_out[24] pad_out[23] pad_out[22] pad_out[21] pad_out[20] pad_out[19] pad_out[18] pad_out[17] pad_out[16] pad_out[15] pad_out[14] pad_out[13] pad_out[12] pad_out[11] pad_out[10] pad_out[9] pad_out[8] pad_out[7] pad_out[6] pad_out[5] pad_out[4] pad_out[3] pad_out[2] pad_out[1] pad_out[0] pad_en ppar_in ppar_out ppar_en pc_be_in[3] pc_be_in[2] pc_be_in[1] pc_be_in[0] pc_be_out[3] pc_be_out[2] pc_be_out[1] pc_be_out[0] pc_be_en pframe_n_in pframe_n_out pframe_n_en ptrdy_n_in ptrdy_n_out ptrdy_n_en pirdy_n_in pirdy_n_out pirdy_n_en pdevsel_n_in pdevsel_n_out pdevsel_n_en pstop_n_in pstop_n_out pstop_n_en pperr_n_in pperr_n_out pperr_n_en pserr_n_in pserr_n_out} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
[05/28 17:34:43     46s] Successfully spread [121] pins.
[05/28 17:34:43     46s] editPin : finished (cpu = 0:00:04.2 real = 0:00:03.0, mem = 1395.9M).
[05/28 17:34:43     46s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 17:34:43     46s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 17:34:43     46s] <CMD> editPin -edge 3 -pin {pserr_n_en preq_n pack_n pm66en sd_A[9] sd_A[8] sd_A[7] sd_A[6] sd_A[5] sd_A[4] sd_A[3] sd_A[2] sd_A[1] sd_A[0] sd_CK sd_CKn sd_LD sd_RW sd_BWS[1] sd_BWS[0] sd_DQ_in[31] sd_DQ_in[30] sd_DQ_in[29] sd_DQ_in[28] sd_DQ_in[27] sd_DQ_in[26] sd_DQ_in[25] sd_DQ_in[24] sd_DQ_in[23] sd_DQ_in[22] sd_DQ_in[21] sd_DQ_in[20] sd_DQ_in[19] sd_DQ_in[18] sd_DQ_in[17] sd_DQ_in[16] sd_DQ_in[15] sd_DQ_in[14] sd_DQ_in[13] sd_DQ_in[12] sd_DQ_in[11] sd_DQ_in[10] sd_DQ_in[9] sd_DQ_in[8] sd_DQ_in[7] sd_DQ_in[6] sd_DQ_in[5] sd_DQ_in[4] sd_DQ_in[3] sd_DQ_in[2] sd_DQ_in[1] sd_DQ_in[0] sd_DQ_out[31] sd_DQ_out[30] sd_DQ_out[29] sd_DQ_out[28] sd_DQ_out[27] sd_DQ_out[26] sd_DQ_out[25] sd_DQ_out[24] sd_DQ_out[23] sd_DQ_out[22] sd_DQ_out[21] sd_DQ_out[20] sd_DQ_out[19] sd_DQ_out[18] sd_DQ_out[17] sd_DQ_out[16] sd_DQ_out[15] sd_DQ_out[14] sd_DQ_out[13] sd_DQ_out[12] sd_DQ_out[11] sd_DQ_out[10] sd_DQ_out[9] sd_DQ_out[8] sd_DQ_out[7] sd_DQ_out[6] sd_DQ_out[5] sd_DQ_out[4] sd_DQ_out[3] sd_DQ_out[2] sd_DQ_out[1] sd_DQ_out[0] sd_DQ_en[31] sd_DQ_en[30] sd_DQ_en[29] sd_DQ_en[28] sd_DQ_en[27] sd_DQ_en[26] sd_DQ_en[25] sd_DQ_en[24] sd_DQ_en[23] sd_DQ_en[22] sd_DQ_en[21] sd_DQ_en[20] sd_DQ_en[19] sd_DQ_en[18] sd_DQ_en[17] sd_DQ_en[16] sd_DQ_en[15] sd_DQ_en[14] sd_DQ_en[13] sd_DQ_en[12] sd_DQ_en[11] sd_DQ_en[10] sd_DQ_en[9] sd_DQ_en[8] sd_DQ_en[7] sd_DQ_en[6] sd_DQ_en[5] sd_DQ_en[4] sd_DQ_en[3] sd_DQ_en[2] sd_DQ_en[1] sd_DQ_en[0] pll_bypass pll_reset test_si7 test_so7} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
[05/28 17:34:43     46s] Successfully spread [120] pins.
[05/28 17:34:43     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.9M).
[05/28 17:34:43     46s] <CMD> setPinAssignMode -pinEditInBatch false
[05/28 17:34:43     46s] <CMD> all_constraint_modes -active
[05/28 17:34:43     46s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/28 17:34:43     46s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
[05/28 17:34:43     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[05/28 17:34:43     46s] <CMD> setDontUse *DELLN* true
[05/28 17:34:43     46s] <CMD> createBasicPathGroups -expanded
[05/28 17:34:43     46s] Created reg2reg path group
[05/28 17:34:43     46s] Effort level <high> specified for reg2reg path_group
[05/28 17:34:45     49s] Created reg2cgate path group
[05/28 17:34:45     49s] Effort level <high> specified for reg2cgate path_group
[05/28 17:34:45     49s] <CMD> saveDesign ORCA_TOP_floorplan.innovus
[05/28 17:34:45     49s] #% Begin save design ... (date=05/28 17:34:45, mem=1221.9M)
[05/28 17:34:45     49s] % Begin Save ccopt configuration ... (date=05/28 17:34:45, mem=1224.9M)
[05/28 17:34:45     49s] % End Save ccopt configuration ... (date=05/28 17:34:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1226.5M, current mem=1226.5M)
[05/28 17:34:45     49s] % Begin Save netlist data ... (date=05/28 17:34:45, mem=1226.5M)
[05/28 17:34:45     49s] Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 17:34:46     49s] % End Save netlist data ... (date=05/28 17:34:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=1229.1M, current mem=1226.6M)
[05/28 17:34:46     49s] Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 17:34:46     49s] % Begin Save AAE data ... (date=05/28 17:34:46, mem=1227.4M)
[05/28 17:34:46     49s] Saving AAE Data ...
[05/28 17:34:46     49s] % End Save AAE data ... (date=05/28 17:34:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.4M, current mem=1227.4M)
[05/28 17:34:48     51s] % Begin Save clock tree data ... (date=05/28 17:34:48, mem=1227.9M)
[05/28 17:34:48     51s] % End Save clock tree data ... (date=05/28 17:34:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.9M, current mem=1227.9M)
[05/28 17:34:48     51s] Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
[05/28 17:34:48     51s] Saving mode setting ...
[05/28 17:34:48     51s] Saving global file ...
[05/28 17:34:48     51s] % Begin Save floorplan data ... (date=05/28 17:34:48, mem=1227.3M)
[05/28 17:34:48     51s] Saving floorplan file ...
[05/28 17:34:49     51s] % End Save floorplan data ... (date=05/28 17:34:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=1228.0M, current mem=1228.0M)
[05/28 17:34:49     51s] Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz
[05/28 17:34:49     51s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1435.9M) ***
[05/28 17:34:49     51s] Saving Drc markers ...
[05/28 17:34:49     51s] ... No Drc file written since there is no markers found.
[05/28 17:34:49     51s] % Begin Save placement data ... (date=05/28 17:34:49, mem=1228.1M)
[05/28 17:34:49     51s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 17:34:49     51s] Save Adaptive View Pruing View Names to Binary file
[05/28 17:34:49     51s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1438.9M) ***
[05/28 17:34:49     51s] % End Save placement data ... (date=05/28 17:34:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1228.2M, current mem=1228.2M)
[05/28 17:34:49     51s] % Begin Save routing data ... (date=05/28 17:34:49, mem=1228.2M)
[05/28 17:34:49     51s] Saving route file ...
[05/28 17:34:49     51s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1435.9M) ***
[05/28 17:34:49     51s] % End Save routing data ... (date=05/28 17:34:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1229.6M, current mem=1228.1M)
[05/28 17:34:49     51s] Saving SCANDEF file ...
[05/28 17:34:49     51s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:34:49     51s] Summary for sequential cells identification: 
[05/28 17:34:49     51s]   Identified SBFF number: 126
[05/28 17:34:49     51s]   Identified MBFF number: 0
[05/28 17:34:49     51s]   Identified SB Latch number: 0
[05/28 17:34:49     51s]   Identified MB Latch number: 0
[05/28 17:34:49     51s]   Not identified SBFF number: 180
[05/28 17:34:49     51s]   Not identified MBFF number: 0
[05/28 17:34:49     51s]   Not identified SB Latch number: 0
[05/28 17:34:49     51s]   Not identified MB Latch number: 0
[05/28 17:34:49     51s]   Number of sequential cells which are not FFs: 78
[05/28 17:34:49     51s]  Visiting view : test_worst_scenario
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]  Visiting view : func_worst_scenario
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]  Visiting view : test_best_scenario
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]  Visiting view : func_best_scenario
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:49     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:34:49     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:34:49     51s]  Setting StdDelay to 18.40
[05/28 17:34:49     51s] Creating Cell Server, finished. 
[05/28 17:34:49     51s] 
[05/28 17:34:49     51s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:34:49     51s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:34:49     51s] Start applying DEF ordered sections ...
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/28 17:34:49     51s] Type 'man IMPSC-1138' for more detail.
[05/28 17:34:49     51s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 17:34:49     51s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:34:49     51s] Successfully applied all DEF ordered sections.
[05/28 17:34:49     51s] *** Scan Sanity Check Summary:
[05/28 17:34:49     51s] *** 5 scan chains passed sanity check.
[05/28 17:34:50     51s] Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
[05/28 17:34:50     51s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1632.9M) ***
[05/28 17:34:50     51s] Saving power intent database ...
[05/28 17:34:50     52s] % Begin Save power constraints data ... (date=05/28 17:34:50, mem=1232.4M)
[05/28 17:34:50     52s] % End Save power constraints data ... (date=05/28 17:34:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.4M, current mem=1232.4M)
[05/28 17:34:53     53s] Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
[05/28 17:34:53     53s] #% End save design ... (date=05/28 17:34:53, total cpu=0:00:04.4, real=0:00:08.0, peak res=1237.1M, current mem=1237.1M)
[05/28 17:34:53     53s] 
[05/28 17:34:53     53s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:34:53     53s] Severity  ID               Count  Summary                                  
[05/28 17:34:53     53s] WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
[05/28 17:34:53     53s] *** Message Summary: 41 warning(s), 0 error(s)
[05/28 17:34:53     53s] 
[05/28 17:34:53     53s] <CMD> setOptMode -usefulSkew false
[05/28 17:34:53     53s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 17:34:53     53s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 17:34:53     53s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 17:34:53     53s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
[05/28 17:34:53     53s] # if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
[05/28 17:34:53     53s] <CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 17:34:53     54s] **ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
[05/28 17:34:53     54s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[05/28 17:34:53     54s] Type 'man IMPOPT-6115' for more detail.
[05/28 17:34:53     54s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[05/28 17:34:53     54s] <CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:34:53     54s] ### Creating TopoMgr, started
[05/28 17:34:53     54s] ### Creating TopoMgr, finished
[05/28 17:34:54     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.8M
[05/28 17:34:54     54s] z: 2, totalTracks: 1
[05/28 17:34:54     54s] z: 4, totalTracks: 1
[05/28 17:34:54     54s] z: 6, totalTracks: 1
[05/28 17:34:54     54s] z: 8, totalTracks: 1
[05/28 17:34:54     55s] #spOpts: N=32 
[05/28 17:34:54     55s] Built tsite-size lookup (1), and llgObj-siteIdx map (1)
[05/28 17:34:54     55s] # Building Core llgBox search-tree for 2 Llgs.
[05/28 17:34:54     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.8M
[05/28 17:34:54     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1628.8M
[05/28 17:34:54     55s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[05/28 17:34:54     55s] Type 'man IMPSP-362' for more detail.
[05/28 17:34:54     55s] Core basic site is unit
[05/28 17:34:54     55s] Use non-trimmed site array because memory saving is not enough.
[05/28 17:34:54     55s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:34:54     55s] SiteArray: use 9,633,792 bytes
[05/28 17:34:54     55s] SiteArray: current memory after site array memory allocation 1638.0M
[05/28 17:34:54     55s] SiteArray: FP blocked sites are writable
[05/28 17:34:54     55s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:34:54     55s] SiteArray: use 2,625,536 bytes
[05/28 17:34:54     55s] SiteArray: current memory after site array memory allocation 1640.5M
[05/28 17:34:54     55s] SiteArray: FP blocked sites are writable
[05/28 17:34:54     55s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:34:54     55s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:34:54     55s] Estimated cell power/ground rail width = 0.104 um
[05/28 17:34:54     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:34:54     55s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1640.5M
[05/28 17:34:55     55s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:34:55     55s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.083, MEM:1640.5M
[05/28 17:34:55     55s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1640.5M
[05/28 17:34:55     55s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:34:55     55s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.009, MEM:1640.5M
[05/28 17:34:55     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.255, MEM:1640.5M
[05/28 17:34:55     55s] OPERPROF:     Starting CMU at level 3, MEM:1640.5M
[05/28 17:34:55     55s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1640.5M
[05/28 17:34:55     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.296, MEM:1640.5M
[05/28 17:34:55     55s] 
[05/28 17:34:55     55s] [CPU] DPlace-Init (cpu=0:00:01.0, real=0:00:01.0, mem=1640.5MB).
[05/28 17:34:55     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.040, REAL:1.048, MEM:1640.5M
[05/28 17:34:55     55s] #################################################################################
[05/28 17:34:55     55s] # Design Stage: PreRoute
[05/28 17:34:55     55s] # Design Name: ORCA_TOP
[05/28 17:34:55     55s] # Design Mode: 90nm
[05/28 17:34:55     55s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:34:55     55s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:34:55     55s] # Signoff Settings: SI Off 
[05/28 17:34:55     55s] #################################################################################
[05/28 17:34:55     56s] AAE DB initialization (MEM=1640.49 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/28 17:34:55     56s] #################################################################################
[05/28 17:34:55     56s] # Design Stage: PreRoute
[05/28 17:34:55     56s] # Design Name: ORCA_TOP
[05/28 17:34:55     56s] # Design Mode: 90nm
[05/28 17:34:55     56s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:34:55     56s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:34:55     56s] # Signoff Settings: SI Off 
[05/28 17:34:55     56s] #################################################################################
[05/28 17:34:55     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1640.49 MB )
[05/28 17:34:55     56s] (I)       Started Loading and Dumping File ( Curr Mem: 1640.49 MB )
[05/28 17:34:55     56s] (I)       Reading DB...
[05/28 17:34:55     56s] (I)       Read data from FE... (mem=1640.5M)
[05/28 17:34:55     56s] (I)       Read nodes and places... (mem=1640.5M)
[05/28 17:34:55     56s] (I)       Done Read nodes and places (cpu=0.070s, mem=1640.5M)
[05/28 17:34:55     56s] (I)       Read nets... (mem=1640.5M)
[05/28 17:34:56     56s] (I)       Done Read nets (cpu=0.140s, mem=1640.5M)
[05/28 17:34:56     56s] (I)       Done Read data from FE (cpu=0.210s, mem=1640.5M)
[05/28 17:34:56     56s] (I)       before initializing RouteDB syMemory usage = 1640.5 MB
[05/28 17:34:56     56s] (I)       Honor MSV route constraint: false
[05/28 17:34:56     56s] (I)       Maximum routing layer  : 127
[05/28 17:34:56     56s] (I)       Minimum routing layer  : 2
[05/28 17:34:56     56s] (I)       Supply scale factor H  : 1.00
[05/28 17:34:56     56s] (I)       Supply scale factor V  : 1.00
[05/28 17:34:56     56s] (I)       Tracks used by clock wire: 0
[05/28 17:34:56     56s] (I)       Reverse direction      : 
[05/28 17:34:56     56s] (I)       Honor partition pin guides: true
[05/28 17:34:56     56s] (I)       Route selected nets only: false
[05/28 17:34:56     56s] (I)       Route secondary PG pins: false
[05/28 17:34:56     56s] (I)       Second PG max fanout   : 2147483647
[05/28 17:34:56     56s] (I)       Apply function for special wires: true
[05/28 17:34:56     56s] (I)       Layer by layer blockage reading: true
[05/28 17:34:56     56s] (I)       Offset calculation fix : true
[05/28 17:34:56     56s] (I)       Route stripe layer range: 
[05/28 17:34:56     56s] (I)       Honor partition fences : 
[05/28 17:34:56     56s] (I)       Honor partition pin    : 
[05/28 17:34:56     56s] (I)       Honor partition fences with feedthrough: 
[05/28 17:34:56     56s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:34:56     56s] (I)       Use row-based GCell size
[05/28 17:34:56     56s] (I)       Use row-based GCell align
[05/28 17:34:56     56s] (I)       GCell unit size   : 1672
[05/28 17:34:56     56s] (I)       GCell multiplier  : 1
[05/28 17:34:56     56s] (I)       GCell row height  : 1672
[05/28 17:34:56     56s] (I)       Actual row height : 1672
[05/28 17:34:56     56s] (I)       GCell align ref   : 10032 10032
[05/28 17:34:56     56s] [NR-eGR] Track table information for default rule: 
[05/28 17:34:56     56s] [NR-eGR] M1 has no routable track
[05/28 17:34:56     56s] [NR-eGR] M2 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M3 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M4 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M5 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M6 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M7 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M8 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] M9 has single uniform track structure
[05/28 17:34:56     56s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:34:56     56s] (I)       ===========================================================================
[05/28 17:34:56     56s] (I)       == Report All Rule Vias ==
[05/28 17:34:56     56s] (I)       ===========================================================================
[05/28 17:34:56     56s] (I)        Via Rule : (Default)
[05/28 17:34:56     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:34:56     56s] (I)       ---------------------------------------------------------------------------
[05/28 17:34:56     56s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:34:56     56s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:34:56     56s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:34:56     56s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:34:56     56s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:34:56     56s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:34:56     56s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:34:56     56s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:34:56     56s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:34:56     56s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:34:56     56s] (I)       ===========================================================================
[05/28 17:34:56     56s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1640.49 MB )
[05/28 17:34:56     56s] [NR-eGR] Read 94267 PG shapes
[05/28 17:34:56     56s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1640.49 MB )
[05/28 17:34:56     56s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:34:56     56s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:34:56     56s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:34:56     56s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:34:56     56s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:34:56     56s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:34:56     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:34:56     56s] [NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[05/28 17:34:56     56s] (I)       readDataFromPlaceDB
[05/28 17:34:56     56s] (I)       Read net information..
[05/28 17:34:56     56s] [NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[05/28 17:34:56     56s] (I)       Read testcase time = 0.000 seconds
[05/28 17:34:56     56s] 
[05/28 17:34:56     56s] (I)       early_global_route_priority property id does not exist.
[05/28 17:34:56     56s] (I)       Start initializing grid graph
[05/28 17:34:56     56s] (I)       End initializing grid graph
[05/28 17:34:56     56s] (I)       Model blockages into capacity
[05/28 17:34:56     56s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:34:56     56s] (I)       Started Modeling ( Curr Mem: 1650.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 1 ( Curr Mem: 1650.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 2 ( Curr Mem: 1650.49 MB )
[05/28 17:34:56     56s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 3 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 4 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 5 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 6 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 7 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 8 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 9 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Started Modeling Layer 10 ( Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:34:56     56s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1661.49 MB )
[05/28 17:34:56     56s] (I)       -- layer congestion ratio --
[05/28 17:34:56     56s] (I)       Layer 1 : 0.100000
[05/28 17:34:56     56s] (I)       Layer 2 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 3 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 4 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 5 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 6 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 7 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 8 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 9 : 0.700000
[05/28 17:34:56     56s] (I)       Layer 10 : 0.700000
[05/28 17:34:56     56s] (I)       ----------------------------
[05/28 17:34:56     56s] (I)       Number of ignored nets = 0
[05/28 17:34:56     56s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of clock nets = 0.  Ignored: No
[05/28 17:34:56     56s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:34:56     56s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:34:56     56s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1661.5 MB
[05/28 17:34:56     56s] (I)       Ndr track 0 does not exist
[05/28 17:34:56     56s] (I)       Layer1  viaCost=300.00
[05/28 17:34:56     56s] (I)       Layer2  viaCost=200.00
[05/28 17:34:56     56s] (I)       Layer3  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer4  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer5  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer6  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer7  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer8  viaCost=100.00
[05/28 17:34:56     56s] (I)       Layer9  viaCost=300.00
[05/28 17:34:56     56s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:34:56     56s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:34:56     56s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:34:56     56s] (I)       Site width          :   152  (dbu)
[05/28 17:34:56     56s] (I)       Row height          :  1672  (dbu)
[05/28 17:34:56     56s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:34:56     56s] (I)       GCell width         :  1672  (dbu)
[05/28 17:34:56     56s] (I)       GCell height        :  1672  (dbu)
[05/28 17:34:56     56s] (I)       Grid                :   491   461    10
[05/28 17:34:56     56s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:34:56     56s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:34:56     56s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:34:56     56s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:34:56     56s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:34:56     56s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:34:56     56s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:34:56     56s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:34:56     56s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:34:56     56s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:34:56     56s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:34:56     56s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:34:56     56s] (I)       --------------------------------------------------------
[05/28 17:34:56     56s] 
[05/28 17:34:56     56s] [NR-eGR] ============ Routing rule table ============
[05/28 17:34:56     56s] [NR-eGR] Rule id: 0  Nets: 0 
[05/28 17:34:56     56s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:34:56     56s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:34:56     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:34:56     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:34:56     56s] [NR-eGR] ========================================
[05/28 17:34:56     56s] [NR-eGR] 
[05/28 17:34:56     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:34:56     56s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:34:56     56s] (I)       After initializing earlyGlobalRoute syMemory usage = 1674.0 MB
[05/28 17:34:56     56s] (I)       Finished Loading and Dumping File ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1674.03 MB )
[05/28 17:34:56     56s] [NR-eGR] No Net to Route
[05/28 17:34:56     56s] (I)       total 2D Cap : 4860407 = (1596594 H, 3263813 V)
[05/28 17:34:56     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/28 17:34:56     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/28 17:34:56     56s] [NR-eGR] No Net to Route
[05/28 17:34:56     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:34:56     56s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[05/28 17:34:56     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:34:56     56s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/28 17:34:56     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:34:56     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 1651.03 MB )
[05/28 17:34:56     56s] Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
[05/28 17:34:56     56s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 17:34:56     56s] Type 'man IMPEXT-3530' for more detail.
[05/28 17:34:56     56s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:34:56     56s] RC Extraction called in multi-corner(2) mode.
[05/28 17:34:56     56s] RCMode: PreRoute
[05/28 17:34:56     56s]       RC Corner Indexes            0       1   
[05/28 17:34:56     56s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:34:56     56s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:34:56     56s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:34:56     56s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:34:56     56s] Shrink Factor                : 1.00000
[05/28 17:34:56     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:34:56     56s] Using capacitance table file ...
[05/28 17:34:56     56s] LayerId::1 widthSet size::4
[05/28 17:34:56     56s] LayerId::2 widthSet size::4
[05/28 17:34:56     56s] LayerId::3 widthSet size::4
[05/28 17:34:56     56s] LayerId::4 widthSet size::4
[05/28 17:34:56     56s] LayerId::5 widthSet size::4
[05/28 17:34:56     56s] LayerId::6 widthSet size::4
[05/28 17:34:56     56s] LayerId::7 widthSet size::4
[05/28 17:34:56     56s] LayerId::8 widthSet size::4
[05/28 17:34:56     56s] LayerId::9 widthSet size::4
[05/28 17:34:56     56s] LayerId::10 widthSet size::2
[05/28 17:34:56     56s] Updating RC grid for preRoute extraction ...
[05/28 17:34:56     56s] Initializing multi-corner capacitance tables ... 
[05/28 17:34:56     56s] Initializing multi-corner resistance tables ...
[05/28 17:34:56     56s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.363628 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/28 17:34:56     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1651.031M)
[05/28 17:34:58     59s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/28 17:34:58     59s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/28 17:34:58     59s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/28 17:34:58     59s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/28 17:34:58     59s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/28 17:34:58     59s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/28 17:34:59     59s] Calculate delays in BcWc mode...
[05/28 17:34:59     59s] Calculate delays in BcWc mode...
[05/28 17:34:59     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 1673.8M, InitMEM = 1666.8M)
[05/28 17:34:59     59s] Start delay calculation (fullDC) (1 T). (MEM=1673.8)
[05/28 17:34:59     59s] Start AAE Lib Loading. (MEM=1685.41)
[05/28 17:34:59     60s] End AAE Lib Loading. (MEM=1733.1 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 17:34:59     60s] End AAE Lib Interpolated Model. (MEM=1733.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:35:00     60s] First Iteration Infinite Tw... 
[05/28 17:35:10     70s] Total number of fetched objects 53369
[05/28 17:35:10     71s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 17:35:10     71s] End delay calculation. (MEM=1844.48 CPU=0:00:09.1 REAL=0:00:09.0)
[05/28 17:35:11     71s] End delay calculation (fullDC). (MEM=1779.25 CPU=0:00:11.9 REAL=0:00:12.0)
[05/28 17:35:11     71s] *** CDM Built up (cpu=0:00:15.3  real=0:00:16.0  mem= 1779.2M) ***
[05/28 17:35:13     73s]    _____________________________________________________________
[05/28 17:35:13     73s]   /  Design State
[05/28 17:35:13     73s]  +--------------------------------------------------------------
[05/28 17:35:13     73s]  | unconnected nets:      341
[05/28 17:35:13     73s]  | signal nets: 
[05/28 17:35:13     73s]  |    routed nets:        0 (0.0% routed)
[05/28 17:35:13     73s]  |     total nets:    48108
[05/28 17:35:13     73s]  | clock nets: 
[05/28 17:35:13     73s]  |    routed nets:        0 (0.0% routed)
[05/28 17:35:13     73s]  |     total nets:       90
[05/28 17:35:13     73s]  +--------------------------------------------------------------
[05/28 17:35:13     73s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[05/28 17:35:13     73s] Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
[05/28 17:35:13     73s] Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
[05/28 17:35:13     73s] Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
[05/28 17:35:13     73s] Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
[05/28 17:35:13     73s] Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
[05/28 17:35:13     73s] Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/28 17:35:13     73s] <CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
[05/28 17:35:13     73s] Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 17:35:13     73s] <CMD> setEcoMode -batchMode false
[05/28 17:35:13     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.010, REAL:0.003, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1767.6M
[05/28 17:35:13     73s] z: 2, totalTracks: 1
[05/28 17:35:13     73s] z: 4, totalTracks: 1
[05/28 17:35:13     73s] z: 6, totalTracks: 1
[05/28 17:35:13     73s] z: 8, totalTracks: 1
[05/28 17:35:13     73s] #spOpts: N=32 mergeVia=F 
[05/28 17:35:13     73s] All LLGs are deleted
[05/28 17:35:13     73s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1767.6M
[05/28 17:35:13     73s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1767.6M
[05/28 17:35:13     73s] Core basic site is unit
[05/28 17:35:13     73s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:35:13     73s] SiteArray: use 9,633,792 bytes
[05/28 17:35:13     73s] SiteArray: current memory after site array memory allocation 1776.7M
[05/28 17:35:13     73s] SiteArray: FP blocked sites are writable
[05/28 17:35:13     73s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:35:13     73s] SiteArray: use 2,625,536 bytes
[05/28 17:35:13     73s] SiteArray: current memory after site array memory allocation 1779.2M
[05/28 17:35:13     73s] SiteArray: FP blocked sites are writable
[05/28 17:35:13     73s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:35:13     73s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:35:13     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:35:13     73s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1779.2M
[05/28 17:35:13     73s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:35:13     73s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.080, REAL:0.082, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1779.2M
[05/28 17:35:13     73s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:35:13     73s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.008, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.230, REAL:0.234, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:       Starting CMU at level 4, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.270, REAL:0.276, MEM:1779.2M
[05/28 17:35:13     73s] 
[05/28 17:35:13     73s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1779.2MB).
[05/28 17:35:13     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.360, REAL:0.362, MEM:1779.2M
[05/28 17:35:13     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.360, REAL:0.363, MEM:1779.2M
[05/28 17:35:13     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.1
[05/28 17:35:13     73s] OPERPROF: Starting RefinePlace at level 1, MEM:1779.2M
[05/28 17:35:13     73s] *** Starting refinePlace (0:01:14 mem=1779.2M) ***
[05/28 17:35:13     73s] Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
[05/28 17:35:13     73s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[05/28 17:35:13     73s] Type 'man IMPSP-2022' for more detail.
[05/28 17:35:13     73s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:35:13     73s] Found at least one IPOed Level-Shifter I_RISC_CORE/ls_in_0_clk.
[05/28 17:35:13     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:35:13     74s] Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
[05/28 17:35:13     74s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.2MB
[05/28 17:35:13     74s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1779.2MB) @(0:01:14 - 0:01:14).
[05/28 17:35:13     74s] *** Finished refinePlace (0:01:14 mem=1779.2M) ***
[05/28 17:35:13     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.1
[05/28 17:35:13     74s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.113, MEM:1779.2M
[05/28 17:35:13     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1779.2M
[05/28 17:35:13     74s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1779.2M
[05/28 17:35:13     74s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.000, REAL:0.003, MEM:1767.6M
[05/28 17:35:13     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.043, MEM:1767.6M
[05/28 17:35:13     74s] ### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
[05/28 17:35:13     74s] <CMD> place_opt_design
[05/28 17:35:13     74s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/28 17:35:13     74s] *** Starting GigaPlace ***
[05/28 17:35:13     74s] **INFO: user set placement options
[05/28 17:35:13     74s] **INFO: user set opt options
[05/28 17:35:13     74s] setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false
[05/28 17:35:13     74s] #optDebug: fT-E <X 2 3 1 0>
[05/28 17:35:13     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:1786.6M
[05/28 17:35:13     74s] z: 2, totalTracks: 1
[05/28 17:35:13     74s] z: 4, totalTracks: 1
[05/28 17:35:13     74s] z: 6, totalTracks: 1
[05/28 17:35:13     74s] z: 8, totalTracks: 1
[05/28 17:35:13     74s] #spOpts: N=32 mergeVia=F 
[05/28 17:35:14     74s] All LLGs are deleted
[05/28 17:35:14     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1786.6M
[05/28 17:35:14     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1786.6M
[05/28 17:35:14     74s] # Building Core llgBox search-tree for 2 Llgs.
[05/28 17:35:14     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1786.6M
[05/28 17:35:14     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1786.6M
[05/28 17:35:14     74s] Core basic site is unit
[05/28 17:35:14     74s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:35:14     74s] SiteArray: use 9,633,792 bytes
[05/28 17:35:14     74s] SiteArray: current memory after site array memory allocation 1795.8M
[05/28 17:35:14     74s] SiteArray: FP blocked sites are writable
[05/28 17:35:14     74s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:35:14     74s] SiteArray: use 2,625,536 bytes
[05/28 17:35:14     74s] SiteArray: current memory after site array memory allocation 1798.3M
[05/28 17:35:14     74s] SiteArray: FP blocked sites are writable
[05/28 17:35:14     74s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:35:14     74s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:35:14     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:35:14     74s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.3M
[05/28 17:35:14     74s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:35:14     74s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.080, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.3M
[05/28 17:35:14     74s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:35:14     74s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.220, REAL:0.234, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:     Starting CMU at level 3, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.273, MEM:1798.3M
[05/28 17:35:14     74s] 
[05/28 17:35:14     74s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1798.3MB).
[05/28 17:35:14     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.363, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.3M
[05/28 17:35:14     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:1786.6M
[05/28 17:35:14     74s] All LLGs are deleted
[05/28 17:35:14     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1786.6M
[05/28 17:35:14     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1786.6M
[05/28 17:35:14     74s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.057, MEM:1786.6M
[05/28 17:35:14     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 17:35:14     74s] -place_design_floorplan_mode false         # bool, default=false
[05/28 17:35:14     74s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:35:14     74s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:35:14     74s] Start applying DEF ordered sections ...
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/28 17:35:14     74s] Type 'man IMPSC-1138' for more detail.
[05/28 17:35:14     74s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 17:35:14     74s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:35:14     74s] Successfully applied all DEF ordered sections.
[05/28 17:35:14     74s] *** Scan Sanity Check Summary:
[05/28 17:35:14     74s] *** 5 scan chains passed sanity check.
[05/28 17:35:14     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 4819, number of sequential = 5162, percentage of missing scan cell = 0.00% (0 / 5162)
[05/28 17:35:14     74s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 17:35:14     74s] Type 'man IMPEXT-3493' for more detail.
[05/28 17:35:14     75s] no activity file in design. spp won't run.
[05/28 17:35:15     75s] ### Time Record (colorize_geometry) is installed.
[05/28 17:35:15     75s] #Start colorize_geometry on Sun May 28 17:35:15 2023
[05/28 17:35:15     75s] #
[05/28 17:35:15     75s] ### Time Record (Pre Callback) is installed.
[05/28 17:35:15     75s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:35:15     75s] ### Time Record (DB Import) is installed.
[05/28 17:35:15     75s] ### Time Record (DB Import) is uninstalled.
[05/28 17:35:15     75s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/28 17:35:15     75s] ### Time Record (Post Callback) is installed.
[05/28 17:35:15     75s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:35:15     75s] #Cpu time = 00:00:00
[05/28 17:35:15     75s] #Elapsed time = 00:00:00
[05/28 17:35:15     75s] #Increased memory = -73.21 (MB)
[05/28 17:35:15     75s] #Total memory = 1382.11 (MB)
[05/28 17:35:15     75s] #Peak memory = 1477.16 (MB)
[05/28 17:35:15     75s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sun May 28 17:35:15 2023
[05/28 17:35:15     75s] #
[05/28 17:35:15     75s] ### Time Record (colorize_geometry) is uninstalled.
[05/28 17:35:15     75s] ### 
[05/28 17:35:15     75s] ###   Scalability Statistics
[05/28 17:35:15     75s] ### 
[05/28 17:35:15     75s] ### ------------------------+----------------+----------------+----------------+
[05/28 17:35:15     75s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/28 17:35:15     75s] ### ------------------------+----------------+----------------+----------------+
[05/28 17:35:15     75s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/28 17:35:15     75s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/28 17:35:15     75s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/28 17:35:15     75s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/28 17:35:15     75s] ### ------------------------+----------------+----------------+----------------+
[05/28 17:35:15     75s] ### 
[05/28 17:35:15     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1694.0M
[05/28 17:35:15     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1694.0M
[05/28 17:35:15     75s] *** Start deleteBufferTree ***
[05/28 17:35:17     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/28 17:35:17     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/28 17:35:17     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/28 17:35:17     77s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/28 17:35:17     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/28 17:35:17     77s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/28 17:35:17     77s] Turning on -handlePartition option for MSV flow
[05/28 17:35:17     77s] Info: Detect buffers to remove automatically.
[05/28 17:35:17     77s] Analyzing netlist ...
[05/28 17:35:17     77s] 
[05/28 17:35:17     77s] Creating Lib Analyzer ...
[05/28 17:35:17     78s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:35:17     78s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:35:17     78s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:35:17     78s] 
[05/28 17:35:18     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=1715.8M
[05/28 17:35:18     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=1715.8M
[05/28 17:35:18     78s] Creating Lib Analyzer, finished. 
[05/28 17:35:19     79s] Updating netlist
[05/28 17:35:19     79s] 
[05/28 17:35:20     80s] *summary: 3296 instances (buffers/inverters) removed
[05/28 17:35:20     80s] *** Finish deleteBufferTree (0:00:04.9) ***
[05/28 17:35:20     80s] Deleting Cell Server ...
[05/28 17:35:20     80s] Deleting Lib Analyzer.
[05/28 17:35:20     80s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1715.8M
[05/28 17:35:20     80s] Deleted 0 physical inst  (cell - / prefix -).
[05/28 17:35:20     80s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1715.8M
[05/28 17:35:20     80s] INFO: #ExclusiveGroups=0
[05/28 17:35:20     80s] INFO: There are no Exclusive Groups.
[05/28 17:35:20     80s] No user-set net weight.
[05/28 17:35:20     80s] Net fanout histogram:
[05/28 17:35:20     80s] 2		: 26052 (57.8%) nets
[05/28 17:35:20     80s] 3		: 9498 (21.1%) nets
[05/28 17:35:20     80s] 4     -	14	: 8838 (19.6%) nets
[05/28 17:35:20     80s] 15    -	39	: 621 (1.4%) nets
[05/28 17:35:20     80s] 40    -	79	: 10 (0.0%) nets
[05/28 17:35:20     80s] 80    -	159	: 1 (0.0%) nets
[05/28 17:35:20     80s] 160   -	319	: 2 (0.0%) nets
[05/28 17:35:20     80s] 320   -	639	: 18 (0.0%) nets
[05/28 17:35:20     80s] 640   -	1279	: 5 (0.0%) nets
[05/28 17:35:20     80s] 1280  -	2559	: 6 (0.0%) nets
[05/28 17:35:20     80s] 2560  -	5119	: 3 (0.0%) nets
[05/28 17:35:20     80s] 5120+		: 0 (0.0%) nets
[05/28 17:35:20     80s] no activity file in design. spp won't run.
[05/28 17:35:20     80s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/28 17:35:20     80s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:35:20     80s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:35:20     80s] Summary for sequential cells identification: 
[05/28 17:35:20     80s]   Identified SBFF number: 126
[05/28 17:35:20     80s]   Identified MBFF number: 0
[05/28 17:35:20     80s]   Identified SB Latch number: 0
[05/28 17:35:20     80s]   Identified MB Latch number: 0
[05/28 17:35:20     80s]   Not identified SBFF number: 180
[05/28 17:35:20     80s]   Not identified MBFF number: 0
[05/28 17:35:20     80s]   Not identified SB Latch number: 0
[05/28 17:35:20     80s]   Not identified MB Latch number: 0
[05/28 17:35:20     80s]   Number of sequential cells which are not FFs: 78
[05/28 17:35:20     80s]  Visiting view : test_worst_scenario
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]  Visiting view : func_worst_scenario
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]  Visiting view : test_best_scenario
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]  Visiting view : func_best_scenario
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:35:20     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:35:20     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:35:20     80s]  Setting StdDelay to 10.90
[05/28 17:35:20     80s] Creating Cell Server, finished. 
[05/28 17:35:20     80s] 
[05/28 17:35:20     80s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:35:20     80s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:35:20     80s] Start applying DEF ordered sections ...
[05/28 17:35:20     80s] Successfully applied all DEF ordered sections.
[05/28 17:35:20     80s] *** Scan Sanity Check Summary:
[05/28 17:35:20     80s] *** 5 scan chains passed sanity check.
[05/28 17:35:20     80s] z: 2, totalTracks: 1
[05/28 17:35:20     80s] z: 4, totalTracks: 1
[05/28 17:35:20     80s] z: 6, totalTracks: 1
[05/28 17:35:20     80s] z: 8, totalTracks: 1
[05/28 17:35:20     80s] #spOpts: N=32 minPadR=1.1 
[05/28 17:35:20     80s] #std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
[05/28 17:35:20     80s] #ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
[05/28 17:35:20     80s] stdCell: 42381 single + 36 double + 0 multi
[05/28 17:35:20     80s] Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)
[05/28 17:35:20     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1907.8M
[05/28 17:35:20     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1907.8M
[05/28 17:35:20     80s] Core basic site is unit
[05/28 17:35:20     80s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:35:20     80s] SiteArray: use 9,633,792 bytes
[05/28 17:35:20     80s] SiteArray: current memory after site array memory allocation 1917.0M
[05/28 17:35:20     80s] SiteArray: FP blocked sites are writable
[05/28 17:35:20     80s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:35:20     80s] SiteArray: use 2,625,536 bytes
[05/28 17:35:20     80s] SiteArray: current memory after site array memory allocation 1919.5M
[05/28 17:35:20     80s] SiteArray: FP blocked sites are writable
[05/28 17:35:20     80s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:35:20     80s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:35:20     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:35:20     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1919.5M
[05/28 17:35:20     80s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:35:20     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.082, MEM:1919.5M
[05/28 17:35:20     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1919.5M
[05/28 17:35:20     80s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:35:20     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.009, MEM:1919.5M
[05/28 17:35:20     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.234, MEM:1919.5M
[05/28 17:35:20     80s] 
[05/28 17:35:20     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.440, REAL:0.438, MEM:1919.5M
[05/28 17:35:20     81s] OPERPROF: Starting pre-place ADS at level 1, MEM:1919.5M
[05/28 17:35:20     81s] 
[05/28 17:35:21     81s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.029, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.007, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.040, REAL:0.037, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.040, REAL:0.038, MEM:1919.5M
[05/28 17:35:21     81s] 
[05/28 17:35:21     81s] ADSU 0.397 -> 0.405. GS 13.376
[05/28 17:35:21     81s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.180, REAL:0.176, MEM:1919.5M
[05/28 17:35:21     81s] 
[05/28 17:35:21     81s] Average module density = 0.546.
[05/28 17:35:21     81s] Density for module 'PD_RISC_CORE' = 0.052.
[05/28 17:35:21     81s]        = stdcell_area 22532 sites (5726 um^2) / alloc_area 432380 sites (109887 um^2).
[05/28 17:35:21     81s] Density for the rest of the design = 0.567.
[05/28 17:35:21     81s]        = stdcell_area 531348 sites (135039 um^2) / alloc_area 936783 sites (238078 um^2).
[05/28 17:35:21     81s] Density for the design = 0.405.
[05/28 17:35:21     81s]        = stdcell_area 553880 sites (140765 um^2) / alloc_area 1369163 sites (347965 um^2).
[05/28 17:35:21     81s] Pin Density = 0.07084.
[05/28 17:35:21     81s]             = total # of pins 167037 / total area 2357824.
[05/28 17:35:21     81s] OPERPROF: Starting spMPad at level 1, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:   Starting spContextMPad at level 2, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.004, MEM:1919.5M
[05/28 17:35:21     81s] 
[05/28 17:35:21     81s] 
[05/28 17:35:21     81s] Initial padding reaches pin density 0.400 for PD_RISC_CORE
[05/28 17:35:21     81s] InitPadU 0.052 -> 0.061 for PD_RISC_CORE
[05/28 17:35:21     81s] Initial padding reaches pin density 0.468 for top
[05/28 17:35:21     81s] InitPadU 0.567 -> 0.619 for top
[05/28 17:35:21     81s] Identified 426 spare or floating instances, with no clusters.
[05/28 17:35:21     81s] 
[05/28 17:35:21     81s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1919.5M
[05/28 17:35:21     81s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.030, REAL:0.027, MEM:1919.5M
[05/28 17:35:21     81s] === lastAutoLevel = 10 
[05/28 17:35:21     81s] Init WL Bound For Global Placement... 
[05/28 17:35:21     81s] OPERPROF: Starting spInitNetWt at level 1, MEM:1919.5M
[05/28 17:35:21     81s] 0 delay mode for cte enabled initNetWt.
[05/28 17:35:21     81s] no activity file in design. spp won't run.
[05/28 17:35:21     81s] [spp] 0
[05/28 17:35:21     81s] [adp] 0:1:1:3
[05/28 17:35:25     86s] 0 delay mode for cte disabled initNetWt.
[05/28 17:35:25     86s] OPERPROF: Finished spInitNetWt at level 1, CPU:4.460, REAL:4.461, MEM:1917.5M
[05/28 17:35:25     86s] Clock gating cells determined by native netlist tracing.
[05/28 17:35:25     86s] no activity file in design. spp won't run.
[05/28 17:35:25     86s] no activity file in design. spp won't run.
[05/28 17:35:25     86s] OPERPROF: Starting npMain at level 1, MEM:1917.5M
[05/28 17:35:27     86s] OPERPROF:   Starting npPlace at level 2, MEM:1917.5M
[05/28 17:35:28     88s] Iteration  1: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
[05/28 17:35:28     88s]               Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
[05/28 17:35:28     88s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1825.5M
[05/28 17:35:28     88s] Iteration  2: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
[05/28 17:35:28     88s]               Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
[05/28 17:35:28     88s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1825.5M
[05/28 17:35:29     88s] OPERPROF:     Starting InitSKP at level 3, MEM:1867.8M
[05/28 17:35:49    108s] *** Finished SKP initialization (cpu=0:00:20.7, real=0:00:20.0)***
[05/28 17:35:49    108s] OPERPROF:     Finished InitSKP at level 3, CPU:20.690, REAL:20.659, MEM:2163.5M
[05/28 17:35:50    110s] 
[05/28 17:35:50    110s] Active views After View pruning: 
[05/28 17:35:50    110s] func_worst_scenario
[05/28 17:35:52    111s] exp_mt_sequential is set from setPlaceMode option to 1
[05/28 17:35:52    111s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/28 17:35:52    111s] place_exp_mt_interval set to default 32
[05/28 17:35:52    111s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/28 17:35:56    115s] Iteration  3: Total net bbox = 4.665e+05 (2.19e+05 2.48e+05)
[05/28 17:35:56    116s]               Est.  stn bbox = 5.600e+05 (2.64e+05 2.96e+05)
[05/28 17:35:56    116s]               cpu = 0:00:28.0 real = 0:00:28.0 mem = 2150.8M
[05/28 17:36:33    153s] Iteration  4: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
[05/28 17:36:33    153s]               Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
[05/28 17:36:33    153s]               cpu = 0:00:37.0 real = 0:00:37.0 mem = 2253.2M
[05/28 17:36:33    153s] Iteration  5: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
[05/28 17:36:33    153s]               Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
[05/28 17:36:33    153s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2253.2M
[05/28 17:36:33    153s] OPERPROF:   Finished npPlace at level 2, CPU:66.600, REAL:66.496, MEM:2253.2M
[05/28 17:36:33    153s] OPERPROF: Finished npMain at level 1, CPU:67.010, REAL:67.916, MEM:2253.2M
[05/28 17:36:33    153s] OPERPROF: Starting npMain at level 1, MEM:2253.2M
[05/28 17:36:34    153s] OPERPROF:   Starting npPlace at level 2, MEM:2253.2M
[05/28 17:37:13    192s] Iteration  6: Total net bbox = 6.077e+05 (3.05e+05 3.03e+05)
[05/28 17:37:13    192s]               Est.  stn bbox = 7.353e+05 (3.68e+05 3.67e+05)
[05/28 17:37:13    192s]               cpu = 0:00:38.7 real = 0:00:39.0 mem = 2134.7M
[05/28 17:37:13    192s] OPERPROF:   Finished npPlace at level 2, CPU:39.170, REAL:39.186, MEM:2134.7M
[05/28 17:37:13    193s] OPERPROF: Finished npMain at level 1, CPU:39.850, REAL:39.864, MEM:2134.7M
[05/28 17:37:13    193s] Iteration  7: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
[05/28 17:37:13    193s]               Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
[05/28 17:37:13    193s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2134.7M
[05/28 17:37:13    193s] Iteration  8: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
[05/28 17:37:13    193s]               Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
[05/28 17:37:13    193s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2134.7M
[05/28 17:37:13    193s] OPERPROF: Starting npMain at level 1, MEM:2134.7M
[05/28 17:37:14    193s] OPERPROF:   Starting npPlace at level 2, MEM:2134.7M
[05/28 17:37:53    232s] OPERPROF:   Finished npPlace at level 2, CPU:39.000, REAL:39.015, MEM:2121.3M
[05/28 17:37:53    232s] OPERPROF: Finished npMain at level 1, CPU:39.660, REAL:39.679, MEM:2121.3M
[05/28 17:37:53    232s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2121.3M
[05/28 17:37:53    232s] Starting Early Global Route rough congestion estimation: mem = 2121.3M
[05/28 17:37:53    232s] (I)       Started Loading and Dumping File ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    232s] (I)       Reading DB...
[05/28 17:37:53    232s] (I)       Read data from FE... (mem=2121.3M)
[05/28 17:37:53    232s] (I)       Read nodes and places... (mem=2121.3M)
[05/28 17:37:53    232s] (I)       Done Read nodes and places (cpu=0.040s, mem=2121.3M)
[05/28 17:37:53    232s] (I)       Read nets... (mem=2121.3M)
[05/28 17:37:53    233s] (I)       Done Read nets (cpu=0.140s, mem=2121.3M)
[05/28 17:37:53    233s] (I)       Done Read data from FE (cpu=0.180s, mem=2121.3M)
[05/28 17:37:53    233s] (I)       before initializing RouteDB syMemory usage = 2121.3 MB
[05/28 17:37:53    233s] (I)       Print mode             : 2
[05/28 17:37:53    233s] (I)       Stop if highly congested: false
[05/28 17:37:53    233s] (I)       Honor MSV route constraint: false
[05/28 17:37:53    233s] (I)       Maximum routing layer  : 127
[05/28 17:37:53    233s] (I)       Minimum routing layer  : 2
[05/28 17:37:53    233s] (I)       Supply scale factor H  : 1.00
[05/28 17:37:53    233s] (I)       Supply scale factor V  : 1.00
[05/28 17:37:53    233s] (I)       Tracks used by clock wire: 0
[05/28 17:37:53    233s] (I)       Reverse direction      : 
[05/28 17:37:53    233s] (I)       Honor partition pin guides: true
[05/28 17:37:53    233s] (I)       Route selected nets only: false
[05/28 17:37:53    233s] (I)       Route secondary PG pins: false
[05/28 17:37:53    233s] (I)       Second PG max fanout   : 2147483647
[05/28 17:37:53    233s] (I)       Assign partition pins  : false
[05/28 17:37:53    233s] (I)       Support large GCell    : true
[05/28 17:37:53    233s] (I)       Number of rows per GCell: 15
[05/28 17:37:53    233s] (I)       Max num rows per GCell : 32
[05/28 17:37:53    233s] (I)       Apply function for special wires: true
[05/28 17:37:53    233s] (I)       Layer by layer blockage reading: true
[05/28 17:37:53    233s] (I)       Offset calculation fix : true
[05/28 17:37:53    233s] (I)       Route stripe layer range: 
[05/28 17:37:53    233s] (I)       Honor partition fences : 
[05/28 17:37:53    233s] (I)       Honor partition pin    : 
[05/28 17:37:53    233s] (I)       Honor partition fences with feedthrough: 
[05/28 17:37:53    233s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:37:53    233s] (I)       Use row-based GCell size
[05/28 17:37:53    233s] (I)       Use row-based GCell align
[05/28 17:37:53    233s] (I)       GCell unit size   : 1672
[05/28 17:37:53    233s] (I)       GCell multiplier  : 15
[05/28 17:37:53    233s] (I)       GCell row height  : 1672
[05/28 17:37:53    233s] (I)       Actual row height : 1672
[05/28 17:37:53    233s] (I)       GCell align ref   : 10032 10032
[05/28 17:37:53    233s] [NR-eGR] Track table information for default rule: 
[05/28 17:37:53    233s] [NR-eGR] M1 has no routable track
[05/28 17:37:53    233s] [NR-eGR] M2 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M3 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M4 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M5 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M6 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M7 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M8 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] M9 has single uniform track structure
[05/28 17:37:53    233s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:37:53    233s] (I)       ===========================================================================
[05/28 17:37:53    233s] (I)       == Report All Rule Vias ==
[05/28 17:37:53    233s] (I)       ===========================================================================
[05/28 17:37:53    233s] (I)        Via Rule : (Default)
[05/28 17:37:53    233s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:37:53    233s] (I)       ---------------------------------------------------------------------------
[05/28 17:37:53    233s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:37:53    233s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:37:53    233s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:37:53    233s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:37:53    233s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:37:53    233s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:37:53    233s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:37:53    233s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:37:53    233s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:37:53    233s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:37:53    233s] (I)       ===========================================================================
[05/28 17:37:53    233s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] [NR-eGR] Read 94267 PG shapes
[05/28 17:37:53    233s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:37:53    233s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:37:53    233s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:37:53    233s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:37:53    233s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:37:53    233s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:37:53    233s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:37:53    233s] (I)       readDataFromPlaceDB
[05/28 17:37:53    233s] (I)       Read net information..
[05/28 17:37:53    233s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 17:37:53    233s] (I)       Read testcase time = 0.020 seconds
[05/28 17:37:53    233s] 
[05/28 17:37:53    233s] (I)       early_global_route_priority property id does not exist.
[05/28 17:37:53    233s] (I)       Start initializing grid graph
[05/28 17:37:53    233s] (I)       End initializing grid graph
[05/28 17:37:53    233s] (I)       Model blockages into capacity
[05/28 17:37:53    233s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:37:53    233s] (I)       Started Modeling ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 1 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 2 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 3 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 4 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 5 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 6 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 7 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 8 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 9 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Modeling Layer 10 ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:37:53    233s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       -- layer congestion ratio --
[05/28 17:37:53    233s] (I)       Layer 1 : 0.100000
[05/28 17:37:53    233s] (I)       Layer 2 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 3 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 4 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 5 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 6 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 7 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 8 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 9 : 0.700000
[05/28 17:37:53    233s] (I)       Layer 10 : 0.700000
[05/28 17:37:53    233s] (I)       ----------------------------
[05/28 17:37:53    233s] (I)       Number of ignored nets = 0
[05/28 17:37:53    233s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 17:37:53    233s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:37:53    233s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:37:53    233s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:37:53    233s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 17:37:53    233s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2121.3 MB
[05/28 17:37:53    233s] (I)       Ndr track 0 does not exist
[05/28 17:37:53    233s] (I)       Layer1  viaCost=300.00
[05/28 17:37:53    233s] (I)       Layer2  viaCost=200.00
[05/28 17:37:53    233s] (I)       Layer3  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer4  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer5  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer6  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer7  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer8  viaCost=100.00
[05/28 17:37:53    233s] (I)       Layer9  viaCost=300.00
[05/28 17:37:53    233s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:37:53    233s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:37:53    233s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:37:53    233s] (I)       Site width          :   152  (dbu)
[05/28 17:37:53    233s] (I)       Row height          :  1672  (dbu)
[05/28 17:37:53    233s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:37:53    233s] (I)       GCell width         : 25080  (dbu)
[05/28 17:37:53    233s] (I)       GCell height        : 25080  (dbu)
[05/28 17:37:53    233s] (I)       Grid                :    33    31    10
[05/28 17:37:53    233s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:37:53    233s] (I)       Vertical capacity   :     0 25080     0 25080     0 25080     0 25080     0 25080
[05/28 17:37:53    233s] (I)       Horizontal capacity :     0     0 25080     0 25080     0 25080     0 25080     0
[05/28 17:37:53    233s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:37:53    233s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:37:53    233s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:37:53    233s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:37:53    233s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:37:53    233s] (I)       Num tracks per GCell: 250.80 165.00 82.50 82.50 41.25 41.25 20.62 20.62 10.31  5.16
[05/28 17:37:53    233s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:37:53    233s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:37:53    233s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:37:53    233s] (I)       --------------------------------------------------------
[05/28 17:37:53    233s] 
[05/28 17:37:53    233s] [NR-eGR] ============ Routing rule table ============
[05/28 17:37:53    233s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 17:37:53    233s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:37:53    233s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:37:53    233s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:37:53    233s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:37:53    233s] [NR-eGR] ========================================
[05/28 17:37:53    233s] [NR-eGR] 
[05/28 17:37:53    233s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer2 : = 82056 / 167214 (49.07%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer3 : = 40013 / 83589 (47.87%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer4 : = 41124 / 83607 (49.19%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer5 : = 20573 / 41778 (49.24%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer6 : = 3858 / 41788 (9.23%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer7 : = 2362 / 20889 (11.31%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer8 : = 1736 / 20894 (8.31%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer9 : = 0 / 10428 (0.00%)
[05/28 17:37:53    233s] (I)       blocked tracks on layer10 : = 0 / 5208 (0.00%)
[05/28 17:37:53    233s] (I)       After initializing earlyGlobalRoute syMemory usage = 2121.3 MB
[05/28 17:37:53    233s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       ============= Initialization =============
[05/28 17:37:53    233s] (I)       numLocalWires=209548  numGlobalNetBranches=51271  numLocalNetBranches=53677
[05/28 17:37:53    233s] (I)       totalPins=167037  totalGlobalPin=28702 (17.18%)
[05/28 17:37:53    233s] (I)       Started Build MST ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Generate topology with single threads
[05/28 17:37:53    233s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       total 2D Cap : 298191 = (99597 H, 198594 V)
[05/28 17:37:53    233s] (I)       ============  Phase 1a Route ============
[05/28 17:37:53    233s] (I)       Started Phase 1a ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:37:53    233s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Usage: 29212 = (14312 H, 14900 V) = (14.37% H, 7.50% V) = (3.589e+05um H, 3.737e+05um V)
[05/28 17:37:53    233s] (I)       
[05/28 17:37:53    233s] (I)       ============  Phase 1b Route ============
[05/28 17:37:53    233s] (I)       Started Phase 1b ( Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2121.25 MB )
[05/28 17:37:53    233s] (I)       Usage: 29212 = (14312 H, 14900 V) = (14.37% H, 7.50% V) = (3.589e+05um H, 3.737e+05um V)
[05/28 17:37:53    233s] (I)       
[05/28 17:37:53    233s] (I)       earlyGlobalRoute overflow: 0.47% H + 0.00% V
[05/28 17:37:53    233s] 
[05/28 17:37:53    233s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[05/28 17:37:53    233s] Finished Early Global Route rough congestion estimation: mem = 2121.3M
[05/28 17:37:53    233s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.320, REAL:0.311, MEM:2121.3M
[05/28 17:37:53    233s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/28 17:37:53    233s] OPERPROF: Starting CDPad at level 1, MEM:2121.3M
[05/28 17:37:54    233s] CDPadU 0.442 -> 0.449. R=0.404, N=42013, GS=25.080
[05/28 17:37:54    233s] OPERPROF: Finished CDPad at level 1, CPU:0.200, REAL:0.205, MEM:2121.3M
[05/28 17:37:54    233s] OPERPROF: Starting npMain at level 1, MEM:2121.3M
[05/28 17:37:54    233s] OPERPROF:   Starting npPlace at level 2, MEM:2121.3M
[05/28 17:37:55    234s] OPERPROF:   Finished npPlace at level 2, CPU:0.810, REAL:0.803, MEM:2102.3M
[05/28 17:37:55    234s] OPERPROF: Finished npMain at level 1, CPU:1.440, REAL:1.433, MEM:2102.3M
[05/28 17:37:55    234s] Global placement CDP skipped at cutLevel 9.
[05/28 17:37:55    234s] Iteration  9: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
[05/28 17:37:55    234s]               Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
[05/28 17:37:55    234s]               cpu = 0:00:41.7 real = 0:00:42.0 mem = 2102.3M
[05/28 17:37:55    234s] Iteration 10: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
[05/28 17:37:55    234s]               Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
[05/28 17:37:55    234s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2102.3M
[05/28 17:37:55    234s] OPERPROF: Starting npMain at level 1, MEM:2102.3M
[05/28 17:37:56    235s] OPERPROF:   Starting npPlace at level 2, MEM:2102.3M
[05/28 17:38:28    268s] OPERPROF:   Finished npPlace at level 2, CPU:32.680, REAL:32.692, MEM:2111.2M
[05/28 17:38:29    268s] OPERPROF: Finished npMain at level 1, CPU:33.320, REAL:33.334, MEM:2111.2M
[05/28 17:38:29    268s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2111.2M
[05/28 17:38:29    268s] Starting Early Global Route rough congestion estimation: mem = 2111.2M
[05/28 17:38:29    268s] (I)       Started Loading and Dumping File ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Reading DB...
[05/28 17:38:29    268s] (I)       Read data from FE... (mem=2111.2M)
[05/28 17:38:29    268s] (I)       Read nodes and places... (mem=2111.2M)
[05/28 17:38:29    268s] (I)       Done Read nodes and places (cpu=0.040s, mem=2111.2M)
[05/28 17:38:29    268s] (I)       Read nets... (mem=2111.2M)
[05/28 17:38:29    268s] (I)       Done Read nets (cpu=0.130s, mem=2111.2M)
[05/28 17:38:29    268s] (I)       Done Read data from FE (cpu=0.170s, mem=2111.2M)
[05/28 17:38:29    268s] (I)       before initializing RouteDB syMemory usage = 2111.2 MB
[05/28 17:38:29    268s] (I)       Print mode             : 2
[05/28 17:38:29    268s] (I)       Stop if highly congested: false
[05/28 17:38:29    268s] (I)       Honor MSV route constraint: false
[05/28 17:38:29    268s] (I)       Maximum routing layer  : 127
[05/28 17:38:29    268s] (I)       Minimum routing layer  : 2
[05/28 17:38:29    268s] (I)       Supply scale factor H  : 1.00
[05/28 17:38:29    268s] (I)       Supply scale factor V  : 1.00
[05/28 17:38:29    268s] (I)       Tracks used by clock wire: 0
[05/28 17:38:29    268s] (I)       Reverse direction      : 
[05/28 17:38:29    268s] (I)       Honor partition pin guides: true
[05/28 17:38:29    268s] (I)       Route selected nets only: false
[05/28 17:38:29    268s] (I)       Route secondary PG pins: false
[05/28 17:38:29    268s] (I)       Second PG max fanout   : 2147483647
[05/28 17:38:29    268s] (I)       Assign partition pins  : false
[05/28 17:38:29    268s] (I)       Support large GCell    : true
[05/28 17:38:29    268s] (I)       Number of rows per GCell: 8
[05/28 17:38:29    268s] (I)       Max num rows per GCell : 32
[05/28 17:38:29    268s] (I)       Apply function for special wires: true
[05/28 17:38:29    268s] (I)       Layer by layer blockage reading: true
[05/28 17:38:29    268s] (I)       Offset calculation fix : true
[05/28 17:38:29    268s] (I)       Route stripe layer range: 
[05/28 17:38:29    268s] (I)       Honor partition fences : 
[05/28 17:38:29    268s] (I)       Honor partition pin    : 
[05/28 17:38:29    268s] (I)       Honor partition fences with feedthrough: 
[05/28 17:38:29    268s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:38:29    268s] (I)       Use row-based GCell size
[05/28 17:38:29    268s] (I)       Use row-based GCell align
[05/28 17:38:29    268s] (I)       GCell unit size   : 1672
[05/28 17:38:29    268s] (I)       GCell multiplier  : 8
[05/28 17:38:29    268s] (I)       GCell row height  : 1672
[05/28 17:38:29    268s] (I)       Actual row height : 1672
[05/28 17:38:29    268s] (I)       GCell align ref   : 10032 10032
[05/28 17:38:29    268s] [NR-eGR] Track table information for default rule: 
[05/28 17:38:29    268s] [NR-eGR] M1 has no routable track
[05/28 17:38:29    268s] [NR-eGR] M2 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M3 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M4 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M5 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M6 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M7 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M8 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] M9 has single uniform track structure
[05/28 17:38:29    268s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:38:29    268s] (I)       ===========================================================================
[05/28 17:38:29    268s] (I)       == Report All Rule Vias ==
[05/28 17:38:29    268s] (I)       ===========================================================================
[05/28 17:38:29    268s] (I)        Via Rule : (Default)
[05/28 17:38:29    268s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:38:29    268s] (I)       ---------------------------------------------------------------------------
[05/28 17:38:29    268s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:38:29    268s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:38:29    268s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:38:29    268s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:38:29    268s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:38:29    268s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:38:29    268s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:38:29    268s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:38:29    268s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:38:29    268s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:38:29    268s] (I)       ===========================================================================
[05/28 17:38:29    268s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] [NR-eGR] Read 94267 PG shapes
[05/28 17:38:29    268s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:38:29    268s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:38:29    268s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:38:29    268s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:38:29    268s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:38:29    268s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:38:29    268s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:38:29    268s] (I)       readDataFromPlaceDB
[05/28 17:38:29    268s] (I)       Read net information..
[05/28 17:38:29    268s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 17:38:29    268s] (I)       Read testcase time = 0.020 seconds
[05/28 17:38:29    268s] 
[05/28 17:38:29    268s] (I)       early_global_route_priority property id does not exist.
[05/28 17:38:29    268s] (I)       Start initializing grid graph
[05/28 17:38:29    268s] (I)       End initializing grid graph
[05/28 17:38:29    268s] (I)       Model blockages into capacity
[05/28 17:38:29    268s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:38:29    268s] (I)       Started Modeling ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 1 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 2 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 3 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 4 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 5 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 6 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 7 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 8 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 9 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Modeling Layer 10 ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:38:29    268s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       -- layer congestion ratio --
[05/28 17:38:29    268s] (I)       Layer 1 : 0.100000
[05/28 17:38:29    268s] (I)       Layer 2 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 3 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 4 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 5 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 6 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 7 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 8 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 9 : 0.700000
[05/28 17:38:29    268s] (I)       Layer 10 : 0.700000
[05/28 17:38:29    268s] (I)       ----------------------------
[05/28 17:38:29    268s] (I)       Number of ignored nets = 0
[05/28 17:38:29    268s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 17:38:29    268s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:38:29    268s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:38:29    268s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:38:29    268s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 17:38:29    268s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2111.2 MB
[05/28 17:38:29    268s] (I)       Ndr track 0 does not exist
[05/28 17:38:29    268s] (I)       Layer1  viaCost=300.00
[05/28 17:38:29    268s] (I)       Layer2  viaCost=200.00
[05/28 17:38:29    268s] (I)       Layer3  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer4  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer5  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer6  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer7  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer8  viaCost=100.00
[05/28 17:38:29    268s] (I)       Layer9  viaCost=300.00
[05/28 17:38:29    268s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:38:29    268s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:38:29    268s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:38:29    268s] (I)       Site width          :   152  (dbu)
[05/28 17:38:29    268s] (I)       Row height          :  1672  (dbu)
[05/28 17:38:29    268s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:38:29    268s] (I)       GCell width         : 13376  (dbu)
[05/28 17:38:29    268s] (I)       GCell height        : 13376  (dbu)
[05/28 17:38:29    268s] (I)       Grid                :    62    58    10
[05/28 17:38:29    268s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:38:29    268s] (I)       Vertical capacity   :     0 13376     0 13376     0 13376     0 13376     0 13376
[05/28 17:38:29    268s] (I)       Horizontal capacity :     0     0 13376     0 13376     0 13376     0 13376     0
[05/28 17:38:29    268s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:38:29    268s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:38:29    268s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:38:29    268s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:38:29    268s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:38:29    268s] (I)       Num tracks per GCell: 133.76 88.00 44.00 44.00 22.00 22.00 11.00 11.00  5.50  2.75
[05/28 17:38:29    268s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:38:29    268s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:38:29    268s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:38:29    268s] (I)       --------------------------------------------------------
[05/28 17:38:29    268s] 
[05/28 17:38:29    268s] [NR-eGR] ============ Routing rule table ============
[05/28 17:38:29    268s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 17:38:29    268s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:38:29    268s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:38:29    268s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:38:29    268s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:38:29    268s] [NR-eGR] ========================================
[05/28 17:38:29    268s] [NR-eGR] 
[05/28 17:38:29    268s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer2 : = 143087 / 312852 (45.74%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer3 : = 70370 / 157046 (44.81%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer4 : = 71739 / 156426 (45.86%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer5 : = 36114 / 78492 (46.01%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer6 : = 5307 / 78184 (6.79%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer7 : = 3996 / 39246 (10.18%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer8 : = 3163 / 39092 (8.09%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer9 : = 0 / 19592 (0.00%)
[05/28 17:38:29    268s] (I)       blocked tracks on layer10 : = 0 / 9744 (0.00%)
[05/28 17:38:29    268s] (I)       After initializing earlyGlobalRoute syMemory usage = 2111.2 MB
[05/28 17:38:29    268s] (I)       Finished Loading and Dumping File ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       ============= Initialization =============
[05/28 17:38:29    268s] (I)       numLocalWires=183579  numGlobalNetBranches=51218  numLocalNetBranches=40736
[05/28 17:38:29    268s] (I)       totalPins=167037  totalGlobalPin=47960 (28.71%)
[05/28 17:38:29    268s] (I)       Started Build MST ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Generate topology with single threads
[05/28 17:38:29    268s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       total 2D Cap : 577256 = (190690 H, 386566 V)
[05/28 17:38:29    268s] (I)       ============  Phase 1a Route ============
[05/28 17:38:29    268s] (I)       Started Phase 1a ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:38:29    268s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Usage: 58427 = (28359 H, 30068 V) = (14.87% H, 7.78% V) = (3.793e+05um H, 4.022e+05um V)
[05/28 17:38:29    268s] (I)       
[05/28 17:38:29    268s] (I)       ============  Phase 1b Route ============
[05/28 17:38:29    268s] (I)       Started Phase 1b ( Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2111.18 MB )
[05/28 17:38:29    268s] (I)       Usage: 58464 = (28359 H, 30105 V) = (14.87% H, 7.79% V) = (3.793e+05um H, 4.027e+05um V)
[05/28 17:38:29    268s] (I)       
[05/28 17:38:29    268s] (I)       earlyGlobalRoute overflow: 1.76% H + 0.00% V
[05/28 17:38:29    268s] 
[05/28 17:38:29    268s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.03% H + 0.00% V
[05/28 17:38:29    268s] Finished Early Global Route rough congestion estimation: mem = 2111.2M
[05/28 17:38:29    268s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.330, REAL:0.329, MEM:2111.2M
[05/28 17:38:29    268s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/28 17:38:29    268s] OPERPROF: Starting CDPad at level 1, MEM:2111.2M
[05/28 17:38:29    268s] CDPadU 0.449 -> 0.457. R=0.404, N=42013, GS=13.376
[05/28 17:38:29    268s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.222, MEM:2111.2M
[05/28 17:38:29    268s] OPERPROF: Starting npMain at level 1, MEM:2111.2M
[05/28 17:38:30    269s] OPERPROF:   Starting npPlace at level 2, MEM:2111.2M
[05/28 17:38:31    270s] OPERPROF:   Finished npPlace at level 2, CPU:0.870, REAL:0.829, MEM:2101.2M
[05/28 17:38:31    270s] OPERPROF: Finished npMain at level 1, CPU:1.520, REAL:1.480, MEM:2101.2M
[05/28 17:38:31    270s] Global placement CDP skipped at cutLevel 11.
[05/28 17:38:31    270s] Iteration 11: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
[05/28 17:38:31    270s]               Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
[05/28 17:38:31    270s]               cpu = 0:00:35.5 real = 0:00:36.0 mem = 2101.2M
[05/28 17:38:31    270s] Iteration 12: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
[05/28 17:38:31    270s]               Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
[05/28 17:38:31    270s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2101.2M
[05/28 17:38:31    270s] OPERPROF: Starting npMain at level 1, MEM:2101.2M
[05/28 17:38:31    271s] OPERPROF:   Starting npPlace at level 2, MEM:2101.2M
[05/28 17:39:01    301s] OPERPROF:   Finished npPlace at level 2, CPU:29.940, REAL:29.928, MEM:2086.7M
[05/28 17:39:01    301s] OPERPROF: Finished npMain at level 1, CPU:30.600, REAL:30.586, MEM:2086.7M
[05/28 17:39:01    301s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2086.7M
[05/28 17:39:01    301s] Starting Early Global Route rough congestion estimation: mem = 2086.7M
[05/28 17:39:01    301s] (I)       Started Loading and Dumping File ( Curr Mem: 2086.71 MB )
[05/28 17:39:01    301s] (I)       Reading DB...
[05/28 17:39:01    301s] (I)       Read data from FE... (mem=2086.7M)
[05/28 17:39:01    301s] (I)       Read nodes and places... (mem=2086.7M)
[05/28 17:39:01    301s] (I)       Done Read nodes and places (cpu=0.060s, mem=2086.7M)
[05/28 17:39:01    301s] (I)       Read nets... (mem=2086.7M)
[05/28 17:39:02    301s] (I)       Done Read nets (cpu=0.130s, mem=2086.7M)
[05/28 17:39:02    301s] (I)       Done Read data from FE (cpu=0.190s, mem=2086.7M)
[05/28 17:39:02    301s] (I)       before initializing RouteDB syMemory usage = 2086.7 MB
[05/28 17:39:02    301s] (I)       Print mode             : 2
[05/28 17:39:02    301s] (I)       Stop if highly congested: false
[05/28 17:39:02    301s] (I)       Honor MSV route constraint: false
[05/28 17:39:02    301s] (I)       Maximum routing layer  : 127
[05/28 17:39:02    301s] (I)       Minimum routing layer  : 2
[05/28 17:39:02    301s] (I)       Supply scale factor H  : 1.00
[05/28 17:39:02    301s] (I)       Supply scale factor V  : 1.00
[05/28 17:39:02    301s] (I)       Tracks used by clock wire: 0
[05/28 17:39:02    301s] (I)       Reverse direction      : 
[05/28 17:39:02    301s] (I)       Honor partition pin guides: true
[05/28 17:39:02    301s] (I)       Route selected nets only: false
[05/28 17:39:02    301s] (I)       Route secondary PG pins: false
[05/28 17:39:02    301s] (I)       Second PG max fanout   : 2147483647
[05/28 17:39:02    301s] (I)       Assign partition pins  : false
[05/28 17:39:02    301s] (I)       Support large GCell    : true
[05/28 17:39:02    301s] (I)       Number of rows per GCell: 4
[05/28 17:39:02    301s] (I)       Max num rows per GCell : 32
[05/28 17:39:02    301s] (I)       Apply function for special wires: true
[05/28 17:39:02    301s] (I)       Layer by layer blockage reading: true
[05/28 17:39:02    301s] (I)       Offset calculation fix : true
[05/28 17:39:02    301s] (I)       Route stripe layer range: 
[05/28 17:39:02    301s] (I)       Honor partition fences : 
[05/28 17:39:02    301s] (I)       Honor partition pin    : 
[05/28 17:39:02    301s] (I)       Honor partition fences with feedthrough: 
[05/28 17:39:02    301s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:39:02    301s] (I)       Use row-based GCell size
[05/28 17:39:02    301s] (I)       Use row-based GCell align
[05/28 17:39:02    301s] (I)       GCell unit size   : 1672
[05/28 17:39:02    301s] (I)       GCell multiplier  : 4
[05/28 17:39:02    301s] (I)       GCell row height  : 1672
[05/28 17:39:02    301s] (I)       Actual row height : 1672
[05/28 17:39:02    301s] (I)       GCell align ref   : 10032 10032
[05/28 17:39:02    301s] [NR-eGR] Track table information for default rule: 
[05/28 17:39:02    301s] [NR-eGR] M1 has no routable track
[05/28 17:39:02    301s] [NR-eGR] M2 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M3 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M4 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M5 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M6 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M7 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M8 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] M9 has single uniform track structure
[05/28 17:39:02    301s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:39:02    301s] (I)       ===========================================================================
[05/28 17:39:02    301s] (I)       == Report All Rule Vias ==
[05/28 17:39:02    301s] (I)       ===========================================================================
[05/28 17:39:02    301s] (I)        Via Rule : (Default)
[05/28 17:39:02    301s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:39:02    301s] (I)       ---------------------------------------------------------------------------
[05/28 17:39:02    301s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:39:02    301s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:39:02    301s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:39:02    301s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:39:02    301s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:39:02    301s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:39:02    301s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:39:02    301s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:39:02    301s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:39:02    301s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:39:02    301s] (I)       ===========================================================================
[05/28 17:39:02    301s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2086.71 MB )
[05/28 17:39:02    301s] [NR-eGR] Read 94267 PG shapes
[05/28 17:39:02    301s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2086.71 MB )
[05/28 17:39:02    301s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:39:02    301s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:39:02    301s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:39:02    301s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:39:02    301s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:39:02    301s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:39:02    301s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:39:02    301s] (I)       readDataFromPlaceDB
[05/28 17:39:02    301s] (I)       Read net information..
[05/28 17:39:02    301s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 17:39:02    301s] (I)       Read testcase time = 0.030 seconds
[05/28 17:39:02    301s] 
[05/28 17:39:02    301s] (I)       early_global_route_priority property id does not exist.
[05/28 17:39:02    301s] (I)       Start initializing grid graph
[05/28 17:39:02    301s] (I)       End initializing grid graph
[05/28 17:39:02    301s] (I)       Model blockages into capacity
[05/28 17:39:02    301s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:39:02    301s] (I)       Started Modeling ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 1 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 2 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 3 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 4 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 5 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 6 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 7 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 8 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 9 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Modeling Layer 10 ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:39:02    301s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       -- layer congestion ratio --
[05/28 17:39:02    301s] (I)       Layer 1 : 0.100000
[05/28 17:39:02    301s] (I)       Layer 2 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 3 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 4 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 5 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 6 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 7 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 8 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 9 : 0.700000
[05/28 17:39:02    301s] (I)       Layer 10 : 0.700000
[05/28 17:39:02    301s] (I)       ----------------------------
[05/28 17:39:02    301s] (I)       Number of ignored nets = 0
[05/28 17:39:02    301s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 17:39:02    301s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:39:02    301s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:39:02    301s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:39:02    301s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 17:39:02    301s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2096.6 MB
[05/28 17:39:02    301s] (I)       Ndr track 0 does not exist
[05/28 17:39:02    301s] (I)       Layer1  viaCost=300.00
[05/28 17:39:02    301s] (I)       Layer2  viaCost=200.00
[05/28 17:39:02    301s] (I)       Layer3  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer4  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer5  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer6  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer7  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer8  viaCost=100.00
[05/28 17:39:02    301s] (I)       Layer9  viaCost=300.00
[05/28 17:39:02    301s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:39:02    301s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:39:02    301s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:39:02    301s] (I)       Site width          :   152  (dbu)
[05/28 17:39:02    301s] (I)       Row height          :  1672  (dbu)
[05/28 17:39:02    301s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:39:02    301s] (I)       GCell width         :  6688  (dbu)
[05/28 17:39:02    301s] (I)       GCell height        :  6688  (dbu)
[05/28 17:39:02    301s] (I)       Grid                :   123   116    10
[05/28 17:39:02    301s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:39:02    301s] (I)       Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[05/28 17:39:02    301s] (I)       Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[05/28 17:39:02    301s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:39:02    301s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:39:02    301s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:39:02    301s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:39:02    301s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:39:02    301s] (I)       Num tracks per GCell: 66.88 44.00 22.00 22.00 11.00 11.00  5.50  5.50  2.75  1.38
[05/28 17:39:02    301s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:39:02    301s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:39:02    301s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:39:02    301s] (I)       --------------------------------------------------------
[05/28 17:39:02    301s] 
[05/28 17:39:02    301s] [NR-eGR] ============ Routing rule table ============
[05/28 17:39:02    301s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 17:39:02    301s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:39:02    301s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:39:02    301s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:39:02    301s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:39:02    301s] [NR-eGR] ========================================
[05/28 17:39:02    301s] [NR-eGR] 
[05/28 17:39:02    301s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer2 : = 266342 / 625704 (42.57%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer3 : = 129000 / 311559 (41.40%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer4 : = 133546 / 312852 (42.69%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer5 : = 66310 / 155718 (42.58%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer6 : = 7512 / 156368 (4.80%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer7 : = 7508 / 77859 (9.64%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer8 : = 6227 / 78184 (7.96%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer9 : = 0 / 38868 (0.00%)
[05/28 17:39:02    301s] (I)       blocked tracks on layer10 : = 0 / 19488 (0.00%)
[05/28 17:39:02    301s] (I)       After initializing earlyGlobalRoute syMemory usage = 2096.6 MB
[05/28 17:39:02    301s] (I)       Finished Loading and Dumping File ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       ============= Initialization =============
[05/28 17:39:02    301s] (I)       numLocalWires=135402  numGlobalNetBranches=47228  numLocalNetBranches=20625
[05/28 17:39:02    301s] (I)       totalPins=167037  totalGlobalPin=82832 (49.59%)
[05/28 17:39:02    301s] (I)       Started Build MST ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Generate topology with single threads
[05/28 17:39:02    301s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       total 2D Cap : 1193875 = (387272 H, 806603 V)
[05/28 17:39:02    301s] (I)       ============  Phase 1a Route ============
[05/28 17:39:02    301s] (I)       Started Phase 1a ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:39:02    301s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Usage: 126743 = (62440 H, 64303 V) = (16.12% H, 7.97% V) = (4.176e+05um H, 4.301e+05um V)
[05/28 17:39:02    301s] (I)       
[05/28 17:39:02    301s] (I)       ============  Phase 1b Route ============
[05/28 17:39:02    301s] (I)       Started Phase 1b ( Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.61 MB )
[05/28 17:39:02    301s] (I)       Usage: 126837 = (62440 H, 64397 V) = (16.12% H, 7.98% V) = (4.176e+05um H, 4.307e+05um V)
[05/28 17:39:02    301s] (I)       
[05/28 17:39:02    301s] (I)       earlyGlobalRoute overflow: 0.59% H + 0.00% V
[05/28 17:39:02    301s] 
[05/28 17:39:02    301s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.00% V
[05/28 17:39:02    301s] Finished Early Global Route rough congestion estimation: mem = 2096.6M
[05/28 17:39:02    301s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.430, REAL:0.426, MEM:2096.6M
[05/28 17:39:02    301s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/28 17:39:02    301s] OPERPROF: Starting CDPad at level 1, MEM:2096.6M
[05/28 17:39:02    301s] CDPadU 0.457 -> 0.460. R=0.404, N=42013, GS=6.688
[05/28 17:39:02    301s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.279, MEM:2096.6M
[05/28 17:39:02    301s] OPERPROF: Starting npMain at level 1, MEM:2096.6M
[05/28 17:39:03    302s] OPERPROF:   Starting npPlace at level 2, MEM:2096.6M
[05/28 17:39:04    303s] OPERPROF:   Finished npPlace at level 2, CPU:0.850, REAL:0.846, MEM:2083.6M
[05/28 17:39:04    303s] OPERPROF: Finished npMain at level 1, CPU:1.510, REAL:1.500, MEM:2083.6M
[05/28 17:39:04    303s] Global placement CDP skipped at cutLevel 13.
[05/28 17:39:04    303s] Iteration 13: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
[05/28 17:39:04    303s]               Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
[05/28 17:39:04    303s]               cpu = 0:00:32.9 real = 0:00:33.0 mem = 2083.6M
[05/28 17:39:04    303s] Iteration 14: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
[05/28 17:39:04    303s]               Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
[05/28 17:39:04    303s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2083.6M
[05/28 17:39:04    303s] OPERPROF: Starting npMain at level 1, MEM:2083.6M
[05/28 17:39:04    304s] OPERPROF:   Starting npPlace at level 2, MEM:2083.6M
[05/28 17:39:42    341s] OPERPROF:   Finished npPlace at level 2, CPU:37.500, REAL:37.486, MEM:2100.0M
[05/28 17:39:42    341s] OPERPROF: Finished npMain at level 1, CPU:38.160, REAL:38.138, MEM:2100.0M
[05/28 17:39:42    341s] Iteration 15: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 17:39:42    341s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 17:39:42    341s]               cpu = 0:00:38.3 real = 0:00:38.0 mem = 2100.0M
[05/28 17:39:42    341s] Iteration 16: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 17:39:42    341s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 17:39:42    341s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2100.0M
[05/28 17:39:42    341s] [adp] clock
[05/28 17:39:42    341s] [adp] weight, nr nets, wire length
[05/28 17:39:42    341s] [adp]      0       90  21875.406000
[05/28 17:39:42    341s] [adp] data
[05/28 17:39:42    341s] [adp] weight, nr nets, wire length
[05/28 17:39:42    341s] [adp]      0    44724  735923.518000
[05/28 17:39:42    341s] [adp] 0.000000|0.000000|0.000000
[05/28 17:39:42    342s] Iteration 17: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 17:39:42    342s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 17:39:42    342s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2100.0M
[05/28 17:39:42    342s] Clear WL Bound Manager after Global Placement... 
[05/28 17:39:42    342s] Finished Global Placement (cpu=0:04:16, real=0:04:17, mem=2100.0M)
[05/28 17:39:42    342s] 0 delay mode for cte disabled.
[05/28 17:39:42    342s] SKP cleared!
[05/28 17:39:42    342s] Info: 20 clock gating cells identified, 19 (on average) moved 158/8
[05/28 17:39:42    342s] net ignore based on current view = 0
[05/28 17:39:42    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.0M
[05/28 17:39:42    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2088.3M
[05/28 17:39:42    342s] Solver runtime cpu: 0:03:29 real: 0:03:29
[05/28 17:39:42    342s] Core Placement runtime cpu: 0:04:13 real: 0:04:15
[05/28 17:39:42    342s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/28 17:39:42    342s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[05/28 17:39:42    342s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:42    342s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:42    342s] *** Scan Skip Mode Summary:
[05/28 17:39:42    342s] Begin flexRegrouping ...
[05/28 17:39:42    342s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:42    342s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:42    342s] Start applying DEF ordered sections ...
[05/28 17:39:42    342s] Successfully applied all DEF ordered sections.
[05/28 17:39:42    342s] *** Scan Sanity Check Summary:
[05/28 17:39:42    342s] *** 5 scan chains passed sanity check.
[05/28 17:39:42    342s] INFO: running scan reGrouping ...
[05/28 17:39:42    342s] SC-INFO: saving current scan group ...
[05/28 17:39:42    342s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 17:39:42    342s] ReGrouping: total 5 chains and success 5 chains
[05/28 17:39:42    342s] INFO: finish scan reGrouping 
[05/28 17:39:43    342s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
[05/28 17:39:43    342s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:43    342s] Start applying DEF ordered sections ...
[05/28 17:39:43    342s] Successfully applied all DEF ordered sections.
[05/28 17:39:43    342s] *** Scan Sanity Check Summary:
[05/28 17:39:43    342s] *** 5 scan chains passed sanity check.
[05/28 17:39:43    342s] INFO: Auto effort scan reorder.
[05/28 17:39:43    342s] *** Summary: Scan Reorder within scan chain
[05/28 17:39:43    342s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:00.0
[05/28 17:39:43    342s] Successfully reordered 5 scan chains.
[05/28 17:39:43    342s] Initial total scan wire length:   186925.623 (floating:   177752.694)
[05/28 17:39:43    342s] Final   total scan wire length:    50354.433 (floating:    41181.504)
[05/28 17:39:43    342s] Improvement:   136571.190   percent 73.06 (floating improvement:   136571.190   percent 76.83)
[05/28 17:39:43    342s] Current max long connection 525.136
[05/28 17:39:43    342s] Base max long connection 525.136
[05/28 17:39:43    342s] Base total floating scan len 41181.504
[05/28 17:39:43    342s] *** End of ScanReorder (cpu=0:00:00.8, real=0:00:01.0, mem=2280.3M) ***
[05/28 17:39:43    342s] Total net length = 7.633e+05 (3.770e+05 3.863e+05) (ext = 8.073e+04)
[05/28 17:39:43    342s] Running long connection bin pre-assignment, iteration 1
[05/28 17:39:43    342s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:43    342s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:43    342s] Start applying DEF ordered sections ...
[05/28 17:39:43    342s] Successfully applied all DEF ordered sections.
[05/28 17:39:43    342s] *** Scan Sanity Check Summary:
[05/28 17:39:43    342s] *** 5 scan chains passed sanity check.
[05/28 17:39:43    342s] INFO: running scan reGrouping ...
[05/28 17:39:43    343s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 17:39:43    343s] ReGrouping: total 5 chains and success 5 chains
[05/28 17:39:43    343s] INFO: finish scan reGrouping 
[05/28 17:39:43    343s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:43    343s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:43    343s] Start applying DEF ordered sections ...
[05/28 17:39:43    343s] Successfully applied all DEF ordered sections.
[05/28 17:39:43    343s] *** Scan Sanity Check Summary:
[05/28 17:39:43    343s] *** 5 scan chains passed sanity check.
[05/28 17:39:43    343s] INFO: Auto effort scan reorder.
[05/28 17:39:44    343s] *** Summary: Scan Reorder within scan chain
[05/28 17:39:44    343s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/28 17:39:44    343s] Successfully reordered 5 scan chains.
[05/28 17:39:44    343s] Initial total scan wire length:    50354.433 (floating:    41181.504)
[05/28 17:39:44    343s] Final   total scan wire length:    49845.483 (floating:    40672.554)
[05/28 17:39:44    343s] Improvement:      508.950   percent  1.01 (floating improvement:      508.950   percent  1.24)
[05/28 17:39:44    343s] Current max long connection 516.849
[05/28 17:39:44    343s] From the base to this iteration, long connection reduced  1.58%, total floating scan length reduced  1.24%
[05/28 17:39:44    343s] *** End of ScanReorder (cpu=0:00:00.7, real=0:00:01.0, mem=2280.3M) ***
[05/28 17:39:44    343s] Running long connection bin pre-assignment, iteration 2
[05/28 17:39:44    343s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:44    343s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:44    343s] Start applying DEF ordered sections ...
[05/28 17:39:44    343s] Successfully applied all DEF ordered sections.
[05/28 17:39:44    343s] *** Scan Sanity Check Summary:
[05/28 17:39:44    343s] *** 5 scan chains passed sanity check.
[05/28 17:39:44    343s] INFO: running scan reGrouping ...
[05/28 17:39:44    343s] SC-INFO: saving current scan group ...
[05/28 17:39:44    343s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 17:39:44    343s] ReGrouping: total 5 chains and success 5 chains
[05/28 17:39:44    343s] INFO: finish scan reGrouping 
[05/28 17:39:44    343s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:44    343s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:44    343s] Start applying DEF ordered sections ...
[05/28 17:39:44    343s] Successfully applied all DEF ordered sections.
[05/28 17:39:44    343s] *** Scan Sanity Check Summary:
[05/28 17:39:44    343s] *** 5 scan chains passed sanity check.
[05/28 17:39:44    343s] INFO: Auto effort scan reorder.
[05/28 17:39:45    344s] *** Summary: Scan Reorder within scan chain
[05/28 17:39:45    344s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/28 17:39:45    344s] Successfully reordered 5 scan chains.
[05/28 17:39:45    344s] Initial total scan wire length:    49845.483 (floating:    40672.554)
[05/28 17:39:45    344s] Final   total scan wire length:    50197.447 (floating:    41024.518)
[05/28 17:39:45    344s] Improvement:     -351.964   percent -0.71 (floating improvement:     -351.964   percent -0.87)
[05/28 17:39:45    344s] Current max long connection 516.849
[05/28 17:39:45    344s] From the base to this iteration, long connection reduced  1.58%, total floating scan length reduced  0.38%
[05/28 17:39:45    344s] The best result is iteration 1
[05/28 17:39:45    344s] roll back chain : 3 ...
[05/28 17:39:45    344s] roll back chain : 4 ...
[05/28 17:39:45    344s] roll back chain : 5_UPF2 ...
[05/28 17:39:45    344s] roll back chain : 6 ...
[05/28 17:39:45    344s] roll back chain : 7 ...
[05/28 17:39:45    344s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:39:45    344s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:39:45    344s] Start applying DEF ordered sections ...
[05/28 17:39:45    344s] Successfully applied all DEF ordered sections.
[05/28 17:39:45    344s] *** Scan Sanity Check Summary:
[05/28 17:39:45    344s] *** 5 scan chains passed sanity check.
[05/28 17:39:45    344s] INFO: Auto effort scan reorder.
[05/28 17:39:45    344s] *** Summary: Scan Reorder within scan chain
[05/28 17:39:45    344s]         Total scan reorder time: cpu: 0:00:00.4 , real: 0:00:00.0
[05/28 17:39:45    344s] Successfully reordered 5 scan chains.
[05/28 17:39:45    344s] Final   total scan wire length:    49728.827 (floating:    40555.898)
[05/28 17:39:45    344s] Current max long connection 511.389
[05/28 17:39:45    344s] *info: starting wep ...
[05/28 17:39:45    344s] ........heap done
[05/28 17:39:45    344s] INFO: Finished netlist update for 5 scan groups.
[05/28 17:39:45    345s]   ........
[05/28 17:39:45    345s] INFO: Auto effort scan reorder.
[05/28 17:39:45    345s]       scan wire length bound is 387.49
[05/28 17:39:47    346s] *** Summary: Scan Reorder within scan chain
[05/28 17:39:47    346s]         Total scan reorder time: cpu: 0:00:01.9 , real: 0:00:02.0
[05/28 17:39:47    346s] Successfully reordered 5 scan chains.
[05/28 17:39:47    346s] Final   total scan wire length:    49465.627 (floating:    40292.698)
[05/28 17:39:47    346s] Current max long connection 480.479
[05/28 17:39:47    346s] Input  to flexRegrouping total scan wire length:   186925.623 (floating:   177752.694)
[05/28 17:39:47    346s] Output of flexRegrouping total scan wire length:    49465.627 (floating:    40292.698)
[05/28 17:39:47    346s] Improvement:   137459.996   percent 73.54 (floating improvement:   137459.996   percent 77.33)
[05/28 17:39:47    346s] Input  to flexRegrouping max long connection:      856.733
[05/28 17:39:47    346s] Output of flexRegrouping max long connection:      480.479
[05/28 17:39:47    346s] Improvement:      376.254   percent 43.92
[05/28 17:39:47    346s] *info: wep done.
[05/28 17:39:47    346s] *** End of ScanReorder (cpu=0:00:03.2, real=0:00:03.0, mem=2280.3M) ***
[05/28 17:39:47    346s] Total net length = 7.636e+05 (3.771e+05 3.865e+05) (ext = 8.073e+04)
[05/28 17:39:47    346s] Finished flexRegrouping
[05/28 17:39:47    346s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2280.3M
[05/28 17:39:47    346s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2280.3M
[05/28 17:39:47    346s] z: 2, totalTracks: 1
[05/28 17:39:47    346s] z: 4, totalTracks: 1
[05/28 17:39:47    346s] z: 6, totalTracks: 1
[05/28 17:39:47    346s] z: 8, totalTracks: 1
[05/28 17:39:47    346s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:39:47    346s] All LLGs are deleted
[05/28 17:39:47    346s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2280.3M
[05/28 17:39:47    346s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:2280.3M
[05/28 17:39:47    346s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2280.3M
[05/28 17:39:47    346s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2280.3M
[05/28 17:39:47    346s] Core basic site is unit
[05/28 17:39:47    347s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:39:47    347s] SiteArray: use 9,633,792 bytes
[05/28 17:39:47    347s] SiteArray: current memory after site array memory allocation 2289.5M
[05/28 17:39:47    347s] SiteArray: FP blocked sites are writable
[05/28 17:39:47    347s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:39:47    347s] SiteArray: use 2,625,536 bytes
[05/28 17:39:47    347s] SiteArray: current memory after site array memory allocation 2292.0M
[05/28 17:39:47    347s] SiteArray: FP blocked sites are writable
[05/28 17:39:47    347s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:39:47    347s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:39:47    347s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:39:47    347s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2292.0M
[05/28 17:39:47    347s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:39:47    347s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.080, REAL:0.082, MEM:2292.0M
[05/28 17:39:47    347s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2292.0M
[05/28 17:39:47    347s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:39:47    347s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.008, MEM:2292.0M
[05/28 17:39:47    347s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.240, REAL:0.236, MEM:2292.0M
[05/28 17:39:47    347s] OPERPROF:       Starting CMU at level 4, MEM:2292.0M
[05/28 17:39:47    347s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.011, MEM:2292.0M
[05/28 17:39:47    347s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.290, REAL:0.282, MEM:2292.0M
[05/28 17:39:47    347s] 
[05/28 17:39:48    347s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2292.0MB).
[05/28 17:39:48    347s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.380, REAL:0.377, MEM:2292.0M
[05/28 17:39:48    347s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.380, REAL:0.378, MEM:2292.0M
[05/28 17:39:48    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.2
[05/28 17:39:48    347s] OPERPROF: Starting RefinePlace at level 1, MEM:2292.0M
[05/28 17:39:48    347s] *** Starting refinePlace (0:05:47 mem=2292.0M) ***
[05/28 17:39:48    347s] Total net bbox length = 7.838e+05 (3.893e+05 3.945e+05) (ext = 7.280e+04)
[05/28 17:39:48    347s] # spcSbClkGt: 20
[05/28 17:39:48    347s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/28 17:39:48    347s] Found at least one Level-Shifter 'I_RISC_CORE/ls_in_0_clk' to be placed in gplace mode
[05/28 17:39:48    347s] 97 shifters have been successfully placed.
[05/28 17:39:48    347s] 96 shifters were given a new location.
[05/28 17:39:48    347s] Move report: placeLevelShifters moves 97 insts, mean move: 75.31 um, max move: 248.25 um
[05/28 17:39:48    347s] 	Max move on inst (I_RISC_CORE/scan_enable_UPF_LS): (457.28, 197.25) --> (519.99, 11.70)
[05/28 17:39:48    347s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2292.0M
[05/28 17:39:48    347s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.005, MEM:2292.0M
[05/28 17:39:48    347s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2292.0M
[05/28 17:39:48    347s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2292.0M
[05/28 17:39:48    347s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2292.0M
[05/28 17:39:48    347s] Starting refinePlace ...
[05/28 17:39:48    347s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:39:48    347s]  ** Cut row section cpu time 0:00:00.0.
[05/28 17:39:48    347s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:39:49    348s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2292.0MB) @(0:05:47 - 0:05:48).
[05/28 17:39:49    348s] Move report: preRPlace moves 42315 insts, mean move: 0.55 um, max move: 104.23 um
[05/28 17:39:49    348s] 	Max move on inst (I_SDRAM_TOP/icc_clock102): (502.59, 184.95) --> (399.00, 185.59)
[05/28 17:39:49    348s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEL_HVT
[05/28 17:39:49    348s] 	Violation at original loc: Not-of-Fence Violation
[05/28 17:39:49    348s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 17:39:49    348s] Placement tweakage begins.
[05/28 17:39:49    348s] wire length = 9.779e+05
[05/28 17:39:55    354s] wire length = 9.474e+05
[05/28 17:39:55    354s] Placement tweakage ends.
[05/28 17:39:55    354s] Move report: tweak moves 11606 insts, mean move: 2.69 um, max move: 38.76 um
[05/28 17:39:55    354s] 	Max move on inst (I_PCI_TOP/U3159): (208.39, 117.04) --> (194.71, 142.12)
[05/28 17:39:55    354s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.5, real=0:00:06.0, mem=2292.0MB) @(0:05:48 - 0:05:55).
[05/28 17:39:55    354s] 
[05/28 17:39:55    354s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:39:55    355s] 
[05/28 17:39:55    355s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:39:56    356s] Move report: legalization moves 4 insts, mean move: 1.28 um, max move: 1.72 um
[05/28 17:39:56    356s] 	Max move on inst (I_RISC_CORE/icc_clock473): (809.64, 290.58) --> (809.25, 289.26)
[05/28 17:39:56    356s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2292.0MB) @(0:05:55 - 0:05:56).
[05/28 17:39:56    356s] Move report: Detail placement moves 42319 insts, mean move: 1.16 um, max move: 104.23 um
[05/28 17:39:56    356s] 	Max move on inst (I_SDRAM_TOP/icc_clock102): (502.59, 184.95) --> (399.00, 185.59)
[05/28 17:39:56    356s] 	Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 2292.0MB
[05/28 17:39:56    356s] Statistics of distance of Instance movement in refine placement:
[05/28 17:39:56    356s]   maximum (X+Y) =       248.25 um
[05/28 17:39:56    356s]   inst (I_RISC_CORE/scan_enable_UPF_LS) with max move: (457.281, 197.247) -> (519.992, 11.704)
[05/28 17:39:56    356s]   mean    (X+Y) =         1.33 um
[05/28 17:39:56    356s] Summary Report:
[05/28 17:39:56    356s] Instances move: 42416 (out of 42417 movable)
[05/28 17:39:56    356s] Instances flipped: 0
[05/28 17:39:56    356s] Mean displacement: 1.33 um
[05/28 17:39:56    356s] Max displacement: 248.25 um (Instance: I_RISC_CORE/scan_enable_UPF_LS) (457.281, 197.247) -> (519.992, 11.704)
[05/28 17:39:56    356s] 	Length: 15 sites, height: 2 rows, site name: unit, cell type: LSUPX2_HVT, constraint:Fence
[05/28 17:39:56    356s] Total instances moved : 42416
[05/28 17:39:56    356s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.740, REAL:8.749, MEM:2292.0M
[05/28 17:39:56    356s] Total net bbox length = 7.644e+05 (3.647e+05 3.997e+05) (ext = 7.268e+04)
[05/28 17:39:56    356s] Runtime: CPU: 0:00:08.9 REAL: 0:00:08.0 MEM: 2292.0MB
[05/28 17:39:56    356s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:08.0, mem=2292.0MB) @(0:05:47 - 0:05:56).
[05/28 17:39:56    356s] *** Finished refinePlace (0:05:56 mem=2292.0M) ***
[05/28 17:39:56    356s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.2
[05/28 17:39:56    356s] OPERPROF: Finished RefinePlace at level 1, CPU:8.930, REAL:8.931, MEM:2292.0M
[05/28 17:39:56    356s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2292.0M
[05/28 17:39:56    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.021, MEM:2280.3M
[05/28 17:39:57    356s] All LLGs are deleted
[05/28 17:39:57    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.073, MEM:2280.3M
[05/28 17:39:57    356s] *** Finished Initial Placement (cpu=0:04:36, real=0:04:37, mem=2280.3M) ***
[05/28 17:39:57    356s] z: 2, totalTracks: 1
[05/28 17:39:57    356s] z: 4, totalTracks: 1
[05/28 17:39:57    356s] z: 6, totalTracks: 1
[05/28 17:39:57    356s] z: 8, totalTracks: 1
[05/28 17:39:57    356s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:39:57    356s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2280.3M
[05/28 17:39:57    356s] Core basic site is unit
[05/28 17:39:57    356s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:39:57    356s] SiteArray: use 9,633,792 bytes
[05/28 17:39:57    356s] SiteArray: current memory after site array memory allocation 2289.5M
[05/28 17:39:57    356s] SiteArray: FP blocked sites are writable
[05/28 17:39:57    356s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:39:57    356s] SiteArray: use 2,625,536 bytes
[05/28 17:39:57    356s] SiteArray: current memory after site array memory allocation 2292.0M
[05/28 17:39:57    356s] SiteArray: FP blocked sites are writable
[05/28 17:39:57    356s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:39:57    356s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:39:57    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:39:57    356s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2292.0M
[05/28 17:39:57    356s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:39:57    356s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2292.0M
[05/28 17:39:57    356s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:39:57    356s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.238, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.260, REAL:0.271, MEM:2292.0M
[05/28 17:39:57    356s] 
[05/28 17:39:57    356s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.060, REAL:0.050, MEM:2292.0M
[05/28 17:39:57    356s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 41.25 % ( 891 / 2160 )
[05/28 17:39:57    356s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.011, MEM:2292.0M
[05/28 17:39:57    356s] powerDomain PD_RISC_CORE: bins with density > 0.750 = 24.83 % ( 149 / 600 )
[05/28 17:39:57    356s] Density distribution unevenness ratio = 23.845%
[05/28 17:39:57    356s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2292.0M
[05/28 17:39:57    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2280.3M
[05/28 17:39:57    356s] All LLGs are deleted
[05/28 17:39:57    356s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.053, MEM:2280.3M
[05/28 17:39:57    356s] 
[05/28 17:39:57    356s] *** Start incrementalPlace ***
[05/28 17:39:57    356s] User Input Parameters:
[05/28 17:39:57    356s] - Congestion Driven    : On
[05/28 17:39:57    356s] - Timing Driven        : On
[05/28 17:39:57    356s] - Area-Violation Based : On
[05/28 17:39:57    356s] - Start Rollback Level : -5
[05/28 17:39:57    356s] - Legalized            : On
[05/28 17:39:57    356s] - Window Based         : Off
[05/28 17:39:57    356s] - eDen incr mode       : Off
[05/28 17:39:57    356s] - Small incr mode      : Off
[05/28 17:39:57    356s] 
[05/28 17:39:57    356s] Init WL Bound for IncrIp in placeDesign ... 
[05/28 17:39:57    356s] SKP will enable view:
[05/28 17:39:57    356s]   func_worst_scenario
[05/28 17:39:57    356s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:2280.3M
[05/28 17:39:57    356s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2280.3M
[05/28 17:39:57    356s] Starting Early Global Route congestion estimation: mem = 2280.3M
[05/28 17:39:57    356s] (I)       Started Loading and Dumping File ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    356s] (I)       Reading DB...
[05/28 17:39:57    356s] (I)       Read data from FE... (mem=2280.3M)
[05/28 17:39:57    356s] (I)       Read nodes and places... (mem=2280.3M)
[05/28 17:39:57    356s] (I)       Done Read nodes and places (cpu=0.040s, mem=2280.3M)
[05/28 17:39:57    356s] (I)       Read nets... (mem=2280.3M)
[05/28 17:39:57    357s] (I)       Done Read nets (cpu=0.130s, mem=2280.3M)
[05/28 17:39:57    357s] (I)       Done Read data from FE (cpu=0.170s, mem=2280.3M)
[05/28 17:39:57    357s] (I)       before initializing RouteDB syMemory usage = 2280.3 MB
[05/28 17:39:57    357s] (I)       Honor MSV route constraint: false
[05/28 17:39:57    357s] (I)       Maximum routing layer  : 127
[05/28 17:39:57    357s] (I)       Minimum routing layer  : 2
[05/28 17:39:57    357s] (I)       Supply scale factor H  : 1.00
[05/28 17:39:57    357s] (I)       Supply scale factor V  : 1.00
[05/28 17:39:57    357s] (I)       Tracks used by clock wire: 0
[05/28 17:39:57    357s] (I)       Reverse direction      : 
[05/28 17:39:57    357s] (I)       Honor partition pin guides: true
[05/28 17:39:57    357s] (I)       Route selected nets only: false
[05/28 17:39:57    357s] (I)       Route secondary PG pins: false
[05/28 17:39:57    357s] (I)       Second PG max fanout   : 2147483647
[05/28 17:39:57    357s] (I)       Apply function for special wires: true
[05/28 17:39:57    357s] (I)       Layer by layer blockage reading: true
[05/28 17:39:57    357s] (I)       Offset calculation fix : true
[05/28 17:39:57    357s] (I)       Route stripe layer range: 
[05/28 17:39:57    357s] (I)       Honor partition fences : 
[05/28 17:39:57    357s] (I)       Honor partition pin    : 
[05/28 17:39:57    357s] (I)       Honor partition fences with feedthrough: 
[05/28 17:39:57    357s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:39:57    357s] (I)       Use row-based GCell size
[05/28 17:39:57    357s] (I)       Use row-based GCell align
[05/28 17:39:57    357s] (I)       GCell unit size   : 1672
[05/28 17:39:57    357s] (I)       GCell multiplier  : 1
[05/28 17:39:57    357s] (I)       GCell row height  : 1672
[05/28 17:39:57    357s] (I)       Actual row height : 1672
[05/28 17:39:57    357s] (I)       GCell align ref   : 10032 10032
[05/28 17:39:57    357s] [NR-eGR] Track table information for default rule: 
[05/28 17:39:57    357s] [NR-eGR] M1 has no routable track
[05/28 17:39:57    357s] [NR-eGR] M2 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M3 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M4 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M5 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M6 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M7 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M8 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] M9 has single uniform track structure
[05/28 17:39:57    357s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:39:57    357s] (I)       ===========================================================================
[05/28 17:39:57    357s] (I)       == Report All Rule Vias ==
[05/28 17:39:57    357s] (I)       ===========================================================================
[05/28 17:39:57    357s] (I)        Via Rule : (Default)
[05/28 17:39:57    357s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:39:57    357s] (I)       ---------------------------------------------------------------------------
[05/28 17:39:57    357s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:39:57    357s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:39:57    357s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:39:57    357s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:39:57    357s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:39:57    357s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:39:57    357s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:39:57    357s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:39:57    357s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:39:57    357s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:39:57    357s] (I)       ===========================================================================
[05/28 17:39:57    357s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] [NR-eGR] Read 94267 PG shapes
[05/28 17:39:57    357s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:39:57    357s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:39:57    357s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:39:57    357s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:39:57    357s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:39:57    357s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:39:57    357s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:39:57    357s] (I)       readDataFromPlaceDB
[05/28 17:39:57    357s] (I)       Read net information..
[05/28 17:39:57    357s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/28 17:39:57    357s] (I)       Read testcase time = 0.020 seconds
[05/28 17:39:57    357s] 
[05/28 17:39:57    357s] (I)       early_global_route_priority property id does not exist.
[05/28 17:39:57    357s] (I)       Start initializing grid graph
[05/28 17:39:57    357s] (I)       End initializing grid graph
[05/28 17:39:57    357s] (I)       Model blockages into capacity
[05/28 17:39:57    357s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:39:57    357s] (I)       Started Modeling ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 1 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 2 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 3 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 4 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 5 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 6 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 7 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 8 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 9 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Modeling Layer 10 ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:39:57    357s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       -- layer congestion ratio --
[05/28 17:39:57    357s] (I)       Layer 1 : 0.100000
[05/28 17:39:57    357s] (I)       Layer 2 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 3 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 4 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 5 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 6 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 7 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 8 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 9 : 0.700000
[05/28 17:39:57    357s] (I)       Layer 10 : 0.700000
[05/28 17:39:57    357s] (I)       ----------------------------
[05/28 17:39:57    357s] (I)       Number of ignored nets = 0
[05/28 17:39:57    357s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 17:39:57    357s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:39:57    357s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:39:57    357s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:39:57    357s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 17:39:57    357s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2280.3 MB
[05/28 17:39:57    357s] (I)       Ndr track 0 does not exist
[05/28 17:39:57    357s] (I)       Layer1  viaCost=300.00
[05/28 17:39:57    357s] (I)       Layer2  viaCost=200.00
[05/28 17:39:57    357s] (I)       Layer3  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer4  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer5  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer6  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer7  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer8  viaCost=100.00
[05/28 17:39:57    357s] (I)       Layer9  viaCost=300.00
[05/28 17:39:57    357s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:39:57    357s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:39:57    357s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:39:57    357s] (I)       Site width          :   152  (dbu)
[05/28 17:39:57    357s] (I)       Row height          :  1672  (dbu)
[05/28 17:39:57    357s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:39:57    357s] (I)       GCell width         :  1672  (dbu)
[05/28 17:39:57    357s] (I)       GCell height        :  1672  (dbu)
[05/28 17:39:57    357s] (I)       Grid                :   491   461    10
[05/28 17:39:57    357s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:39:57    357s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:39:57    357s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:39:57    357s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:39:57    357s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:39:57    357s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:39:57    357s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:39:57    357s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:39:57    357s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:39:57    357s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:39:57    357s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:39:57    357s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:39:57    357s] (I)       --------------------------------------------------------
[05/28 17:39:57    357s] 
[05/28 17:39:57    357s] [NR-eGR] ============ Routing rule table ============
[05/28 17:39:57    357s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/28 17:39:57    357s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:39:57    357s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:39:57    357s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:39:57    357s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:39:57    357s] [NR-eGR] ========================================
[05/28 17:39:57    357s] [NR-eGR] 
[05/28 17:39:57    357s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:39:57    357s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:39:57    357s] (I)       After initializing earlyGlobalRoute syMemory usage = 2280.3 MB
[05/28 17:39:57    357s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Started Global Routing ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       ============= Initialization =============
[05/28 17:39:57    357s] (I)       totalPins=172183  totalGlobalPin=167738 (97.42%)
[05/28 17:39:57    357s] (I)       Started Build MST ( Curr Mem: 2280.34 MB )
[05/28 17:39:57    357s] (I)       Generate topology with single threads
[05/28 17:39:58    357s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:39:58    357s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/28 17:39:58    357s] (I)       ============  Phase 1a Route ============
[05/28 17:39:58    357s] (I)       Started Phase 1a ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Phase 1a ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:39:58    357s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Usage: 547946 = (262962 H, 284984 V) = (16.55% H, 8.77% V) = (4.397e+05um H, 4.765e+05um V)
[05/28 17:39:58    357s] (I)       
[05/28 17:39:58    357s] (I)       ============  Phase 1b Route ============
[05/28 17:39:58    357s] (I)       Started Phase 1b ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Usage: 548428 = (263085 H, 285343 V) = (16.55% H, 8.78% V) = (4.399e+05um H, 4.771e+05um V)
[05/28 17:39:58    357s] (I)       
[05/28 17:39:58    357s] (I)       earlyGlobalRoute overflow of layer group 1: 1.03% H + 0.07% V. EstWL: 9.169716e+05um
[05/28 17:39:58    357s] (I)       Congestion metric : 1.03%H 0.07%V, 1.10%HV
[05/28 17:39:58    357s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:39:58    357s] (I)       ============  Phase 1c Route ============
[05/28 17:39:58    357s] (I)       Started Phase 1c ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Level2 Grid: 99 x 93
[05/28 17:39:58    357s] (I)       Started Two Level Routing ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Phase 1c ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 17:39:58    357s] (I)       
[05/28 17:39:58    357s] (I)       ============  Phase 1d Route ============
[05/28 17:39:58    357s] (I)       Started Phase 1d ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 17:39:58    357s] (I)       
[05/28 17:39:58    357s] (I)       ============  Phase 1e Route ============
[05/28 17:39:58    357s] (I)       Started Phase 1e ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 17:39:58    357s] (I)       
[05/28 17:39:58    357s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.29% H + 0.05% V. EstWL: 9.176655e+05um
[05/28 17:39:58    357s] [NR-eGR] 
[05/28 17:39:58    357s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2280.34 MB )
[05/28 17:39:58    357s] (I)       Running layer assignment with 1 threads
[05/28 17:39:58    358s] (I)       Finished Phase 1l ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1885.34 MB )
[05/28 17:39:58    358s] (I)       ============  Phase 1l Route ============
[05/28 17:39:58    358s] (I)       
[05/28 17:39:58    358s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:39:58    358s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 17:39:58    358s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:39:58    358s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[05/28 17:39:58    358s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:39:58    358s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:39:58    358s] [NR-eGR]      M2  (2)       222( 0.16%)        77( 0.05%)         1( 0.00%)   ( 0.21%) 
[05/28 17:39:58    358s] [NR-eGR]      M3  (3)      1631( 1.14%)        18( 0.01%)         0( 0.00%)   ( 1.15%) 
[05/28 17:39:58    358s] [NR-eGR]      M4  (4)        48( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:39:58    358s] [NR-eGR]      M5  (5)       516( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[05/28 17:39:58    358s] [NR-eGR]      M6  (6)       104( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 17:39:58    358s] [NR-eGR]      M7  (7)       198( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[05/28 17:39:58    358s] [NR-eGR]      M8  (8)        47( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/28 17:39:58    358s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:39:58    358s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:39:58    358s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:39:58    358s] [NR-eGR] Total             2770( 0.19%)        95( 0.01%)         1( 0.00%)   ( 0.20%) 
[05/28 17:39:58    358s] [NR-eGR] 
[05/28 17:39:58    358s] (I)       Finished Global Routing ( CPU: 0.99 sec, Real: 1.00 sec, Curr Mem: 1885.34 MB )
[05/28 17:39:58    358s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:39:59    358s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.02% V
[05/28 17:39:59    358s] [NR-eGR] Overflow after earlyGlobalRoute 0.17% H + 0.02% V
[05/28 17:39:59    358s] Early Global Route congestion estimation runtime: 1.42 seconds, mem = 1895.3M
[05/28 17:39:59    358s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.420, REAL:1.424, MEM:1895.3M
[05/28 17:39:59    358s] OPERPROF: Starting HotSpotCal at level 1, MEM:1895.3M
[05/28 17:39:59    358s] [hotspot] +------------+---------------+---------------+
[05/28 17:39:59    358s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:39:59    358s] [hotspot] +------------+---------------+---------------+
[05/28 17:39:59    358s] [hotspot] | normalized |          0.52 |          1.31 |
[05/28 17:39:59    358s] [hotspot] +------------+---------------+---------------+
[05/28 17:39:59    358s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[05/28 17:39:59    358s] [hotspot] max/total 0.52/1.31, big hotspot (>10) total 0.00
[05/28 17:39:59    358s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[05/28 17:39:59    358s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:39:59    358s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 17:39:59    358s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:39:59    358s] [hotspot] |  1  |   200.64   521.66   227.39   548.42 |        0.79   |
[05/28 17:39:59    358s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:39:59    358s] [hotspot] |  2  |   254.14   628.67   280.90   655.42 |        0.52   |
[05/28 17:39:59    358s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:39:59    358s] Top 2 hotspots total area: 1.31
[05/28 17:39:59    358s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.017, MEM:1895.3M
[05/28 17:39:59    358s] Skipped repairing congestion.
[05/28 17:39:59    358s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1895.3M
[05/28 17:39:59    358s] Starting Early Global Route wiring: mem = 1895.3M
[05/28 17:39:59    358s] (I)       ============= track Assignment ============
[05/28 17:39:59    358s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1895.29 MB )
[05/28 17:39:59    358s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1895.29 MB )
[05/28 17:39:59    358s] (I)       Started Greedy Track Assignment ( Curr Mem: 1895.29 MB )
[05/28 17:39:59    358s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:39:59    358s] (I)       Running track assignment with 1 threads
[05/28 17:39:59    358s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.29 MB )
[05/28 17:39:59    358s] (I)       Run Multi-thread track assignment
[05/28 17:39:59    359s] (I)       Finished Greedy Track Assignment ( CPU: 0.72 sec, Real: 0.73 sec, Curr Mem: 1895.29 MB )
[05/28 17:40:00    359s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:00    359s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/28 17:40:00    359s] [NR-eGR]     M2  (2V) length: 2.597810e+05um, number of vias: 233677
[05/28 17:40:00    359s] [NR-eGR]     M3  (3H) length: 2.891350e+05um, number of vias: 70464
[05/28 17:40:00    359s] [NR-eGR]     M4  (4V) length: 1.496681e+05um, number of vias: 16906
[05/28 17:40:00    359s] [NR-eGR]     M5  (5H) length: 1.000525e+05um, number of vias: 5197
[05/28 17:40:00    359s] [NR-eGR]     M6  (6V) length: 9.249266e+04um, number of vias: 2452
[05/28 17:40:00    359s] [NR-eGR]     M7  (7H) length: 5.380794e+04um, number of vias: 425
[05/28 17:40:00    359s] [NR-eGR]     M8  (8V) length: 1.219435e+04um, number of vias: 219
[05/28 17:40:00    359s] [NR-eGR]     M9  (9H) length: 9.192181e+03um, number of vias: 0
[05/28 17:40:00    359s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:40:00    359s] [NR-eGR] Total length: 9.663237e+05um, number of vias: 501316
[05/28 17:40:00    359s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:00    359s] [NR-eGR] Total eGR-routed clock nets wire length: 3.995804e+04um 
[05/28 17:40:00    359s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:00    359s] Early Global Route wiring runtime: 1.24 seconds, mem = 1889.3M
[05/28 17:40:00    359s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.220, REAL:1.235, MEM:1889.3M
[05/28 17:40:00    359s] Tdgp not successfully inited but do clear!
[05/28 17:40:00    359s] 0 delay mode for cte disabled.
[05/28 17:40:00    359s] SKP cleared!
[05/28 17:40:00    359s] 
[05/28 17:40:00    359s] *** Finished incrementalPlace (cpu=0:00:02.7, real=0:00:03.0)***
[05/28 17:40:00    359s] Tdgp not successfully inited but do clear!
[05/28 17:40:00    359s] 0 delay mode for cte disabled.
[05/28 17:40:00    359s] SKP cleared!
[05/28 17:40:00    359s] **placeDesign ... cpu = 0: 4:45, real = 0: 4:46, mem = 1879.3M **
[05/28 17:40:00    359s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 17:40:00    359s] VSMManager cleared!
[05/28 17:40:00    359s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1549.5M, totSessionCpu=0:06:00 **
[05/28 17:40:00    360s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 17:40:00    360s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/28 17:40:00    360s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/28 17:40:00    360s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/28 17:40:00    360s] [GPS-MSV] Related mode (msv/opt) setting
[05/28 17:40:00    360s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/28 17:40:00    360s] GigaOpt running with 1 threads.
[05/28 17:40:00    360s] Info: 1 threads available for lower-level modules during optimization.
[05/28 17:40:00    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.3M
[05/28 17:40:00    360s] z: 2, totalTracks: 1
[05/28 17:40:00    360s] z: 4, totalTracks: 1
[05/28 17:40:00    360s] z: 6, totalTracks: 1
[05/28 17:40:00    360s] z: 8, totalTracks: 1
[05/28 17:40:00    360s] #spOpts: N=32 minPadR=1.1 
[05/28 17:40:00    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.3M
[05/28 17:40:00    360s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1879.3M
[05/28 17:40:00    360s] Core basic site is unit
[05/28 17:40:01    360s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:40:01    360s] SiteArray: use 9,633,792 bytes
[05/28 17:40:01    360s] SiteArray: current memory after site array memory allocation 1888.5M
[05/28 17:40:01    360s] SiteArray: FP blocked sites are writable
[05/28 17:40:01    360s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:40:01    360s] SiteArray: use 2,625,536 bytes
[05/28 17:40:01    360s] SiteArray: current memory after site array memory allocation 1891.0M
[05/28 17:40:01    360s] SiteArray: FP blocked sites are writable
[05/28 17:40:01    360s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:40:01    360s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:40:01    360s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:40:01    360s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1891.0M
[05/28 17:40:01    360s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:40:01    360s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.130, REAL:0.081, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1891.0M
[05/28 17:40:01    360s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:40:01    360s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.236, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF:     Starting CMU at level 3, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.274, MEM:1891.0M
[05/28 17:40:01    360s] 
[05/28 17:40:01    360s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1891.0MB).
[05/28 17:40:01    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.410, REAL:0.368, MEM:1891.0M
[05/28 17:40:01    360s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:40:01    360s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/28 17:40:01    360s] 	Cell FOOT2X16_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X16_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X16_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X2_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X2_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X2_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X32_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X32_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X32_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X4_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X4_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X4_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X8_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X8_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOT2X8_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOTX16_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOTX16_LVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOTX16_RVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOTX2_HVT, site unit.
[05/28 17:40:01    360s] 	Cell FOOTX2_LVT, site unit.
[05/28 17:40:01    360s] 	...
[05/28 17:40:01    360s] 	Reporting only the 20 first cells found...
[05/28 17:40:01    360s] .
[05/28 17:40:01    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1891.0M
[05/28 17:40:01    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:1891.0M
[05/28 17:40:01    360s] LayerId::1 widthSet size::4
[05/28 17:40:01    360s] LayerId::2 widthSet size::4
[05/28 17:40:01    360s] LayerId::3 widthSet size::4
[05/28 17:40:01    360s] LayerId::4 widthSet size::4
[05/28 17:40:01    360s] LayerId::5 widthSet size::4
[05/28 17:40:01    360s] LayerId::6 widthSet size::4
[05/28 17:40:01    360s] LayerId::7 widthSet size::4
[05/28 17:40:01    360s] LayerId::8 widthSet size::4
[05/28 17:40:01    360s] LayerId::9 widthSet size::4
[05/28 17:40:01    360s] LayerId::10 widthSet size::2
[05/28 17:40:01    360s] Updating RC grid for preRoute extraction ...
[05/28 17:40:01    360s] Initializing multi-corner capacitance tables ... 
[05/28 17:40:01    360s] Initializing multi-corner resistance tables ...
[05/28 17:40:01    361s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324119 ; uaWl: 1.000000 ; uaWlH: 0.431954 ; aWlH: 0.000000 ; Pmax: 0.895400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:40:01    361s] 
[05/28 17:40:01    361s] Creating Lib Analyzer ...
[05/28 17:40:01    361s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:40:01    361s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:40:01    361s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:40:01    361s] 
[05/28 17:40:02    361s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:02 mem=1907.0M
[05/28 17:40:02    362s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:02 mem=1907.0M
[05/28 17:40:02    362s] Creating Lib Analyzer, finished. 
[05/28 17:40:02    362s] #optDebug: fT-S <1 2 3 1 0>
[05/28 17:40:02    362s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/28 17:40:02    362s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/28 17:40:03    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:1907.0M
[05/28 17:40:03    362s] z: 2, totalTracks: 1
[05/28 17:40:03    362s] z: 4, totalTracks: 1
[05/28 17:40:03    362s] z: 6, totalTracks: 1
[05/28 17:40:03    362s] z: 8, totalTracks: 1
[05/28 17:40:03    362s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:03    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1907.0M
[05/28 17:40:03    362s] OPERPROF:     Starting CMU at level 3, MEM:1907.0M
[05/28 17:40:03    362s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.006, MEM:1907.0M
[05/28 17:40:03    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.151, MEM:1907.0M
[05/28 17:40:03    362s] 
[05/28 17:40:03    362s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1907.0MB).
[05/28 17:40:03    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.258, MEM:1907.0M
[05/28 17:40:03    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.0M
[05/28 17:40:03    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.127, MEM:1907.0M
[05/28 17:40:03    362s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1482.8M, totSessionCpu=0:06:03 **
[05/28 17:40:03    362s] *** optDesign -preCTS ***
[05/28 17:40:03    362s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 17:40:03    362s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 17:40:03    362s] Hold Target Slack: user slack 0
[05/28 17:40:03    362s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/28 17:40:03    362s] Type 'man IMPOPT-3195' for more detail.
[05/28 17:40:03    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1837.0M
[05/28 17:40:03    363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.145, MEM:1837.0M
[05/28 17:40:03    363s] 
[05/28 17:40:03    363s] Deleting Cell Server ...
[05/28 17:40:03    363s] Deleting Lib Analyzer.
[05/28 17:40:03    363s] Multi-VT timing optimization disabled based on library information.
[05/28 17:40:03    363s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:40:03    363s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:40:03    363s] Summary for sequential cells identification: 
[05/28 17:40:03    363s]   Identified SBFF number: 126
[05/28 17:40:03    363s]   Identified MBFF number: 0
[05/28 17:40:03    363s]   Identified SB Latch number: 0
[05/28 17:40:03    363s]   Identified MB Latch number: 0
[05/28 17:40:03    363s]   Not identified SBFF number: 180
[05/28 17:40:03    363s]   Not identified MBFF number: 0
[05/28 17:40:03    363s]   Not identified SB Latch number: 0
[05/28 17:40:03    363s]   Not identified MB Latch number: 0
[05/28 17:40:03    363s]   Number of sequential cells which are not FFs: 78
[05/28 17:40:03    363s]  Visiting view : test_worst_scenario
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]  Visiting view : func_worst_scenario
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]  Visiting view : test_best_scenario
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]  Visiting view : func_best_scenario
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:03    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:03    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:03    363s]  Setting StdDelay to 10.90
[05/28 17:40:03    363s] Creating Cell Server, finished. 
[05/28 17:40:03    363s] 
[05/28 17:40:04    363s] Deleting Cell Server ...
[05/28 17:40:04    363s] 
[05/28 17:40:04    363s] Creating Lib Analyzer ...
[05/28 17:40:04    363s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:40:04    363s] Summary for sequential cells identification: 
[05/28 17:40:04    363s]   Identified SBFF number: 126
[05/28 17:40:04    363s]   Identified MBFF number: 0
[05/28 17:40:04    363s]   Identified SB Latch number: 0
[05/28 17:40:04    363s]   Identified MB Latch number: 0
[05/28 17:40:04    363s]   Not identified SBFF number: 180
[05/28 17:40:04    363s]   Not identified MBFF number: 0
[05/28 17:40:04    363s]   Not identified SB Latch number: 0
[05/28 17:40:04    363s]   Not identified MB Latch number: 0
[05/28 17:40:04    363s]   Number of sequential cells which are not FFs: 78
[05/28 17:40:04    363s]  Visiting view : test_worst_scenario
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]  Visiting view : func_worst_scenario
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]  Visiting view : test_best_scenario
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]  Visiting view : func_best_scenario
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:04    363s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:04    363s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:04    363s]  Setting StdDelay to 10.90
[05/28 17:40:04    363s] Creating Cell Server, finished. 
[05/28 17:40:04    363s] 
[05/28 17:40:04    363s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:40:04    363s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:40:04    363s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:40:04    363s] 
[05/28 17:40:04    364s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:04 mem=1837.0M
[05/28 17:40:04    364s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:04 mem=1837.0M
[05/28 17:40:04    364s] Creating Lib Analyzer, finished. 
[05/28 17:40:04    364s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1837.0M
[05/28 17:40:04    364s] All LLGs are deleted
[05/28 17:40:04    364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1837.0M
[05/28 17:40:04    364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1827.8M
[05/28 17:40:04    364s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1827.8M
[05/28 17:40:04    364s] ### Creating LA Mngr. totSessionCpu=0:06:04 mem=1827.8M
[05/28 17:40:04    364s] ### Creating LA Mngr, finished. totSessionCpu=0:06:04 mem=1827.8M
[05/28 17:40:04    364s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1827.80 MB )
[05/28 17:40:04    364s] (I)       Started Loading and Dumping File ( Curr Mem: 1827.80 MB )
[05/28 17:40:04    364s] (I)       Reading DB...
[05/28 17:40:04    364s] (I)       Read data from FE... (mem=1827.8M)
[05/28 17:40:04    364s] (I)       Read nodes and places... (mem=1827.8M)
[05/28 17:40:04    364s] (I)       Number of ignored instance 0
[05/28 17:40:04    364s] (I)       Number of inbound cells 40
[05/28 17:40:04    364s] (I)       numMoveCells=42320, numMacros=40  numPads=241  numMultiRowHeightInsts=0
[05/28 17:40:04    364s] (I)       cell height: 1672, count: 42320
[05/28 17:40:04    364s] (I)       Done Read nodes and places (cpu=0.060s, mem=1842.7M)
[05/28 17:40:04    364s] (I)       Read nets... (mem=1842.7M)
[05/28 17:40:05    364s] (I)       numNets=45054  ignoredNets=16
[05/28 17:40:05    364s] (I)       Done Read nets (cpu=0.140s, mem=1853.2M)
[05/28 17:40:05    364s] (I)       Read rows... (mem=1853.2M)
[05/28 17:40:05    364s] (I)       Done Read rows (cpu=0.000s, mem=1853.2M)
[05/28 17:40:05    364s] (I)       Identified Clock instances: Flop 5186, Clock buffer/inverter 34, Gate 15, Logic 37
[05/28 17:40:05    364s] (I)       Read module constraints... (mem=1853.2M)
[05/28 17:40:05    364s] (I)       Done Read module constraints (cpu=0.000s, mem=1853.2M)
[05/28 17:40:05    364s] (I)       Done Read data from FE (cpu=0.240s, mem=1853.2M)
[05/28 17:40:05    364s] (I)       before initializing RouteDB syMemory usage = 1853.2 MB
[05/28 17:40:05    364s] (I)       Honor MSV route constraint: false
[05/28 17:40:05    364s] (I)       Maximum routing layer  : 127
[05/28 17:40:05    364s] (I)       Minimum routing layer  : 2
[05/28 17:40:05    364s] (I)       Supply scale factor H  : 1.00
[05/28 17:40:05    364s] (I)       Supply scale factor V  : 1.00
[05/28 17:40:05    364s] (I)       Tracks used by clock wire: 0
[05/28 17:40:05    364s] (I)       Reverse direction      : 
[05/28 17:40:05    364s] (I)       Honor partition pin guides: true
[05/28 17:40:05    364s] (I)       Route selected nets only: false
[05/28 17:40:05    364s] (I)       Route secondary PG pins: false
[05/28 17:40:05    364s] (I)       Second PG max fanout   : 2147483647
[05/28 17:40:05    364s] (I)       Buffering-aware routing: true
[05/28 17:40:05    364s] (I)       Spread congestion away from blockages: true
[05/28 17:40:05    364s] (I)       Overflow penalty cost  : 10
[05/28 17:40:05    364s] (I)       punchThroughDistance   : 880.29
[05/28 17:40:05    364s] (I)       source-to-sink ratio   : 0.30
[05/28 17:40:05    364s] (I)       Apply function for special wires: true
[05/28 17:40:05    364s] (I)       Layer by layer blockage reading: true
[05/28 17:40:05    364s] (I)       Offset calculation fix : true
[05/28 17:40:05    364s] (I)       Route stripe layer range: 
[05/28 17:40:05    364s] (I)       Honor partition fences : 
[05/28 17:40:05    364s] (I)       Honor partition pin    : 
[05/28 17:40:05    364s] (I)       Honor partition fences with feedthrough: 
[05/28 17:40:05    364s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:40:05    364s] (I)       Use row-based GCell size
[05/28 17:40:05    364s] (I)       Use row-based GCell align
[05/28 17:40:05    364s] (I)       GCell unit size   : 1672
[05/28 17:40:05    364s] (I)       GCell multiplier  : 1
[05/28 17:40:05    364s] (I)       GCell row height  : 1672
[05/28 17:40:05    364s] (I)       Actual row height : 1672
[05/28 17:40:05    364s] (I)       GCell align ref   : 10032 10032
[05/28 17:40:05    364s] [NR-eGR] Track table information for default rule: 
[05/28 17:40:05    364s] [NR-eGR] M1 has no routable track
[05/28 17:40:05    364s] [NR-eGR] M2 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M3 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M4 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M5 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M6 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M7 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M8 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] M9 has single uniform track structure
[05/28 17:40:05    364s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:40:05    364s] (I)       ===========================================================================
[05/28 17:40:05    364s] (I)       == Report All Rule Vias ==
[05/28 17:40:05    364s] (I)       ===========================================================================
[05/28 17:40:05    364s] (I)        Via Rule : (Default)
[05/28 17:40:05    364s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:40:05    364s] (I)       ---------------------------------------------------------------------------
[05/28 17:40:05    364s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:40:05    364s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:40:05    364s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:40:05    364s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:40:05    364s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:40:05    364s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:40:05    364s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:40:05    364s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:40:05    364s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:40:05    364s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:40:05    364s] (I)       ===========================================================================
[05/28 17:40:05    364s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1853.17 MB )
[05/28 17:40:05    364s] [NR-eGR] Read 94267 PG shapes
[05/28 17:40:05    364s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1853.17 MB )
[05/28 17:40:05    364s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:40:05    364s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:40:05    364s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:40:05    364s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:40:05    364s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:40:05    364s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:40:05    364s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:40:05    364s] (I)       readDataFromPlaceDB
[05/28 17:40:05    364s] (I)       Read net information..
[05/28 17:40:05    364s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/28 17:40:05    364s] (I)       Read testcase time = 0.020 seconds
[05/28 17:40:05    364s] 
[05/28 17:40:05    364s] (I)       early_global_route_priority property id does not exist.
[05/28 17:40:05    364s] (I)       Start initializing grid graph
[05/28 17:40:05    364s] (I)       End initializing grid graph
[05/28 17:40:05    364s] (I)       Model blockages into capacity
[05/28 17:40:05    364s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:40:05    364s] (I)       Started Modeling ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 1 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 2 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 3 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 4 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 5 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 6 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 7 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 8 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 9 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Started Modeling Layer 10 ( Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:40:05    364s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1863.14 MB )
[05/28 17:40:05    364s] (I)       -- layer congestion ratio --
[05/28 17:40:05    364s] (I)       Layer 1 : 0.100000
[05/28 17:40:05    364s] (I)       Layer 2 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 3 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 4 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 5 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 6 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 7 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 8 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 9 : 0.700000
[05/28 17:40:05    364s] (I)       Layer 10 : 0.700000
[05/28 17:40:05    364s] (I)       ----------------------------
[05/28 17:40:05    364s] (I)       Number of ignored nets = 0
[05/28 17:40:05    364s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 17:40:05    364s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:40:05    364s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:40:05    364s] (I)       Constructing bin map
[05/28 17:40:05    364s] (I)       Initialize bin information with width=3344 height=3344
[05/28 17:40:05    364s] (I)       Done constructing bin map
[05/28 17:40:05    364s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 17:40:05    364s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1866.4 MB
[05/28 17:40:05    364s] (I)       Ndr track 0 does not exist
[05/28 17:40:05    364s] (I)       Layer1  viaCost=300.00
[05/28 17:40:05    364s] (I)       Layer2  viaCost=200.00
[05/28 17:40:05    364s] (I)       Layer3  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer4  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer5  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer6  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer7  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer8  viaCost=100.00
[05/28 17:40:05    364s] (I)       Layer9  viaCost=300.00
[05/28 17:40:05    364s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:40:05    364s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:40:05    364s] (I)       Core area           : (10032, 10032) - (810008, 759088)
[05/28 17:40:05    364s] (I)       Site width          :   152  (dbu)
[05/28 17:40:05    364s] (I)       Row height          :  1672  (dbu)
[05/28 17:40:05    364s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:40:05    364s] (I)       GCell width         :  1672  (dbu)
[05/28 17:40:05    364s] (I)       GCell height        :  1672  (dbu)
[05/28 17:40:05    364s] (I)       Grid                :   491   461    10
[05/28 17:40:05    364s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:40:05    364s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:40:05    364s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:40:05    364s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:40:05    364s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:40:05    364s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:40:05    364s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:40:05    364s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:40:05    364s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:40:05    364s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:40:05    364s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:40:05    364s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:40:05    364s] (I)       --------------------------------------------------------
[05/28 17:40:05    364s] 
[05/28 17:40:05    364s] [NR-eGR] ============ Routing rule table ============
[05/28 17:40:05    364s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/28 17:40:05    364s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:40:05    364s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:40:05    364s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:40:05    364s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:40:05    364s] [NR-eGR] ========================================
[05/28 17:40:05    364s] [NR-eGR] 
[05/28 17:40:05    364s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:40:05    364s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:40:05    364s] (I)       After initializing earlyGlobalRoute syMemory usage = 1875.5 MB
[05/28 17:40:05    364s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Started Global Routing ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       ============= Initialization =============
[05/28 17:40:05    364s] (I)       totalPins=172183  totalGlobalPin=167738 (97.42%)
[05/28 17:40:05    364s] (I)       Started Build MST ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Generate topology with single threads
[05/28 17:40:05    364s] (I)       Finished Build MST ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:40:05    364s] (I)       #blocked areas for congestion spreading : 67
[05/28 17:40:05    364s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/28 17:40:05    364s] (I)       ============  Phase 1a Route ============
[05/28 17:40:05    364s] (I)       Started Phase 1a ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:40:05    364s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    364s] (I)       Usage: 553357 = (266021 H, 287336 V) = (16.74% H, 8.84% V) = (4.448e+05um H, 4.804e+05um V)
[05/28 17:40:05    364s] (I)       
[05/28 17:40:05    365s] (I)       ============  Phase 1b Route ============
[05/28 17:40:05    365s] (I)       Started Phase 1b ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Usage: 554157 = (266549 H, 287608 V) = (16.77% H, 8.85% V) = (4.457e+05um H, 4.809e+05um V)
[05/28 17:40:05    365s] (I)       
[05/28 17:40:05    365s] (I)       earlyGlobalRoute overflow of layer group 1: 1.25% H + 0.04% V. EstWL: 9.265505e+05um
[05/28 17:40:05    365s] (I)       Congestion metric : 1.25%H 0.04%V, 1.29%HV
[05/28 17:40:05    365s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:40:05    365s] (I)       ============  Phase 1c Route ============
[05/28 17:40:05    365s] (I)       Started Phase 1c ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Level2 Grid: 99 x 93
[05/28 17:40:05    365s] (I)       Started Two Level Routing ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Finished Phase 1c ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:05    365s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 17:40:05    365s] (I)       
[05/28 17:40:05    365s] (I)       ============  Phase 1d Route ============
[05/28 17:40:05    365s] (I)       Started Phase 1d ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 17:40:06    365s] (I)       
[05/28 17:40:06    365s] (I)       ============  Phase 1e Route ============
[05/28 17:40:06    365s] (I)       Started Phase 1e ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 17:40:06    365s] (I)       
[05/28 17:40:06    365s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.04% V. EstWL: 9.271574e+05um
[05/28 17:40:06    365s] [NR-eGR] 
[05/28 17:40:06    365s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Running layer assignment with 1 threads
[05/28 17:40:06    365s] (I)       Finished Phase 1l ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       ============  Phase 1l Route ============
[05/28 17:40:06    365s] (I)       
[05/28 17:40:06    365s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:40:06    365s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 17:40:06    365s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:40:06    365s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[05/28 17:40:06    365s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:40:06    365s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:40:06    365s] [NR-eGR]      M2  (2)       217( 0.15%)        80( 0.06%)         3( 0.00%)   ( 0.21%) 
[05/28 17:40:06    365s] [NR-eGR]      M3  (3)      1574( 1.10%)         6( 0.00%)         0( 0.00%)   ( 1.10%) 
[05/28 17:40:06    365s] [NR-eGR]      M4  (4)        66( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 17:40:06    365s] [NR-eGR]      M5  (5)       525( 0.37%)         0( 0.00%)         0( 0.00%)   ( 0.37%) 
[05/28 17:40:06    365s] [NR-eGR]      M6  (6)       107( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 17:40:06    365s] [NR-eGR]      M7  (7)       263( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[05/28 17:40:06    365s] [NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:40:06    365s] [NR-eGR]      M9  (9)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:40:06    365s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:40:06    365s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:40:06    365s] [NR-eGR] Total             2761( 0.19%)        86( 0.01%)         3( 0.00%)   ( 0.20%) 
[05/28 17:40:06    365s] [NR-eGR] 
[05/28 17:40:06    365s] (I)       Finished Global Routing ( CPU: 1.14 sec, Real: 1.15 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:40:06    365s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.01% V
[05/28 17:40:06    365s] [NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.01% V
[05/28 17:40:06    365s] (I)       ============= track Assignment ============
[05/28 17:40:06    365s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Started Greedy Track Assignment ( Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:40:06    365s] (I)       Running track assignment with 1 threads
[05/28 17:40:06    365s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:06    365s] (I)       Run Multi-thread track assignment
[05/28 17:40:07    366s] (I)       Finished Greedy Track Assignment ( CPU: 0.80 sec, Real: 0.79 sec, Curr Mem: 1875.49 MB )
[05/28 17:40:07    367s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:07    367s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/28 17:40:07    367s] [NR-eGR]     M2  (2V) length: 2.668216e+05um, number of vias: 235072
[05/28 17:40:07    367s] [NR-eGR]     M3  (3H) length: 2.937725e+05um, number of vias: 69655
[05/28 17:40:07    367s] [NR-eGR]     M4  (4V) length: 1.488829e+05um, number of vias: 17240
[05/28 17:40:07    367s] [NR-eGR]     M5  (5H) length: 9.850726e+04um, number of vias: 5298
[05/28 17:40:07    367s] [NR-eGR]     M6  (6V) length: 8.877815e+04um, number of vias: 2607
[05/28 17:40:07    367s] [NR-eGR]     M7  (7H) length: 5.623143e+04um, number of vias: 481
[05/28 17:40:07    367s] [NR-eGR]     M8  (8V) length: 1.401148e+04um, number of vias: 227
[05/28 17:40:07    367s] [NR-eGR]     M9  (9H) length: 9.704261e+03um, number of vias: 0
[05/28 17:40:07    367s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:40:07    367s] [NR-eGR] Total length: 9.767096e+05um, number of vias: 502556
[05/28 17:40:07    367s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:07    367s] [NR-eGR] Total eGR-routed clock nets wire length: 4.124024e+04um 
[05/28 17:40:07    367s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:40:07    367s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.98 sec, Real: 2.97 sec, Curr Mem: 1843.49 MB )
[05/28 17:40:07    367s] Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46058 using extraction engine 'preRoute' .
[05/28 17:40:07    367s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 17:40:07    367s] Type 'man IMPEXT-3530' for more detail.
[05/28 17:40:07    367s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:40:07    367s] RC Extraction called in multi-corner(2) mode.
[05/28 17:40:07    367s] RCMode: PreRoute
[05/28 17:40:07    367s]       RC Corner Indexes            0       1   
[05/28 17:40:07    367s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:40:07    367s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:40:07    367s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:40:07    367s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:40:07    367s] Shrink Factor                : 1.00000
[05/28 17:40:07    367s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:40:07    367s] Using capacitance table file ...
[05/28 17:40:07    367s] LayerId::1 widthSet size::4
[05/28 17:40:07    367s] LayerId::2 widthSet size::4
[05/28 17:40:07    367s] LayerId::3 widthSet size::4
[05/28 17:40:07    367s] LayerId::4 widthSet size::4
[05/28 17:40:07    367s] LayerId::5 widthSet size::4
[05/28 17:40:07    367s] LayerId::6 widthSet size::4
[05/28 17:40:07    367s] LayerId::7 widthSet size::4
[05/28 17:40:07    367s] LayerId::8 widthSet size::4
[05/28 17:40:07    367s] LayerId::9 widthSet size::4
[05/28 17:40:07    367s] LayerId::10 widthSet size::2
[05/28 17:40:07    367s] Updating RC grid for preRoute extraction ...
[05/28 17:40:07    367s] Initializing multi-corner capacitance tables ... 
[05/28 17:40:07    367s] Initializing multi-corner resistance tables ...
[05/28 17:40:08    367s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324017 ; uaWl: 1.000000 ; uaWlH: 0.426038 ; aWlH: 0.000000 ; Pmax: 0.894000 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:40:08    367s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1829.492M)
[05/28 17:40:08    367s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.5M
[05/28 17:40:08    367s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.5M
[05/28 17:40:08    368s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1841.2M
[05/28 17:40:08    368s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.085, MEM:1841.2M
[05/28 17:40:08    368s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1841.2M
[05/28 17:40:08    368s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:1841.2M
[05/28 17:40:08    368s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.244, MEM:1841.2M
[05/28 17:40:08    368s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.278, MEM:1841.2M
[05/28 17:40:08    368s] 
[05/28 17:40:08    368s] Starting delay calculation for Setup views
[05/28 17:40:08    368s] #################################################################################
[05/28 17:40:08    368s] # Design Stage: PreRoute
[05/28 17:40:08    368s] # Design Name: ORCA_TOP
[05/28 17:40:08    368s] # Design Mode: 90nm
[05/28 17:40:08    368s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:40:08    368s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:40:08    368s] # Signoff Settings: SI Off 
[05/28 17:40:08    368s] #################################################################################
[05/28 17:40:11    370s] Calculate delays in BcWc mode...
[05/28 17:40:11    370s] Calculate delays in BcWc mode...
[05/28 17:40:11    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 1857.7M, InitMEM = 1851.2M)
[05/28 17:40:11    370s] Start delay calculation (fullDC) (1 T). (MEM=1857.71)
[05/28 17:40:11    371s] End AAE Lib Interpolated Model. (MEM=1869.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:40:26    386s] Total number of fetched objects 50225
[05/28 17:40:27    386s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/28 17:40:27    386s] End delay calculation. (MEM=1925.02 CPU=0:00:11.8 REAL=0:00:12.0)
[05/28 17:40:27    386s] End delay calculation (fullDC). (MEM=1925.02 CPU=0:00:15.8 REAL=0:00:16.0)
[05/28 17:40:27    386s] *** CDM Built up (cpu=0:00:18.2  real=0:00:19.0  mem= 1925.0M) ***
[05/28 17:40:28    388s] *** Done Building Timing Graph (cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:06:28 mem=1925.0M)
[05/28 17:40:31    391s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.748 |
|           TNS (ns):|-12417.1 |
|    Violating Paths:|  2022   |
|          All Paths:|  14192  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1393 (1393)    |   -6.160   |   1438 (1438)    |
|   max_tran     |   3961 (15434)   |  -22.788   |   3962 (15487)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.969%
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1581.0M, totSessionCpu=0:06:31 **
[05/28 17:40:31    391s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 17:40:31    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:40:31    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:31 mem=1888.0M
[05/28 17:40:31    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.0M
[05/28 17:40:31    391s] z: 2, totalTracks: 1
[05/28 17:40:31    391s] z: 4, totalTracks: 1
[05/28 17:40:31    391s] z: 6, totalTracks: 1
[05/28 17:40:31    391s] z: 8, totalTracks: 1
[05/28 17:40:31    391s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:31    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1888.0M
[05/28 17:40:31    391s] OPERPROF:     Starting CMU at level 3, MEM:1888.0M
[05/28 17:40:31    391s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1888.0M
[05/28 17:40:31    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.147, MEM:1888.0M
[05/28 17:40:31    391s] 
[05/28 17:40:31    391s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1888.0MB).
[05/28 17:40:31    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.245, MEM:1888.0M
[05/28 17:40:32    391s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/28 17:40:32    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1888.0M
[05/28 17:40:32    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1888.0M
[05/28 17:40:32    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.120, MEM:1888.0M
[05/28 17:40:32    391s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/28 17:40:32    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:40:32    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1888.0M
[05/28 17:40:32    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1888.0M
[05/28 17:40:32    391s] z: 2, totalTracks: 1
[05/28 17:40:32    391s] z: 4, totalTracks: 1
[05/28 17:40:32    391s] z: 6, totalTracks: 1
[05/28 17:40:32    391s] z: 8, totalTracks: 1
[05/28 17:40:32    391s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:32    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1888.0M
[05/28 17:40:32    391s] OPERPROF:     Starting CMU at level 3, MEM:1888.0M
[05/28 17:40:32    391s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1888.0M
[05/28 17:40:32    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:1888.0M
[05/28 17:40:32    391s] 
[05/28 17:40:32    391s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1888.0MB).
[05/28 17:40:32    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.242, MEM:1888.0M
[05/28 17:40:32    392s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/28 17:40:32    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1888.0M
[05/28 17:40:32    392s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1888.0M
[05/28 17:40:32    392s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.120, MEM:1888.0M
[05/28 17:40:32    392s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/28 17:40:32    392s] *** Starting optimizing excluded clock nets MEM= 1888.0M) ***
[05/28 17:40:33    392s] *info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.531ns)
	ate_clk	 DRVs and setup Violation(slack=-0.531ns)
*** Starting optFanout (1908.1M)
[05/28 17:40:34    393s] *info: 2 nets specified in /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/innovFj8w2O selected
[05/28 17:40:34    393s] *info: Marking 97 level shifter instances dont touch
[05/28 17:40:34    393s] *info: Marking 0 isolation instances dont touch
[05/28 17:40:34    393s] *info: 3 special nets excluded.
[05/28 17:40:34    393s] *info: 974 no-driver nets excluded.
[05/28 17:40:34    393s] *** Starting multi-driver net buffering ***
[05/28 17:40:34    393s] z: 2, totalTracks: 1
[05/28 17:40:34    393s] z: 4, totalTracks: 1
[05/28 17:40:34    393s] z: 6, totalTracks: 1
[05/28 17:40:34    393s] z: 8, totalTracks: 1
[05/28 17:40:34    393s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:34    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1908.1M
[05/28 17:40:34    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.144, MEM:1908.1M
[05/28 17:40:34    393s] 
[05/28 17:40:34    393s] z: 2, totalTracks: 1
[05/28 17:40:34    393s] z: 4, totalTracks: 1
[05/28 17:40:34    393s] z: 6, totalTracks: 1
[05/28 17:40:34    393s] z: 8, totalTracks: 1
[05/28 17:40:34    393s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:34    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1908.1M
[05/28 17:40:34    394s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.155, MEM:1908.1M
[05/28 17:40:34    394s] 
[05/28 17:40:34    394s] *summary: 0 non-ignored multi-driver nets.
[05/28 17:40:34    394s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1908.1M) ***
[05/28 17:40:34    394s] Initializing placement sections/sites ...
[05/28 17:40:34    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1909.1M
[05/28 17:40:34    394s] z: 2, totalTracks: 1
[05/28 17:40:34    394s] z: 4, totalTracks: 1
[05/28 17:40:34    394s] z: 6, totalTracks: 1
[05/28 17:40:34    394s] z: 8, totalTracks: 1
[05/28 17:40:34    394s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:34    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:     Starting CMU at level 3, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.161, MEM:1909.1M
[05/28 17:40:35    394s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1909.1MB).
[05/28 17:40:35    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:1909.1M
[05/28 17:40:35    394s] Density before buffering = 0.390192
[05/28 17:40:35    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1909.1M
[05/28 17:40:35    394s] z: 2, totalTracks: 1
[05/28 17:40:35    394s] z: 4, totalTracks: 1
[05/28 17:40:35    394s] z: 6, totalTracks: 1
[05/28 17:40:35    394s] z: 8, totalTracks: 1
[05/28 17:40:35    394s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:35    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:     Starting CMU at level 3, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1909.1M
[05/28 17:40:35    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:1909.1M
[05/28 17:40:35    394s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1909.1MB).
[05/28 17:40:35    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.255, MEM:1909.1M
[05/28 17:40:35    394s] 
[05/28 17:40:35    394s] Footprint cell information for insertRepeater
[05/28 17:40:35    394s] *info: There are 18 candidate always on buffer/inverter cells
[05/28 17:40:35    394s] *info: There are 23 candidate Buffer cells
[05/28 17:40:35    394s] *info: There are 15 candidate Inverter cells
[05/28 17:40:35    394s] Buffers found for each power domain:
[05/28 17:40:35    394s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 17:40:35    394s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 17:40:35    394s] Always on buffers found for each power domain:
[05/28 17:40:35    394s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 17:40:35    394s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 17:40:35    394s] 
[05/28 17:40:35    394s] Start fixing timing ... (0:00:00.6 1909.1M)

[05/28 17:40:35    394s] Footprint cell information for calculating maxBufDist
[05/28 17:40:35    394s] *info: There are 18 candidate always on buffer/inverter cells
[05/28 17:40:35    394s] Buffers found for each power domain:
[05/28 17:40:35    394s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 17:40:35    394s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 17:40:35    394s] Always on buffers found for each power domain:
[05/28 17:40:35    394s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 17:40:35    394s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 17:40:35    394s] 
[05/28 17:40:38    397s] *info: Buffered 0 large fanout net (> 100 terms)
[05/28 17:40:38    397s] Finished fixing timing (0:00:03.5 2079.4M)

Start fixing design rules ... (0:00:03.5 2079.4M)
Finished fixing design rule (0:00:04.2 2079.4M)

Summary:
[05/28 17:40:39    398s] 2 buffers added on 1 net (with 0 driver resized)
[05/28 17:40:39    398s] 
[05/28 17:40:39    398s] Density after buffering = 0.390243
[05/28 17:40:39    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2079.4M
[05/28 17:40:39    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.126, MEM:2079.4M
[05/28 17:40:39    398s] *** Completed optFanout (0:00:05.0 2079.4M)
[05/28 17:40:39    398s] 
[05/28 17:40:39    398s] Deleting Cell Server ...
[05/28 17:40:39    398s] Deleting Lib Analyzer.
[05/28 17:40:39    399s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:07.0  MEM= 2068.3M) ***
[05/28 17:40:39    399s] *** Starting optimizing excluded clock nets MEM= 2068.3M) ***
[05/28 17:40:39    399s] *info: Found 4 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.314ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.314ns)
	FE_OFN153_ate_clk	 Setup Violation(slack=-0.314ns)
	ate_clk	 Setup Violation(slack=-0.314ns)
*** Starting optFanout (2087.4M)
[05/28 17:40:40    399s] *info: 4 nets specified in /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/innovfGbwP0 selected
[05/28 17:40:40    399s] *info: Marking 97 level shifter instances dont touch
[05/28 17:40:40    399s] *info: Marking 0 isolation instances dont touch
[05/28 17:40:40    399s] *info: 3 special nets excluded.
[05/28 17:40:40    399s] *info: 974 no-driver nets excluded.
[05/28 17:40:40    399s] *** Starting multi-driver net buffering ***
[05/28 17:40:40    399s] z: 2, totalTracks: 1
[05/28 17:40:40    399s] z: 4, totalTracks: 1
[05/28 17:40:40    399s] z: 6, totalTracks: 1
[05/28 17:40:40    399s] z: 8, totalTracks: 1
[05/28 17:40:40    399s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:40    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.4M
[05/28 17:40:40    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.145, MEM:2087.4M
[05/28 17:40:40    399s] 
[05/28 17:40:40    399s] z: 2, totalTracks: 1
[05/28 17:40:40    399s] z: 4, totalTracks: 1
[05/28 17:40:40    399s] z: 6, totalTracks: 1
[05/28 17:40:40    399s] z: 8, totalTracks: 1
[05/28 17:40:40    399s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:40    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.4M
[05/28 17:40:40    400s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.142, MEM:2087.4M
[05/28 17:40:40    400s] 
[05/28 17:40:40    400s] *summary: 0 non-ignored multi-driver nets.
[05/28 17:40:40    400s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2087.4M) ***
[05/28 17:40:40    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.4M
[05/28 17:40:40    400s] z: 2, totalTracks: 1
[05/28 17:40:40    400s] z: 4, totalTracks: 1
[05/28 17:40:40    400s] z: 6, totalTracks: 1
[05/28 17:40:40    400s] z: 8, totalTracks: 1
[05/28 17:40:40    400s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:40    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.4M
[05/28 17:40:40    400s] OPERPROF:     Starting CMU at level 3, MEM:2087.4M
[05/28 17:40:40    400s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2087.4M
[05/28 17:40:40    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:2087.4M
[05/28 17:40:40    400s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2087.4MB).
[05/28 17:40:40    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.244, MEM:2087.4M
[05/28 17:40:40    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:2087.4M
[05/28 17:40:40    400s] z: 2, totalTracks: 1
[05/28 17:40:40    400s] z: 4, totalTracks: 1
[05/28 17:40:40    400s] z: 6, totalTracks: 1
[05/28 17:40:40    400s] z: 8, totalTracks: 1
[05/28 17:40:40    400s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:41    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2087.4M
[05/28 17:40:41    400s] OPERPROF:     Starting CMU at level 3, MEM:2087.4M
[05/28 17:40:41    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2087.4M
[05/28 17:40:41    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:2087.4M
[05/28 17:40:41    400s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2087.4MB).
[05/28 17:40:41    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.242, MEM:2087.4M
[05/28 17:40:41    400s] 
[05/28 17:40:41    400s] Footprint cell information for insertRepeater
[05/28 17:40:41    400s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:40:41    400s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:40:41    400s] Summary for sequential cells identification: 
[05/28 17:40:41    400s]   Identified SBFF number: 126
[05/28 17:40:41    400s]   Identified MBFF number: 0
[05/28 17:40:41    400s]   Identified SB Latch number: 0
[05/28 17:40:41    400s]   Identified MB Latch number: 0
[05/28 17:40:41    400s]   Not identified SBFF number: 180
[05/28 17:40:41    400s]   Not identified MBFF number: 0
[05/28 17:40:41    400s]   Not identified SB Latch number: 0
[05/28 17:40:41    400s]   Not identified MB Latch number: 0
[05/28 17:40:41    400s]   Number of sequential cells which are not FFs: 78
[05/28 17:40:41    400s]  Visiting view : test_worst_scenario
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]  Visiting view : func_worst_scenario
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]  Visiting view : test_best_scenario
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]  Visiting view : func_best_scenario
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:41    400s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:41    400s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:41    400s]  Setting StdDelay to 10.90
[05/28 17:40:41    400s] Creating Cell Server, finished. 
[05/28 17:40:41    400s] 
[05/28 17:40:41    400s] Buffers found for each power domain:
[05/28 17:40:41    400s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 17:40:41    400s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 17:40:41    400s] Always on buffers found for each power domain:
[05/28 17:40:41    400s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 17:40:41    400s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 17:40:41    400s] 
[05/28 17:40:41    400s] Start fixing timing ... (0:00:00.6 2087.4M)
*info: Buffered 0 large fanout net (> 100 terms)
[05/28 17:40:42    401s] Finished fixing timing (0:00:01.8 2087.4M)

Start fixing design rules ... (0:00:01.8 2087.4M)
Finished fixing design rule (0:00:02.5 2087.4M)

Summary:
[05/28 17:40:43    402s] 0 buffer added on 0 net (with 0 driver resized)
[05/28 17:40:43    402s] 
[05/28 17:40:43    402s] Density after buffering = 0.390243
[05/28 17:40:43    402s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2087.4M
[05/28 17:40:43    402s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.126, MEM:2087.4M
[05/28 17:40:43    402s] *** Completed optFanout (0:00:03.2 2087.4M)
[05/28 17:40:43    402s] 
[05/28 17:40:43    402s] Deleting Cell Server ...
[05/28 17:40:43    402s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:03.8  MEM= 2068.3M) ***
[05/28 17:40:43    402s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:40:43    402s] Summary for sequential cells identification: 
[05/28 17:40:43    402s]   Identified SBFF number: 126
[05/28 17:40:43    402s]   Identified MBFF number: 0
[05/28 17:40:43    402s]   Identified SB Latch number: 0
[05/28 17:40:43    402s]   Identified MB Latch number: 0
[05/28 17:40:43    402s]   Not identified SBFF number: 180
[05/28 17:40:43    402s]   Not identified MBFF number: 0
[05/28 17:40:43    402s]   Not identified SB Latch number: 0
[05/28 17:40:43    402s]   Not identified MB Latch number: 0
[05/28 17:40:43    402s]   Number of sequential cells which are not FFs: 78
[05/28 17:40:43    402s]  Visiting view : test_worst_scenario
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]  Visiting view : func_worst_scenario
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]  Visiting view : test_best_scenario
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]  Visiting view : func_best_scenario
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:43    402s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:40:43    402s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:40:43    402s]  Setting StdDelay to 10.90
[05/28 17:40:43    402s] Creating Cell Server, finished. 
[05/28 17:40:43    402s] 
[05/28 17:40:43    402s] The useful skew maximum allowed delay is: 0.3
[05/28 17:40:44    404s] *info: Marking 97 level shifter instances dont touch
[05/28 17:40:44    404s] *info: Marking 0 isolation instances dont touch
[05/28 17:40:44    404s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:40:44    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=2068.3M
[05/28 17:40:44    404s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=2068.3M
[05/28 17:40:45    404s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:44.5/0:07:12.5 (0.9), mem = 2068.3M
[05/28 17:40:45    404s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.1
[05/28 17:40:45    404s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:40:45    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=2068.3M
[05/28 17:40:45    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.3M
[05/28 17:40:45    404s] z: 2, totalTracks: 1
[05/28 17:40:45    404s] z: 4, totalTracks: 1
[05/28 17:40:45    404s] z: 6, totalTracks: 1
[05/28 17:40:45    404s] z: 8, totalTracks: 1
[05/28 17:40:45    404s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:45    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.3M
[05/28 17:40:45    404s] OPERPROF:     Starting CMU at level 3, MEM:2068.3M
[05/28 17:40:45    404s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:2068.3M
[05/28 17:40:45    404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:2068.3M
[05/28 17:40:45    404s] 
[05/28 17:40:45    404s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2068.3MB).
[05/28 17:40:45    404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.246, MEM:2068.3M
[05/28 17:40:45    405s] TotalInstCnt at PhyDesignMc Initialization: 42,419
[05/28 17:40:45    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=2068.3M
[05/28 17:40:45    405s] ### Creating RouteCongInterface, started
[05/28 17:40:45    405s] 
[05/28 17:40:45    405s] Creating Lib Analyzer ...
[05/28 17:40:45    405s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:40:45    405s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:40:45    405s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:40:45    405s] 
[05/28 17:40:46    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=2068.3M
[05/28 17:40:46    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=2068.3M
[05/28 17:40:46    405s] Creating Lib Analyzer, finished. 
[05/28 17:40:46    405s] 
[05/28 17:40:46    405s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 17:40:46    405s] 
[05/28 17:40:46    405s] #optDebug: {0, 1.200}
[05/28 17:40:46    405s] ### Creating RouteCongInterface, finished
[05/28 17:40:48    408s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2087.4M
[05/28 17:40:48    408s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2087.4M
[05/28 17:40:49    408s] 
[05/28 17:40:49    408s] Netlist preparation processing... 
[05/28 17:40:49    408s] Removed 0 instance
[05/28 17:40:49    408s] *info: Marking 0 isolation instances dont touch
[05/28 17:40:49    408s] *info: Marking 97 level shifter instances dont touch
[05/28 17:40:49    408s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2068.3M
[05/28 17:40:49    408s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:2068.3M
[05/28 17:40:49    408s] TotalInstCnt at PhyDesignMc Destruction: 42,419
[05/28 17:40:49    408s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.1
[05/28 17:40:49    408s] *** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:06:48.7/0:07:16.7 (0.9), mem = 2068.3M
[05/28 17:40:49    408s] 
[05/28 17:40:49    408s] =============================================================================================
[05/28 17:40:49    408s]  Step TAT Report for SimplifyNetlist #1
[05/28 17:40:49    408s] =============================================================================================
[05/28 17:40:49    408s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:40:49    408s] ---------------------------------------------------------------------------------------------
[05/28 17:40:49    408s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:40:49    408s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.1
[05/28 17:40:49    408s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (  12.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:40:49    408s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.3 % )     0:00:00.8 /  0:00:00.9    1.0
[05/28 17:40:49    408s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:40:49    408s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.5
[05/28 17:40:49    408s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[05/28 17:40:49    408s] [ MISC                   ]          0:00:03.0  (  68.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 17:40:49    408s] ---------------------------------------------------------------------------------------------
[05/28 17:40:49    408s]  SimplifyNetlist #1 TOTAL           0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[05/28 17:40:49    408s] ---------------------------------------------------------------------------------------------
[05/28 17:40:49    408s] 
[05/28 17:40:51    410s] **INFO: Always on buffers available for drv fixing
[05/28 17:40:51    410s] Deleting Lib Analyzer.
[05/28 17:40:51    410s] Begin: GigaOpt high fanout net optimization
[05/28 17:40:51    410s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 17:40:51    410s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 17:40:51    410s] *info: Marking 97 level shifter instances dont touch
[05/28 17:40:51    410s] *info: Marking 0 isolation instances dont touch
[05/28 17:40:51    410s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:40:51    410s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:51.0/0:07:19.0 (0.9), mem = 1985.3M
[05/28 17:40:51    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.2
[05/28 17:40:51    410s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:40:51    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:51 mem=1985.3M
[05/28 17:40:51    410s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:40:51    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:1985.3M
[05/28 17:40:51    410s] z: 2, totalTracks: 1
[05/28 17:40:51    410s] z: 4, totalTracks: 1
[05/28 17:40:51    410s] z: 6, totalTracks: 1
[05/28 17:40:51    410s] z: 8, totalTracks: 1
[05/28 17:40:51    410s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:40:51    411s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.3M
[05/28 17:40:51    411s] OPERPROF:     Starting CMU at level 3, MEM:1985.3M
[05/28 17:40:51    411s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1985.3M
[05/28 17:40:51    411s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.163, MEM:1985.3M
[05/28 17:40:51    411s] 
[05/28 17:40:51    411s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1985.3MB).
[05/28 17:40:51    411s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.259, MEM:1985.3M
[05/28 17:40:52    411s] TotalInstCnt at PhyDesignMc Initialization: 42,419
[05/28 17:40:52    411s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:52 mem=1985.3M
[05/28 17:40:52    411s] ### Creating RouteCongInterface, started
[05/28 17:40:52    411s] 
[05/28 17:40:52    411s] Creating Lib Analyzer ...
[05/28 17:40:52    411s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:40:52    411s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:40:52    411s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:40:52    411s] 
[05/28 17:40:52    412s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:52 mem=1985.3M
[05/28 17:40:53    412s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:52 mem=1985.3M
[05/28 17:40:53    412s] Creating Lib Analyzer, finished. 
[05/28 17:40:53    412s] 
[05/28 17:40:53    412s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:40:53    412s] 
[05/28 17:40:53    412s] #optDebug: {0, 1.200}
[05/28 17:40:53    412s] ### Creating RouteCongInterface, finished
[05/28 17:40:53    412s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:40:53    413s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:40:56    415s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/28 17:40:56    415s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2004.4M
[05/28 17:40:56    415s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2004.4M
[05/28 17:40:56    416s] +----------+---------+--------+----------+------------+--------+
[05/28 17:40:56    416s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/28 17:40:56    416s] +----------+---------+--------+----------+------------+--------+
[05/28 17:40:56    416s] |    39.02%|        -| -18.748|-12419.636|   0:00:00.0| 2004.4M|
[05/28 17:40:56    416s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/28 17:41:08    428s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/28 17:41:08    428s] |    40.21%|     2085| -18.748| -9953.116|   0:00:12.0| 2109.6M|
[05/28 17:41:08    428s] +----------+---------+--------+----------+------------+--------+
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=2109.6M) ***
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] ###############################################################################
[05/28 17:41:08    428s] #
[05/28 17:41:08    428s] #  Large fanout net report:  
[05/28 17:41:08    428s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[05/28 17:41:08    428s] #     - current density: 40.21
[05/28 17:41:08    428s] #
[05/28 17:41:08    428s] #  List of high fanout nets:
[05/28 17:41:08    428s] #        Net(1):  FE_DBTN138_n536: (fanouts = 327)
[05/28 17:41:08    428s] #        Net(2):  FE_DBTN139_n536: (fanouts = 324)
[05/28 17:41:08    428s] #        Net(3):  I_SDRAM_TOP/I_SDRAM_IF/FE_DBTN149_n91: (fanouts = 143)
[05/28 17:41:08    428s] #
[05/28 17:41:08    428s] ###############################################################################
[05/28 17:41:08    428s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:41:08    428s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:41:08    428s] **** End NDR-Layer Usage Statistics ****
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] =======================================================================
[05/28 17:41:08    428s]                 Reasons for remaining drv violations
[05/28 17:41:08    428s] =======================================================================
[05/28 17:41:08    428s] *info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2090.6M
[05/28 17:41:08    428s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:2090.6M
[05/28 17:41:08    428s] TotalInstCnt at PhyDesignMc Destruction: 44,504
[05/28 17:41:08    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.2
[05/28 17:41:08    428s] *** DrvOpt [finish] : cpu/real = 0:00:17.2/0:00:17.2 (1.0), totSession cpu/real = 0:07:08.2/0:07:36.2 (0.9), mem = 2090.6M
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] =============================================================================================
[05/28 17:41:08    428s]  Step TAT Report for DrvOpt #1
[05/28 17:41:08    428s] =============================================================================================
[05/28 17:41:08    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:41:08    428s] ---------------------------------------------------------------------------------------------
[05/28 17:41:08    428s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:41:08    428s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:41:08    428s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:08    428s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:41:08    428s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:41:08    428s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:08    428s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:11.8 /  0:00:11.8    1.0
[05/28 17:41:08    428s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:08    428s] [ OptEval                ]      1   0:00:02.5  (  14.6 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 17:41:08    428s] [ OptCommit              ]      1   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:41:08    428s] [ IncrTimingUpdate       ]      1   0:00:02.2  (  12.7 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 17:41:08    428s] [ PostCommitDelayUpdate  ]      1   0:00:00.9  (   5.4 % )     0:00:06.2 /  0:00:06.2    1.0
[05/28 17:41:08    428s] [ IncrDelayCalc          ]     14   0:00:05.3  (  30.3 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 17:41:08    428s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[05/28 17:41:08    428s] [ MISC                   ]          0:00:03.7  (  21.5 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 17:41:08    428s] ---------------------------------------------------------------------------------------------
[05/28 17:41:08    428s]  DrvOpt #1 TOTAL                    0:00:17.3  ( 100.0 % )     0:00:17.3 /  0:00:17.3    1.0
[05/28 17:41:08    428s] ---------------------------------------------------------------------------------------------
[05/28 17:41:08    428s] 
[05/28 17:41:08    428s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 17:41:08    428s] End: GigaOpt high fanout net optimization
[05/28 17:41:08    428s] Begin: GigaOpt DRV Optimization
[05/28 17:41:08    428s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 17:41:08    428s] *info: Marking 97 level shifter instances dont touch
[05/28 17:41:08    428s] *info: Marking 0 isolation instances dont touch
[05/28 17:41:08    428s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:41:08    428s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:08.4/0:07:36.4 (0.9), mem = 2090.6M
[05/28 17:41:08    428s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.3
[05/28 17:41:08    428s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:41:08    428s] ### Creating PhyDesignMc. totSessionCpu=0:07:08 mem=2090.6M
[05/28 17:41:08    428s] OPERPROF: Starting DPlace-Init at level 1, MEM:2090.6M
[05/28 17:41:08    428s] z: 2, totalTracks: 1
[05/28 17:41:08    428s] z: 4, totalTracks: 1
[05/28 17:41:08    428s] z: 6, totalTracks: 1
[05/28 17:41:08    428s] z: 8, totalTracks: 1
[05/28 17:41:08    428s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:41:08    428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2090.6M
[05/28 17:41:09    428s] OPERPROF:     Starting CMU at level 3, MEM:2090.6M
[05/28 17:41:09    428s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2090.6M
[05/28 17:41:09    428s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2090.6M
[05/28 17:41:09    428s] 
[05/28 17:41:09    428s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2090.6MB).
[05/28 17:41:09    428s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.286, MEM:2090.6M
[05/28 17:41:09    428s] TotalInstCnt at PhyDesignMc Initialization: 44,504
[05/28 17:41:09    428s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:09 mem=2090.6M
[05/28 17:41:09    428s] ### Creating RouteCongInterface, started
[05/28 17:41:09    429s] 
[05/28 17:41:09    429s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:41:09    429s] 
[05/28 17:41:09    429s] #optDebug: {0, 1.200}
[05/28 17:41:09    429s] ### Creating RouteCongInterface, finished
[05/28 17:41:09    429s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:41:10    429s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:41:12    432s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2109.6M
[05/28 17:41:12    432s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2109.6M
[05/28 17:41:13    432s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:41:13    432s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 17:41:13    432s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:41:13    432s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:41:13    432s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:41:14    433s] Info: violation cost 385226.750000 (cap = 8513.121094, tran = 376656.593750, len = 0.000000, fanout load = 0.000000, fanout count = 57.000000, glitch 0.000000)
[05/28 17:41:14    433s] |  5496| 16431|   -22.88|  2008|  4016|    -0.59|     0|     0|     0|     0|   -18.75| -9953.12|       0|       0|       0|  40.21|          |         |
[05/28 17:41:44    463s] Info: violation cost 13.351146 (cap = 5.155821, tran = 8.195323, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:41:44    464s] |    71|    71|    -0.08|    29|    58|    -0.06|     0|     0|     0|     0|    -2.93|  -372.24|    1627|     418|     779|  41.95| 0:00:30.0|  2128.7M|
[05/28 17:41:45    465s] Info: violation cost 0.039820 (cap = 0.000000, tran = 0.039820, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:41:45    465s] |     1|     1|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.93|  -372.20|      44|       0|      54|  42.00| 0:00:01.0|  2128.7M|
[05/28 17:41:45    465s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] ###############################################################################
[05/28 17:41:45    465s] #
[05/28 17:41:45    465s] #  Large fanout net report:  
[05/28 17:41:45    465s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/28 17:41:45    465s] #     - current density: 42.00
[05/28 17:41:45    465s] #
[05/28 17:41:45    465s] #  List of high fanout nets:
[05/28 17:41:45    465s] #
[05/28 17:41:45    465s] ###############################################################################
[05/28 17:41:45    465s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:41:45    465s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:41:45    465s] **** End NDR-Layer Usage Statistics ****
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] =======================================================================
[05/28 17:41:45    465s]                 Reasons for remaining drv violations
[05/28 17:41:45    465s] =======================================================================
[05/28 17:41:45    465s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] *** Finish DRV Fixing (cpu=0:00:33.1 real=0:00:33.0 mem=2128.7M) ***
[05/28 17:41:45    465s] 
[05/28 17:41:45    465s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2109.6M
[05/28 17:41:46    465s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:2109.6M
[05/28 17:41:46    465s] TotalInstCnt at PhyDesignMc Destruction: 46,593
[05/28 17:41:46    465s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.3
[05/28 17:41:46    465s] *** DrvOpt [finish] : cpu/real = 0:00:37.2/0:00:37.2 (1.0), totSession cpu/real = 0:07:45.5/0:08:13.5 (0.9), mem = 2109.6M
[05/28 17:41:46    465s] 
[05/28 17:41:46    465s] =============================================================================================
[05/28 17:41:46    465s]  Step TAT Report for DrvOpt #2
[05/28 17:41:46    465s] =============================================================================================
[05/28 17:41:46    465s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:41:46    465s] ---------------------------------------------------------------------------------------------
[05/28 17:41:46    465s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:41:46    465s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:46    465s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:41:46    465s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:41:46    465s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:46    465s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:30.6 /  0:00:30.6    1.0
[05/28 17:41:46    465s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:41:46    465s] [ OptEval                ]     10   0:00:10.5  (  28.1 % )     0:00:10.5 /  0:00:10.5    1.0
[05/28 17:41:46    465s] [ OptCommit              ]     10   0:00:01.5  (   4.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 17:41:46    465s] [ IncrTimingUpdate       ]     10   0:00:05.5  (  14.6 % )     0:00:05.5 /  0:00:05.4    1.0
[05/28 17:41:46    465s] [ PostCommitDelayUpdate  ]     10   0:00:02.1  (   5.5 % )     0:00:13.1 /  0:00:13.1    1.0
[05/28 17:41:46    465s] [ IncrDelayCalc          ]     97   0:00:11.1  (  29.7 % )     0:00:11.1 /  0:00:11.1    1.0
[05/28 17:41:46    465s] [ DrvFindVioNets         ]      3   0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.4    1.0
[05/28 17:41:46    465s] [ DrvComputeSummary      ]      3   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:41:46    465s] [ MISC                   ]          0:00:03.7  (   9.8 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 17:41:46    465s] ---------------------------------------------------------------------------------------------
[05/28 17:41:46    465s]  DrvOpt #2 TOTAL                    0:00:37.3  ( 100.0 % )     0:00:37.3 /  0:00:37.4    1.0
[05/28 17:41:46    465s] ---------------------------------------------------------------------------------------------
[05/28 17:41:46    465s] 
[05/28 17:41:46    465s] End: GigaOpt DRV Optimization
[05/28 17:41:46    465s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 17:41:46    465s] **optDesign ... cpu = 0:01:46, real = 0:01:46, mem = 1734.2M, totSessionCpu=0:07:46 **
[05/28 17:41:47    467s] 
[05/28 17:41:47    467s] Active setup views:
[05/28 17:41:47    467s]  func_worst_scenario
[05/28 17:41:47    467s]   Dominating endpoints: 9085
[05/28 17:41:47    467s]   Dominating TNS: -370.175
[05/28 17:41:47    467s] 
[05/28 17:41:47    467s]  test_worst_scenario
[05/28 17:41:47    467s]   Dominating endpoints: 2761
[05/28 17:41:47    467s]   Dominating TNS: -2.030
[05/28 17:41:47    467s] 
[05/28 17:41:48    467s] Deleting Lib Analyzer.
[05/28 17:41:48    467s] Begin: GigaOpt Global Optimization
[05/28 17:41:48    467s] *info: use new DP (enabled)
[05/28 17:41:48    467s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 17:41:48    467s] *info: Marking 97 level shifter instances dont touch
[05/28 17:41:48    467s] *info: Marking 0 isolation instances dont touch
[05/28 17:41:48    467s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:41:48    467s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:48.0/0:08:16.0 (0.9), mem = 2047.6M
[05/28 17:41:48    467s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.4
[05/28 17:41:48    467s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:41:48    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:48 mem=2047.6M
[05/28 17:41:48    467s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:41:48    467s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.6M
[05/28 17:41:48    467s] z: 2, totalTracks: 1
[05/28 17:41:48    467s] z: 4, totalTracks: 1
[05/28 17:41:48    467s] z: 6, totalTracks: 1
[05/28 17:41:48    467s] z: 8, totalTracks: 1
[05/28 17:41:48    467s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:41:48    468s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.6M
[05/28 17:41:48    468s] OPERPROF:     Starting CMU at level 3, MEM:2047.6M
[05/28 17:41:48    468s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2047.6M
[05/28 17:41:48    468s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.168, MEM:2047.6M
[05/28 17:41:48    468s] 
[05/28 17:41:48    468s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2047.6MB).
[05/28 17:41:48    468s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.272, MEM:2047.6M
[05/28 17:41:49    468s] TotalInstCnt at PhyDesignMc Initialization: 46,593
[05/28 17:41:49    468s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:49 mem=2047.6M
[05/28 17:41:49    468s] ### Creating RouteCongInterface, started
[05/28 17:41:49    468s] 
[05/28 17:41:49    468s] Creating Lib Analyzer ...
[05/28 17:41:49    468s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:41:49    468s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:41:49    468s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:41:49    468s] 
[05/28 17:41:50    469s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:49 mem=2047.6M
[05/28 17:41:50    469s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:49 mem=2047.6M
[05/28 17:41:50    469s] Creating Lib Analyzer, finished. 
[05/28 17:41:50    469s] 
[05/28 17:41:50    469s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 17:41:50    469s] 
[05/28 17:41:50    469s] #optDebug: {0, 1.200}
[05/28 17:41:50    469s] ### Creating RouteCongInterface, finished
[05/28 17:41:50    469s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:41:54    473s] *info: 92 clock nets excluded
[05/28 17:41:54    473s] *info: Marking 97 level shifter instances dont touch
[05/28 17:41:54    473s] *info: Marking 0 isolation instances dont touch
[05/28 17:41:54    473s] *info: 3 special nets excluded.
[05/28 17:41:54    473s] *info: 1019 no-driver nets excluded.
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:41:54    473s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:41:55    475s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2066.7M
[05/28 17:41:55    475s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2066.7M
[05/28 17:41:56    475s] ** GigaOpt Global Opt WNS Slack -2.930  TNS Slack -372.205 
[05/28 17:41:56    476s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:41:56    476s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:41:56    476s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:41:56    476s] |  -2.930|-372.205|    42.00%|   0:00:00.0| 2082.7M|test_worst_scenario|  default| I_BLENDER_0/R_716/D                                |
[05/28 17:42:16    496s] |  -2.031|-250.863|    42.21%|   0:00:20.0| 2152.7M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 17:42:18    498s] |  -2.031|-250.469|    42.21%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 17:42:20    499s] |  -2.031|-250.469|    42.21%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 17:42:29    508s] |  -1.555| -82.109|    42.26%|   0:00:09.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:37    517s] |  -1.459| -75.184|    42.30%|   0:00:08.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:38    518s] |  -1.459| -76.018|    42.30%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:39    519s] |  -1.459| -76.018|    42.30%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:42    521s] |  -1.428| -69.996|    42.31%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:45    525s] |  -1.394| -68.790|    42.32%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:46    526s] |  -1.394| -68.790|    42.32%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:47    526s] |  -1.394| -68.790|    42.32%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:48    528s] |  -1.394| -66.768|    42.33%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:51    530s] |  -1.394| -66.541|    42.34%|   0:00:03.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:51    531s] |  -1.394| -66.514|    42.34%|   0:00:00.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:52    531s] |  -1.394| -66.514|    42.34%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:53    533s] |  -1.394| -65.813|    42.35%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:55    535s] |  -1.394| -65.702|    42.36%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:56    536s] |  -1.394| -65.702|    42.36%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:57    536s] |  -1.394| -65.702|    42.36%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:42:58    537s] |  -1.394| -65.332|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:00    539s] |  -1.394| -65.332|    42.37%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:00    540s] |  -1.394| -65.332|    42.37%|   0:00:00.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:01    540s] |  -1.394| -65.332|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:02    541s] |  -1.394| -65.328|    42.37%|   0:00:01.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:04    543s] |  -1.394| -65.328|    42.37%|   0:00:02.0| 2155.6M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:43:04    543s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:43:04    543s] 
[05/28 17:43:04    543s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.6M) ***
[05/28 17:43:04    543s] 
[05/28 17:43:04    543s] *** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2155.6M) ***
[05/28 17:43:04    543s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:43:04    543s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:43:04    543s] **** End NDR-Layer Usage Statistics ****
[05/28 17:43:04    543s] ** GigaOpt Global Opt End WNS Slack -1.394  TNS Slack -65.328 
[05/28 17:43:04    543s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2120.5M
[05/28 17:43:04    544s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.147, MEM:2120.5M
[05/28 17:43:04    544s] TotalInstCnt at PhyDesignMc Destruction: 47,033
[05/28 17:43:04    544s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.4
[05/28 17:43:04    544s] *** SetupOpt [finish] : cpu/real = 0:01:16.1/0:01:16.0 (1.0), totSession cpu/real = 0:09:04.1/0:09:32.0 (1.0), mem = 2120.5M
[05/28 17:43:04    544s] 
[05/28 17:43:04    544s] =============================================================================================
[05/28 17:43:04    544s]  Step TAT Report for GlobalOpt #1
[05/28 17:43:04    544s] =============================================================================================
[05/28 17:43:04    544s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:43:04    544s] ---------------------------------------------------------------------------------------------
[05/28 17:43:04    544s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:43:04    544s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:43:04    544s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:43:04    544s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:43:04    544s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:43:04    544s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:43:04    544s] [ TransformInit          ]      1   0:00:05.9  (   7.7 % )     0:00:05.9 /  0:00:05.8    1.0
[05/28 17:43:04    544s] [ OptSingleIteration     ]     25   0:00:00.2  (   0.3 % )     0:01:07.4 /  0:01:07.4    1.0
[05/28 17:43:04    544s] [ OptGetWeight           ]     25   0:00:06.9  (   9.1 % )     0:00:06.9 /  0:00:06.9    1.0
[05/28 17:43:04    544s] [ OptEval                ]     25   0:00:31.6  (  41.5 % )     0:00:31.6 /  0:00:31.6    1.0
[05/28 17:43:04    544s] [ OptCommit              ]     25   0:00:01.3  (   1.8 % )     0:00:01.3 /  0:00:01.4    1.0
[05/28 17:43:04    544s] [ IncrTimingUpdate       ]     16   0:00:03.3  (   4.3 % )     0:00:03.3 /  0:00:03.3    1.0
[05/28 17:43:04    544s] [ PostCommitDelayUpdate  ]     25   0:00:01.3  (   1.7 % )     0:00:06.4 /  0:00:06.4    1.0
[05/28 17:43:04    544s] [ IncrDelayCalc          ]    164   0:00:05.1  (   6.7 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 17:43:04    544s] [ SetupOptGetWorkingSet  ]     25   0:00:07.0  (   9.2 % )     0:00:07.0 /  0:00:07.0    1.0
[05/28 17:43:04    544s] [ SetupOptGetActiveNode  ]     25   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 17:43:04    544s] [ SetupOptSlackGraph     ]     25   0:00:09.3  (  12.3 % )     0:00:09.3 /  0:00:09.3    1.0
[05/28 17:43:04    544s] [ MISC                   ]          0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:43:04    544s] ---------------------------------------------------------------------------------------------
[05/28 17:43:04    544s]  GlobalOpt #1 TOTAL                 0:01:16.0  ( 100.0 % )     0:01:16.0 /  0:01:16.1    1.0
[05/28 17:43:04    544s] ---------------------------------------------------------------------------------------------
[05/28 17:43:04    544s] 
[05/28 17:43:04    544s] End: GigaOpt Global Optimization
[05/28 17:43:05    544s] *** Timing NOT met, worst failing slack is -1.394
[05/28 17:43:05    544s] *** Check timing (0:00:00.0)
[05/28 17:43:05    544s] Deleting Lib Analyzer.
[05/28 17:43:05    544s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/28 17:43:05    545s] *info: Marking 97 level shifter instances dont touch
[05/28 17:43:05    545s] *info: Marking 0 isolation instances dont touch
[05/28 17:43:05    545s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:43:05    545s] ### Creating LA Mngr. totSessionCpu=0:09:05 mem=2072.5M
[05/28 17:43:05    545s] ### Creating LA Mngr, finished. totSessionCpu=0:09:05 mem=2072.5M
[05/28 17:43:05    545s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 17:43:05    545s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2072.5M
[05/28 17:43:05    545s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.166, MEM:2072.5M
[05/28 17:43:05    545s] 
[05/28 17:43:05    545s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:43:05    545s] ### Creating PhyDesignMc. totSessionCpu=0:09:05 mem=2091.5M
[05/28 17:43:05    545s] OPERPROF: Starting DPlace-Init at level 1, MEM:2091.5M
[05/28 17:43:05    545s] z: 2, totalTracks: 1
[05/28 17:43:05    545s] z: 4, totalTracks: 1
[05/28 17:43:05    545s] z: 6, totalTracks: 1
[05/28 17:43:05    545s] z: 8, totalTracks: 1
[05/28 17:43:05    545s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:43:05    545s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2091.5M
[05/28 17:43:06    545s] OPERPROF:     Starting CMU at level 3, MEM:2091.5M
[05/28 17:43:06    545s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2091.5M
[05/28 17:43:06    545s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:2091.5M
[05/28 17:43:06    545s] 
[05/28 17:43:06    545s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2091.5MB).
[05/28 17:43:06    545s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.256, MEM:2091.5M
[05/28 17:43:06    545s] TotalInstCnt at PhyDesignMc Initialization: 47,033
[05/28 17:43:06    545s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:06 mem=2091.5M
[05/28 17:43:06    545s] Begin: Area Reclaim Optimization
[05/28 17:43:06    545s] 
[05/28 17:43:06    545s] Creating Lib Analyzer ...
[05/28 17:43:06    546s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:43:06    546s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:43:06    546s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:43:06    546s] 
[05/28 17:43:07    546s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:07 mem=2109.6M
[05/28 17:43:07    546s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:07 mem=2109.6M
[05/28 17:43:07    546s] Creating Lib Analyzer, finished. 
[05/28 17:43:07    546s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:06.6/0:09:34.6 (1.0), mem = 2109.6M
[05/28 17:43:07    546s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.5
[05/28 17:43:07    546s] ### Creating RouteCongInterface, started
[05/28 17:43:07    546s] 
[05/28 17:43:07    546s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 17:43:07    546s] 
[05/28 17:43:07    546s] #optDebug: {0, 1.200}
[05/28 17:43:07    546s] ### Creating RouteCongInterface, finished
[05/28 17:43:08    547s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2109.6M
[05/28 17:43:08    547s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2109.6M
[05/28 17:43:08    548s] Reclaim Optimization WNS Slack -1.394  TNS Slack -65.328 Density 42.37
[05/28 17:43:08    548s] +----------+---------+--------+--------+------------+--------+
[05/28 17:43:08    548s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 17:43:08    548s] +----------+---------+--------+--------+------------+--------+
[05/28 17:43:08    548s] |    42.37%|        -|  -1.394| -65.328|   0:00:00.0| 2109.6M|
[05/28 17:43:12    551s] |    42.37%|        9|  -1.394| -65.326|   0:00:04.0| 2147.7M|
[05/28 17:43:12    552s] |    42.37%|        3|  -1.394| -65.326|   0:00:00.0| 2147.7M|
[05/28 17:43:12    552s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:43:12    552s] |    42.37%|        0|  -1.394| -65.326|   0:00:00.0| 2147.7M|
[05/28 17:43:19    559s] |    42.23%|      223|  -1.394| -64.644|   0:00:07.0| 2147.7M|
[05/28 17:43:40    580s] |    41.85%|     2776|  -1.391| -63.478|   0:00:21.0| 2147.7M|
[05/28 17:43:41    581s] |    41.85%|       36|  -1.391| -63.474|   0:00:01.0| 2147.7M|
[05/28 17:43:42    581s] |    41.85%|        0|  -1.391| -63.474|   0:00:01.0| 2147.7M|
[05/28 17:43:42    581s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:43:42    582s] |    41.85%|        0|  -1.391| -63.474|   0:00:00.0| 2147.7M|
[05/28 17:43:42    582s] +----------+---------+--------+--------+------------+--------+
[05/28 17:43:42    582s] Reclaim Optimization End WNS Slack -1.391  TNS Slack -63.474 Density 41.85
[05/28 17:43:42    582s] 
[05/28 17:43:42    582s] ** Summary: Restruct = 12 Buffer Deletion = 142 Declone = 104 Resize = 2646 **
[05/28 17:43:42    582s] --------------------------------------------------------------
[05/28 17:43:42    582s] |                                   | Total     | Sequential |
[05/28 17:43:42    582s] --------------------------------------------------------------
[05/28 17:43:42    582s] | Num insts resized                 |    2632  |     523    |
[05/28 17:43:42    582s] | Num insts undone                  |     166  |       0    |
[05/28 17:43:42    582s] | Num insts Downsized               |    2632  |     523    |
[05/28 17:43:42    582s] | Num insts Samesized               |       0  |       0    |
[05/28 17:43:42    582s] | Num insts Upsized                 |       0  |       0    |
[05/28 17:43:42    582s] | Num multiple commits+uncommits    |      14  |       -    |
[05/28 17:43:42    582s] --------------------------------------------------------------
[05/28 17:43:42    582s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:43:42    582s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:43:42    582s] **** End NDR-Layer Usage Statistics ****
[05/28 17:43:42    582s] End: Core Area Reclaim Optimization (cpu = 0:00:36.2) (real = 0:00:36.0) **
[05/28 17:43:42    582s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.5
[05/28 17:43:42    582s] *** AreaOpt [finish] : cpu/real = 0:00:35.6/0:00:35.5 (1.0), totSession cpu/real = 0:09:42.2/0:10:10.1 (1.0), mem = 2147.7M
[05/28 17:43:42    582s] 
[05/28 17:43:42    582s] =============================================================================================
[05/28 17:43:42    582s]  Step TAT Report for AreaOpt #1
[05/28 17:43:42    582s] =============================================================================================
[05/28 17:43:42    582s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:43:42    582s] ---------------------------------------------------------------------------------------------
[05/28 17:43:42    582s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 17:43:42    582s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:43:42    582s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:43:42    582s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:43:42    582s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:43:42    582s] [ OptSingleIteration     ]      8   0:00:00.8  (   2.3 % )     0:00:32.6 /  0:00:32.6    1.0
[05/28 17:43:42    582s] [ OptGetWeight           ]    311   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/28 17:43:42    582s] [ OptEval                ]    311   0:00:14.5  (  40.0 % )     0:00:14.5 /  0:00:14.4    1.0
[05/28 17:43:42    582s] [ OptCommit              ]    311   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.3    0.8
[05/28 17:43:42    582s] [ IncrTimingUpdate       ]    143   0:00:08.4  (  23.3 % )     0:00:08.4 /  0:00:08.5    1.0
[05/28 17:43:42    582s] [ PostCommitDelayUpdate  ]    353   0:00:01.7  (   4.7 % )     0:00:08.4 /  0:00:08.5    1.0
[05/28 17:43:42    582s] [ IncrDelayCalc          ]    583   0:00:06.7  (  18.4 % )     0:00:06.7 /  0:00:06.8    1.0
[05/28 17:43:42    582s] [ MISC                   ]          0:00:02.4  (   6.7 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 17:43:42    582s] ---------------------------------------------------------------------------------------------
[05/28 17:43:42    582s]  AreaOpt #1 TOTAL                   0:00:36.2  ( 100.0 % )     0:00:36.2 /  0:00:36.2    1.0
[05/28 17:43:42    582s] ---------------------------------------------------------------------------------------------
[05/28 17:43:42    582s] 
[05/28 17:43:42    582s] Executing incremental physical updates
[05/28 17:43:42    582s] Executing incremental physical updates
[05/28 17:43:42    582s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2112.6M
[05/28 17:43:42    582s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.144, MEM:2112.6M
[05/28 17:43:42    582s] TotalInstCnt at PhyDesignMc Destruction: 46,778
[05/28 17:43:42    582s] End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=2074.63M, totSessionCpu=0:09:42).
[05/28 17:43:43    583s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2074.6M
[05/28 17:43:43    583s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.162, MEM:2074.6M
[05/28 17:43:43    583s] 
[05/28 17:43:43    583s] **INFO: Flow update: Design is easy to close.
[05/28 17:43:43    583s] 
[05/28 17:43:43    583s] *** Start incrementalPlace ***
[05/28 17:43:43    583s] User Input Parameters:
[05/28 17:43:43    583s] - Congestion Driven    : On
[05/28 17:43:43    583s] - Timing Driven        : On
[05/28 17:43:43    583s] - Area-Violation Based : On
[05/28 17:43:43    583s] - Start Rollback Level : -5
[05/28 17:43:43    583s] - Legalized            : On
[05/28 17:43:43    583s] - Window Based         : Off
[05/28 17:43:43    583s] - eDen incr mode       : Off
[05/28 17:43:43    583s] - Small incr mode      : Off
[05/28 17:43:43    583s] 
[05/28 17:43:43    583s] no activity file in design. spp won't run.
[05/28 17:43:44    583s] Collecting buffer chain nets ...
[05/28 17:43:44    583s] SKP will enable view:
[05/28 17:43:44    583s]   func_worst_scenario
[05/28 17:43:44    583s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2074.6M
[05/28 17:43:44    583s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:2074.6M
[05/28 17:43:44    583s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2074.6M
[05/28 17:43:44    583s] Starting Early Global Route congestion estimation: mem = 2074.6M
[05/28 17:43:44    583s] (I)       Started Loading and Dumping File ( Curr Mem: 2074.63 MB )
[05/28 17:43:44    583s] (I)       Reading DB...
[05/28 17:43:44    583s] (I)       Read data from FE... (mem=2074.6M)
[05/28 17:43:44    583s] (I)       Read nodes and places... (mem=2074.6M)
[05/28 17:43:44    583s] (I)       Done Read nodes and places (cpu=0.060s, mem=2089.5M)
[05/28 17:43:44    583s] (I)       Read nets... (mem=2089.5M)
[05/28 17:43:44    583s] (I)       Done Read nets (cpu=0.170s, mem=2100.0M)
[05/28 17:43:44    583s] (I)       Done Read data from FE (cpu=0.230s, mem=2100.0M)
[05/28 17:43:44    583s] (I)       before initializing RouteDB syMemory usage = 2100.0 MB
[05/28 17:43:44    583s] (I)       Honor MSV route constraint: false
[05/28 17:43:44    583s] (I)       Maximum routing layer  : 127
[05/28 17:43:44    583s] (I)       Minimum routing layer  : 2
[05/28 17:43:44    583s] (I)       Supply scale factor H  : 1.00
[05/28 17:43:44    583s] (I)       Supply scale factor V  : 1.00
[05/28 17:43:44    583s] (I)       Tracks used by clock wire: 0
[05/28 17:43:44    583s] (I)       Reverse direction      : 
[05/28 17:43:44    583s] (I)       Honor partition pin guides: true
[05/28 17:43:44    583s] (I)       Route selected nets only: false
[05/28 17:43:44    583s] (I)       Route secondary PG pins: false
[05/28 17:43:44    583s] (I)       Second PG max fanout   : 2147483647
[05/28 17:43:44    583s] (I)       Apply function for special wires: true
[05/28 17:43:44    583s] (I)       Layer by layer blockage reading: true
[05/28 17:43:44    583s] (I)       Offset calculation fix : true
[05/28 17:43:44    583s] (I)       Route stripe layer range: 
[05/28 17:43:44    583s] (I)       Honor partition fences : 
[05/28 17:43:44    583s] (I)       Honor partition pin    : 
[05/28 17:43:44    583s] (I)       Honor partition fences with feedthrough: 
[05/28 17:43:44    583s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:43:44    583s] (I)       Use row-based GCell size
[05/28 17:43:44    583s] (I)       Use row-based GCell align
[05/28 17:43:44    583s] (I)       GCell unit size   : 1672
[05/28 17:43:44    583s] (I)       GCell multiplier  : 1
[05/28 17:43:44    583s] (I)       GCell row height  : 1672
[05/28 17:43:44    583s] (I)       Actual row height : 1672
[05/28 17:43:44    583s] (I)       GCell align ref   : 10032 10032
[05/28 17:43:44    583s] [NR-eGR] Track table information for default rule: 
[05/28 17:43:44    583s] [NR-eGR] M1 has no routable track
[05/28 17:43:44    583s] [NR-eGR] M2 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M3 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M4 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M5 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M6 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M7 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M8 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] M9 has single uniform track structure
[05/28 17:43:44    583s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:43:44    583s] (I)       ===========================================================================
[05/28 17:43:44    583s] (I)       == Report All Rule Vias ==
[05/28 17:43:44    583s] (I)       ===========================================================================
[05/28 17:43:44    583s] (I)        Via Rule : (Default)
[05/28 17:43:44    583s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:43:44    583s] (I)       ---------------------------------------------------------------------------
[05/28 17:43:44    583s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:43:44    583s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:43:44    583s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:43:44    583s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:43:44    583s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:43:44    583s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:43:44    583s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:43:44    583s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:43:44    583s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:43:44    583s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:43:44    583s] (I)       ===========================================================================
[05/28 17:43:44    583s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2100.01 MB )
[05/28 17:43:44    583s] [NR-eGR] Read 94267 PG shapes
[05/28 17:43:44    583s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2100.01 MB )
[05/28 17:43:44    583s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:43:44    583s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:43:44    583s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:43:44    583s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:43:44    583s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:43:44    583s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:43:44    583s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:43:44    583s] (I)       readDataFromPlaceDB
[05/28 17:43:44    583s] (I)       Read net information..
[05/28 17:43:44    583s] [NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[05/28 17:43:44    583s] (I)       Read testcase time = 0.030 seconds
[05/28 17:43:44    583s] 
[05/28 17:43:44    583s] (I)       early_global_route_priority property id does not exist.
[05/28 17:43:44    583s] (I)       Start initializing grid graph
[05/28 17:43:44    583s] (I)       End initializing grid graph
[05/28 17:43:44    583s] (I)       Model blockages into capacity
[05/28 17:43:44    583s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:43:44    583s] (I)       Started Modeling ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    583s] (I)       Started Modeling Layer 1 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    583s] (I)       Started Modeling Layer 2 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 3 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 4 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 5 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 6 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 7 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 8 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 9 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Started Modeling Layer 10 ( Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:43:44    584s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2110.95 MB )
[05/28 17:43:44    584s] (I)       -- layer congestion ratio --
[05/28 17:43:44    584s] (I)       Layer 1 : 0.100000
[05/28 17:43:44    584s] (I)       Layer 2 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 3 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 4 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 5 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 6 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 7 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 8 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 9 : 0.700000
[05/28 17:43:44    584s] (I)       Layer 10 : 0.700000
[05/28 17:43:44    584s] (I)       ----------------------------
[05/28 17:43:44    584s] (I)       Number of ignored nets = 0
[05/28 17:43:44    584s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of clock nets = 92.  Ignored: No
[05/28 17:43:44    584s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:43:44    584s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:43:44    584s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:43:44    584s] [NR-eGR] There are 92 clock nets ( 0 with NDR ).
[05/28 17:43:44    584s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2110.9 MB
[05/28 17:43:44    584s] (I)       Ndr track 0 does not exist
[05/28 17:43:44    584s] (I)       Layer1  viaCost=300.00
[05/28 17:43:44    584s] (I)       Layer2  viaCost=200.00
[05/28 17:43:44    584s] (I)       Layer3  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer4  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer5  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer6  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer7  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer8  viaCost=100.00
[05/28 17:43:44    584s] (I)       Layer9  viaCost=300.00
[05/28 17:43:44    584s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:43:44    584s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:43:44    584s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:43:44    584s] (I)       Site width          :   152  (dbu)
[05/28 17:43:44    584s] (I)       Row height          :  1672  (dbu)
[05/28 17:43:44    584s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:43:44    584s] (I)       GCell width         :  1672  (dbu)
[05/28 17:43:44    584s] (I)       GCell height        :  1672  (dbu)
[05/28 17:43:44    584s] (I)       Grid                :   491   461    10
[05/28 17:43:44    584s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:43:44    584s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:43:44    584s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:43:44    584s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:43:44    584s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:43:44    584s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:43:44    584s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:43:44    584s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:43:44    584s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:43:44    584s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:43:44    584s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:43:44    584s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:43:44    584s] (I)       --------------------------------------------------------
[05/28 17:43:44    584s] 
[05/28 17:43:44    584s] [NR-eGR] ============ Routing rule table ============
[05/28 17:43:44    584s] [NR-eGR] Rule id: 0  Nets: 49415 
[05/28 17:43:44    584s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:43:44    584s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:43:44    584s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:43:44    584s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:43:44    584s] [NR-eGR] ========================================
[05/28 17:43:44    584s] [NR-eGR] 
[05/28 17:43:44    584s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:43:44    584s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:43:44    584s] (I)       After initializing earlyGlobalRoute syMemory usage = 2123.5 MB
[05/28 17:43:44    584s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.47 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Started Global Routing ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       ============= Initialization =============
[05/28 17:43:44    584s] (I)       totalPins=180842  totalGlobalPin=173423 (95.90%)
[05/28 17:43:44    584s] (I)       Started Build MST ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Generate topology with single threads
[05/28 17:43:44    584s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:43:44    584s] [NR-eGR] Layer group 1: route 49415 net(s) in layer range [2, 10]
[05/28 17:43:44    584s] (I)       ============  Phase 1a Route ============
[05/28 17:43:44    584s] (I)       Started Phase 1a ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:43:44    584s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Usage: 566513 = (271126 H, 295387 V) = (17.06% H, 9.09% V) = (4.533e+05um H, 4.939e+05um V)
[05/28 17:43:44    584s] (I)       
[05/28 17:43:44    584s] (I)       ============  Phase 1b Route ============
[05/28 17:43:44    584s] (I)       Started Phase 1b ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Usage: 566970 = (271286 H, 295684 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.944e+05um V)
[05/28 17:43:44    584s] (I)       
[05/28 17:43:44    584s] (I)       earlyGlobalRoute overflow of layer group 1: 0.55% H + 0.08% V. EstWL: 9.479738e+05um
[05/28 17:43:44    584s] (I)       Congestion metric : 0.55%H 0.08%V, 0.63%HV
[05/28 17:43:44    584s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:43:44    584s] (I)       ============  Phase 1c Route ============
[05/28 17:43:44    584s] (I)       Started Phase 1c ( Curr Mem: 2123.48 MB )
[05/28 17:43:44    584s] (I)       Level2 Grid: 99 x 93
[05/28 17:43:44    584s] (I)       Started Two Level Routing ( Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Usage: 567037 = (271293 H, 295744 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.945e+05um V)
[05/28 17:43:45    584s] (I)       
[05/28 17:43:45    584s] (I)       ============  Phase 1d Route ============
[05/28 17:43:45    584s] (I)       Started Phase 1d ( Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Usage: 567088 = (271293 H, 295795 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.946e+05um V)
[05/28 17:43:45    584s] (I)       
[05/28 17:43:45    584s] (I)       ============  Phase 1e Route ============
[05/28 17:43:45    584s] (I)       Started Phase 1e ( Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Usage: 567088 = (271293 H, 295795 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.946e+05um V)
[05/28 17:43:45    584s] (I)       
[05/28 17:43:45    584s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.08% V. EstWL: 9.481711e+05um
[05/28 17:43:45    584s] [NR-eGR] 
[05/28 17:43:45    584s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       Running layer assignment with 1 threads
[05/28 17:43:45    584s] (I)       Finished Phase 1l ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    584s] (I)       ============  Phase 1l Route ============
[05/28 17:43:45    585s] (I)       
[05/28 17:43:45    585s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:43:45    585s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 17:43:45    585s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:43:45    585s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[05/28 17:43:45    585s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:43:45    585s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:43:45    585s] [NR-eGR]      M2  (2)       231( 0.16%)        70( 0.05%)         4( 0.00%)   ( 0.21%) 
[05/28 17:43:45    585s] [NR-eGR]      M3  (3)      1672( 1.17%)        23( 0.02%)         0( 0.00%)   ( 1.18%) 
[05/28 17:43:45    585s] [NR-eGR]      M4  (4)        55( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:43:45    585s] [NR-eGR]      M5  (5)       552( 0.38%)         0( 0.00%)         0( 0.00%)   ( 0.38%) 
[05/28 17:43:45    585s] [NR-eGR]      M6  (6)        96( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:43:45    585s] [NR-eGR]      M7  (7)       281( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[05/28 17:43:45    585s] [NR-eGR]      M8  (8)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:43:45    585s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:43:45    585s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:43:45    585s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:43:45    585s] [NR-eGR] Total             2898( 0.20%)        93( 0.01%)         4( 0.00%)   ( 0.21%) 
[05/28 17:43:45    585s] [NR-eGR] 
[05/28 17:43:45    585s] (I)       Finished Global Routing ( CPU: 0.92 sec, Real: 0.93 sec, Curr Mem: 2123.48 MB )
[05/28 17:43:45    585s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:43:45    585s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.02% V
[05/28 17:43:45    585s] [NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.02% V
[05/28 17:43:45    585s] Early Global Route congestion estimation runtime: 1.47 seconds, mem = 2123.5M
[05/28 17:43:45    585s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.470, REAL:1.472, MEM:2123.5M
[05/28 17:43:45    585s] OPERPROF: Starting HotSpotCal at level 1, MEM:2123.5M
[05/28 17:43:45    585s] [hotspot] +------------+---------------+---------------+
[05/28 17:43:45    585s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:43:45    585s] [hotspot] +------------+---------------+---------------+
[05/28 17:43:45    585s] [hotspot] | normalized |          0.52 |          1.57 |
[05/28 17:43:45    585s] [hotspot] +------------+---------------+---------------+
[05/28 17:43:45    585s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.57 (area is in unit of 4 std-cell row bins)
[05/28 17:43:45    585s] [hotspot] max/total 0.52/1.57, big hotspot (>10) total 0.00
[05/28 17:43:45    585s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[05/28 17:43:45    585s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:43:45    585s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 17:43:45    585s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:43:45    585s] [hotspot] |  1  |   200.64   521.66   227.39   548.42 |        1.31   |
[05/28 17:43:45    585s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:43:45    585s] [hotspot] |  2  |   173.89   508.29   200.64   535.04 |        0.26   |
[05/28 17:43:45    585s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:43:45    585s] Top 2 hotspots total area: 1.57
[05/28 17:43:45    585s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:2123.5M
[05/28 17:43:45    585s] 
[05/28 17:43:45    585s] === incrementalPlace Internal Loop 1 ===
[05/28 17:43:45    585s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 17:43:45    585s] OPERPROF: Starting IPInitSPData at level 1, MEM:2123.5M
[05/28 17:43:45    585s] z: 2, totalTracks: 1
[05/28 17:43:45    585s] z: 4, totalTracks: 1
[05/28 17:43:45    585s] z: 6, totalTracks: 1
[05/28 17:43:45    585s] z: 8, totalTracks: 1
[05/28 17:43:45    585s] #spOpts: N=32 minPadR=1.1 
[05/28 17:43:45    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.5M
[05/28 17:43:45    585s] 
[05/28 17:43:45    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.322, MEM:2123.5M
[05/28 17:43:45    585s] OPERPROF:   Starting post-place ADS at level 2, MEM:2123.5M
[05/28 17:43:45    585s] 
[05/28 17:43:46    585s] ADSU 0.425 -> 0.426. GS 13.376
[05/28 17:43:46    585s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.170, REAL:0.162, MEM:2123.5M
[05/28 17:43:46    585s] OPERPROF:   Starting spMPad at level 2, MEM:2123.5M
[05/28 17:43:46    585s] OPERPROF:     Starting spContextMPad at level 3, MEM:2123.5M
[05/28 17:43:46    585s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2123.5M
[05/28 17:43:46    585s] OPERPROF:   Finished spMPad at level 2, CPU:0.030, REAL:0.035, MEM:2123.5M
[05/28 17:43:46    585s] Identified 426 spare or floating instances, with no clusters.
[05/28 17:43:46    585s] 
[05/28 17:43:46    585s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2123.5M
[05/28 17:43:46    585s] no activity file in design. spp won't run.
[05/28 17:43:46    585s] [spp] 0
[05/28 17:43:46    585s] [adp] 0:1:1:3
[05/28 17:43:46    585s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.017, MEM:2123.5M
[05/28 17:43:46    585s] SP #FI/SF FL/PI 97/22 46255/0
[05/28 17:43:46    585s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.660, REAL:0.659, MEM:2123.5M
[05/28 17:43:46    585s] PP off. flexM 0
[05/28 17:43:46    585s] OPERPROF: Starting CDPad at level 1, MEM:2123.5M
[05/28 17:43:46    585s] 3DP is on.
[05/28 17:43:46    585s] 3DP OF M2 0.011, M4 0.002. Diff 0
[05/28 17:43:46    585s] design sh 0.019.
[05/28 17:43:46    585s] design sh 0.016.
[05/28 17:43:46    585s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/28 17:43:46    585s] design sh 0.015.
[05/28 17:43:47    586s] CDPadU 0.512 -> 0.503. R=0.425, N=46255, GS=1.672
[05/28 17:43:47    586s] OPERPROF: Finished CDPad at level 1, CPU:1.020, REAL:1.010, MEM:2126.7M
[05/28 17:43:47    586s] OPERPROF: Starting InitSKP at level 1, MEM:2126.7M
[05/28 17:43:47    586s] no activity file in design. spp won't run.
[05/28 17:43:51    591s] no activity file in design. spp won't run.
[05/28 17:43:58    597s] *** Finished SKP initialization (cpu=0:00:10.8, real=0:00:11.0)***
[05/28 17:43:58    597s] OPERPROF: Finished InitSKP at level 1, CPU:10.790, REAL:10.807, MEM:2186.5M
[05/28 17:43:58    597s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:43:58    597s] no activity file in design. spp won't run.
[05/28 17:43:58    597s] 
[05/28 17:43:58    597s] AB Est...
[05/28 17:43:58    597s] OPERPROF: Starting npPlace at level 1, MEM:2198.7M
[05/28 17:43:59    598s] OPERPROF: Finished npPlace at level 1, CPU:0.620, REAL:0.619, MEM:2313.0M
[05/28 17:43:59    598s] Iteration  5: Skipped, with CDP Off
[05/28 17:43:59    598s] 
[05/28 17:43:59    598s] AB Est...
[05/28 17:43:59    598s] OPERPROF: Starting npPlace at level 1, MEM:2313.0M
[05/28 17:43:59    599s] OPERPROF: Finished npPlace at level 1, CPU:0.540, REAL:0.542, MEM:2313.0M
[05/28 17:43:59    599s] Iteration  6: Skipped, with CDP Off
[05/28 17:43:59    599s] 
[05/28 17:43:59    599s] AB Est...
[05/28 17:43:59    599s] OPERPROF: Starting npPlace at level 1, MEM:2313.0M
[05/28 17:44:00    599s] OPERPROF: Finished npPlace at level 1, CPU:0.520, REAL:0.521, MEM:2313.0M
[05/28 17:44:00    600s] Iteration  7: Skipped, with CDP Off
[05/28 17:44:00    600s] OPERPROF: Starting npPlace at level 1, MEM:2313.0M
[05/28 17:44:01    600s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/28 17:44:01    600s] No instances found in the vector
[05/28 17:44:01    600s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2313.0M, DRC: 0)
[05/28 17:44:01    600s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:45:00    660s] Iteration  8: Total net bbox = 8.663e+05 (4.39e+05 4.27e+05)
[05/28 17:45:00    660s]               Est.  stn bbox = 1.019e+06 (5.19e+05 5.00e+05)
[05/28 17:45:00    660s]               cpu = 0:00:59.3 real = 0:00:59.0 mem = 2309.3M
[05/28 17:45:00    660s] OPERPROF: Finished npPlace at level 1, CPU:59.770, REAL:59.690, MEM:2309.3M
[05/28 17:45:00    660s] no activity file in design. spp won't run.
[05/28 17:45:00    660s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:45:00    660s] no activity file in design. spp won't run.
[05/28 17:45:01    660s] OPERPROF: Starting npPlace at level 1, MEM:2309.3M
[05/28 17:45:01    661s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/28 17:45:01    661s] No instances found in the vector
[05/28 17:45:01    661s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2309.3M, DRC: 0)
[05/28 17:45:01    661s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:45:47    706s] Iteration  9: Total net bbox = 8.570e+05 (4.31e+05 4.26e+05)
[05/28 17:45:47    706s]               Est.  stn bbox = 1.005e+06 (5.06e+05 4.99e+05)
[05/28 17:45:47    706s]               cpu = 0:00:45.7 real = 0:00:46.0 mem = 2304.7M
[05/28 17:45:47    706s] OPERPROF: Finished npPlace at level 1, CPU:46.150, REAL:46.111, MEM:2304.7M
[05/28 17:45:47    707s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2304.7M
[05/28 17:45:47    707s] Starting Early Global Route rough congestion estimation: mem = 2304.7M
[05/28 17:45:47    707s] (I)       Started Loading and Dumping File ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Reading DB...
[05/28 17:45:47    707s] (I)       Read data from FE... (mem=2304.7M)
[05/28 17:45:47    707s] (I)       Read nodes and places... (mem=2304.7M)
[05/28 17:45:47    707s] (I)       Done Read nodes and places (cpu=0.050s, mem=2304.7M)
[05/28 17:45:47    707s] (I)       Read nets... (mem=2304.7M)
[05/28 17:45:47    707s] (I)       Done Read nets (cpu=0.150s, mem=2304.7M)
[05/28 17:45:47    707s] (I)       Done Read data from FE (cpu=0.200s, mem=2304.7M)
[05/28 17:45:47    707s] (I)       before initializing RouteDB syMemory usage = 2304.7 MB
[05/28 17:45:47    707s] (I)       Print mode             : 2
[05/28 17:45:47    707s] (I)       Stop if highly congested: false
[05/28 17:45:47    707s] (I)       Honor MSV route constraint: false
[05/28 17:45:47    707s] (I)       Maximum routing layer  : 127
[05/28 17:45:47    707s] (I)       Minimum routing layer  : 2
[05/28 17:45:47    707s] (I)       Supply scale factor H  : 1.00
[05/28 17:45:47    707s] (I)       Supply scale factor V  : 1.00
[05/28 17:45:47    707s] (I)       Tracks used by clock wire: 0
[05/28 17:45:47    707s] (I)       Reverse direction      : 
[05/28 17:45:47    707s] (I)       Honor partition pin guides: true
[05/28 17:45:47    707s] (I)       Route selected nets only: false
[05/28 17:45:47    707s] (I)       Route secondary PG pins: false
[05/28 17:45:47    707s] (I)       Second PG max fanout   : 2147483647
[05/28 17:45:47    707s] (I)       Assign partition pins  : false
[05/28 17:45:47    707s] (I)       Support large GCell    : true
[05/28 17:45:47    707s] (I)       Number of rows per GCell: 4
[05/28 17:45:47    707s] (I)       Max num rows per GCell : 32
[05/28 17:45:47    707s] (I)       Apply function for special wires: true
[05/28 17:45:47    707s] (I)       Layer by layer blockage reading: true
[05/28 17:45:47    707s] (I)       Offset calculation fix : true
[05/28 17:45:47    707s] (I)       Route stripe layer range: 
[05/28 17:45:47    707s] (I)       Honor partition fences : 
[05/28 17:45:47    707s] (I)       Honor partition pin    : 
[05/28 17:45:47    707s] (I)       Honor partition fences with feedthrough: 
[05/28 17:45:47    707s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:45:47    707s] (I)       Use row-based GCell size
[05/28 17:45:47    707s] (I)       Use row-based GCell align
[05/28 17:45:47    707s] (I)       GCell unit size   : 1672
[05/28 17:45:47    707s] (I)       GCell multiplier  : 4
[05/28 17:45:47    707s] (I)       GCell row height  : 1672
[05/28 17:45:47    707s] (I)       Actual row height : 1672
[05/28 17:45:47    707s] (I)       GCell align ref   : 10032 10032
[05/28 17:45:47    707s] [NR-eGR] Track table information for default rule: 
[05/28 17:45:47    707s] [NR-eGR] M1 has no routable track
[05/28 17:45:47    707s] [NR-eGR] M2 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M3 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M4 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M5 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M6 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M7 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M8 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] M9 has single uniform track structure
[05/28 17:45:47    707s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:45:47    707s] (I)       ===========================================================================
[05/28 17:45:47    707s] (I)       == Report All Rule Vias ==
[05/28 17:45:47    707s] (I)       ===========================================================================
[05/28 17:45:47    707s] (I)        Via Rule : (Default)
[05/28 17:45:47    707s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:45:47    707s] (I)       ---------------------------------------------------------------------------
[05/28 17:45:47    707s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:45:47    707s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:45:47    707s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:45:47    707s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:45:47    707s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:45:47    707s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:45:47    707s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:45:47    707s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:45:47    707s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:45:47    707s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:45:47    707s] (I)       ===========================================================================
[05/28 17:45:47    707s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] [NR-eGR] Read 94267 PG shapes
[05/28 17:45:47    707s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:45:47    707s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:45:47    707s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:45:47    707s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:45:47    707s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:45:47    707s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:45:47    707s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:45:47    707s] (I)       readDataFromPlaceDB
[05/28 17:45:47    707s] (I)       Read net information..
[05/28 17:45:47    707s] [NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[05/28 17:45:47    707s] (I)       Read testcase time = 0.010 seconds
[05/28 17:45:47    707s] 
[05/28 17:45:47    707s] (I)       early_global_route_priority property id does not exist.
[05/28 17:45:47    707s] (I)       Start initializing grid graph
[05/28 17:45:47    707s] (I)       End initializing grid graph
[05/28 17:45:47    707s] (I)       Model blockages into capacity
[05/28 17:45:47    707s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:45:47    707s] (I)       Started Modeling ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 1 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 2 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 3 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 4 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 5 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 6 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 7 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 8 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 9 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Modeling Layer 10 ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:45:47    707s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       -- layer congestion ratio --
[05/28 17:45:47    707s] (I)       Layer 1 : 0.100000
[05/28 17:45:47    707s] (I)       Layer 2 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 3 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 4 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 5 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 6 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 7 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 8 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 9 : 0.700000
[05/28 17:45:47    707s] (I)       Layer 10 : 0.700000
[05/28 17:45:47    707s] (I)       ----------------------------
[05/28 17:45:47    707s] (I)       Number of ignored nets = 0
[05/28 17:45:47    707s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of clock nets = 92.  Ignored: No
[05/28 17:45:47    707s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:45:47    707s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:45:47    707s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:45:47    707s] [NR-eGR] There are 92 clock nets ( 0 with NDR ).
[05/28 17:45:47    707s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2304.7 MB
[05/28 17:45:47    707s] (I)       Ndr track 0 does not exist
[05/28 17:45:47    707s] (I)       Layer1  viaCost=300.00
[05/28 17:45:47    707s] (I)       Layer2  viaCost=200.00
[05/28 17:45:47    707s] (I)       Layer3  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer4  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer5  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer6  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer7  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer8  viaCost=100.00
[05/28 17:45:47    707s] (I)       Layer9  viaCost=300.00
[05/28 17:45:47    707s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:45:47    707s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:45:47    707s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:45:47    707s] (I)       Site width          :   152  (dbu)
[05/28 17:45:47    707s] (I)       Row height          :  1672  (dbu)
[05/28 17:45:47    707s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:45:47    707s] (I)       GCell width         :  6688  (dbu)
[05/28 17:45:47    707s] (I)       GCell height        :  6688  (dbu)
[05/28 17:45:47    707s] (I)       Grid                :   123   116    10
[05/28 17:45:47    707s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:45:47    707s] (I)       Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[05/28 17:45:47    707s] (I)       Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[05/28 17:45:47    707s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:45:47    707s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:45:47    707s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:45:47    707s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:45:47    707s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:45:47    707s] (I)       Num tracks per GCell: 66.88 44.00 22.00 22.00 11.00 11.00  5.50  5.50  2.75  1.38
[05/28 17:45:47    707s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:45:47    707s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:45:47    707s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:45:47    707s] (I)       --------------------------------------------------------
[05/28 17:45:47    707s] 
[05/28 17:45:47    707s] [NR-eGR] ============ Routing rule table ============
[05/28 17:45:47    707s] [NR-eGR] Rule id: 0  Nets: 49415 
[05/28 17:45:47    707s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:45:47    707s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:45:47    707s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:45:47    707s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:45:47    707s] [NR-eGR] ========================================
[05/28 17:45:47    707s] [NR-eGR] 
[05/28 17:45:47    707s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer2 : = 266342 / 625704 (42.57%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer3 : = 129000 / 311559 (41.40%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer4 : = 133546 / 312852 (42.69%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer5 : = 66310 / 155718 (42.58%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer6 : = 7512 / 156368 (4.80%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer7 : = 7508 / 77859 (9.64%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer8 : = 6227 / 78184 (7.96%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer9 : = 0 / 38868 (0.00%)
[05/28 17:45:47    707s] (I)       blocked tracks on layer10 : = 0 / 19488 (0.00%)
[05/28 17:45:47    707s] (I)       After initializing earlyGlobalRoute syMemory usage = 2304.7 MB
[05/28 17:45:47    707s] (I)       Finished Loading and Dumping File ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       ============= Initialization =============
[05/28 17:45:47    707s] (I)       numLocalWires=135706  numGlobalNetBranches=47322  numLocalNetBranches=20666
[05/28 17:45:47    707s] (I)       totalPins=180842  totalGlobalPin=96375 (53.29%)
[05/28 17:45:47    707s] (I)       Started Build MST ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Generate topology with single threads
[05/28 17:45:47    707s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       total 2D Cap : 1193875 = (387272 H, 806603 V)
[05/28 17:45:47    707s] (I)       ============  Phase 1a Route ============
[05/28 17:45:47    707s] (I)       Started Phase 1a ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:45:47    707s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Usage: 142232 = (70641 H, 71591 V) = (18.24% H, 8.88% V) = (4.724e+05um H, 4.788e+05um V)
[05/28 17:45:47    707s] (I)       
[05/28 17:45:47    707s] (I)       ============  Phase 1b Route ============
[05/28 17:45:47    707s] (I)       Started Phase 1b ( Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2304.66 MB )
[05/28 17:45:47    707s] (I)       Usage: 142245 = (70648 H, 71597 V) = (18.24% H, 8.88% V) = (4.725e+05um H, 4.788e+05um V)
[05/28 17:45:47    707s] (I)       
[05/28 17:45:47    707s] (I)       earlyGlobalRoute overflow: 0.48% H + 0.00% V
[05/28 17:45:47    707s] 
[05/28 17:45:47    707s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.32% H + 0.00% V
[05/28 17:45:47    707s] Finished Early Global Route rough congestion estimation: mem = 2304.7M
[05/28 17:45:47    707s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.450, REAL:0.453, MEM:2304.7M
[05/28 17:45:47    707s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/28 17:45:47    707s] OPERPROF: Starting CDPad at level 1, MEM:2304.7M
[05/28 17:45:48    707s] CDPadU 0.503 -> 0.503. R=0.425, N=46255, GS=6.688
[05/28 17:45:48    707s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.279, MEM:2304.7M
[05/28 17:45:48    707s] no activity file in design. spp won't run.
[05/28 17:45:48    707s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:45:48    707s] no activity file in design. spp won't run.
[05/28 17:45:48    708s] OPERPROF: Starting npPlace at level 1, MEM:2304.7M
[05/28 17:45:49    708s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/28 17:45:49    708s] No instances found in the vector
[05/28 17:45:49    708s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2304.7M, DRC: 0)
[05/28 17:45:49    708s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:45:57    717s] OPERPROF: Finished npPlace at level 1, CPU:8.860, REAL:8.873, MEM:2301.0M
[05/28 17:45:57    717s] no activity file in design. spp won't run.
[05/28 17:45:57    717s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:45:57    717s] no activity file in design. spp won't run.
[05/28 17:45:58    717s] OPERPROF: Starting npPlace at level 1, MEM:2301.0M
[05/28 17:45:58    718s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/28 17:45:58    718s] No instances found in the vector
[05/28 17:45:58    718s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2301.0M, DRC: 0)
[05/28 17:45:58    718s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:46:16    736s] Iteration 10: Total net bbox = 8.593e+05 (4.31e+05 4.28e+05)
[05/28 17:46:16    736s]               Est.  stn bbox = 1.008e+06 (5.06e+05 5.01e+05)
[05/28 17:46:16    736s]               cpu = 0:00:17.7 real = 0:00:18.0 mem = 2304.1M
[05/28 17:46:16    736s] OPERPROF: Finished npPlace at level 1, CPU:18.150, REAL:18.127, MEM:2304.1M
[05/28 17:46:16    736s] no activity file in design. spp won't run.
[05/28 17:46:16    736s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:46:16    736s] no activity file in design. spp won't run.
[05/28 17:46:17    736s] OPERPROF: Starting npPlace at level 1, MEM:2304.1M
[05/28 17:46:17    737s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/28 17:46:17    737s] No instances found in the vector
[05/28 17:46:17    737s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2304.1M, DRC: 0)
[05/28 17:46:17    737s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:46:33    753s] Iteration 11: Total net bbox = 8.819e+05 (4.41e+05 4.40e+05)
[05/28 17:46:33    753s]               Est.  stn bbox = 1.031e+06 (5.17e+05 5.14e+05)
[05/28 17:46:33    753s]               cpu = 0:00:16.4 real = 0:00:16.0 mem = 2310.1M
[05/28 17:46:33    753s] OPERPROF: Finished npPlace at level 1, CPU:16.850, REAL:16.826, MEM:2310.1M
[05/28 17:46:34    753s] no activity file in design. spp won't run.
[05/28 17:46:34    753s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 17:46:34    753s] no activity file in design. spp won't run.
[05/28 17:46:34    754s] OPERPROF: Starting npPlace at level 1, MEM:2310.1M
[05/28 17:46:35    754s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/28 17:46:35    754s] No instances found in the vector
[05/28 17:46:35    754s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2310.1M, DRC: 0)
[05/28 17:46:35    754s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:46:49    769s] Iteration 12: Total net bbox = 8.908e+05 (4.45e+05 4.46e+05)
[05/28 17:46:49    769s]               Est.  stn bbox = 1.039e+06 (5.20e+05 5.19e+05)
[05/28 17:46:49    769s]               cpu = 0:00:14.6 real = 0:00:14.0 mem = 2314.2M
[05/28 17:46:49    769s] OPERPROF: Finished npPlace at level 1, CPU:15.120, REAL:15.147, MEM:2314.2M
[05/28 17:46:49    769s] Move report: Timing Driven Placement moves 46256 insts, mean move: 25.18 um, max move: 458.69 um
[05/28 17:46:49    769s] 	Max move on inst (occ_int2/U2): (271.47, 421.34) --> (397.39, 88.57)
[05/28 17:46:49    769s] no activity file in design. spp won't run.
[05/28 17:46:49    769s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2314.2M
[05/28 17:46:49    769s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2314.2M
[05/28 17:46:49    769s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.028, MEM:2314.2M
[05/28 17:46:50    769s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2314.2M
[05/28 17:46:50    769s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:2302.5M
[05/28 17:46:50    769s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.100, REAL:0.100, MEM:2302.5M
[05/28 17:46:50    769s] 
[05/28 17:46:50    769s] Finished Incremental Placement (cpu=0:03:05, real=0:03:05, mem=2302.5M)
[05/28 17:46:50    769s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/28 17:46:50    769s] INFO: Running scanReorder auto flow in preCTS: using default reorder.
[05/28 17:46:50    769s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:46:50    769s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:46:50    769s] Start applying DEF ordered sections ...
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_98" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/28 17:46:50    769s] Type 'man IMPSC-1138' for more detail.
[05/28 17:46:50    769s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 17:46:50    769s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:46:50    769s] Successfully applied all DEF ordered sections.
[05/28 17:46:50    769s] *** Scan Sanity Check Summary:
[05/28 17:46:50    769s] *** 5 scan chains passed sanity check.
[05/28 17:46:50    769s] INFO: Auto effort scan reorder.
[05/28 17:46:51    771s] *** Summary: Scan Reorder within scan chain
[05/28 17:46:51    771s]         Total scan reorder time: cpu: 0:00:01.8 , real: 0:00:01.0
[05/28 17:46:51    771s] Successfully reordered 5 scan chains.
[05/28 17:46:51    771s] Initial total scan wire length:    52734.632 (floating:    41725.389)
[05/28 17:46:51    771s] Final   total scan wire length:    48134.544 (floating:    37125.301)
[05/28 17:46:51    771s] Improvement:     4600.088   percent  8.72 (floating improvement:     4600.088   percent 11.02)
[05/28 17:46:51    771s] Current max long connection 501.612
[05/28 17:46:51    771s] *** End of ScanReorder (cpu=0:00:01.9, real=0:00:01.0, mem=2494.5M) ***
[05/28 17:46:51    771s] Total net length = 2.089e+06 (1.035e+06 1.054e+06) (ext = 4.103e+04)
[05/28 17:46:51    771s] CongRepair sets shifter mode to gplace
[05/28 17:46:51    771s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2494.5M
[05/28 17:46:51    771s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2494.5M
[05/28 17:46:51    771s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2494.5M
[05/28 17:46:52    771s] z: 2, totalTracks: 1
[05/28 17:46:52    771s] z: 4, totalTracks: 1
[05/28 17:46:52    771s] z: 6, totalTracks: 1
[05/28 17:46:52    771s] z: 8, totalTracks: 1
[05/28 17:46:52    771s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:46:52    771s] All LLGs are deleted
[05/28 17:46:52    771s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2494.5M
[05/28 17:46:52    771s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:2494.5M
[05/28 17:46:52    771s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2494.5M
[05/28 17:46:52    771s] Info: 97 insts are soft-fixed.
[05/28 17:46:52    771s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2494.5M
[05/28 17:46:52    771s] Core basic site is unit
[05/28 17:46:52    771s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:46:52    771s] SiteArray: use 9,633,792 bytes
[05/28 17:46:52    771s] SiteArray: current memory after site array memory allocation 2503.7M
[05/28 17:46:52    771s] SiteArray: FP blocked sites are writable
[05/28 17:46:52    771s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:46:52    771s] SiteArray: use 2,625,536 bytes
[05/28 17:46:52    771s] SiteArray: current memory after site array memory allocation 2506.2M
[05/28 17:46:52    771s] SiteArray: FP blocked sites are writable
[05/28 17:46:52    771s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:46:52    771s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:46:52    771s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:46:52    771s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2506.2M
[05/28 17:46:52    771s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:46:52    771s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.080, REAL:0.082, MEM:2506.2M
[05/28 17:46:52    771s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2506.2M
[05/28 17:46:52    771s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:46:52    771s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.008, MEM:2506.2M
[05/28 17:46:52    771s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.250, REAL:0.243, MEM:2506.2M
[05/28 17:46:52    771s] OPERPROF:         Starting CMU at level 5, MEM:2506.2M
[05/28 17:46:52    771s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.007, MEM:2506.2M
[05/28 17:46:52    771s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.290, REAL:0.290, MEM:2506.2M
[05/28 17:46:52    772s] 
[05/28 17:46:52    772s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2506.2MB).
[05/28 17:46:52    772s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.400, REAL:0.403, MEM:2506.2M
[05/28 17:46:52    772s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.400, REAL:0.403, MEM:2506.2M
[05/28 17:46:52    772s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.3
[05/28 17:46:52    772s] OPERPROF:   Starting RefinePlace at level 2, MEM:2506.2M
[05/28 17:46:52    772s] *** Starting refinePlace (0:12:52 mem=2506.2M) ***
[05/28 17:46:52    772s] Total net bbox length = 9.014e+05 (4.546e+05 4.467e+05) (ext = 3.780e+04)
[05/28 17:46:52    772s] Info: 97 insts are soft-fixed.
[05/28 17:46:52    772s] 
[05/28 17:46:52    772s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:46:52    772s] 
[05/28 17:46:52    772s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:46:52    772s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:46:52    772s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/28 17:46:52    772s] Found at least one Level-Shifter 'I_RISC_CORE/ls_in_0_clk' to be placed in gplace mode
[05/28 17:46:52    772s] 97 shifters were already placed.
[05/28 17:46:52    772s] 97 shifters have been successfully placed.
[05/28 17:46:52    772s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:46:52    772s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2506.2M
[05/28 17:46:52    772s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.005, MEM:2506.2M
[05/28 17:46:52    772s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2506.2M
[05/28 17:46:52    772s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.005, MEM:2506.2M
[05/28 17:46:52    772s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2506.2M
[05/28 17:46:52    772s] Starting refinePlace ...
[05/28 17:46:52    772s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:46:52    772s]  ** Cut row section cpu time 0:00:00.0.
[05/28 17:46:52    772s]  ** Cut row section cpu time 0:00:00.0.
[05/28 17:46:52    772s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 17:46:53    773s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=2506.2MB) @(0:12:52 - 0:12:53).
[05/28 17:46:53    773s] Move report: preRPlace moves 46259 insts, mean move: 0.52 um, max move: 4.67 um
[05/28 17:46:53    773s] 	Max move on inst (I_BLENDER_1/mega_shift_reg_2__12_): (87.69, 527.57) --> (85.58, 525.01)
[05/28 17:46:53    773s] 	Length: 36 sites, height: 1 rows, site name: unit, cell type: SDFFARX1_LVT
[05/28 17:46:53    773s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 17:46:53    773s] Placement tweakage begins.
[05/28 17:46:54    773s] wire length = 1.049e+06
[05/28 17:46:58    778s] wire length = 1.016e+06
[05/28 17:46:58    778s] Placement tweakage ends.
[05/28 17:46:58    778s] Move report: tweak moves 7661 insts, mean move: 2.09 um, max move: 44.23 um
[05/28 17:46:58    778s] 	Max move on inst (occ_int2/U1): (336.83, 123.73) --> (381.06, 123.73)
[05/28 17:46:58    778s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.7, real=0:00:05.0, mem=2506.2MB) @(0:12:53 - 0:12:58).
[05/28 17:46:58    778s] 
[05/28 17:46:58    778s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:46:58    778s] 
[05/28 17:46:58    778s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:46:59    779s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:46:59    779s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=2506.2MB) @(0:12:58 - 0:13:00).
[05/28 17:46:59    779s] Move report: Detail placement moves 46270 insts, mean move: 0.83 um, max move: 47.27 um
[05/28 17:46:59    779s] 	Max move on inst (occ_int2/U1): (335.43, 122.09) --> (381.06, 123.73)
[05/28 17:46:59    779s] 	Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 2506.2MB
[05/28 17:46:59    779s] Statistics of distance of Instance movement in refine placement:
[05/28 17:46:59    779s]   maximum (X+Y) =        47.27 um
[05/28 17:46:59    779s]   inst (occ_int2/U1) with max move: (335.434, 122.086) -> (381.064, 123.728)
[05/28 17:46:59    779s]   mean    (X+Y) =         0.83 um
[05/28 17:46:59    779s] Total instances flipped for legalization: 62
[05/28 17:46:59    779s] Summary Report:
[05/28 17:46:59    779s] Instances move: 46270 (out of 46778 movable)
[05/28 17:46:59    779s] Instances flipped: 62
[05/28 17:46:59    779s] Mean displacement: 0.83 um
[05/28 17:46:59    779s] Max displacement: 47.27 um (Instance: occ_int2/U1) (335.434, 122.086) -> (381.064, 123.728)
[05/28 17:46:59    779s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO21X1_HVT
[05/28 17:46:59    779s] Total instances moved : 46270
[05/28 17:46:59    779s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:7.310, REAL:7.300, MEM:2506.2M
[05/28 17:46:59    779s] Total net bbox length = 8.775e+05 (4.254e+05 4.522e+05) (ext = 3.775e+04)
[05/28 17:46:59    779s] Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 2506.2MB
[05/28 17:46:59    779s] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:07.0, mem=2506.2MB) @(0:12:52 - 0:13:00).
[05/28 17:46:59    779s] *** Finished refinePlace (0:13:00 mem=2506.2M) ***
[05/28 17:46:59    779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.3
[05/28 17:46:59    779s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.530, REAL:7.523, MEM:2506.2M
[05/28 17:46:59    779s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2506.2M
[05/28 17:47:00    779s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.150, REAL:0.144, MEM:2506.2M
[05/28 17:47:00    779s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.090, REAL:8.080, MEM:2506.2M
[05/28 17:47:00    779s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2506.2M
[05/28 17:47:00    779s] Starting Early Global Route congestion estimation: mem = 2506.2M
[05/28 17:47:00    779s] (I)       Started Loading and Dumping File ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    779s] (I)       Reading DB...
[05/28 17:47:00    779s] (I)       Read data from FE... (mem=2506.2M)
[05/28 17:47:00    779s] (I)       Read nodes and places... (mem=2506.2M)
[05/28 17:47:00    779s] (I)       Done Read nodes and places (cpu=0.040s, mem=2506.2M)
[05/28 17:47:00    779s] (I)       Read nets... (mem=2506.2M)
[05/28 17:47:00    779s] (I)       Done Read nets (cpu=0.160s, mem=2506.2M)
[05/28 17:47:00    779s] (I)       Done Read data from FE (cpu=0.200s, mem=2506.2M)
[05/28 17:47:00    779s] (I)       before initializing RouteDB syMemory usage = 2506.2 MB
[05/28 17:47:00    779s] (I)       Honor MSV route constraint: false
[05/28 17:47:00    779s] (I)       Maximum routing layer  : 127
[05/28 17:47:00    779s] (I)       Minimum routing layer  : 2
[05/28 17:47:00    779s] (I)       Supply scale factor H  : 1.00
[05/28 17:47:00    779s] (I)       Supply scale factor V  : 1.00
[05/28 17:47:00    779s] (I)       Tracks used by clock wire: 0
[05/28 17:47:00    779s] (I)       Reverse direction      : 
[05/28 17:47:00    779s] (I)       Honor partition pin guides: true
[05/28 17:47:00    779s] (I)       Route selected nets only: false
[05/28 17:47:00    779s] (I)       Route secondary PG pins: false
[05/28 17:47:00    779s] (I)       Second PG max fanout   : 2147483647
[05/28 17:47:00    779s] (I)       Apply function for special wires: true
[05/28 17:47:00    779s] (I)       Layer by layer blockage reading: true
[05/28 17:47:00    779s] (I)       Offset calculation fix : true
[05/28 17:47:00    779s] (I)       Route stripe layer range: 
[05/28 17:47:00    779s] (I)       Honor partition fences : 
[05/28 17:47:00    779s] (I)       Honor partition pin    : 
[05/28 17:47:00    779s] (I)       Honor partition fences with feedthrough: 
[05/28 17:47:00    779s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:47:00    779s] (I)       Use row-based GCell size
[05/28 17:47:00    779s] (I)       Use row-based GCell align
[05/28 17:47:00    779s] (I)       GCell unit size   : 1672
[05/28 17:47:00    779s] (I)       GCell multiplier  : 1
[05/28 17:47:00    779s] (I)       GCell row height  : 1672
[05/28 17:47:00    779s] (I)       Actual row height : 1672
[05/28 17:47:00    779s] (I)       GCell align ref   : 10032 10032
[05/28 17:47:00    779s] [NR-eGR] Track table information for default rule: 
[05/28 17:47:00    779s] [NR-eGR] M1 has no routable track
[05/28 17:47:00    779s] [NR-eGR] M2 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M3 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M4 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M5 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M6 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M7 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M8 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] M9 has single uniform track structure
[05/28 17:47:00    779s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:47:00    779s] (I)       ===========================================================================
[05/28 17:47:00    779s] (I)       == Report All Rule Vias ==
[05/28 17:47:00    779s] (I)       ===========================================================================
[05/28 17:47:00    779s] (I)        Via Rule : (Default)
[05/28 17:47:00    779s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:47:00    779s] (I)       ---------------------------------------------------------------------------
[05/28 17:47:00    779s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:47:00    779s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:47:00    779s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:47:00    779s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:47:00    779s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:47:00    779s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:47:00    779s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:47:00    779s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:47:00    779s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:47:00    779s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:47:00    779s] (I)       ===========================================================================
[05/28 17:47:00    779s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    779s] [NR-eGR] Read 94267 PG shapes
[05/28 17:47:00    779s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    779s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:47:00    779s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:47:00    779s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:47:00    779s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:47:00    779s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:47:00    779s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:47:00    779s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:47:00    779s] (I)       readDataFromPlaceDB
[05/28 17:47:00    779s] (I)       Read net information..
[05/28 17:47:00    780s] [NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[05/28 17:47:00    780s] (I)       Read testcase time = 0.020 seconds
[05/28 17:47:00    780s] 
[05/28 17:47:00    780s] (I)       early_global_route_priority property id does not exist.
[05/28 17:47:00    780s] (I)       Start initializing grid graph
[05/28 17:47:00    780s] (I)       End initializing grid graph
[05/28 17:47:00    780s] (I)       Model blockages into capacity
[05/28 17:47:00    780s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:47:00    780s] (I)       Started Modeling ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 1 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 2 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 3 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 4 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 5 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 6 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 7 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 8 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 9 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 9 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Modeling Layer 10 ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:47:00    780s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       -- layer congestion ratio --
[05/28 17:47:00    780s] (I)       Layer 1 : 0.100000
[05/28 17:47:00    780s] (I)       Layer 2 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 3 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 4 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 5 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 6 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 7 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 8 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 9 : 0.700000
[05/28 17:47:00    780s] (I)       Layer 10 : 0.700000
[05/28 17:47:00    780s] (I)       ----------------------------
[05/28 17:47:00    780s] (I)       Number of ignored nets = 0
[05/28 17:47:00    780s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of clock nets = 92.  Ignored: No
[05/28 17:47:00    780s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:47:00    780s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:47:00    780s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:47:00    780s] [NR-eGR] There are 92 clock nets ( 0 with NDR ).
[05/28 17:47:00    780s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2506.2 MB
[05/28 17:47:00    780s] (I)       Ndr track 0 does not exist
[05/28 17:47:00    780s] (I)       Layer1  viaCost=300.00
[05/28 17:47:00    780s] (I)       Layer2  viaCost=200.00
[05/28 17:47:00    780s] (I)       Layer3  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer4  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer5  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer6  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer7  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer8  viaCost=100.00
[05/28 17:47:00    780s] (I)       Layer9  viaCost=300.00
[05/28 17:47:00    780s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:47:00    780s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:47:00    780s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:47:00    780s] (I)       Site width          :   152  (dbu)
[05/28 17:47:00    780s] (I)       Row height          :  1672  (dbu)
[05/28 17:47:00    780s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:47:00    780s] (I)       GCell width         :  1672  (dbu)
[05/28 17:47:00    780s] (I)       GCell height        :  1672  (dbu)
[05/28 17:47:00    780s] (I)       Grid                :   491   461    10
[05/28 17:47:00    780s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:47:00    780s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:47:00    780s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:47:00    780s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:47:00    780s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:47:00    780s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:47:00    780s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:47:00    780s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:47:00    780s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:47:00    780s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:47:00    780s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:47:00    780s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:47:00    780s] (I)       --------------------------------------------------------
[05/28 17:47:00    780s] 
[05/28 17:47:00    780s] [NR-eGR] ============ Routing rule table ============
[05/28 17:47:00    780s] [NR-eGR] Rule id: 0  Nets: 49415 
[05/28 17:47:00    780s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:47:00    780s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:47:00    780s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:47:00    780s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:47:00    780s] [NR-eGR] ========================================
[05/28 17:47:00    780s] [NR-eGR] 
[05/28 17:47:00    780s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:47:00    780s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:47:00    780s] (I)       After initializing earlyGlobalRoute syMemory usage = 2506.2 MB
[05/28 17:47:00    780s] (I)       Finished Loading and Dumping File ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Global Routing ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       ============= Initialization =============
[05/28 17:47:00    780s] (I)       totalPins=180842  totalGlobalPin=176846 (97.79%)
[05/28 17:47:00    780s] (I)       Started Build MST ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Generate topology with single threads
[05/28 17:47:00    780s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:47:00    780s] [NR-eGR] Layer group 1: route 49415 net(s) in layer range [2, 10]
[05/28 17:47:00    780s] (I)       ============  Phase 1a Route ============
[05/28 17:47:00    780s] (I)       Started Phase 1a ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:47:00    780s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Usage: 586200 = (283058 H, 303142 V) = (17.81% H, 9.33% V) = (4.733e+05um H, 5.069e+05um V)
[05/28 17:47:00    780s] (I)       
[05/28 17:47:00    780s] (I)       ============  Phase 1b Route ============
[05/28 17:47:00    780s] (I)       Started Phase 1b ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Usage: 586755 = (283255 H, 303500 V) = (17.82% H, 9.34% V) = (4.736e+05um H, 5.075e+05um V)
[05/28 17:47:00    780s] (I)       
[05/28 17:47:00    780s] (I)       earlyGlobalRoute overflow of layer group 1: 0.43% H + 0.03% V. EstWL: 9.810544e+05um
[05/28 17:47:00    780s] (I)       Congestion metric : 0.43%H 0.03%V, 0.46%HV
[05/28 17:47:00    780s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:47:00    780s] (I)       ============  Phase 1c Route ============
[05/28 17:47:00    780s] (I)       Started Phase 1c ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Level2 Grid: 99 x 93
[05/28 17:47:00    780s] (I)       Started Two Level Routing ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:00    780s] (I)       Usage: 586802 = (283256 H, 303546 V) = (17.82% H, 9.34% V) = (4.736e+05um H, 5.075e+05um V)
[05/28 17:47:00    780s] (I)       
[05/28 17:47:00    780s] (I)       ============  Phase 1d Route ============
[05/28 17:47:00    780s] (I)       Started Phase 1d ( Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Usage: 586874 = (283281 H, 303593 V) = (17.82% H, 9.34% V) = (4.736e+05um H, 5.076e+05um V)
[05/28 17:47:01    780s] (I)       
[05/28 17:47:01    780s] (I)       ============  Phase 1e Route ============
[05/28 17:47:01    780s] (I)       Started Phase 1e ( Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Usage: 586874 = (283281 H, 303593 V) = (17.82% H, 9.34% V) = (4.736e+05um H, 5.076e+05um V)
[05/28 17:47:01    780s] (I)       
[05/28 17:47:01    780s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.812533e+05um
[05/28 17:47:01    780s] [NR-eGR] 
[05/28 17:47:01    780s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    780s] (I)       Running layer assignment with 1 threads
[05/28 17:47:01    781s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       ============  Phase 1l Route ============
[05/28 17:47:01    781s] (I)       
[05/28 17:47:01    781s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:47:01    781s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:47:01    781s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:47:01    781s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/28 17:47:01    781s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:47:01    781s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:47:01    781s] [NR-eGR]      M2  (2)       159( 0.11%)        78( 0.05%)        56( 0.04%)         3( 0.00%)   ( 0.21%) 
[05/28 17:47:01    781s] [NR-eGR]      M3  (3)      1152( 0.80%)        68( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.87%) 
[05/28 17:47:01    781s] [NR-eGR]      M4  (4)        25( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/28 17:47:01    781s] [NR-eGR]      M5  (5)       407( 0.28%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[05/28 17:47:01    781s] [NR-eGR]      M6  (6)        78( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:47:01    781s] [NR-eGR]      M7  (7)       211( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/28 17:47:01    781s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:47:01    781s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:47:01    781s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:47:01    781s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:47:01    781s] [NR-eGR] Total             2033( 0.14%)       148( 0.01%)        74( 0.01%)         3( 0.00%)   ( 0.16%) 
[05/28 17:47:01    781s] [NR-eGR] 
[05/28 17:47:01    781s] (I)       Finished Global Routing ( CPU: 0.97 sec, Real: 0.97 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       total 2D Cap : 4860418 = (1596605 H, 3263813 V)
[05/28 17:47:01    781s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[05/28 17:47:01    781s] [NR-eGR] Overflow after earlyGlobalRoute 0.08% H + 0.00% V
[05/28 17:47:01    781s] Early Global Route congestion estimation runtime: 1.48 seconds, mem = 2506.2M
[05/28 17:47:01    781s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.470, REAL:1.476, MEM:2506.2M
[05/28 17:47:01    781s] OPERPROF: Starting HotSpotCal at level 1, MEM:2506.2M
[05/28 17:47:01    781s] [hotspot] +------------+---------------+---------------+
[05/28 17:47:01    781s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:47:01    781s] [hotspot] +------------+---------------+---------------+
[05/28 17:47:01    781s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 17:47:01    781s] [hotspot] +------------+---------------+---------------+
[05/28 17:47:01    781s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:47:01    781s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 17:47:01    781s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2506.2M
[05/28 17:47:01    781s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2506.2M
[05/28 17:47:01    781s] Starting Early Global Route wiring: mem = 2506.2M
[05/28 17:47:01    781s] (I)       ============= track Assignment ============
[05/28 17:47:01    781s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       Started Greedy Track Assignment ( Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:47:01    781s] (I)       Running track assignment with 1 threads
[05/28 17:47:01    781s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:01    781s] (I)       Run Multi-thread track assignment
[05/28 17:47:02    782s] (I)       Finished Greedy Track Assignment ( CPU: 0.80 sec, Real: 0.76 sec, Curr Mem: 2506.20 MB )
[05/28 17:47:02    782s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:47:02    782s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 180635
[05/28 17:47:02    782s] [NR-eGR]     M2  (2V) length: 2.796919e+05um, number of vias: 245514
[05/28 17:47:02    782s] [NR-eGR]     M3  (3H) length: 3.150916e+05um, number of vias: 77009
[05/28 17:47:02    782s] [NR-eGR]     M4  (4V) length: 1.618263e+05um, number of vias: 18916
[05/28 17:47:02    782s] [NR-eGR]     M5  (5H) length: 1.103474e+05um, number of vias: 5994
[05/28 17:47:02    782s] [NR-eGR]     M6  (6V) length: 9.448047e+04um, number of vias: 2835
[05/28 17:47:02    782s] [NR-eGR]     M7  (7H) length: 5.535546e+04um, number of vias: 441
[05/28 17:47:02    782s] [NR-eGR]     M8  (8V) length: 1.017044e+04um, number of vias: 190
[05/28 17:47:02    782s] [NR-eGR]     M9  (9H) length: 6.005355e+03um, number of vias: 0
[05/28 17:47:02    782s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:47:02    782s] [NR-eGR] Total length: 1.032969e+06um, number of vias: 531534
[05/28 17:47:02    782s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:47:02    782s] [NR-eGR] Total eGR-routed clock nets wire length: 3.980637e+04um 
[05/28 17:47:02    782s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:47:02    782s] Early Global Route wiring runtime: 1.43 seconds, mem = 2244.2M
[05/28 17:47:02    782s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.480, REAL:1.426, MEM:2244.2M
[05/28 17:47:03    782s] 0 delay mode for cte disabled.
[05/28 17:47:03    782s] SKP cleared!
[05/28 17:47:03    782s] 
[05/28 17:47:03    782s] *** Finished incrementalPlace (cpu=0:03:19, real=0:03:20)***
[05/28 17:47:03    782s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2244.2M
[05/28 17:47:03    782s] All LLGs are deleted
[05/28 17:47:03    782s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2244.2M
[05/28 17:47:03    782s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2235.0M
[05/28 17:47:03    782s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.021, MEM:2235.0M
[05/28 17:47:03    782s] Start to check current routing status for nets...
[05/28 17:47:03    783s] All nets are already routed correctly.
[05/28 17:47:03    783s] End to check current routing status for nets (mem=2235.0M)
[05/28 17:47:03    783s] Extraction called for design 'ORCA_TOP' of instances=46818 and nets=50465 using extraction engine 'preRoute' .
[05/28 17:47:03    783s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 17:47:03    783s] Type 'man IMPEXT-3530' for more detail.
[05/28 17:47:03    783s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:47:03    783s] RC Extraction called in multi-corner(2) mode.
[05/28 17:47:03    783s] RCMode: PreRoute
[05/28 17:47:03    783s]       RC Corner Indexes            0       1   
[05/28 17:47:03    783s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:47:03    783s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:47:03    783s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:47:03    783s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:47:03    783s] Shrink Factor                : 1.00000
[05/28 17:47:03    783s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:47:03    783s] Using capacitance table file ...
[05/28 17:47:03    783s] LayerId::1 widthSet size::4
[05/28 17:47:03    783s] LayerId::2 widthSet size::4
[05/28 17:47:03    783s] LayerId::3 widthSet size::4
[05/28 17:47:03    783s] LayerId::4 widthSet size::4
[05/28 17:47:03    783s] LayerId::5 widthSet size::4
[05/28 17:47:03    783s] LayerId::6 widthSet size::4
[05/28 17:47:03    783s] LayerId::7 widthSet size::4
[05/28 17:47:03    783s] LayerId::8 widthSet size::4
[05/28 17:47:03    783s] LayerId::9 widthSet size::4
[05/28 17:47:03    783s] LayerId::10 widthSet size::2
[05/28 17:47:03    783s] Updating RC grid for preRoute extraction ...
[05/28 17:47:03    783s] Initializing multi-corner capacitance tables ... 
[05/28 17:47:03    783s] Initializing multi-corner resistance tables ...
[05/28 17:47:03    783s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.318471 ; uaWl: 1.000000 ; uaWlH: 0.424200 ; aWlH: 0.000000 ; Pmax: 0.893500 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:47:04    783s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2235.016M)
[05/28 17:47:06    785s] Compute RC Scale Done ...
[05/28 17:47:06    785s] **optDesign ... cpu = 0:07:06, real = 0:07:06, mem = 1694.1M, totSessionCpu=0:13:06 **
[05/28 17:47:06    785s] #################################################################################
[05/28 17:47:06    785s] # Design Stage: PreRoute
[05/28 17:47:06    785s] # Design Name: ORCA_TOP
[05/28 17:47:06    785s] # Design Mode: 90nm
[05/28 17:47:06    785s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:47:06    785s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:47:06    785s] # Signoff Settings: SI Off 
[05/28 17:47:06    785s] #################################################################################
[05/28 17:47:08    788s] Calculate delays in BcWc mode...
[05/28 17:47:08    788s] Calculate delays in BcWc mode...
[05/28 17:47:08    788s] Topological Sorting (REAL = 0:00:00.0, MEM = 2116.2M, InitMEM = 2109.1M)
[05/28 17:47:08    788s] Start delay calculation (fullDC) (1 T). (MEM=2116.21)
[05/28 17:47:09    789s] End AAE Lib Interpolated Model. (MEM=2127.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:47:23    803s] Total number of fetched objects 54586
[05/28 17:47:23    803s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 17:47:23    803s] End delay calculation. (MEM=2175.52 CPU=0:00:10.8 REAL=0:00:10.0)
[05/28 17:47:24    803s] End delay calculation (fullDC). (MEM=2175.52 CPU=0:00:15.2 REAL=0:00:16.0)
[05/28 17:47:24    803s] *** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2175.5M) ***
[05/28 17:47:29    809s] **INFO: Always on buffers available for drv fixing
[05/28 17:47:29    809s] Deleting Lib Analyzer.
[05/28 17:47:29    809s] Begin: GigaOpt DRV Optimization
[05/28 17:47:29    809s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[05/28 17:47:29    809s] *info: Marking 97 level shifter instances dont touch
[05/28 17:47:29    809s] *info: Marking 0 isolation instances dont touch
[05/28 17:47:29    809s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:47:29    809s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:29.5/0:13:57.1 (1.0), mem = 2175.5M
[05/28 17:47:29    809s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.6
[05/28 17:47:29    809s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:47:29    809s] ### Creating PhyDesignMc. totSessionCpu=0:13:30 mem=2175.5M
[05/28 17:47:29    809s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:47:29    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:2175.5M
[05/28 17:47:29    809s] z: 2, totalTracks: 1
[05/28 17:47:29    809s] z: 4, totalTracks: 1
[05/28 17:47:29    809s] z: 6, totalTracks: 1
[05/28 17:47:29    809s] z: 8, totalTracks: 1
[05/28 17:47:29    809s] #spOpts: N=32 minPadR=1.1 
[05/28 17:47:29    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2175.5M
[05/28 17:47:29    809s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2175.5M
[05/28 17:47:29    809s] Core basic site is unit
[05/28 17:47:29    809s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:47:29    809s] SiteArray: use 9,633,792 bytes
[05/28 17:47:29    809s] SiteArray: current memory after site array memory allocation 2184.7M
[05/28 17:47:29    809s] SiteArray: FP blocked sites are writable
[05/28 17:47:29    809s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:47:29    809s] SiteArray: use 2,625,536 bytes
[05/28 17:47:29    809s] SiteArray: current memory after site array memory allocation 2187.2M
[05/28 17:47:29    809s] SiteArray: FP blocked sites are writable
[05/28 17:47:29    809s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:47:29    809s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:47:29    809s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:47:29    809s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2187.2M
[05/28 17:47:30    809s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:47:30    809s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.089, MEM:2187.2M
[05/28 17:47:30    809s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2187.2M
[05/28 17:47:30    809s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:47:30    809s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.010, MEM:2187.2M
[05/28 17:47:30    809s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.263, MEM:2187.2M
[05/28 17:47:30    809s] OPERPROF:     Starting CMU at level 3, MEM:2187.2M
[05/28 17:47:30    809s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2187.2M
[05/28 17:47:30    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.310, REAL:0.308, MEM:2187.2M
[05/28 17:47:30    809s] 
[05/28 17:47:30    809s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2187.2MB).
[05/28 17:47:30    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.430, REAL:0.428, MEM:2187.2M
[05/28 17:47:30    810s] TotalInstCnt at PhyDesignMc Initialization: 46,778
[05/28 17:47:30    810s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:30 mem=2187.2M
[05/28 17:47:30    810s] ### Creating RouteCongInterface, started
[05/28 17:47:30    810s] 
[05/28 17:47:30    810s] Creating Lib Analyzer ...
[05/28 17:47:30    810s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:47:30    810s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:47:30    810s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:47:30    810s] 
[05/28 17:47:31    811s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:31 mem=2187.2M
[05/28 17:47:31    811s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:31 mem=2187.2M
[05/28 17:47:31    811s] Creating Lib Analyzer, finished. 
[05/28 17:47:31    811s] 
[05/28 17:47:31    811s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:47:31    811s] 
[05/28 17:47:31    811s] #optDebug: {0, 1.200}
[05/28 17:47:31    811s] ### Creating RouteCongInterface, finished
[05/28 17:47:31    811s] ### Creating LA Mngr. totSessionCpu=0:13:31 mem=2187.2M
[05/28 17:47:31    811s] ### Creating LA Mngr, finished. totSessionCpu=0:13:31 mem=2187.2M
[05/28 17:47:31    811s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:47:32    811s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:47:36    816s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2206.3M
[05/28 17:47:36    816s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2206.3M
[05/28 17:47:37    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:47:37    817s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 17:47:37    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:47:37    817s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:47:37    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:47:38    818s] Info: violation cost 428.137787 (cap = 316.733978, tran = 111.403893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:47:38    818s] |   370|   370|    -0.17|  1133|  2266|    -0.04|     0|     0|     0|     0|    -1.13|   -49.71|       0|       0|       0|  41.85|          |         |
[05/28 17:48:01    840s] Info: violation cost 0.571721 (cap = 0.447189, tran = 0.124532, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:48:01    841s] |     3|     3|    -0.01|     5|    10|    -0.00|     0|     0|     0|     0|    -1.71|  -193.18|     534|       0|     777|  42.32| 0:00:23.0|  2328.8M|
[05/28 17:48:01    841s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:48:01    841s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71|  -193.18|       4|       0|       4|  42.33| 0:00:00.0|  2328.8M|
[05/28 17:48:01    841s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:48:01    841s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.71|  -193.18|       0|       0|       0|  42.33| 0:00:00.0|  2328.8M|
[05/28 17:48:01    841s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:48:01    841s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:48:01    841s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:48:01    841s] **** End NDR-Layer Usage Statistics ****
[05/28 17:48:01    841s] 
[05/28 17:48:01    841s] *** Finish DRV Fixing (cpu=0:00:25.3 real=0:00:25.0 mem=2328.8M) ***
[05/28 17:48:01    841s] 
[05/28 17:48:02    842s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:       Starting CMU at level 4, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.182, MEM:2344.8M
[05/28 17:48:02    842s] 
[05/28 17:48:02    842s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.293, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.290, REAL:0.293, MEM:2344.8M
[05/28 17:48:02    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.4
[05/28 17:48:02    842s] OPERPROF: Starting RefinePlace at level 1, MEM:2344.8M
[05/28 17:48:02    842s] *** Starting refinePlace (0:14:03 mem=2344.8M) ***
[05/28 17:48:02    842s] Total net bbox length = 8.809e+05 (4.270e+05 4.539e+05) (ext = 3.697e+04)
[05/28 17:48:02    842s] Info: 97 insts are soft-fixed.
[05/28 17:48:02    842s] 
[05/28 17:48:02    842s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:48:02    842s] 
[05/28 17:48:02    842s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:48:02    842s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:48:02    842s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:48:02    842s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:48:02    842s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:48:02    842s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.005, MEM:2344.8M
[05/28 17:48:02    842s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2344.8M
[05/28 17:48:02    842s] Starting refinePlace ...
[05/28 17:48:03    843s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:48:03    843s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 17:48:03    843s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2337.8MB) @(0:14:03 - 0:14:04).
[05/28 17:48:03    843s] Move report: preRPlace moves 2128 insts, mean move: 0.49 um, max move: 3.34 um
[05/28 17:48:03    843s] 	Max move on inst (I_CONTEXT_MEM/FE_OFC6489_net_pci_sys_read_data_13): (202.92, 280.90) --> (202.92, 284.24)
[05/28 17:48:03    843s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/28 17:48:03    843s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 17:48:03    843s] 
[05/28 17:48:03    843s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:48:04    844s] 
[05/28 17:48:04    844s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:48:04    844s] Move report: legalization moves 19 insts, mean move: 1.30 um, max move: 3.80 um
[05/28 17:48:04    844s] 	Max move on inst (I_RISC_CORE/FE_OFC3366_Oprnd_A_4): (463.60, 227.39) --> (467.40, 227.39)
[05/28 17:48:04    844s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2337.8MB) @(0:14:04 - 0:14:05).
[05/28 17:48:05    844s] Move report: Detail placement moves 2147 insts, mean move: 0.50 um, max move: 3.80 um
[05/28 17:48:05    844s] 	Max move on inst (I_RISC_CORE/FE_OFC3366_Oprnd_A_4): (463.60, 227.39) --> (467.40, 227.39)
[05/28 17:48:05    844s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 2337.8MB
[05/28 17:48:05    844s] Statistics of distance of Instance movement in refine placement:
[05/28 17:48:05    844s]   maximum (X+Y) =         3.80 um
[05/28 17:48:05    844s]   inst (I_RISC_CORE/FE_OFC3366_Oprnd_A_4) with max move: (463.6, 227.392) -> (467.4, 227.392)
[05/28 17:48:05    844s]   mean    (X+Y) =         0.50 um
[05/28 17:48:05    844s] Summary Report:
[05/28 17:48:05    844s] Instances move: 2147 (out of 47316 movable)
[05/28 17:48:05    844s] Instances flipped: 0
[05/28 17:48:05    844s] Mean displacement: 0.50 um
[05/28 17:48:05    844s] Max displacement: 3.80 um (Instance: I_RISC_CORE/FE_OFC3366_Oprnd_A_4) (463.6, 227.392) -> (467.4, 227.392)
[05/28 17:48:05    844s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
[05/28 17:48:05    844s] Total instances moved : 2147
[05/28 17:48:05    844s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.180, REAL:2.181, MEM:2337.8M
[05/28 17:48:05    845s] Total net bbox length = 8.814e+05 (4.274e+05 4.540e+05) (ext = 3.697e+04)
[05/28 17:48:05    845s] Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2337.8MB
[05/28 17:48:05    845s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:03.0, mem=2337.8MB) @(0:14:03 - 0:14:05).
[05/28 17:48:05    845s] *** Finished refinePlace (0:14:05 mem=2337.8M) ***
[05/28 17:48:05    845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.4
[05/28 17:48:05    845s] OPERPROF: Finished RefinePlace at level 1, CPU:2.390, REAL:2.390, MEM:2337.8M
[05/28 17:48:05    845s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2337.8M
[05/28 17:48:05    845s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.158, MEM:2337.8M
[05/28 17:48:05    845s] *** maximum move = 3.80 um ***
[05/28 17:48:05    845s] *** Finished re-routing un-routed nets (2337.8M) ***
[05/28 17:48:05    845s] OPERPROF: Starting DPlace-Init at level 1, MEM:2337.8M
[05/28 17:48:05    845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2337.8M
[05/28 17:48:06    846s] OPERPROF:     Starting CMU at level 3, MEM:2337.8M
[05/28 17:48:06    846s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2337.8M
[05/28 17:48:06    846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2337.8M
[05/28 17:48:06    846s] 
[05/28 17:48:06    846s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2337.8M
[05/28 17:48:06    846s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2337.8M
[05/28 17:48:06    846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.296, MEM:2337.8M
[05/28 17:48:06    846s] 
[05/28 17:48:06    846s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2337.8M) ***
[05/28 17:48:06    846s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.7M
[05/28 17:48:06    846s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.171, MEM:2302.7M
[05/28 17:48:06    846s] TotalInstCnt at PhyDesignMc Destruction: 47,316
[05/28 17:48:06    846s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.6
[05/28 17:48:06    846s] *** DrvOpt [finish] : cpu/real = 0:00:37.1/0:00:37.0 (1.0), totSession cpu/real = 0:14:06.7/0:14:34.2 (1.0), mem = 2302.7M
[05/28 17:48:06    846s] 
[05/28 17:48:06    846s] =============================================================================================
[05/28 17:48:06    846s]  Step TAT Report for DrvOpt #3
[05/28 17:48:06    846s] =============================================================================================
[05/28 17:48:06    846s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:48:06    846s] ---------------------------------------------------------------------------------------------
[05/28 17:48:06    846s] [ RefinePlace            ]      1   0:00:04.6  (  12.4 % )     0:00:04.6 /  0:00:04.7    1.0
[05/28 17:48:06    846s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:48:06    846s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:48:06    846s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:48:06    846s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   2.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:48:06    846s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:48:06    846s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:48:06    846s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:22.6 /  0:00:22.6    1.0
[05/28 17:48:06    846s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:48:06    846s] [ OptEval                ]      6   0:00:12.9  (  34.8 % )     0:00:12.9 /  0:00:13.0    1.0
[05/28 17:48:06    846s] [ OptCommit              ]      6   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:48:06    846s] [ IncrTimingUpdate       ]      6   0:00:03.4  (   9.3 % )     0:00:03.4 /  0:00:03.5    1.0
[05/28 17:48:06    846s] [ PostCommitDelayUpdate  ]      7   0:00:01.0  (   2.7 % )     0:00:05.5 /  0:00:05.5    1.0
[05/28 17:48:06    846s] [ IncrDelayCalc          ]     41   0:00:04.5  (  12.2 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 17:48:06    846s] [ DrvFindVioNets         ]      4   0:00:01.4  (   3.8 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 17:48:06    846s] [ DrvComputeSummary      ]      4   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:48:06    846s] [ MISC                   ]          0:00:05.7  (  15.4 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:48:06    846s] ---------------------------------------------------------------------------------------------
[05/28 17:48:06    846s]  DrvOpt #3 TOTAL                    0:00:37.2  ( 100.0 % )     0:00:37.2 /  0:00:37.3    1.0
[05/28 17:48:06    846s] ---------------------------------------------------------------------------------------------
[05/28 17:48:06    846s] 
[05/28 17:48:06    846s] End: GigaOpt DRV Optimization
[05/28 17:48:06    846s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 17:48:06    846s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.7M
[05/28 17:48:07    847s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.150, MEM:2160.7M
[05/28 17:48:07    847s] 
[05/28 17:48:10    850s] 
------------------------------------------------------------
     Summary (cpu=0.62min real=0.62min mem=2160.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.715  | -1.715  |  0.309  |  0.074  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):|-192.918 |-184.453 |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   284   |   252   |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.273%
Routing Overflow: 0.08% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:08:10, real = 0:08:10, mem = 1772.9M, totSessionCpu=0:14:10 **
[05/28 17:48:10    850s] *** Timing NOT met, worst failing slack is -1.715
[05/28 17:48:10    850s] *** Check timing (0:00:00.0)
[05/28 17:48:10    850s] Deleting Lib Analyzer.
[05/28 17:48:10    850s] Begin: GigaOpt Optimization in WNS mode
[05/28 17:48:10    850s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[05/28 17:48:10    850s] *info: Marking 97 level shifter instances dont touch
[05/28 17:48:10    850s] *info: Marking 0 isolation instances dont touch
[05/28 17:48:10    850s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:48:10    850s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:10.5/0:14:38.0 (1.0), mem = 2160.7M
[05/28 17:48:10    850s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.7
[05/28 17:48:10    850s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:48:10    850s] ### Creating PhyDesignMc. totSessionCpu=0:14:10 mem=2160.7M
[05/28 17:48:10    850s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:48:10    850s] OPERPROF: Starting DPlace-Init at level 1, MEM:2160.7M
[05/28 17:48:10    850s] z: 2, totalTracks: 1
[05/28 17:48:10    850s] z: 4, totalTracks: 1
[05/28 17:48:10    850s] z: 6, totalTracks: 1
[05/28 17:48:10    850s] z: 8, totalTracks: 1
[05/28 17:48:10    850s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:48:10    850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2160.7M
[05/28 17:48:10    850s] OPERPROF:     Starting CMU at level 3, MEM:2160.7M
[05/28 17:48:10    850s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2160.7M
[05/28 17:48:10    850s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.154, MEM:2160.7M
[05/28 17:48:10    850s] 
[05/28 17:48:10    850s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2160.7MB).
[05/28 17:48:10    850s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.266, MEM:2160.7M
[05/28 17:48:11    851s] TotalInstCnt at PhyDesignMc Initialization: 47,316
[05/28 17:48:11    851s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:11 mem=2160.7M
[05/28 17:48:11    851s] ### Creating RouteCongInterface, started
[05/28 17:48:11    851s] 
[05/28 17:48:11    851s] Creating Lib Analyzer ...
[05/28 17:48:11    851s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:48:11    851s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:48:11    851s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:48:11    851s] 
[05/28 17:48:12    852s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:12 mem=2160.7M
[05/28 17:48:12    852s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:12 mem=2160.7M
[05/28 17:48:12    852s] Creating Lib Analyzer, finished. 
[05/28 17:48:12    852s] 
[05/28 17:48:12    852s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:48:12    852s] 
[05/28 17:48:12    852s] #optDebug: {0, 1.200}
[05/28 17:48:12    852s] ### Creating RouteCongInterface, finished
[05/28 17:48:12    852s] ### Creating LA Mngr. totSessionCpu=0:14:12 mem=2160.7M
[05/28 17:48:12    852s] ### Creating LA Mngr, finished. totSessionCpu=0:14:12 mem=2160.7M
[05/28 17:48:12    852s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:16    855s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:16    855s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:16    855s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:16    856s] *info: 92 clock nets excluded
[05/28 17:48:16    856s] *info: Marking 97 level shifter instances dont touch
[05/28 17:48:16    856s] *info: Marking 0 isolation instances dont touch
[05/28 17:48:16    856s] *info: 3 special nets excluded.
[05/28 17:48:16    856s] *info: 1028 no-driver nets excluded.
[05/28 17:48:16    856s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:48:16    856s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:48:16    856s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:48:16    856s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:48:16    856s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:48:17    857s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.1
[05/28 17:48:21    861s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/28 17:48:21    861s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/28 17:48:21    861s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/28 17:48:21    861s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/28 17:48:21    861s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/28 17:48:23    863s] ** GigaOpt Optimizer WNS Slack -1.715 TNS Slack -193.181 Density 42.33
[05/28 17:48:23    863s] Optimizer WNS Pass 0
[05/28 17:48:23    863s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+--------+
|Path Group                   |   WNS|     TNS|
+-----------------------------+------+--------+
|in2out in2reg reg2out default|-0.265|  -8.728|
|reg2cgate                    | 0.309|   0.000|
|reg2reg                      |-1.715|-184.453|
|HEPG                         |-1.715|-184.453|
|All Paths                    |-1.715|-193.181|
+-----------------------------+------+--------+

[05/28 17:48:23    863s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2179.8M
[05/28 17:48:23    863s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2179.8M
[05/28 17:48:23    863s] Active Path Group: reg2cgate reg2reg  
[05/28 17:48:23    863s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:23    863s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:48:23    863s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:23    863s] |  -1.715|   -1.715|-184.453| -193.181|    42.33%|   0:00:00.0| 2195.8M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 17:48:24    864s] |  -1.538|   -1.538|-183.702| -192.431|    42.33%|   0:00:01.0| 2233.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:24    864s] |  -1.498|   -1.498|-174.616| -183.345|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_165/D                                |
[05/28 17:48:24    864s] |  -1.470|   -1.470|-169.783| -178.511|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
[05/28 17:48:24    864s] |  -1.461|   -1.461|-166.758| -175.486|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:24    864s] |  -1.348|   -1.348|-141.586| -150.315|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_427/D                                |
[05/28 17:48:24    864s] |  -1.295|   -1.295|-138.683| -147.411|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:24    864s] |  -1.241|   -1.241|-118.059| -126.787|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    864s] |  -1.220|   -1.220|-117.661| -126.390|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    865s] |  -1.202|   -1.202|-117.314| -126.042|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    865s] |  -1.185|   -1.185| -98.388| -107.116|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    865s] |  -1.174|   -1.174| -98.113| -106.841|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:25    865s] |  -1.163|   -1.163| -86.831|  -95.559|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    865s] |  -1.155|   -1.155| -86.678|  -95.406|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:25    865s] |  -1.004|   -1.004| -68.336|  -77.064|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_600/D                                |
[05/28 17:48:25    865s] |  -0.926|   -0.926| -43.209|  -51.937|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:25    865s] |  -0.870|   -0.870| -41.366|  -50.094|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__30_/D       |
[05/28 17:48:25    865s] |  -0.826|   -0.826| -37.761|  -46.489|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:25    865s] |  -0.726|   -0.726| -36.686|  -45.414|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:26    866s] |  -0.615|   -0.615| -30.192|  -38.921|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:26    866s] |  -0.577|   -0.577| -29.642|  -38.370|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:26    866s] |  -0.565|   -0.565| -29.461|  -38.189|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:26    866s] |  -0.512|   -0.512| -27.947|  -36.675|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:26    866s] |  -0.502|   -0.502| -27.906|  -36.634|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:26    866s] |  -0.483|   -0.483| -25.944|  -34.672|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:26    866s] |  -0.432|   -0.432| -25.727|  -34.455|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:26    866s] |  -0.397|   -0.397| -24.868|  -33.596|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:26    866s] |  -0.383|   -0.383| -24.581|  -33.309|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_482/D                                |
[05/28 17:48:26    866s] |  -0.374|   -0.374| -21.328|  -30.056|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:27    867s] |  -0.361|   -0.361| -20.395|  -29.124|    42.32%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:27    867s] |  -0.346|   -0.346| -20.248|  -28.976|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:27    867s] |  -0.340|   -0.340| -19.352|  -28.080|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:27    867s] |  -0.327|   -0.327| -18.931|  -27.660|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:27    867s] |  -0.321|   -0.321| -18.863|  -27.591|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:27    867s] |  -0.316|   -0.316| -18.756|  -27.484|    42.32%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:27    867s] |  -0.309|   -0.309| -16.172|  -24.900|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:27    867s] |  -0.303|   -0.303| -16.094|  -24.822|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:28    867s] |  -0.292|   -0.292| -14.955|  -23.684|    42.33%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
[05/28 17:48:28    868s] |  -0.276|   -0.276| -14.823|  -23.551|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:28    868s] |  -0.266|   -0.266| -14.751|  -23.479|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
[05/28 17:48:28    868s] |  -0.261|   -0.265| -14.683|  -23.411|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_436/D                                |
[05/28 17:48:28    868s] |  -0.252|   -0.265| -14.441|  -23.169|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
[05/28 17:48:28    868s] |  -0.244|   -0.265| -13.859|  -22.588|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D  |
[05/28 17:48:28    868s] |  -0.234|   -0.265| -13.560|  -22.288|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_17_/D                       |
[05/28 17:48:28    868s] |  -0.233|   -0.265| -12.391|  -21.119|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
[05/28 17:48:28    868s] |  -0.225|   -0.265| -12.301|  -21.029|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
[05/28 17:48:28    868s] |  -0.221|   -0.265| -12.256|  -20.984|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
[05/28 17:48:28    868s] |  -0.215|   -0.265| -12.004|  -20.732|    42.33%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:29    869s] |  -0.205|   -0.265| -11.696|  -20.424|    42.34%|   0:00:01.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_323/D                                |
[05/28 17:48:29    869s] |  -0.195|   -0.265| -10.118|  -18.846|    42.34%|   0:00:00.0| 2235.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:29    869s] |  -0.188|   -0.265|  -9.381|  -18.110|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:29    869s] |  -0.182|   -0.265|  -8.995|  -17.723|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:29    869s] |  -0.174|   -0.265|  -8.461|  -17.189|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:29    869s] |  -0.167|   -0.265|  -8.472|  -17.201|    42.35%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:30    870s] |  -0.160|   -0.265|  -8.209|  -16.937|    42.35%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:30    870s] |  -0.153|   -0.265|  -7.780|  -16.508|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:30    870s] |  -0.147|   -0.265|  -7.495|  -16.223|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_239/D                                |
[05/28 17:48:30    870s] |  -0.141|   -0.265|  -7.025|  -15.753|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:48:30    870s] |  -0.132|   -0.265|  -6.590|  -15.318|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:31    871s] |  -0.126|   -0.265|  -6.362|  -15.090|    42.36%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:31    871s] |  -0.121|   -0.265|  -6.130|  -14.858|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:48:31    871s] |  -0.115|   -0.265|  -5.795|  -14.524|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:31    871s] |  -0.118|   -0.265|  -5.409|  -14.137|    42.36%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:31    871s] |  -0.104|   -0.265|  -5.356|  -14.085|    42.37%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:32    872s] |  -0.098|   -0.265|  -5.183|  -13.911|    42.37%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:32    872s] |  -0.092|   -0.265|  -4.607|  -13.335|    42.37%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_26_/D                       |
[05/28 17:48:33    873s] |  -0.086|   -0.265|  -4.331|  -13.059|    42.38%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
[05/28 17:48:33    873s] |  -0.080|   -0.265|  -3.978|  -12.707|    42.38%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:33    873s] |  -0.075|   -0.265|  -3.582|  -12.311|    42.39%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 17:48:34    874s] |  -0.068|   -0.265|  -3.048|  -11.776|    42.39%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:34    874s] |  -0.063|   -0.265|  -2.755|  -11.483|    42.39%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:35    875s] |  -0.057|   -0.265|  -2.369|  -11.098|    42.40%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:36    876s] |  -0.051|   -0.265|  -2.163|  -10.891|    42.41%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:36    876s] |  -0.048|   -0.265|  -1.893|  -10.622|    42.42%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:36    876s] |  -0.042|   -0.265|  -1.807|  -10.535|    42.42%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:37    877s] |  -0.041|   -0.265|  -1.367|  -10.095|    42.42%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
[05/28 17:48:37    877s] |  -0.038|   -0.265|  -1.287|  -10.015|    42.43%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:38    878s] |  -0.031|   -0.265|  -1.143|   -9.872|    42.43%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
[05/28 17:48:38    878s] |  -0.025|   -0.265|  -0.740|   -9.468|    42.45%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_PCI_TOP/I_PCI_CORE_mega_shift_reg_1__30_/D       |
[05/28 17:48:39    879s] |  -0.022|   -0.265|  -0.519|   -9.247|    42.45%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
[05/28 17:48:39    879s] |  -0.020|   -0.265|  -0.342|   -9.070|    42.46%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_329/D                                |
[05/28 17:48:39    879s] |  -0.014|   -0.265|  -0.253|   -8.982|    42.47%|   0:00:00.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
[05/28 17:48:40    880s] |  -0.017|   -0.265|  -0.151|   -8.879|    42.48%|   0:00:01.0| 2238.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_23_/D                       |
[05/28 17:48:40    880s] |  -0.011|   -0.265|  -0.134|   -8.862|    42.48%|   0:00:00.0| 2240.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
[05/28 17:48:41    881s] |  -0.009|   -0.265|  -0.040|   -8.768|    42.48%|   0:00:01.0| 2240.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_704/D                                |
[05/28 17:48:41    881s] |  -0.003|   -0.265|  -0.020|   -8.748|    42.49%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_30_/D                       |
[05/28 17:48:41    882s] |   0.003|   -0.265|   0.000|   -8.728|    42.50%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D  |
[05/28 17:48:42    882s] |   0.005|   -0.265|   0.000|   -8.728|    42.51%|   0:00:01.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 17:48:43    883s] |   0.007|   -0.265|   0.000|   -8.728|    42.51%|   0:00:01.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 17:48:43    883s] |   0.013|   -0.265|   0.000|   -8.728|    42.52%|   0:00:00.0| 2241.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:43    883s] |   0.013|   -0.265|   0.000|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:48:43    883s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:43    883s] 
[05/28 17:48:43    883s] *** Finish Core Optimize Step (cpu=0:00:19.7 real=0:00:20.0 mem=2241.0M) ***
[05/28 17:48:43    883s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:48:43    883s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:43    883s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:48:43    883s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:43    883s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:48:43    883s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2241.0M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:48:43    883s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:43    883s] 
[05/28 17:48:43    883s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2241.0M) ***
[05/28 17:48:43    883s] 
[05/28 17:48:43    883s] *** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:20.0 mem=2241.0M) ***
[05/28 17:48:43    883s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:48:43    883s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52
[05/28 17:48:43    883s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.1
[05/28 17:48:43    883s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:       Starting CMU at level 4, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.177, MEM:2241.0M
[05/28 17:48:44    884s] 
[05/28 17:48:44    884s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.285, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.285, MEM:2241.0M
[05/28 17:48:44    884s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.5
[05/28 17:48:44    884s] OPERPROF: Starting RefinePlace at level 1, MEM:2241.0M
[05/28 17:48:44    884s] *** Starting refinePlace (0:14:44 mem=2241.0M) ***
[05/28 17:48:44    884s] Total net bbox length = 8.835e+05 (4.284e+05 4.551e+05) (ext = 3.697e+04)
[05/28 17:48:44    884s] Info: 97 insts are soft-fixed.
[05/28 17:48:44    884s] 
[05/28 17:48:44    884s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:48:44    884s] 
[05/28 17:48:44    884s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:48:44    884s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:48:44    884s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:48:44    884s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:48:44    884s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:48:44    884s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.039, MEM:2241.0M
[05/28 17:48:44    884s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 17.50 % ( 378 / 2160 )
[05/28 17:48:44    884s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.007, MEM:2241.0M
[05/28 17:48:44    884s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.33 % ( 2 / 600 )
[05/28 17:48:44    884s] Density distribution unevenness ratio = 39.833%
[05/28 17:48:44    884s] RPlace IncrNP: Rollback Lev = -3
[05/28 17:48:44    884s] RPlace: Density =1.010909, incremental np is triggered.
[05/28 17:48:44    884s] OPERPROF:     Starting spMPad at level 3, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:       Starting spContextMPad at level 4, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2241.0M
[05/28 17:48:44    884s] OPERPROF:     Finished spMPad at level 3, CPU:0.020, REAL:0.017, MEM:2241.0M
[05/28 17:48:45    885s] nrCritNet: 1.96% ( 985 / 50353 ) cutoffSlk: 3.7ps stdDelay: 10.9ps
[05/28 17:48:45    885s] OPERPROF:     Starting npMain at level 3, MEM:2241.0M
[05/28 17:48:45    885s] incrNP th 1.000, 0.100
[05/28 17:48:45    885s] limitMaxMove -1, priorityInstMaxMove 3
[05/28 17:48:45    885s] SP #FI/SF FL/PI 97/46721 479/11
[05/28 17:48:45    885s] OPERPROF:       Starting npPlace at level 4, MEM:2260.5M
[05/28 17:48:46    886s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/28 17:48:46    886s] No instances found in the vector
[05/28 17:48:46    886s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2286.9M, DRC: 0)
[05/28 17:48:46    886s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:48:46    886s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/28 17:48:46    886s] No instances found in the vector
[05/28 17:48:46    886s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2288.3M, DRC: 0)
[05/28 17:48:46    886s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:48:46    886s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/28 17:48:46    886s] No instances found in the vector
[05/28 17:48:46    886s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2288.3M, DRC: 0)
[05/28 17:48:46    886s] 0 (out of 0) MH cells were successfully legalized.
[05/28 17:48:48    888s] OPERPROF:       Finished npPlace at level 4, CPU:2.980, REAL:2.981, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:     Finished npMain at level 3, CPU:3.660, REAL:3.667, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.043, MEM:2288.3M
[05/28 17:48:48    888s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 17.55 % ( 379 / 2160 )
[05/28 17:48:48    888s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:2288.3M
[05/28 17:48:48    888s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.33 % ( 2 / 600 )
[05/28 17:48:48    888s] Density distribution unevenness ratio = 39.829%
[05/28 17:48:48    888s] RPlace postIncrNP: Density = 1.010909 -> 0.949091.
[05/28 17:48:48    888s] RPlace postIncrNP Info: Density distribution changes:
[05/28 17:48:48    888s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/28 17:48:48    888s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/28 17:48:48    888s] [1.00 - 1.05] :	 1 (0.04%) -> 0 (0.00%)
[05/28 17:48:48    888s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/28 17:48:48    888s] [0.90 - 0.95] :	 1 (0.04%) -> 1 (0.04%)
[05/28 17:48:48    888s] [0.85 - 0.90] :	 12 (0.43%) -> 13 (0.47%)
[05/28 17:48:48    888s] [0.80 - 0.85] :	 75 (2.72%) -> 74 (2.68%)
[05/28 17:48:48    888s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.2, real=0:00:04.0, mem=2288.3MB) @(0:14:45 - 0:14:49).
[05/28 17:48:48    888s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.180, REAL:4.193, MEM:2288.3M
[05/28 17:48:48    888s] Move report: incrNP moves 481 insts, mean move: 2.81 um, max move: 21.74 um
[05/28 17:48:48    888s] 	Max move on inst (I_BLENDER_1/FE_RC_145_0): (88.92, 277.55) --> (83.90, 260.83)
[05/28 17:48:48    888s] Move report: Timing Driven Placement moves 481 insts, mean move: 2.81 um, max move: 21.74 um
[05/28 17:48:48    888s] 	Max move on inst (I_BLENDER_1/FE_RC_145_0): (88.92, 277.55) --> (83.90, 260.83)
[05/28 17:48:48    888s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:04.0 MEM: 2288.3MB
[05/28 17:48:48    888s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2288.3M
[05/28 17:48:48    888s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2288.3M
[05/28 17:48:48    888s] Starting refinePlace ...
[05/28 17:48:49    889s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:48:49    889s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 17:48:49    889s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2288.3MB) @(0:14:49 - 0:14:50).
[05/28 17:48:49    889s] Move report: preRPlace moves 1884 insts, mean move: 0.61 um, max move: 3.65 um
[05/28 17:48:49    889s] 	Max move on inst (I_BLENDER_0/FE_RC_185_0_dup): (320.57, 476.52) --> (322.54, 474.85)
[05/28 17:48:49    889s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_LVT
[05/28 17:48:49    889s] Move report: Detail placement moves 1884 insts, mean move: 0.61 um, max move: 3.65 um
[05/28 17:48:49    889s] 	Max move on inst (I_BLENDER_0/FE_RC_185_0_dup): (320.57, 476.52) --> (322.54, 474.85)
[05/28 17:48:49    889s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2288.3MB
[05/28 17:48:49    889s] Statistics of distance of Instance movement in refine placement:
[05/28 17:48:49    889s]   maximum (X+Y) =        21.74 um
[05/28 17:48:49    889s]   inst (I_BLENDER_1/FE_RC_145_0) with max move: (88.92, 277.552) -> (83.904, 260.832)
[05/28 17:48:49    889s]   mean    (X+Y) =         1.12 um
[05/28 17:48:49    889s] Total instances flipped for legalization: 8
[05/28 17:48:49    889s] Summary Report:
[05/28 17:48:49    889s] Instances move: 2157 (out of 47712 movable)
[05/28 17:48:49    889s] Instances flipped: 8
[05/28 17:48:49    889s] Mean displacement: 1.12 um
[05/28 17:48:49    889s] Max displacement: 21.74 um (Instance: I_BLENDER_1/FE_RC_145_0) (88.92, 277.552) -> (83.904, 260.832)
[05/28 17:48:49    889s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
[05/28 17:48:49    889s] Total instances moved : 2157
[05/28 17:48:49    889s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.050, REAL:1.059, MEM:2288.3M
[05/28 17:48:49    889s] Total net bbox length = 8.847e+05 (4.295e+05 4.552e+05) (ext = 3.697e+04)
[05/28 17:48:49    889s] Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 2288.3MB
[05/28 17:48:49    889s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:05.0, mem=2288.3MB) @(0:14:44 - 0:14:50).
[05/28 17:48:49    889s] *** Finished refinePlace (0:14:50 mem=2288.3M) ***
[05/28 17:48:49    889s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.5
[05/28 17:48:49    889s] OPERPROF: Finished RefinePlace at level 1, CPU:5.460, REAL:5.455, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.150, MEM:2288.3M
[05/28 17:48:50    890s] *** maximum move = 21.74 um ***
[05/28 17:48:50    890s] *** Finished re-routing un-routed nets (2288.3M) ***
[05/28 17:48:50    890s] OPERPROF: Starting DPlace-Init at level 1, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF:     Starting CMU at level 3, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.009, MEM:2288.3M
[05/28 17:48:50    890s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.164, MEM:2288.3M
[05/28 17:48:50    890s] 
[05/28 17:48:50    890s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.286, MEM:2288.3M
[05/28 17:48:51    891s] 
[05/28 17:48:51    891s] *** Finish Physical Update (cpu=0:00:07.7 real=0:00:08.0 mem=2288.3M) ***
[05/28 17:48:51    891s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.1
[05/28 17:48:51    891s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52
[05/28 17:48:51    891s] Optimizer WNS Pass 1
[05/28 17:48:51    891s] OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:48:51    891s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2288.3M
[05/28 17:48:51    891s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2288.3M
[05/28 17:48:52    892s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:48:52    892s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:52    892s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:48:52    892s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:52    892s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2288.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:48:52    892s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2288.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:48:52    892s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2288.3M) ***
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2288.3M) ***
[05/28 17:48:52    892s] OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:48:52    892s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:48:52    892s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:48:52    892s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:48:52    892s] **** End NDR-Layer Usage Statistics ****
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] *** Finish pre-CTS Setup Fixing (cpu=0:00:34.9 real=0:00:35.0 mem=2288.3M) ***
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.1
[05/28 17:48:52    892s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.2M
[05/28 17:48:52    892s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.159, MEM:2253.2M
[05/28 17:48:52    892s] TotalInstCnt at PhyDesignMc Destruction: 47,712
[05/28 17:48:52    892s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.7
[05/28 17:48:52    892s] *** SetupOpt [finish] : cpu/real = 0:00:42.2/0:00:42.2 (1.0), totSession cpu/real = 0:14:52.7/0:15:20.1 (1.0), mem = 2253.2M
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] =============================================================================================
[05/28 17:48:52    892s]  Step TAT Report for WnsOpt #1
[05/28 17:48:52    892s] =============================================================================================
[05/28 17:48:52    892s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:48:52    892s] ---------------------------------------------------------------------------------------------
[05/28 17:48:52    892s] [ RefinePlace            ]      1   0:00:07.7  (  18.3 % )     0:00:07.7 /  0:00:07.7    1.0
[05/28 17:48:52    892s] [ SlackTraversorInit     ]      2   0:00:02.5  (   5.9 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 17:48:52    892s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:48:52    892s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:48:52    892s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:48:52    892s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:48:52    892s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:48:52    892s] [ TransformInit          ]      1   0:00:05.6  (  13.3 % )     0:00:05.6 /  0:00:05.6    1.0
[05/28 17:48:52    892s] [ OptSingleIteration     ]     93   0:00:00.3  (   0.6 % )     0:00:19.2 /  0:00:19.2    1.0
[05/28 17:48:52    892s] [ OptGetWeight           ]     93   0:00:01.1  (   2.5 % )     0:00:01.1 /  0:00:01.0    1.0
[05/28 17:48:52    892s] [ OptEval                ]     93   0:00:08.0  (  19.0 % )     0:00:08.0 /  0:00:08.0    1.0
[05/28 17:48:52    892s] [ OptCommit              ]     93   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.5    0.9
[05/28 17:48:52    892s] [ IncrTimingUpdate       ]     98   0:00:05.2  (  12.4 % )     0:00:05.2 /  0:00:05.2    1.0
[05/28 17:48:52    892s] [ PostCommitDelayUpdate  ]     94   0:00:00.6  (   1.5 % )     0:00:02.2 /  0:00:02.3    1.0
[05/28 17:48:52    892s] [ IncrDelayCalc          ]    508   0:00:01.6  (   3.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:48:52    892s] [ SetupOptGetWorkingSet  ]    216   0:00:00.9  (   2.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:48:52    892s] [ SetupOptGetActiveNode  ]    216   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.0
[05/28 17:48:52    892s] [ SetupOptSlackGraph     ]     93   0:00:00.9  (   2.1 % )     0:00:00.9 /  0:00:00.9    1.1
[05/28 17:48:52    892s] [ MISC                   ]          0:00:05.6  (  13.3 % )     0:00:05.6 /  0:00:05.6    1.0
[05/28 17:48:52    892s] ---------------------------------------------------------------------------------------------
[05/28 17:48:52    892s]  WnsOpt #1 TOTAL                    0:00:42.2  ( 100.0 % )     0:00:42.2 /  0:00:42.2    1.0
[05/28 17:48:52    892s] ---------------------------------------------------------------------------------------------
[05/28 17:48:52    892s] 
[05/28 17:48:52    892s] End: GigaOpt Optimization in WNS mode
[05/28 17:48:52    892s] *** Timing NOT met, worst failing slack is -0.265
[05/28 17:48:52    892s] *** Check timing (0:00:00.0)
[05/28 17:48:52    892s] Deleting Lib Analyzer.
[05/28 17:48:52    892s] Begin: GigaOpt Optimization in TNS mode
[05/28 17:48:53    893s] **INFO: Flow update: High effort path group timing met.
[05/28 17:48:53    893s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -pgMode all -nativePathGroupFlow -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/28 17:48:53    893s] *info: Marking 97 level shifter instances dont touch
[05/28 17:48:53    893s] *info: Marking 0 isolation instances dont touch
[05/28 17:48:53    893s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:48:53    893s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:53.5/0:15:20.9 (1.0), mem = 2168.2M
[05/28 17:48:53    893s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.8
[05/28 17:48:53    893s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:48:53    893s] ### Creating PhyDesignMc. totSessionCpu=0:14:53 mem=2168.2M
[05/28 17:48:53    893s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:48:53    893s] OPERPROF: Starting DPlace-Init at level 1, MEM:2168.2M
[05/28 17:48:53    893s] z: 2, totalTracks: 1
[05/28 17:48:53    893s] z: 4, totalTracks: 1
[05/28 17:48:53    893s] z: 6, totalTracks: 1
[05/28 17:48:53    893s] z: 8, totalTracks: 1
[05/28 17:48:53    893s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:48:53    893s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2168.2M
[05/28 17:48:53    893s] OPERPROF:     Starting CMU at level 3, MEM:2168.2M
[05/28 17:48:53    893s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2168.2M
[05/28 17:48:53    893s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.171, MEM:2168.2M
[05/28 17:48:53    893s] 
[05/28 17:48:53    893s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2168.2MB).
[05/28 17:48:53    893s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.284, MEM:2168.2M
[05/28 17:48:54    894s] TotalInstCnt at PhyDesignMc Initialization: 47,712
[05/28 17:48:54    894s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:54 mem=2168.2M
[05/28 17:48:54    894s] ### Creating RouteCongInterface, started
[05/28 17:48:54    894s] 
[05/28 17:48:54    894s] Creating Lib Analyzer ...
[05/28 17:48:54    894s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:48:54    894s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:48:54    894s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:48:54    894s] 
[05/28 17:48:54    894s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:55 mem=2170.2M
[05/28 17:48:54    894s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:55 mem=2170.2M
[05/28 17:48:54    894s] Creating Lib Analyzer, finished. 
[05/28 17:48:54    894s] 
[05/28 17:48:54    894s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:48:54    894s] 
[05/28 17:48:54    894s] #optDebug: {0, 1.200}
[05/28 17:48:54    894s] ### Creating RouteCongInterface, finished
[05/28 17:48:54    894s] ### Creating LA Mngr. totSessionCpu=0:14:55 mem=2170.2M
[05/28 17:48:54    894s] ### Creating LA Mngr, finished. totSessionCpu=0:14:55 mem=2170.2M
[05/28 17:48:54    894s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:58    898s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:58    898s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:58    898s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:48:58    898s] *info: 92 clock nets excluded
[05/28 17:48:58    898s] *info: Marking 97 level shifter instances dont touch
[05/28 17:48:58    898s] *info: Marking 0 isolation instances dont touch
[05/28 17:48:58    898s] *info: 3 special nets excluded.
[05/28 17:48:59    899s] *info: 1028 no-driver nets excluded.
[05/28 17:48:59    899s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:48:59    899s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:48:59    899s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:48:59    899s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:48:59    899s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:49:00    900s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.2
[05/28 17:49:00    900s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/28 17:49:00    900s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/28 17:49:00    900s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/28 17:49:00    900s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/28 17:49:00    900s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/28 17:49:01    901s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.52
[05/28 17:49:01    901s] Optimizer TNS Opt
[05/28 17:49:01    901s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:49:01    901s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2189.3M
[05/28 17:49:01    901s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2189.3M
[05/28 17:49:01    901s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:49:01    901s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:01    901s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:49:01    901s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:01    901s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2205.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:49:01    901s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.52%|   0:00:00.0| 2205.3M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:49:01    901s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2205.3M) ***
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2205.3M) ***
[05/28 17:49:01    901s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:49:01    901s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.309| 0.000|
|reg2reg                      | 0.013| 0.000|
|HEPG                         | 0.013| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:49:01    901s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:49:01    901s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:49:01    901s] **** End NDR-Layer Usage Statistics ****
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2205.3M) ***
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.2
[05/28 17:49:01    901s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.2M
[05/28 17:49:01    901s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.163, MEM:2170.2M
[05/28 17:49:01    901s] TotalInstCnt at PhyDesignMc Destruction: 47,712
[05/28 17:49:01    901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.8
[05/28 17:49:01    901s] *** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:15:01.8/0:15:29.2 (1.0), mem = 2170.2M
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] =============================================================================================
[05/28 17:49:01    901s]  Step TAT Report for TnsOpt #1
[05/28 17:49:01    901s] =============================================================================================
[05/28 17:49:01    901s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:49:01    901s] ---------------------------------------------------------------------------------------------
[05/28 17:49:01    901s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:49:01    901s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:49:01    901s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   7.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:49:01    901s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:49:01    901s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ TransformInit          ]      1   0:00:05.7  (  68.5 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:49:01    901s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 17:49:01    901s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/28 17:49:01    901s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:01    901s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:49:01    901s] [ MISC                   ]          0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:49:01    901s] ---------------------------------------------------------------------------------------------
[05/28 17:49:01    901s]  TnsOpt #1 TOTAL                    0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[05/28 17:49:01    901s] ---------------------------------------------------------------------------------------------
[05/28 17:49:01    901s] 
[05/28 17:49:01    901s] End: GigaOpt Optimization in TNS mode
[05/28 17:49:02    902s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 17:49:02    902s] *info: Marking 97 level shifter instances dont touch
[05/28 17:49:02    902s] *info: Marking 0 isolation instances dont touch
[05/28 17:49:02    902s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:49:02    902s] ### Creating LA Mngr. totSessionCpu=0:15:02 mem=2168.2M
[05/28 17:49:02    902s] ### Creating LA Mngr, finished. totSessionCpu=0:15:02 mem=2168.2M
[05/28 17:49:02    902s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:49:02    902s] ### Creating PhyDesignMc. totSessionCpu=0:15:02 mem=2187.3M
[05/28 17:49:02    902s] OPERPROF: Starting DPlace-Init at level 1, MEM:2187.3M
[05/28 17:49:02    902s] z: 2, totalTracks: 1
[05/28 17:49:02    902s] z: 4, totalTracks: 1
[05/28 17:49:02    902s] z: 6, totalTracks: 1
[05/28 17:49:02    902s] z: 8, totalTracks: 1
[05/28 17:49:02    902s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:49:02    902s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2187.3M
[05/28 17:49:02    902s] OPERPROF:     Starting CMU at level 3, MEM:2187.3M
[05/28 17:49:02    902s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:2187.3M
[05/28 17:49:02    902s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.185, MEM:2187.3M
[05/28 17:49:02    902s] 
[05/28 17:49:02    902s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2187.3MB).
[05/28 17:49:02    902s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.302, MEM:2187.3M
[05/28 17:49:03    903s] TotalInstCnt at PhyDesignMc Initialization: 47,712
[05/28 17:49:03    903s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:03 mem=2187.3M
[05/28 17:49:03    903s] Begin: Area Reclaim Optimization
[05/28 17:49:03    903s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:03.1/0:15:30.5 (1.0), mem = 2187.3M
[05/28 17:49:03    903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.9
[05/28 17:49:03    903s] ### Creating RouteCongInterface, started
[05/28 17:49:03    903s] 
[05/28 17:49:03    903s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 17:49:03    903s] 
[05/28 17:49:03    903s] #optDebug: {0, 1.200}
[05/28 17:49:03    903s] ### Creating RouteCongInterface, finished
[05/28 17:49:03    903s] ### Creating LA Mngr. totSessionCpu=0:15:03 mem=2187.3M
[05/28 17:49:03    903s] ### Creating LA Mngr, finished. totSessionCpu=0:15:03 mem=2187.3M
[05/28 17:49:04    904s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2187.3M
[05/28 17:49:04    904s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2187.3M
[05/28 17:49:04    904s] Reclaim Optimization WNS Slack -0.265  TNS Slack -8.728 Density 42.52
[05/28 17:49:04    904s] +----------+---------+--------+--------+------------+--------+
[05/28 17:49:04    904s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 17:49:04    904s] +----------+---------+--------+--------+------------+--------+
[05/28 17:49:04    904s] |    42.52%|        -|  -0.265|  -8.728|   0:00:00.0| 2187.3M|
[05/28 17:49:04    904s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:49:05    905s] |    42.52%|        0|  -0.265|  -8.728|   0:00:01.0| 2187.3M|
[05/28 17:49:15    915s] |    42.21%|      506|  -0.265|  -8.728|   0:00:10.0| 2225.4M|
[05/28 17:49:29    929s] |    42.04%|     1370|  -0.265|  -8.731|   0:00:14.0| 2225.4M|
[05/28 17:49:31    931s] |    42.03%|       54|  -0.265|  -8.731|   0:00:02.0| 2225.4M|
[05/28 17:49:31    932s] |    42.03%|        2|  -0.265|  -8.731|   0:00:00.0| 2225.4M|
[05/28 17:49:32    932s] |    42.03%|        0|  -0.265|  -8.731|   0:00:01.0| 2225.4M|
[05/28 17:49:32    932s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:49:32    932s] |    42.03%|        0|  -0.265|  -8.731|   0:00:00.0| 2225.4M|
[05/28 17:49:32    932s] +----------+---------+--------+--------+------------+--------+
[05/28 17:49:32    932s] Reclaim Optimization End WNS Slack -0.265  TNS Slack -8.730 Density 42.03
[05/28 17:49:32    932s] 
[05/28 17:49:32    932s] ** Summary: Restruct = 0 Buffer Deletion = 356 Declone = 166 Resize = 1321 **
[05/28 17:49:32    932s] --------------------------------------------------------------
[05/28 17:49:32    932s] |                                   | Total     | Sequential |
[05/28 17:49:32    932s] --------------------------------------------------------------
[05/28 17:49:32    932s] | Num insts resized                 |    1301  |      62    |
[05/28 17:49:32    932s] | Num insts undone                  |     103  |       0    |
[05/28 17:49:32    932s] | Num insts Downsized               |    1301  |      62    |
[05/28 17:49:32    932s] | Num insts Samesized               |       0  |       0    |
[05/28 17:49:32    932s] | Num insts Upsized                 |       0  |       0    |
[05/28 17:49:32    932s] | Num multiple commits+uncommits    |      24  |       -    |
[05/28 17:49:32    932s] --------------------------------------------------------------
[05/28 17:49:32    932s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:49:32    932s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:49:32    932s] **** End NDR-Layer Usage Statistics ****
[05/28 17:49:32    932s] End: Core Area Reclaim Optimization (cpu = 0:00:29.7) (real = 0:00:29.0) **
[05/28 17:49:33    933s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.179, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:       Starting CMU at level 4, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.190, REAL:0.184, MEM:2241.4M
[05/28 17:49:33    933s] 
[05/28 17:49:33    933s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.298, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.300, REAL:0.298, MEM:2241.4M
[05/28 17:49:33    933s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.6
[05/28 17:49:33    933s] OPERPROF: Starting RefinePlace at level 1, MEM:2241.4M
[05/28 17:49:33    933s] *** Starting refinePlace (0:15:34 mem=2241.4M) ***
[05/28 17:49:33    933s] Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
[05/28 17:49:33    933s] Info: 97 insts are soft-fixed.
[05/28 17:49:33    933s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:33    933s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:49:33    933s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:49:33    933s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:33    933s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2241.4M
[05/28 17:49:33    933s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2241.4M
[05/28 17:49:33    933s] Starting refinePlace ...
[05/28 17:49:33    933s] 
[05/28 17:49:33    933s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:49:33    934s] 
[05/28 17:49:33    934s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:49:34    934s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:34    934s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2241.4MB) @(0:15:34 - 0:15:35).
[05/28 17:49:34    934s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:34    934s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2241.4MB
[05/28 17:49:34    934s] Statistics of distance of Instance movement in refine placement:
[05/28 17:49:34    934s]   maximum (X+Y) =         0.00 um
[05/28 17:49:34    934s]   mean    (X+Y) =         0.00 um
[05/28 17:49:34    934s] Total instances flipped for legalization: 307
[05/28 17:49:34    934s] Summary Report:
[05/28 17:49:34    934s] Instances move: 0 (out of 47190 movable)
[05/28 17:49:34    934s] Instances flipped: 307
[05/28 17:49:34    934s] Mean displacement: 0.00 um
[05/28 17:49:34    934s] Max displacement: 0.00 um 
[05/28 17:49:34    934s] Total instances moved : 0
[05/28 17:49:34    934s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.090, REAL:1.096, MEM:2241.4M
[05/28 17:49:34    934s] Total net bbox length = 8.827e+05 (4.286e+05 4.540e+05) (ext = 3.697e+04)
[05/28 17:49:34    934s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2241.4MB
[05/28 17:49:34    934s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2241.4MB) @(0:15:34 - 0:15:35).
[05/28 17:49:34    934s] *** Finished refinePlace (0:15:35 mem=2241.4M) ***
[05/28 17:49:34    934s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.6
[05/28 17:49:34    934s] OPERPROF: Finished RefinePlace at level 1, CPU:1.300, REAL:1.298, MEM:2241.4M
[05/28 17:49:35    935s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.4M
[05/28 17:49:35    935s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.170, MEM:2241.4M
[05/28 17:49:35    935s] *** maximum move = 0.00 um ***
[05/28 17:49:35    935s] *** Finished re-routing un-routed nets (2241.4M) ***
[05/28 17:49:35    935s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.4M
[05/28 17:49:35    935s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.4M
[05/28 17:49:35    935s] OPERPROF:     Starting CMU at level 3, MEM:2241.4M
[05/28 17:49:35    935s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:2241.4M
[05/28 17:49:35    936s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.189, MEM:2241.4M
[05/28 17:49:35    936s] 
[05/28 17:49:35    936s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2241.4M
[05/28 17:49:35    936s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2241.4M
[05/28 17:49:35    936s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.309, MEM:2241.4M
[05/28 17:49:36    936s] 
[05/28 17:49:36    936s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:04.0 mem=2241.4M) ***
[05/28 17:49:36    936s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.9
[05/28 17:49:36    936s] *** AreaOpt [finish] : cpu/real = 0:00:33.3/0:00:33.3 (1.0), totSession cpu/real = 0:15:36.5/0:16:03.8 (1.0), mem = 2241.4M
[05/28 17:49:36    936s] 
[05/28 17:49:36    936s] =============================================================================================
[05/28 17:49:36    936s]  Step TAT Report for AreaOpt #2
[05/28 17:49:36    936s] =============================================================================================
[05/28 17:49:36    936s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:49:36    936s] ---------------------------------------------------------------------------------------------
[05/28 17:49:36    936s] [ RefinePlace            ]      1   0:00:03.6  (  10.8 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 17:49:36    936s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:49:36    936s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:36    936s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:49:36    936s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:36    936s] [ OptSingleIteration     ]      7   0:00:00.7  (   2.2 % )     0:00:26.6 /  0:00:26.6    1.0
[05/28 17:49:36    936s] [ OptGetWeight           ]    333   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.7
[05/28 17:49:36    936s] [ OptEval                ]    333   0:00:10.8  (  32.5 % )     0:00:10.8 /  0:00:10.9    1.0
[05/28 17:49:36    936s] [ OptCommit              ]    333   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.7    0.9
[05/28 17:49:36    936s] [ IncrTimingUpdate       ]    195   0:00:08.9  (  26.9 % )     0:00:08.9 /  0:00:09.1    1.0
[05/28 17:49:36    936s] [ PostCommitDelayUpdate  ]    372   0:00:01.3  (   3.9 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 17:49:36    936s] [ IncrDelayCalc          ]    766   0:00:03.9  (  11.9 % )     0:00:03.9 /  0:00:03.9    1.0
[05/28 17:49:36    936s] [ MISC                   ]          0:00:02.5  (   7.6 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 17:49:36    936s] ---------------------------------------------------------------------------------------------
[05/28 17:49:36    936s]  AreaOpt #2 TOTAL                   0:00:33.3  ( 100.0 % )     0:00:33.3 /  0:00:33.3    1.0
[05/28 17:49:36    936s] ---------------------------------------------------------------------------------------------
[05/28 17:49:36    936s] 
[05/28 17:49:36    936s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2206.3M
[05/28 17:49:36    936s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.164, MEM:2206.3M
[05/28 17:49:36    936s] TotalInstCnt at PhyDesignMc Destruction: 47,190
[05/28 17:49:36    936s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:33, mem=2168.35M, totSessionCpu=0:15:37).
[05/28 17:49:37    937s] GigaOpt: WNS changes during reclaim: -0.014 -> -0.015 (bump 0.001, threshold 0.109) 1
[05/28 17:49:37    937s] GigaOpt: TNS changes during reclaim: -8.728 -> -8.730 (bump -17.456, threshold 2.0) 1
[05/28 17:49:37    937s] GigaOpt: TNS changes during reclaim: -8.728 -> -8.730 (bump 0.002, threshold 54.5) 1
[05/28 17:49:37    937s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.002 (bump 0.0, threshold 2.0) 0
[05/28 17:49:37    937s] GigaOpt: TNS changes during reclaim: -8.728 -> -8.730 (bump 0.002, threshold 54.5) 0
[05/28 17:49:37    937s] Begin: GigaOpt postEco DRV Optimization
[05/28 17:49:37    937s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS
[05/28 17:49:37    937s] *info: Marking 97 level shifter instances dont touch
[05/28 17:49:37    937s] *info: Marking 0 isolation instances dont touch
[05/28 17:49:37    937s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:49:37    937s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:37.7/0:16:05.0 (1.0), mem = 2168.3M
[05/28 17:49:37    937s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.10
[05/28 17:49:37    937s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:49:37    937s] ### Creating PhyDesignMc. totSessionCpu=0:15:38 mem=2168.3M
[05/28 17:49:37    937s] OPERPROF: Starting DPlace-Init at level 1, MEM:2168.3M
[05/28 17:49:37    937s] z: 2, totalTracks: 1
[05/28 17:49:37    937s] z: 4, totalTracks: 1
[05/28 17:49:37    937s] z: 6, totalTracks: 1
[05/28 17:49:37    937s] z: 8, totalTracks: 1
[05/28 17:49:37    937s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:49:37    937s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2168.3M
[05/28 17:49:37    937s] OPERPROF:     Starting CMU at level 3, MEM:2168.3M
[05/28 17:49:37    937s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:2168.3M
[05/28 17:49:37    937s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.154, MEM:2168.3M
[05/28 17:49:37    937s] 
[05/28 17:49:37    937s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2168.3MB).
[05/28 17:49:37    937s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.269, MEM:2168.3M
[05/28 17:49:38    938s] TotalInstCnt at PhyDesignMc Initialization: 47,190
[05/28 17:49:38    938s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:38 mem=2168.3M
[05/28 17:49:38    938s] ### Creating RouteCongInterface, started
[05/28 17:49:38    938s] 
[05/28 17:49:38    938s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:49:38    938s] 
[05/28 17:49:38    938s] #optDebug: {0, 1.200}
[05/28 17:49:38    938s] ### Creating RouteCongInterface, finished
[05/28 17:49:38    938s] ### Creating LA Mngr. totSessionCpu=0:15:39 mem=2168.3M
[05/28 17:49:38    938s] ### Creating LA Mngr, finished. totSessionCpu=0:15:39 mem=2168.3M
[05/28 17:49:38    938s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:49:39    939s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:49:41    941s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2187.4M
[05/28 17:49:41    941s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2187.4M
[05/28 17:49:42    942s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:49:42    942s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 17:49:42    942s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:49:42    942s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:49:42    942s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:49:43    943s] Info: violation cost 1.685966 (cap = 0.509476, tran = 1.176491, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:49:43    943s] |    12|    12|    -0.04|     2|     4|    -0.00|     0|     0|     0|     0|    -0.26|    -8.73|       0|       0|       0|  42.03|          |         |
[05/28 17:49:43    943s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:49:43    944s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.82|       9|       0|       7|  42.04| 0:00:00.0|  2231.7M|
[05/28 17:49:43    944s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:49:44    944s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -8.82|       0|       0|       0|  42.04| 0:00:00.0|  2231.7M|
[05/28 17:49:44    944s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:49:44    944s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:49:44    944s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:49:44    944s] **** End NDR-Layer Usage Statistics ****
[05/28 17:49:44    944s] 
[05/28 17:49:44    944s] *** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=2231.7M) ***
[05/28 17:49:44    944s] 
[05/28 17:49:44    944s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.154, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:       Starting CMU at level 4, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.176, MEM:2247.7M
[05/28 17:49:44    944s] 
[05/28 17:49:44    944s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.284, MEM:2247.7M
[05/28 17:49:44    944s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.285, MEM:2247.7M
[05/28 17:49:44    944s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.7
[05/28 17:49:44    944s] OPERPROF: Starting RefinePlace at level 1, MEM:2247.7M
[05/28 17:49:44    944s] *** Starting refinePlace (0:15:45 mem=2247.7M) ***
[05/28 17:49:44    944s] Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
[05/28 17:49:44    945s] Info: 97 insts are soft-fixed.
[05/28 17:49:44    945s] 
[05/28 17:49:44    945s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:49:44    945s] 
[05/28 17:49:44    945s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:49:44    945s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:44    945s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:49:44    945s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:49:44    945s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:44    945s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2247.7M
[05/28 17:49:44    945s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2247.7M
[05/28 17:49:44    945s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2247.7M
[05/28 17:49:44    945s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2247.7M
[05/28 17:49:44    945s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2247.7M
[05/28 17:49:44    945s] Starting refinePlace ...
[05/28 17:49:45    945s] 
[05/28 17:49:45    945s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:49:45    945s] 
[05/28 17:49:45    945s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:49:46    946s] Move report: legalization moves 10 insts, mean move: 1.05 um, max move: 2.28 um
[05/28 17:49:46    946s] 	Max move on inst (I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n): (395.96, 108.68) --> (396.57, 110.35)
[05/28 17:49:46    946s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2250.7MB) @(0:15:45 - 0:15:46).
[05/28 17:49:46    946s] Move report: Detail placement moves 10 insts, mean move: 1.05 um, max move: 2.28 um
[05/28 17:49:46    946s] 	Max move on inst (I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n): (395.96, 108.68) --> (396.57, 110.35)
[05/28 17:49:46    946s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:02.0 MEM: 2250.7MB
[05/28 17:49:46    946s] Statistics of distance of Instance movement in refine placement:
[05/28 17:49:46    946s]   maximum (X+Y) =         2.28 um
[05/28 17:49:46    946s]   inst (I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n) with max move: (395.96, 108.68) -> (396.568, 110.352)
[05/28 17:49:46    946s]   mean    (X+Y) =         1.05 um
[05/28 17:49:46    946s] Summary Report:
[05/28 17:49:46    946s] Instances move: 10 (out of 47199 movable)
[05/28 17:49:46    946s] Instances flipped: 0
[05/28 17:49:46    946s] Mean displacement: 1.05 um
[05/28 17:49:46    946s] Max displacement: 2.28 um (Instance: I_CLOCKING/FE_OFC6804_FE_OFN2192_prst_n) (395.96, 108.68) -> (396.568, 110.352)
[05/28 17:49:46    946s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/28 17:49:46    946s] Total instances moved : 10
[05/28 17:49:46    946s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.059, MEM:2250.7M
[05/28 17:49:46    946s] Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
[05/28 17:49:46    946s] Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2250.7MB
[05/28 17:49:46    946s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:02.0, mem=2250.7MB) @(0:15:45 - 0:15:46).
[05/28 17:49:46    946s] *** Finished refinePlace (0:15:46 mem=2250.7M) ***
[05/28 17:49:46    946s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.7
[05/28 17:49:46    946s] OPERPROF: Finished RefinePlace at level 1, CPU:1.270, REAL:1.267, MEM:2250.7M
[05/28 17:49:46    946s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2250.7M
[05/28 17:49:46    946s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.146, MEM:2250.7M
[05/28 17:49:46    946s] *** maximum move = 2.28 um ***
[05/28 17:49:46    946s] *** Finished re-routing un-routed nets (2250.7M) ***
[05/28 17:49:46    946s] OPERPROF: Starting DPlace-Init at level 1, MEM:2250.7M
[05/28 17:49:46    947s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2250.7M
[05/28 17:49:47    947s] OPERPROF:     Starting CMU at level 3, MEM:2250.7M
[05/28 17:49:47    947s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2250.7M
[05/28 17:49:47    947s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.171, MEM:2250.7M
[05/28 17:49:47    947s] 
[05/28 17:49:47    947s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2250.7M
[05/28 17:49:47    947s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2250.7M
[05/28 17:49:47    947s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.282, MEM:2250.7M
[05/28 17:49:47    947s] 
[05/28 17:49:47    947s] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2250.7M) ***
[05/28 17:49:47    947s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2215.6M
[05/28 17:49:47    947s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.153, MEM:2215.6M
[05/28 17:49:47    947s] TotalInstCnt at PhyDesignMc Destruction: 47,199
[05/28 17:49:47    947s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.10
[05/28 17:49:47    947s] *** DrvOpt [finish] : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:15:47.8/0:16:15.1 (1.0), mem = 2215.6M
[05/28 17:49:47    947s] 
[05/28 17:49:47    947s] =============================================================================================
[05/28 17:49:47    947s]  Step TAT Report for DrvOpt #4
[05/28 17:49:47    947s] =============================================================================================
[05/28 17:49:47    947s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:49:47    947s] ---------------------------------------------------------------------------------------------
[05/28 17:49:47    947s] [ RefinePlace            ]      1   0:00:03.4  (  33.1 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 17:49:47    947s] [ SlackTraversorInit     ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:49:47    947s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.1
[05/28 17:49:47    947s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   6.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:49:47    947s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:49:47    947s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:47    947s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:49:47    947s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:49:47    947s] [ OptEval                ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:49:47    947s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:49:47    947s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 17:49:47    947s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:49:47    947s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.4
[05/28 17:49:47    947s] [ DrvFindVioNets         ]      3   0:00:01.1  (  10.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 17:49:47    947s] [ DrvComputeSummary      ]      3   0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:49:47    947s] [ MISC                   ]          0:00:03.8  (  36.7 % )     0:00:03.8 /  0:00:03.7    1.0
[05/28 17:49:47    947s] ---------------------------------------------------------------------------------------------
[05/28 17:49:47    947s]  DrvOpt #4 TOTAL                    0:00:10.2  ( 100.0 % )     0:00:10.2 /  0:00:10.3    1.0
[05/28 17:49:47    947s] ---------------------------------------------------------------------------------------------
[05/28 17:49:47    947s] 
[05/28 17:49:47    947s] End: GigaOpt postEco DRV Optimization
[05/28 17:49:48    948s] GigaOpt: WNS changes after postEco optimization: -0.015 -> -0.043 (bump = 0.028)
[05/28 17:49:48    948s] Begin: GigaOpt nonLegal postEco optimization
[05/28 17:49:48    948s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/28 17:49:48    948s] *info: Marking 97 level shifter instances dont touch
[05/28 17:49:48    948s] *info: Marking 0 isolation instances dont touch
[05/28 17:49:48    948s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:49:48    948s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:48.4/0:16:15.7 (1.0), mem = 2215.6M
[05/28 17:49:48    948s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.11
[05/28 17:49:48    948s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:49:48    948s] ### Creating PhyDesignMc. totSessionCpu=0:15:48 mem=2215.6M
[05/28 17:49:48    948s] OPERPROF: Starting DPlace-Init at level 1, MEM:2215.6M
[05/28 17:49:48    948s] z: 2, totalTracks: 1
[05/28 17:49:48    948s] z: 4, totalTracks: 1
[05/28 17:49:48    948s] z: 6, totalTracks: 1
[05/28 17:49:48    948s] z: 8, totalTracks: 1
[05/28 17:49:48    948s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:49:48    948s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2215.6M
[05/28 17:49:48    948s] OPERPROF:     Starting CMU at level 3, MEM:2215.6M
[05/28 17:49:48    948s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2215.6M
[05/28 17:49:48    948s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.155, MEM:2215.6M
[05/28 17:49:48    948s] 
[05/28 17:49:48    948s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2215.6MB).
[05/28 17:49:48    948s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.267, MEM:2215.6M
[05/28 17:49:48    948s] TotalInstCnt at PhyDesignMc Initialization: 47,199
[05/28 17:49:48    948s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:49 mem=2215.6M
[05/28 17:49:48    948s] ### Creating RouteCongInterface, started
[05/28 17:49:49    949s] 
[05/28 17:49:49    949s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:49:49    949s] 
[05/28 17:49:49    949s] #optDebug: {0, 1.200}
[05/28 17:49:49    949s] ### Creating RouteCongInterface, finished
[05/28 17:49:49    949s] ### Creating LA Mngr. totSessionCpu=0:15:49 mem=2215.6M
[05/28 17:49:49    949s] ### Creating LA Mngr, finished. totSessionCpu=0:15:49 mem=2215.6M
[05/28 17:49:49    949s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:49:52    953s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:49:52    953s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:49:52    953s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:49:52    953s] *info: 92 clock nets excluded
[05/28 17:49:52    953s] *info: Marking 97 level shifter instances dont touch
[05/28 17:49:53    953s] *info: Marking 0 isolation instances dont touch
[05/28 17:49:53    953s] *info: 3 special nets excluded.
[05/28 17:49:53    953s] *info: 1026 no-driver nets excluded.
[05/28 17:49:53    953s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:49:53    953s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:49:53    953s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:49:53    953s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:49:53    953s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:49:54    954s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.3
[05/28 17:49:54    954s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:49:54    954s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:49:54    954s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:49:54    954s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:49:54    954s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:49:54    955s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.816 Density 42.04
[05/28 17:49:55    955s] Optimizer WNS Pass 0
[05/28 17:49:55    955s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      |-0.030|-0.088|
|HEPG                         |-0.030|-0.088|
|All Paths                    |-0.265|-8.816|
+-----------------------------+------+------+

[05/28 17:49:55    955s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2234.7M
[05/28 17:49:55    955s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2234.7M
[05/28 17:49:55    955s] Active Path Group: reg2cgate reg2reg  
[05/28 17:49:55    955s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:55    955s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:49:55    955s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:55    955s] |  -0.030|   -0.265|  -0.088|   -8.816|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 17:49:55    955s] |   0.000|   -0.265|   0.000|   -8.728|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|       NA| NA                                                 |
[05/28 17:49:55    955s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:55    955s] 
[05/28 17:49:55    955s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2250.7M) ***
[05/28 17:49:55    955s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:49:55    956s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:55    956s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:49:55    956s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:55    956s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2250.7M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:49:56    956s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:01.0| 2250.7M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:49:56    956s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:49:56    956s] 
[05/28 17:49:56    956s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2250.7M) ***
[05/28 17:49:56    956s] 
[05/28 17:49:56    956s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=2250.7M) ***
[05/28 17:49:56    956s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:49:56    956s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
[05/28 17:49:56    956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.2
[05/28 17:49:56    956s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.167, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF:       Starting CMU at level 4, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.007, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.180, REAL:0.178, MEM:2250.7M
[05/28 17:49:56    956s] 
[05/28 17:49:56    956s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.287, MEM:2250.7M
[05/28 17:49:56    956s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.287, MEM:2250.7M
[05/28 17:49:56    956s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.8
[05/28 17:49:56    956s] OPERPROF: Starting RefinePlace at level 1, MEM:2250.7M
[05/28 17:49:56    956s] *** Starting refinePlace (0:15:57 mem=2250.7M) ***
[05/28 17:49:56    956s] Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
[05/28 17:49:56    957s] Info: 97 insts are soft-fixed.
[05/28 17:49:56    957s] 
[05/28 17:49:56    957s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:49:56    957s] 
[05/28 17:49:56    957s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:49:56    957s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:56    957s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:49:56    957s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:49:56    957s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:56    957s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2250.7M
[05/28 17:49:56    957s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2250.7M
[05/28 17:49:56    957s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2250.7M
[05/28 17:49:57    957s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2250.7M
[05/28 17:49:57    957s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2250.7M
[05/28 17:49:57    957s] Starting refinePlace ...
[05/28 17:49:57    957s]   Spread Effort: high, pre-route mode, useDDP on.
[05/28 17:49:57    957s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2259.8MB) @(0:15:57 - 0:15:57).
[05/28 17:49:57    957s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:49:57    957s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 17:49:57    957s] 
[05/28 17:49:57    957s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:49:57    957s] 
[05/28 17:49:57    957s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:49:58    958s] Move report: legalization moves 10 insts, mean move: 2.26 um, max move: 4.56 um
[05/28 17:49:58    958s] 	Max move on inst (I_BLENDER_0/U1012): (374.53, 486.55) --> (373.31, 483.21)
[05/28 17:49:58    958s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2259.8MB) @(0:15:57 - 0:15:58).
[05/28 17:49:58    958s] Move report: Detail placement moves 10 insts, mean move: 2.26 um, max move: 4.56 um
[05/28 17:49:58    958s] 	Max move on inst (I_BLENDER_0/U1012): (374.53, 486.55) --> (373.31, 483.21)
[05/28 17:49:58    958s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2259.8MB
[05/28 17:49:58    958s] Statistics of distance of Instance movement in refine placement:
[05/28 17:49:58    958s]   maximum (X+Y) =         4.56 um
[05/28 17:49:58    958s]   inst (I_BLENDER_0/U1012) with max move: (374.528, 486.552) -> (373.312, 483.208)
[05/28 17:49:58    958s]   mean    (X+Y) =         2.26 um
[05/28 17:49:58    958s] Summary Report:
[05/28 17:49:58    958s] Instances move: 10 (out of 47201 movable)
[05/28 17:49:58    958s] Instances flipped: 0
[05/28 17:49:58    958s] Mean displacement: 2.26 um
[05/28 17:49:58    958s] Max displacement: 4.56 um (Instance: I_BLENDER_0/U1012) (374.528, 486.552) -> (373.312, 483.208)
[05/28 17:49:58    958s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
[05/28 17:49:58    958s] Total instances moved : 10
[05/28 17:49:58    958s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.270, REAL:1.266, MEM:2259.8M
[05/28 17:49:58    958s] Total net bbox length = 8.827e+05 (4.286e+05 4.541e+05) (ext = 3.697e+04)
[05/28 17:49:58    958s] Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2259.8MB
[05/28 17:49:58    958s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:02.0, mem=2259.8MB) @(0:15:57 - 0:15:58).
[05/28 17:49:58    958s] *** Finished refinePlace (0:15:58 mem=2259.8M) ***
[05/28 17:49:58    958s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.8
[05/28 17:49:58    958s] OPERPROF: Finished RefinePlace at level 1, CPU:1.480, REAL:1.481, MEM:2259.8M
[05/28 17:49:58    958s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2259.8M
[05/28 17:49:58    959s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:2259.8M
[05/28 17:49:58    959s] *** maximum move = 4.56 um ***
[05/28 17:49:58    959s] *** Finished re-routing un-routed nets (2259.8M) ***
[05/28 17:49:59    959s] OPERPROF: Starting DPlace-Init at level 1, MEM:2259.8M
[05/28 17:49:59    959s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2259.8M
[05/28 17:49:59    959s] OPERPROF:     Starting CMU at level 3, MEM:2259.8M
[05/28 17:49:59    959s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2259.8M
[05/28 17:49:59    959s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.172, MEM:2259.8M
[05/28 17:49:59    959s] 
[05/28 17:49:59    959s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.281, MEM:2259.8M
[05/28 17:49:59    959s] 
[05/28 17:49:59    959s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2259.8M) ***
[05/28 17:49:59    959s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.2
[05/28 17:50:00    960s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
[05/28 17:50:00    960s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:00    960s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:50:00    960s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:50:00    960s] **** End NDR-Layer Usage Statistics ****
[05/28 17:50:00    960s] 
[05/28 17:50:00    960s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=2259.8M) ***
[05/28 17:50:00    960s] 
[05/28 17:50:00    960s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.3
[05/28 17:50:00    960s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.7M
[05/28 17:50:00    960s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.170, MEM:2224.7M
[05/28 17:50:00    960s] TotalInstCnt at PhyDesignMc Destruction: 47,201
[05/28 17:50:00    960s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.11
[05/28 17:50:00    960s] *** SetupOpt [finish] : cpu/real = 0:00:12.1/0:00:12.1 (1.0), totSession cpu/real = 0:16:00.4/0:16:27.7 (1.0), mem = 2224.7M
[05/28 17:50:00    960s] 
[05/28 17:50:00    960s] =============================================================================================
[05/28 17:50:00    960s]  Step TAT Report for WnsOpt #2
[05/28 17:50:00    960s] =============================================================================================
[05/28 17:50:00    960s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:50:00    960s] ---------------------------------------------------------------------------------------------
[05/28 17:50:00    960s] [ RefinePlace            ]      1   0:00:03.6  (  30.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 17:50:00    960s] [ SlackTraversorInit     ]      2   0:00:00.8  (   6.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:50:00    960s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[05/28 17:50:00    960s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:50:00    960s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:50:00    960s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:00    960s] [ TransformInit          ]      1   0:00:05.6  (  46.4 % )     0:00:05.6 /  0:00:05.6    1.0
[05/28 17:50:00    960s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:50:00    960s] [ OptGetWeight           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 17:50:00    960s] [ OptEval                ]      4   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:50:00    960s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.5
[05/28 17:50:00    960s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:50:00    960s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 17:50:00    960s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:50:00    960s] [ SetupOptGetWorkingSet  ]     12   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:50:00    960s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:00    960s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 17:50:00    960s] [ MISC                   ]          0:00:00.9  (   7.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:50:00    960s] ---------------------------------------------------------------------------------------------
[05/28 17:50:00    960s]  WnsOpt #2 TOTAL                    0:00:12.1  ( 100.0 % )     0:00:12.1 /  0:00:12.1    1.0
[05/28 17:50:00    960s] ---------------------------------------------------------------------------------------------
[05/28 17:50:00    960s] 
[05/28 17:50:00    960s] End: GigaOpt nonLegal postEco optimization
[05/28 17:50:01    961s] Design TNS changes after trial route: -8.730 -> -8.728
[05/28 17:50:01    961s] Begin: GigaOpt TNS non-legal recovery
[05/28 17:50:01    961s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/28 17:50:01    961s] *info: Marking 97 level shifter instances dont touch
[05/28 17:50:01    961s] *info: Marking 0 isolation instances dont touch
[05/28 17:50:01    961s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:50:01    961s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:01.5/0:16:28.8 (1.0), mem = 2224.7M
[05/28 17:50:01    961s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.12
[05/28 17:50:01    961s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:50:01    961s] ### Creating PhyDesignMc. totSessionCpu=0:16:01 mem=2224.7M
[05/28 17:50:01    961s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.7M
[05/28 17:50:01    961s] z: 2, totalTracks: 1
[05/28 17:50:01    961s] z: 4, totalTracks: 1
[05/28 17:50:01    961s] z: 6, totalTracks: 1
[05/28 17:50:01    961s] z: 8, totalTracks: 1
[05/28 17:50:01    961s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:50:01    961s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.7M
[05/28 17:50:01    961s] OPERPROF:     Starting CMU at level 3, MEM:2224.7M
[05/28 17:50:01    961s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2224.7M
[05/28 17:50:01    961s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.168, MEM:2224.7M
[05/28 17:50:01    961s] 
[05/28 17:50:01    961s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2224.7MB).
[05/28 17:50:01    961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.290, MEM:2224.7M
[05/28 17:50:02    962s] TotalInstCnt at PhyDesignMc Initialization: 47,201
[05/28 17:50:02    962s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:02 mem=2224.7M
[05/28 17:50:02    962s] ### Creating RouteCongInterface, started
[05/28 17:50:02    962s] 
[05/28 17:50:02    962s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:50:02    962s] 
[05/28 17:50:02    962s] #optDebug: {0, 1.200}
[05/28 17:50:02    962s] ### Creating RouteCongInterface, finished
[05/28 17:50:02    962s] ### Creating LA Mngr. totSessionCpu=0:16:02 mem=2224.7M
[05/28 17:50:02    962s] ### Creating LA Mngr, finished. totSessionCpu=0:16:02 mem=2224.7M
[05/28 17:50:02    962s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:05    966s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:05    966s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:05    966s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:05    966s] *info: 92 clock nets excluded
[05/28 17:50:05    966s] *info: Marking 97 level shifter instances dont touch
[05/28 17:50:05    966s] *info: Marking 0 isolation instances dont touch
[05/28 17:50:05    966s] *info: 3 special nets excluded.
[05/28 17:50:06    966s] *info: 1026 no-driver nets excluded.
[05/28 17:50:06    966s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:50:06    966s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:50:06    966s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:06    966s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:06    966s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:07    967s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.4
[05/28 17:50:07    967s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:50:07    967s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:50:07    967s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:50:07    967s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:50:07    967s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:50:07    968s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
[05/28 17:50:07    968s] Optimizer TNS Opt
[05/28 17:50:07    968s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:07    968s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2243.8M
[05/28 17:50:07    968s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2243.8M
[05/28 17:50:08    968s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:50:08    968s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:08    968s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:50:08    968s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:08    968s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:50:08    968s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:50:08    968s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
[05/28 17:50:08    968s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:08    968s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:08    968s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:50:08    968s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:50:08    968s] **** End NDR-Layer Usage Statistics ****
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2259.8M) ***
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.4
[05/28 17:50:08    968s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.7M
[05/28 17:50:08    968s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.149, MEM:2224.7M
[05/28 17:50:08    968s] TotalInstCnt at PhyDesignMc Destruction: 47,201
[05/28 17:50:08    968s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.12
[05/28 17:50:08    968s] *** SetupOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:16:08.8/0:16:36.1 (1.0), mem = 2224.7M
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] =============================================================================================
[05/28 17:50:08    968s]  Step TAT Report for TnsOpt #2
[05/28 17:50:08    968s] =============================================================================================
[05/28 17:50:08    968s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:50:08    968s] ---------------------------------------------------------------------------------------------
[05/28 17:50:08    968s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:50:08    968s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[05/28 17:50:08    968s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   9.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:50:08    968s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.3    1.2
[05/28 17:50:08    968s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ TransformInit          ]      1   0:00:05.3  (  72.4 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 17:50:08    968s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 17:50:08    968s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[05/28 17:50:08    968s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:08    968s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 17:50:08    968s] [ MISC                   ]          0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:50:08    968s] ---------------------------------------------------------------------------------------------
[05/28 17:50:08    968s]  TnsOpt #2 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:07.4    1.0
[05/28 17:50:08    968s] ---------------------------------------------------------------------------------------------
[05/28 17:50:08    968s] 
[05/28 17:50:08    968s] End: GigaOpt TNS non-legal recovery
[05/28 17:50:08    968s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2224.7M
[05/28 17:50:08    969s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.166, MEM:2224.7M
[05/28 17:50:08    969s] 
[05/28 17:50:08    969s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/28 17:50:08    969s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/28 17:50:09    969s] *info: Marking 97 level shifter instances dont touch
[05/28 17:50:09    969s] *info: Marking 0 isolation instances dont touch
[05/28 17:50:09    969s] Info: 92 clock nets excluded from IPO operation.
[05/28 17:50:09    969s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:09.3/0:16:36.6 (1.0), mem = 2224.7M
[05/28 17:50:09    969s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.13
[05/28 17:50:09    969s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:50:09    969s] ### Creating PhyDesignMc. totSessionCpu=0:16:09 mem=2224.7M
[05/28 17:50:09    969s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.7M
[05/28 17:50:09    969s] z: 2, totalTracks: 1
[05/28 17:50:09    969s] z: 4, totalTracks: 1
[05/28 17:50:09    969s] z: 6, totalTracks: 1
[05/28 17:50:09    969s] z: 8, totalTracks: 1
[05/28 17:50:09    969s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 17:50:09    969s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.7M
[05/28 17:50:09    969s] OPERPROF:     Starting CMU at level 3, MEM:2224.7M
[05/28 17:50:09    969s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2224.7M
[05/28 17:50:09    969s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:2224.7M
[05/28 17:50:09    969s] 
[05/28 17:50:09    969s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2224.7MB).
[05/28 17:50:09    969s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.268, MEM:2224.7M
[05/28 17:50:09    969s] TotalInstCnt at PhyDesignMc Initialization: 47,201
[05/28 17:50:09    969s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:10 mem=2224.7M
[05/28 17:50:09    969s] ### Creating RouteCongInterface, started
[05/28 17:50:09    970s] 
[05/28 17:50:09    970s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:50:09    970s] 
[05/28 17:50:09    970s] #optDebug: {0, 1.200}
[05/28 17:50:09    970s] ### Creating RouteCongInterface, finished
[05/28 17:50:09    970s] ### Creating LA Mngr. totSessionCpu=0:16:10 mem=2224.7M
[05/28 17:50:09    970s] ### Creating LA Mngr, finished. totSessionCpu=0:16:10 mem=2224.7M
[05/28 17:50:09    970s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:13    973s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:13    973s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:13    974s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:50:13    974s] *info: 92 clock nets excluded
[05/28 17:50:13    974s] *info: Marking 97 level shifter instances dont touch
[05/28 17:50:13    974s] *info: Marking 0 isolation instances dont touch
[05/28 17:50:13    974s] *info: 3 special nets excluded.
[05/28 17:50:13    974s] *info: 1026 no-driver nets excluded.
[05/28 17:50:14    974s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:50:14    974s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:50:14    974s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:14    974s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:14    974s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:50:15    975s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.5
[05/28 17:50:15    975s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:50:15    975s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:50:15    975s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:50:15    975s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:50:15    975s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:50:16    976s] ** GigaOpt Optimizer WNS Slack -0.265 TNS Slack -8.728 Density 42.04
[05/28 17:50:16    976s] Optimizer TNS Opt
[05/28 17:50:16    976s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:16    976s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2243.8M
[05/28 17:50:16    976s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2243.8M
[05/28 17:50:16    976s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:50:16    976s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:16    976s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:50:16    976s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:16    976s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:50:16    976s] |  -0.265|   -0.265|  -8.728|   -8.728|    42.04%|   0:00:00.0| 2259.8M|test_worst_scenario|   in2out| sd_DQ_out[31]                                      |
[05/28 17:50:16    976s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=2259.8M) ***
[05/28 17:50:16    976s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:16    976s] OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.265|-8.728|
|reg2cgate                    | 0.416| 0.000|
|reg2reg                      | 0.000| 0.000|
|HEPG                         | 0.000| 0.000|
|All Paths                    |-0.265|-8.728|
+-----------------------------+------+------+

[05/28 17:50:16    976s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:50:16    976s] 0 Ndr or Layer constraints added by optimization 
[05/28 17:50:16    976s] **** End NDR-Layer Usage Statistics ****
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2259.8M) ***
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.5
[05/28 17:50:16    976s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2224.7M
[05/28 17:50:16    976s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.160, MEM:2224.7M
[05/28 17:50:16    976s] TotalInstCnt at PhyDesignMc Destruction: 47,201
[05/28 17:50:16    976s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.13
[05/28 17:50:16    976s] *** SetupOpt [finish] : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:16:16.9/0:16:44.2 (1.0), mem = 2224.7M
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] =============================================================================================
[05/28 17:50:16    976s]  Step TAT Report for TnsOpt #3
[05/28 17:50:16    976s] =============================================================================================
[05/28 17:50:16    976s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:50:16    976s] ---------------------------------------------------------------------------------------------
[05/28 17:50:16    976s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:50:16    976s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   8.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:50:16    976s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 17:50:16    976s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ TransformInit          ]      1   0:00:05.7  (  74.7 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:50:16    976s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:50:16    976s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[05/28 17:50:16    976s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:50:16    976s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/28 17:50:16    976s] [ MISC                   ]          0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:50:16    976s] ---------------------------------------------------------------------------------------------
[05/28 17:50:16    976s]  TnsOpt #3 TOTAL                    0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[05/28 17:50:16    976s] ---------------------------------------------------------------------------------------------
[05/28 17:50:16    976s] 
[05/28 17:50:16    976s] End: GigaOpt Optimization in post-eco TNS mode
[05/28 17:50:17    977s] 
[05/28 17:50:17    977s] Active setup views:
[05/28 17:50:17    977s]  func_worst_scenario
[05/28 17:50:17    977s]   Dominating endpoints: 9085
[05/28 17:50:17    977s]   Dominating TNS: -8.728
[05/28 17:50:17    977s] 
[05/28 17:50:17    977s]  test_worst_scenario
[05/28 17:50:17    977s]   Dominating endpoints: 2677
[05/28 17:50:17    977s]   Dominating TNS: -0.000
[05/28 17:50:17    977s] 
[05/28 17:50:17    978s] Extraction called for design 'ORCA_TOP' of instances=47241 and nets=50882 using extraction engine 'preRoute' .
[05/28 17:50:17    978s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 17:50:17    978s] Type 'man IMPEXT-3530' for more detail.
[05/28 17:50:17    978s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:50:17    978s] RC Extraction called in multi-corner(2) mode.
[05/28 17:50:17    978s] RCMode: PreRoute
[05/28 17:50:17    978s]       RC Corner Indexes            0       1   
[05/28 17:50:17    978s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:50:17    978s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:50:17    978s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:50:17    978s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:50:17    978s] Shrink Factor                : 1.00000
[05/28 17:50:17    978s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:50:17    978s] Using capacitance table file ...
[05/28 17:50:17    978s] RC Grid backup saved.
[05/28 17:50:18    978s] LayerId::1 widthSet size::4
[05/28 17:50:18    978s] LayerId::2 widthSet size::4
[05/28 17:50:18    978s] LayerId::3 widthSet size::4
[05/28 17:50:18    978s] LayerId::4 widthSet size::4
[05/28 17:50:18    978s] LayerId::5 widthSet size::4
[05/28 17:50:18    978s] LayerId::6 widthSet size::4
[05/28 17:50:18    978s] LayerId::7 widthSet size::4
[05/28 17:50:18    978s] LayerId::8 widthSet size::4
[05/28 17:50:18    978s] LayerId::9 widthSet size::4
[05/28 17:50:18    978s] LayerId::10 widthSet size::2
[05/28 17:50:18    978s] Skipped RC grid update for preRoute extraction.
[05/28 17:50:18    978s] Initializing multi-corner capacitance tables ... 
[05/28 17:50:18    978s] Initializing multi-corner resistance tables ...
[05/28 17:50:18    978s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.318471 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.893500 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:50:18    978s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2133.121M)
[05/28 17:50:18    978s] Skewing Data Summary (End_of_FINAL)
[05/28 17:50:20    980s] --------------------------------------------------
[05/28 17:50:20    980s]  Total skewed count:0
[05/28 17:50:20    980s] --------------------------------------------------
[05/28 17:50:20    980s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2144.92 MB )
[05/28 17:50:20    980s] (I)       Started Loading and Dumping File ( Curr Mem: 2144.92 MB )
[05/28 17:50:20    980s] (I)       Reading DB...
[05/28 17:50:20    980s] (I)       Read data from FE... (mem=2144.9M)
[05/28 17:50:20    980s] (I)       Read nodes and places... (mem=2144.9M)
[05/28 17:50:20    980s] (I)       Done Read nodes and places (cpu=0.070s, mem=2159.8M)
[05/28 17:50:20    980s] (I)       Read nets... (mem=2159.8M)
[05/28 17:50:20    980s] (I)       Done Read nets (cpu=0.160s, mem=2176.8M)
[05/28 17:50:20    980s] (I)       Done Read data from FE (cpu=0.230s, mem=2176.8M)
[05/28 17:50:20    980s] (I)       before initializing RouteDB syMemory usage = 2176.8 MB
[05/28 17:50:20    980s] (I)       Build term to term wires: false
[05/28 17:50:20    980s] (I)       Honor MSV route constraint: false
[05/28 17:50:20    980s] (I)       Maximum routing layer  : 127
[05/28 17:50:20    980s] (I)       Minimum routing layer  : 2
[05/28 17:50:20    980s] (I)       Supply scale factor H  : 1.00
[05/28 17:50:20    980s] (I)       Supply scale factor V  : 1.00
[05/28 17:50:20    980s] (I)       Tracks used by clock wire: 0
[05/28 17:50:20    980s] (I)       Reverse direction      : 
[05/28 17:50:20    980s] (I)       Honor partition pin guides: true
[05/28 17:50:20    980s] (I)       Route selected nets only: false
[05/28 17:50:20    980s] (I)       Route secondary PG pins: false
[05/28 17:50:20    980s] (I)       Second PG max fanout   : 2147483647
[05/28 17:50:20    980s] (I)       Apply function for special wires: true
[05/28 17:50:20    980s] (I)       Layer by layer blockage reading: true
[05/28 17:50:20    980s] (I)       Offset calculation fix : true
[05/28 17:50:20    980s] (I)       Route stripe layer range: 
[05/28 17:50:20    980s] (I)       Honor partition fences : 
[05/28 17:50:20    980s] (I)       Honor partition pin    : 
[05/28 17:50:20    980s] (I)       Honor partition fences with feedthrough: 
[05/28 17:50:20    980s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:50:20    980s] (I)       Use row-based GCell size
[05/28 17:50:20    980s] (I)       Use row-based GCell align
[05/28 17:50:20    980s] (I)       GCell unit size   : 1672
[05/28 17:50:20    980s] (I)       GCell multiplier  : 1
[05/28 17:50:20    980s] (I)       GCell row height  : 1672
[05/28 17:50:20    980s] (I)       Actual row height : 1672
[05/28 17:50:20    980s] (I)       GCell align ref   : 10032 10032
[05/28 17:50:20    980s] [NR-eGR] Track table information for default rule: 
[05/28 17:50:20    980s] [NR-eGR] M1 has no routable track
[05/28 17:50:20    980s] [NR-eGR] M2 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M3 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M4 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M5 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M6 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M7 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M8 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] M9 has single uniform track structure
[05/28 17:50:20    980s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:50:20    980s] (I)       ===========================================================================
[05/28 17:50:20    980s] (I)       == Report All Rule Vias ==
[05/28 17:50:20    980s] (I)       ===========================================================================
[05/28 17:50:20    980s] (I)        Via Rule : (Default)
[05/28 17:50:20    980s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:50:20    980s] (I)       ---------------------------------------------------------------------------
[05/28 17:50:20    980s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 17:50:20    980s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:50:20    980s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:50:20    980s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:50:20    980s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:50:20    980s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:50:20    980s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:50:20    980s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:50:20    980s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:50:20    980s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:50:20    980s] (I)       ===========================================================================
[05/28 17:50:20    980s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2176.79 MB )
[05/28 17:50:20    980s] [NR-eGR] Read 94267 PG shapes
[05/28 17:50:20    980s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2176.79 MB )
[05/28 17:50:20    980s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:50:20    980s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:50:20    980s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:50:20    980s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:50:20    980s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:50:20    980s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:50:20    981s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:50:20    981s] (I)       readDataFromPlaceDB
[05/28 17:50:20    981s] (I)       Read net information..
[05/28 17:50:20    981s] [NR-eGR] Read numTotalNets=49826  numIgnoredNets=0
[05/28 17:50:20    981s] (I)       Read testcase time = 0.030 seconds
[05/28 17:50:20    981s] 
[05/28 17:50:20    981s] (I)       early_global_route_priority property id does not exist.
[05/28 17:50:20    981s] (I)       Start initializing grid graph
[05/28 17:50:20    981s] (I)       End initializing grid graph
[05/28 17:50:20    981s] (I)       Model blockages into capacity
[05/28 17:50:20    981s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:50:20    981s] (I)       Started Modeling ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 1 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 2 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 3 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 4 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 5 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 6 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 7 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 8 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 9 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Started Modeling Layer 10 ( Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:50:20    981s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2187.82 MB )
[05/28 17:50:20    981s] (I)       -- layer congestion ratio --
[05/28 17:50:20    981s] (I)       Layer 1 : 0.100000
[05/28 17:50:20    981s] (I)       Layer 2 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 3 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 4 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 5 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 6 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 7 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 8 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 9 : 0.700000
[05/28 17:50:20    981s] (I)       Layer 10 : 0.700000
[05/28 17:50:20    981s] (I)       ----------------------------
[05/28 17:50:20    981s] (I)       Number of ignored nets = 0
[05/28 17:50:20    981s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of clock nets = 92.  Ignored: No
[05/28 17:50:20    981s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:50:20    981s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:50:20    981s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:50:20    981s] [NR-eGR] There are 92 clock nets ( 0 with NDR ).
[05/28 17:50:20    981s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2187.8 MB
[05/28 17:50:20    981s] (I)       Ndr track 0 does not exist
[05/28 17:50:20    981s] (I)       Layer1  viaCost=300.00
[05/28 17:50:20    981s] (I)       Layer2  viaCost=200.00
[05/28 17:50:20    981s] (I)       Layer3  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer4  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer5  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer6  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer7  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer8  viaCost=100.00
[05/28 17:50:20    981s] (I)       Layer9  viaCost=300.00
[05/28 17:50:21    981s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:50:21    981s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:50:21    981s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:50:21    981s] (I)       Site width          :   152  (dbu)
[05/28 17:50:21    981s] (I)       Row height          :  1672  (dbu)
[05/28 17:50:21    981s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:50:21    981s] (I)       GCell width         :  1672  (dbu)
[05/28 17:50:21    981s] (I)       GCell height        :  1672  (dbu)
[05/28 17:50:21    981s] (I)       Grid                :   491   461    10
[05/28 17:50:21    981s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:50:21    981s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:50:21    981s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:50:21    981s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:50:21    981s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:50:21    981s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:50:21    981s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:50:21    981s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:50:21    981s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:50:21    981s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:50:21    981s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:50:21    981s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:50:21    981s] (I)       --------------------------------------------------------
[05/28 17:50:21    981s] 
[05/28 17:50:21    981s] [NR-eGR] ============ Routing rule table ============
[05/28 17:50:21    981s] [NR-eGR] Rule id: 0  Nets: 49826 
[05/28 17:50:21    981s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:50:21    981s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:50:21    981s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:50:21    981s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:50:21    981s] [NR-eGR] ========================================
[05/28 17:50:21    981s] [NR-eGR] 
[05/28 17:50:21    981s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:50:21    981s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:50:21    981s] (I)       After initializing earlyGlobalRoute syMemory usage = 2196.9 MB
[05/28 17:50:21    981s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.48 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Started Global Routing ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       ============= Initialization =============
[05/28 17:50:21    981s] (I)       totalPins=181897  totalGlobalPin=177681 (97.68%)
[05/28 17:50:21    981s] (I)       Started Build MST ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Generate topology with single threads
[05/28 17:50:21    981s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:50:21    981s] [NR-eGR] Layer group 1: route 49826 net(s) in layer range [2, 10]
[05/28 17:50:21    981s] (I)       ============  Phase 1a Route ============
[05/28 17:50:21    981s] (I)       Started Phase 1a ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:50:21    981s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Usage: 588017 = (284418 H, 303599 V) = (17.90% H, 9.34% V) = (4.755e+05um H, 5.076e+05um V)
[05/28 17:50:21    981s] (I)       
[05/28 17:50:21    981s] (I)       ============  Phase 1b Route ============
[05/28 17:50:21    981s] (I)       Started Phase 1b ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Usage: 588446 = (284523 H, 303923 V) = (17.90% H, 9.35% V) = (4.757e+05um H, 5.082e+05um V)
[05/28 17:50:21    981s] (I)       
[05/28 17:50:21    981s] (I)       earlyGlobalRoute overflow of layer group 1: 0.36% H + 0.03% V. EstWL: 9.838817e+05um
[05/28 17:50:21    981s] (I)       Congestion metric : 0.36%H 0.03%V, 0.39%HV
[05/28 17:50:21    981s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:50:21    981s] (I)       ============  Phase 1c Route ============
[05/28 17:50:21    981s] (I)       Started Phase 1c ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Level2 Grid: 99 x 93
[05/28 17:50:21    981s] (I)       Started Two Level Routing ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Usage: 588491 = (284523 H, 303968 V) = (17.90% H, 9.35% V) = (4.757e+05um H, 5.082e+05um V)
[05/28 17:50:21    981s] (I)       
[05/28 17:50:21    981s] (I)       ============  Phase 1d Route ============
[05/28 17:50:21    981s] (I)       Started Phase 1d ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Usage: 588573 = (284552 H, 304021 V) = (17.90% H, 9.35% V) = (4.758e+05um H, 5.083e+05um V)
[05/28 17:50:21    981s] (I)       
[05/28 17:50:21    981s] (I)       ============  Phase 1e Route ============
[05/28 17:50:21    981s] (I)       Started Phase 1e ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Usage: 588573 = (284552 H, 304021 V) = (17.90% H, 9.35% V) = (4.758e+05um H, 5.083e+05um V)
[05/28 17:50:21    981s] (I)       
[05/28 17:50:21    981s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.840941e+05um
[05/28 17:50:21    981s] [NR-eGR] 
[05/28 17:50:21    981s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    981s] (I)       Running layer assignment with 1 threads
[05/28 17:50:21    982s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    982s] (I)       ============  Phase 1l Route ============
[05/28 17:50:21    982s] (I)       
[05/28 17:50:21    982s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:50:21    982s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:50:21    982s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:50:21    982s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/28 17:50:21    982s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:50:21    982s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:50:21    982s] [NR-eGR]      M2  (2)       142( 0.10%)        80( 0.06%)        55( 0.04%)         3( 0.00%)   ( 0.20%) 
[05/28 17:50:21    982s] [NR-eGR]      M3  (3)      1141( 0.80%)        70( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.86%) 
[05/28 17:50:21    982s] [NR-eGR]      M4  (4)        31( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/28 17:50:21    982s] [NR-eGR]      M5  (5)       452( 0.31%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[05/28 17:50:21    982s] [NR-eGR]      M6  (6)        98( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:50:21    982s] [NR-eGR]      M7  (7)       220( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/28 17:50:21    982s] [NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:50:21    982s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:50:21    982s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:50:21    982s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:50:21    982s] [NR-eGR] Total             2087( 0.14%)       151( 0.01%)        73( 0.01%)         3( 0.00%)   ( 0.16%) 
[05/28 17:50:21    982s] [NR-eGR] 
[05/28 17:50:21    982s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.97 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:21    982s] (I)       total 2D Cap : 4860416 = (1596603 H, 3263813 V)
[05/28 17:50:22    982s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[05/28 17:50:22    982s] [NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[05/28 17:50:22    982s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.53 sec, Curr Mem: 2196.89 MB )
[05/28 17:50:22    982s] OPERPROF: Starting HotSpotCal at level 1, MEM:2196.9M
[05/28 17:50:22    982s] [hotspot] +------------+---------------+---------------+
[05/28 17:50:22    982s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:50:22    982s] [hotspot] +------------+---------------+---------------+
[05/28 17:50:22    982s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 17:50:22    982s] [hotspot] +------------+---------------+---------------+
[05/28 17:50:22    982s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:50:22    982s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 17:50:22    982s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2196.9M
[05/28 17:50:22    982s] Starting delay calculation for Setup views
[05/28 17:50:22    982s] #################################################################################
[05/28 17:50:22    982s] # Design Stage: PreRoute
[05/28 17:50:22    982s] # Design Name: ORCA_TOP
[05/28 17:50:22    982s] # Design Mode: 90nm
[05/28 17:50:22    982s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:50:22    982s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:50:22    982s] # Signoff Settings: SI Off 
[05/28 17:50:22    982s] #################################################################################
[05/28 17:50:23    983s] Calculate delays in BcWc mode...
[05/28 17:50:23    983s] Calculate delays in BcWc mode...
[05/28 17:50:23    983s] Topological Sorting (REAL = 0:00:00.0, MEM = 2186.9M, InitMEM = 2186.9M)
[05/28 17:50:23    983s] Start delay calculation (fullDC) (1 T). (MEM=2186.89)
[05/28 17:50:24    984s] End AAE Lib Interpolated Model. (MEM=2198.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:50:38    998s] Total number of fetched objects 54996
[05/28 17:50:38    999s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 17:50:38    999s] End delay calculation. (MEM=2236.66 CPU=0:00:11.2 REAL=0:00:11.0)
[05/28 17:50:38    999s] End delay calculation (fullDC). (MEM=2236.66 CPU=0:00:15.4 REAL=0:00:15.0)
[05/28 17:50:38    999s] *** CDM Built up (cpu=0:00:16.9  real=0:00:16.0  mem= 2236.7M) ***
[05/28 17:50:41   1001s] *** Done Building Timing Graph (cpu=0:00:19.7 real=0:00:19.0 totSessionCpu=0:16:42 mem=2236.7M)
[05/28 17:50:42   1002s] **WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
[05/28 17:50:42   1002s] Reported timing to dir ./timingReports
[05/28 17:50:42   1002s] **optDesign ... cpu = 0:10:43, real = 0:10:42, mem = 1793.2M, totSessionCpu=0:16:43 **
[05/28 17:50:42   1003s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.7M
[05/28 17:50:42   1003s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.163, MEM:2159.7M
[05/28 17:50:43   1003s] 
[05/28 17:50:49   1008s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.007  |  0.416  |  0.135  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.983%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:10:49, real = 0:10:49, mem = 1784.9M, totSessionCpu=0:16:49 **
[05/28 17:50:49   1008s] Deleting Cell Server ...
[05/28 17:50:49   1008s] Deleting Lib Analyzer.
[05/28 17:50:49   1008s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/28 17:50:49   1008s] Type 'man IMPOPT-3195' for more detail.
[05/28 17:50:49   1008s] *** Finished optDesign ***
[05/28 17:50:49   1008s] 
[05/28 17:50:49   1008s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:30 real=  0:11:31)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:16 real=  0:01:16)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:12 real=  0:01:12)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:23 real=  0:03:22)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:42.4 real=0:00:42.3)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:08.5 real=0:00:08.5)
[05/28 17:50:49   1008s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:39.4 real=0:00:39.4)
[05/28 17:50:49   1008s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:50:49   1008s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:50:49   1008s] clean pInstBBox. size 0
[05/28 17:50:50   1008s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/28 17:50:50   1008s] All LLGs are deleted
[05/28 17:50:50   1008s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2159.7M
[05/28 17:50:50   1008s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2150.5M
[05/28 17:50:50   1009s] #optDebug: fT-D <X 1 0 0 0>
[05/28 17:50:50   1009s] VSMManager cleared!
[05/28 17:50:50   1009s] **place_opt_design ... cpu = 0:15:35, real = 0:15:37, mem = 2066.5M **
[05/28 17:50:50   1009s] *** Finished GigaPlace ***
[05/28 17:50:50   1009s] 
[05/28 17:50:50   1009s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:50:50   1009s] Severity  ID               Count  Summary                                  
[05/28 17:50:50   1009s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/28 17:50:50   1009s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/28 17:50:50   1009s] WARNING   IMPSC-1138         107  In scan chain "%s" DEF ordered section, ...
[05/28 17:50:50   1009s] WARNING   IMPSC-1750           2  scanReorder is running on autoFlow mode,...
[05/28 17:50:50   1009s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/28 17:50:50   1009s] WARNING   IMPOPT-3555          1  Final critical path includes at least on...
[05/28 17:50:50   1009s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/28 17:50:50   1009s] *** Message Summary: 117 warning(s), 0 error(s)
[05/28 17:50:50   1009s] 
[05/28 17:50:50   1009s] 
[05/28 17:50:50   1009s] =============================================================================================
[05/28 17:50:50   1009s]  Final TAT Report for place_opt_design
[05/28 17:50:50   1009s] =============================================================================================
[05/28 17:50:50   1009s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:50:50   1009s] ---------------------------------------------------------------------------------------------
[05/28 17:50:50   1009s] [ WnsOpt                 ]      2   0:00:42.9  (   4.6 % )     0:00:54.2 /  0:00:54.3    1.0
[05/28 17:50:50   1009s] [ TnsOpt                 ]      3   0:00:23.2  (   2.5 % )     0:00:23.2 /  0:00:23.3    1.0
[05/28 17:50:50   1009s] [ GlobalOpt              ]      1   0:01:16.0  (   8.1 % )     0:01:16.0 /  0:01:16.1    1.0
[05/28 17:50:50   1009s] [ DrvOpt                 ]      4   0:01:34.1  (  10.1 % )     0:01:42.1 /  0:01:42.2    1.0
[05/28 17:50:50   1009s] [ SimplifyNetlist        ]      1   0:00:04.4  (   0.5 % )     0:00:04.4 /  0:00:04.4    1.0
[05/28 17:50:50   1009s] [ AreaOpt                ]      2   0:01:05.9  (   7.0 % )     0:01:09.4 /  0:01:09.5    1.0
[05/28 17:50:50   1009s] [ ViewPruning            ]      8   0:00:04.4  (   0.5 % )     0:00:04.4 /  0:00:04.4    1.0
[05/28 17:50:50   1009s] [ IncrReplace            ]      1   0:03:22.4  (  21.6 % )     0:03:22.4 /  0:03:22.5    1.0
[05/28 17:50:50   1009s] [ RefinePlace            ]      5   0:00:22.9  (   2.4 % )     0:00:22.9 /  0:00:23.0    1.0
[05/28 17:50:50   1009s] [ TimingUpdate           ]      5   0:00:04.6  (   0.5 % )     0:00:39.7 /  0:00:39.9    1.0
[05/28 17:50:50   1009s] [ FullDelayCalc          ]      2   0:00:35.1  (   3.7 % )     0:00:35.1 /  0:00:35.3    1.0
[05/28 17:50:50   1009s] [ OptSummaryReport       ]      3   0:00:01.4  (   0.1 % )     0:00:34.1 /  0:00:32.9    1.0
[05/28 17:50:50   1009s] [ TimingReport           ]      3   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:50:50   1009s] [ DrvReport              ]      3   0:00:11.3  (   1.2 % )     0:00:11.3 /  0:00:10.0    0.9
[05/28 17:50:50   1009s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 17:50:50   1009s] [ MISC                   ]          0:05:46.3  (  37.0 % )     0:05:46.3 /  0:05:45.6    1.0
[05/28 17:50:50   1009s] ---------------------------------------------------------------------------------------------
[05/28 17:50:50   1009s]  place_opt_design TOTAL             0:15:36.1  ( 100.0 % )     0:15:36.1 /  0:15:34.9    1.0
[05/28 17:50:50   1009s] ---------------------------------------------------------------------------------------------
[05/28 17:50:50   1009s] 
[05/28 17:50:50   1009s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[05/28 17:50:50   1009s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[05/28 17:50:50   1009s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 17:50:50   1009s] #optDebug: fT-S <1 1 0 0 0>
[05/28 17:50:50   1009s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2066.5M
[05/28 17:50:50   1009s] All LLGs are deleted
[05/28 17:50:50   1009s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.5M
[05/28 17:50:50   1009s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.5M
[05/28 17:50:50   1009s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2066.5M
[05/28 17:50:50   1009s] Start to check current routing status for nets...
[05/28 17:50:51   1010s] All nets are already routed correctly.
[05/28 17:50:51   1010s] End to check current routing status for nets (mem=2066.5M)
[05/28 17:50:51   1010s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2066.5M
[05/28 17:50:51   1010s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2066.5M
[05/28 17:50:51   1010s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.086, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.260, REAL:0.264, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.300, REAL:0.302, MEM:2078.2M
[05/28 17:50:51   1010s] 
[05/28 17:50:51   1010s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2078.2M
[05/28 17:50:51   1010s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2066.5M
[05/28 17:51:02   1019s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.265  | -0.007  |  0.416  |  0.135  |  0.205  | -0.265  |  0.592  |
|           TNS (ns):| -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|    Violating Paths:|   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|          All Paths:|  14192  |  13945  |   10    |   122   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.174  |  0.174  |  0.416  |  0.821  |  1.155  |  0.686  | 14.531  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5680   |  5507   |    8    |   54    |   115   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.265  | -0.007  |  2.760  |  0.135  |  0.205  | -0.265  |  0.592  |
|                    | -8.487  | -0.023  |  0.000  |  0.000  |  0.000  | -8.464  |  0.000  |
|                    |   40    |    8    |    0    |    0    |    0    |   32    |    0    |
|                    |  9539   |  9319   |    2    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     40 (40)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.983%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/28 17:51:02   1019s] Total CPU time: 10.54 sec
[05/28 17:51:02   1019s] Total Real time: 12.0 sec
[05/28 17:51:02   1019s] Total Memory Usage: 2066.707031 Mbytes
[05/28 17:51:02   1019s] 
[05/28 17:51:02   1019s] =============================================================================================
[05/28 17:51:02   1019s]  Final TAT Report for timeDesign
[05/28 17:51:02   1019s] =============================================================================================
[05/28 17:51:02   1019s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:51:02   1019s] ---------------------------------------------------------------------------------------------
[05/28 17:51:02   1019s] [ TimingUpdate           ]      1   0:00:02.8  (  23.7 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 17:51:02   1019s] [ OptSummaryReport       ]      1   0:00:00.7  (   5.6 % )     0:00:11.3 /  0:00:09.9    0.9
[05/28 17:51:02   1019s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 17:51:02   1019s] [ DrvReport              ]      1   0:00:01.4  (  11.6 % )     0:00:05.9 /  0:00:04.6    0.8
[05/28 17:51:02   1019s] [ GenerateReports        ]      1   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.6    0.9
[05/28 17:51:02   1019s] [ ReportTranViolation    ]      1   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:51:02   1019s] [ ReportCapViolation     ]      1   0:00:01.2  (  10.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 17:51:02   1019s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:51:02   1019s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:51:02   1019s] [ GenerateDrvReportData  ]      1   0:00:02.5  (  21.6 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 17:51:02   1019s] [ ReportAnalysisSummary  ]      6   0:00:01.2  (  10.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 17:51:02   1019s] [ MISC                   ]          0:00:00.5  (   4.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:51:02   1019s] ---------------------------------------------------------------------------------------------
[05/28 17:51:02   1019s]  timeDesign TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:10.3    0.9
[05/28 17:51:02   1019s] ---------------------------------------------------------------------------------------------
[05/28 17:51:02   1019s] 
[05/28 17:51:02   1019s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:51:02   1019s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
[05/28 17:51:03   1020s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
[05/28 17:51:03   1020s] Start to collect the design information.
[05/28 17:51:03   1020s] Build netlist information for Cell ORCA_TOP.
[05/28 17:51:03   1020s] Finished collecting the design information.
[05/28 17:51:03   1020s] Generating macro cells used in the design report.
[05/28 17:51:03   1020s] Generating standard cells used in the design report.
[05/28 17:51:03   1020s] Analyze library ... 
[05/28 17:51:03   1020s] Analyze netlist ... 
[05/28 17:51:03   1020s] Generating HFO information report.
[05/28 17:51:03   1020s] Generate no-driven nets information report.
[05/28 17:51:03   1020s] Analyze timing ... 
[05/28 17:51:03   1020s] Analyze floorplan/placement ... 
[05/28 17:51:03   1020s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2066.7M
[05/28 17:51:03   1020s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2066.7M
[05/28 17:51:03   1021s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2075.9M
[05/28 17:51:03   1021s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2075.9M
[05/28 17:51:03   1021s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.235, MEM:2075.9M
[05/28 17:51:03   1021s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.270, REAL:0.263, MEM:2075.9M
[05/28 17:51:03   1021s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2075.9M
[05/28 17:51:03   1021s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2066.7M
[05/28 17:51:03   1021s] Analysis Routing ...
[05/28 17:51:03   1021s] Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt.
[05/28 17:51:03   1021s] <CMD> saveDesign ORCA_TOP_place.innovus
[05/28 17:51:03   1021s] #% Begin save design ... (date=05/28 17:51:03, mem=1671.8M)
[05/28 17:51:04   1021s] % Begin Save ccopt configuration ... (date=05/28 17:51:04, mem=1671.8M)
[05/28 17:51:04   1021s] % End Save ccopt configuration ... (date=05/28 17:51:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.0M, current mem=1672.0M)
[05/28 17:51:04   1021s] % Begin Save netlist data ... (date=05/28 17:51:04, mem=1672.0M)
[05/28 17:51:04   1021s] Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 17:51:04   1021s] % End Save netlist data ... (date=05/28 17:51:04, total cpu=0:00:00.2, real=0:00:00.0, peak res=1672.0M, current mem=1672.0M)
[05/28 17:51:04   1021s] Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 17:51:05   1021s] % Begin Save AAE data ... (date=05/28 17:51:05, mem=1672.9M)
[05/28 17:51:05   1021s] Saving AAE Data ...
[05/28 17:51:05   1021s] % End Save AAE data ... (date=05/28 17:51:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1672.9M, current mem=1672.9M)
[05/28 17:51:07   1023s] % Begin Save clock tree data ... (date=05/28 17:51:06, mem=1672.9M)
[05/28 17:51:07   1023s] % End Save clock tree data ... (date=05/28 17:51:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1672.9M, current mem=1672.9M)
[05/28 17:51:07   1023s] Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
[05/28 17:51:07   1023s] Saving mode setting ...
[05/28 17:51:07   1023s] Saving global file ...
[05/28 17:51:07   1023s] % Begin Save floorplan data ... (date=05/28 17:51:07, mem=1673.1M)
[05/28 17:51:07   1023s] Saving floorplan file ...
[05/28 17:51:07   1023s] % End Save floorplan data ... (date=05/28 17:51:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1673.1M, current mem=1673.1M)
[05/28 17:51:07   1023s] Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz
[05/28 17:51:08   1023s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2066.7M) ***
[05/28 17:51:08   1023s] Saving Drc markers ...
[05/28 17:51:08   1023s] ... No Drc file written since there is no markers found.
[05/28 17:51:08   1024s] % Begin Save placement data ... (date=05/28 17:51:08, mem=1673.1M)
[05/28 17:51:08   1024s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 17:51:08   1024s] Save Adaptive View Pruing View Names to Binary file
[05/28 17:51:08   1024s] func_worst_scenario
[05/28 17:51:08   1024s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2069.7M) ***
[05/28 17:51:08   1024s] % End Save placement data ... (date=05/28 17:51:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1673.1M, current mem=1673.1M)
[05/28 17:51:08   1024s] % Begin Save routing data ... (date=05/28 17:51:08, mem=1673.1M)
[05/28 17:51:08   1024s] Saving route file ...
[05/28 17:51:09   1024s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2066.7M) ***
[05/28 17:51:09   1024s] % End Save routing data ... (date=05/28 17:51:09, total cpu=0:00:00.6, real=0:00:01.0, peak res=1673.4M, current mem=1673.4M)
[05/28 17:51:09   1024s] Saving SCANDEF file ...
[05/28 17:51:09   1024s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:51:09   1024s] Summary for sequential cells identification: 
[05/28 17:51:09   1024s]   Identified SBFF number: 126
[05/28 17:51:09   1024s]   Identified MBFF number: 0
[05/28 17:51:09   1024s]   Identified SB Latch number: 0
[05/28 17:51:09   1024s]   Identified MB Latch number: 0
[05/28 17:51:09   1024s]   Not identified SBFF number: 180
[05/28 17:51:09   1024s]   Not identified MBFF number: 0
[05/28 17:51:09   1024s]   Not identified SB Latch number: 0
[05/28 17:51:09   1024s]   Not identified MB Latch number: 0
[05/28 17:51:09   1024s]   Number of sequential cells which are not FFs: 78
[05/28 17:51:09   1024s]  Visiting view : test_worst_scenario
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]  Visiting view : func_worst_scenario
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]  Visiting view : test_best_scenario
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]  Visiting view : func_best_scenario
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:51:09   1024s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:51:09   1024s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:51:09   1024s]  Setting StdDelay to 10.90
[05/28 17:51:09   1024s] Creating Cell Server, finished. 
[05/28 17:51:09   1024s] 
[05/28 17:51:09   1024s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:51:09   1024s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:51:09   1024s] Start applying DEF ordered sections ...
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
[05/28 17:51:09   1024s] Type 'man IMPSC-1138' for more detail.
[05/28 17:51:09   1024s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 17:51:09   1024s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:51:09   1024s] Successfully applied all DEF ordered sections.
[05/28 17:51:09   1024s] *** Scan Sanity Check Summary:
[05/28 17:51:09   1024s] *** 5 scan chains passed sanity check.
[05/28 17:51:09   1024s] Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
[05/28 17:51:09   1024s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2077.7M) ***
[05/28 17:51:09   1024s] Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
[05/28 17:51:09   1024s] Saving power intent database ...
[05/28 17:51:09   1025s] % Begin Save power constraints data ... (date=05/28 17:51:09, mem=1676.8M)
[05/28 17:51:10   1025s] % End Save power constraints data ... (date=05/28 17:51:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1676.8M, current mem=1676.8M)
[05/28 17:51:13   1026s] Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
[05/28 17:51:13   1026s] #% End save design ... (date=05/28 17:51:13, total cpu=0:00:05.6, real=0:00:10.0, peak res=1677.3M, current mem=1677.3M)
[05/28 17:51:13   1026s] 
[05/28 17:51:13   1026s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:51:13   1026s] Severity  ID               Count  Summary                                  
[05/28 17:51:13   1026s] WARNING   IMPSC-1138          55  In scan chain "%s" DEF ordered section, ...
[05/28 17:51:13   1026s] *** Message Summary: 55 warning(s), 0 error(s)
[05/28 17:51:13   1026s] 
[05/28 17:51:13   1026s] <CMD> setDesignMode -process 28
[05/28 17:51:14   1027s] ##  Process: 28            (User Set)               
[05/28 17:51:14   1027s] ##     Node: (not set)                           
[05/28 17:51:14   1027s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/28 17:51:14   1027s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/28 17:51:14   1027s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/28 17:51:14   1027s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/28 17:51:14   1027s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/28 17:51:14   1027s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/28 17:51:14   1027s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:51:14   1027s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:51:14   1027s] <CMD> setOptMode -usefulSkew false
[05/28 17:51:14   1027s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 17:51:14   1027s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 17:51:14   1027s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 17:51:14   1027s] <CMD> set_ccopt_property update_io_latency false
[05/28 17:51:14   1027s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[05/28 17:51:14   1027s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[05/28 17:51:14   1027s] Start generating vias ...
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] Generating vias for nondefault rule CTS_RULE ...
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA5" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA6" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA7" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA8" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIARDL" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE CTS_RULE is not defined on cut layer "VIA2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
[05/28 17:51:14   1027s] Type 'man IMPRM-143' for more detail.
[05/28 17:51:14   1027s] **WARN: (EMS-27):	Message (IMPRM-143) has exceeded the current message display limit of 20.
[05/28 17:51:14   1027s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:51:14   1027s] Total 72 vias added to nondefault rule CTS_RULE
[05/28 17:51:14   1027s] Via generation for nondefault rule CTS_RULE completed.
[05/28 17:51:14   1027s] Via generation completed successfully.
[05/28 17:51:14   1027s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[05/28 17:51:14   1027s] <CMD> set_ccopt_property -net_type top route_type top_type
[05/28 17:51:14   1027s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[05/28 17:51:14   1027s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[05/28 17:51:14   1027s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[05/28 17:51:14   1027s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
[05/28 17:51:14   1027s] ### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
[05/28 17:51:14   1027s] <CMD> ccopt_design
[05/28 17:51:14   1027s] #% Begin ccopt_design (date=05/28 17:51:14, mem=1610.8M)
[05/28 17:51:14   1027s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/28 17:51:14   1027s] Runtime...
[05/28 17:51:14   1027s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[05/28 17:51:14   1027s] (ccopt_design): create_ccopt_clock_tree_spec
[05/28 17:51:14   1027s] Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
[05/28 17:51:14   1027s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/28 17:51:14   1027s] Reset timing graph...
[05/28 17:51:14   1027s] Ignoring AAE DB Resetting ...
[05/28 17:51:14   1027s] Reset timing graph done.
[05/28 17:51:14   1027s] Ignoring AAE DB Resetting ...
[05/28 17:51:17   1031s] Analyzing clock structure...
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:17   1031s] **WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
[05/28 17:51:17   1031s] Type 'man IMPCCOPT-4144' for more detail.
[05/28 17:51:18   1031s] Analyzing clock structure done.
[05/28 17:51:18   1031s] Reset timing graph...
[05/28 17:51:18   1031s] Ignoring AAE DB Resetting ...
[05/28 17:51:18   1031s] Reset timing graph done.
[05/28 17:51:18   1032s] Extracting original clock gating for ate_clk...
[05/28 17:51:18   1032s]   clock_tree ate_clk contains 5228 sinks and 27 clock gates.
[05/28 17:51:18   1032s]     Found 32 clock convergence points while defining clock tree.
[05/28 17:51:18   1032s]   Extraction for ate_clk complete.
[05/28 17:51:18   1032s] Extracting original clock gating for ate_clk done.
[05/28 17:51:18   1032s] Extracting original clock gating for SYS_2x_CLK...
[05/28 17:51:18   1032s]   clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
[05/28 17:51:18   1032s]   Extraction for SYS_2x_CLK complete.
[05/28 17:51:18   1032s] Extracting original clock gating for SYS_2x_CLK done.
[05/28 17:51:18   1032s] Extracting original clock gating for SDRAM_CLK...
[05/28 17:51:19   1032s]   clock_tree SDRAM_CLK contains 2926 sinks and 3 clock gates.
[05/28 17:51:19   1032s]     Found 32 clock convergence points while defining clock tree.
[05/28 17:51:19   1032s]   Extraction for SDRAM_CLK complete.
[05/28 17:51:19   1032s] Extracting original clock gating for SDRAM_CLK done.
[05/28 17:51:19   1032s] Extracting original clock gating for PCI_CLK...
[05/28 17:51:19   1032s]   clock_tree PCI_CLK contains 394 sinks and 2 clock gates.
[05/28 17:51:19   1032s]   Extraction for PCI_CLK complete.
[05/28 17:51:19   1032s] Extracting original clock gating for PCI_CLK done.
[05/28 17:51:19   1032s] Extracting original clock gating for SYS_CLK...
[05/28 17:51:19   1032s]   clock_tree SYS_CLK contains 1724 sinks and 5 clock gates.
[05/28 17:51:19   1032s]   Extraction for SYS_CLK complete.
[05/28 17:51:19   1032s] Extracting original clock gating for SYS_CLK done.
[05/28 17:51:19   1032s] Found 1 generator input for clock tree SYS_CLK.
[05/28 17:51:19   1032s] The skew group PCI_CLK/test_worst_mode was created. It contains 394 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SDRAM_CLK/test_worst_mode was created. It contains 2894 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_2x_CLK/test_worst_mode was created. It contains 1928 sinks and 1 sources.
[05/28 17:51:19   1032s] Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
[05/28 17:51:19   1032s] The skew group SYS_CLK/test_worst_mode was created. It contains 1724 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group ate_clk/test_worst_mode was created. It contains 5196 sinks and 1 sources.
[05/28 17:51:19   1032s] Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
[05/28 17:51:19   1032s] The skew group PCI_CLK/func_worst_mode was created. It contains 394 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SDRAM_CLK/func_worst_mode was created. It contains 2894 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_2x_CLK/func_worst_mode was created. It contains 1928 sinks and 1 sources.
[05/28 17:51:19   1032s] Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
[05/28 17:51:19   1032s] The skew group SYS_CLK/func_worst_mode was created. It contains 1724 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group PCI_CLK/test_best_mode was created. It contains 394 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SDRAM_CLK/test_best_mode was created. It contains 2894 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_2x_CLK/test_best_mode was created. It contains 1928 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_CLK/test_best_mode was created. It contains 1724 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group ate_clk/test_best_mode was created. It contains 5196 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group PCI_CLK/func_best_mode was created. It contains 394 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SDRAM_CLK/func_best_mode was created. It contains 2894 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_2x_CLK/func_best_mode was created. It contains 1928 sinks and 1 sources.
[05/28 17:51:19   1032s] The skew group SYS_CLK/func_best_mode was created. It contains 1724 sinks and 1 sources.
[05/28 17:51:19   1032s] Checking clock tree convergence...
[05/28 17:51:19   1032s] Checking clock tree convergence done.
[05/28 17:51:19   1032s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/28 17:51:19   1032s] Set place::cacheFPlanSiteMark to 1
[05/28 17:51:19   1032s] Using CCOpt effort none.
[05/28 17:51:19   1032s] CCOpt::Phase::Initialization...
[05/28 17:51:19   1032s] Check Prerequisites...
[05/28 17:51:19   1032s] Leaving CCOpt scope - CheckPlace...
[05/28 17:51:19   1032s] OPERPROF: Starting checkPlace at level 1, MEM:2075.4M
[05/28 17:51:19   1032s] z: 2, totalTracks: 1
[05/28 17:51:19   1032s] z: 4, totalTracks: 1
[05/28 17:51:19   1032s] z: 6, totalTracks: 1
[05/28 17:51:19   1032s] z: 8, totalTracks: 1
[05/28 17:51:19   1032s] #spOpts: N=28 autoPA advPA 
[05/28 17:51:19   1032s] All LLGs are deleted
[05/28 17:51:19   1032s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.4M
[05/28 17:51:19   1032s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2075.4M
[05/28 17:51:19   1032s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2075.4M
[05/28 17:51:19   1032s] Info: 97 insts are soft-fixed.
[05/28 17:51:19   1032s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2075.4M
[05/28 17:51:19   1032s] Core basic site is unit
[05/28 17:51:19   1032s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:51:19   1032s] SiteArray: use 9,633,792 bytes
[05/28 17:51:19   1032s] SiteArray: current memory after site array memory allocation 2084.6M
[05/28 17:51:19   1032s] SiteArray: FP blocked sites are writable
[05/28 17:51:19   1032s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:51:19   1032s] SiteArray: use 2,625,536 bytes
[05/28 17:51:19   1032s] SiteArray: current memory after site array memory allocation 2087.1M
[05/28 17:51:19   1032s] SiteArray: FP blocked sites are writable
[05/28 17:51:19   1032s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:51:19   1032s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:51:19   1032s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.048, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2087.1M
[05/28 17:51:19   1032s] 
[05/28 17:51:19   1032s] Begin checking placement ... (start mem=2075.4M, init mem=2087.1M)
[05/28 17:51:19   1032s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.014, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.160, REAL:0.166, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.025, MEM:2087.1M
[05/28 17:51:19   1032s] *info: Placed = 47241          (Fixed = 137)
[05/28 17:51:19   1032s] *info: Unplaced = 0           
[05/28 17:51:19   1032s] Placement Density:41.98%(151016/359710)
[05/28 17:51:19   1032s] Placement Density (including fixed std cells):42.08%(151608/360301)
[05/28 17:51:19   1032s] PowerDomain Density <PD_RISC_CORE>:5.44%(6028/110796)
[05/28 17:51:19   1032s] PowerDomain Density <PD_ORCA_TOP>:58.25%(144988/248915)
[05/28 17:51:19   1032s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2087.1M
[05/28 17:51:19   1032s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.022, MEM:2075.4M
[05/28 17:51:19   1032s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2075.4M)
[05/28 17:51:19   1032s] OPERPROF: Finished checkPlace at level 1, CPU:0.470, REAL:0.476, MEM:2075.4M
[05/28 17:51:19   1032s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 17:51:19   1032s] Validating CTS configuration...
[05/28 17:51:19   1032s] CCOpt power management detected and enabled.
[05/28 17:51:19   1032s] Checking module port directions...
[05/28 17:51:19   1032s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:19   1032s] Non-default CCOpt properties:
[05/28 17:51:19   1032s] primary_delay_corner: worst_corner (default: )
[05/28 17:51:19   1032s] route_type is set for at least one key
[05/28 17:51:19   1032s] routing_top_min_fanout is set for at least one key
[05/28 17:51:19   1032s] source_driver is set for at least one key
[05/28 17:51:19   1032s] target_max_trans is set for at least one key
[05/28 17:51:19   1032s] target_max_trans_sdc is set for at least one key
[05/28 17:51:19   1032s] update_io_latency: 0 (default: true)
[05/28 17:51:19   1033s] Using cell based legalization.
[05/28 17:51:19   1033s] OPERPROF: Starting DPlace-Init at level 1, MEM:2075.4M
[05/28 17:51:19   1033s] z: 2, totalTracks: 1
[05/28 17:51:19   1033s] z: 4, totalTracks: 1
[05/28 17:51:19   1033s] z: 6, totalTracks: 1
[05/28 17:51:19   1033s] z: 8, totalTracks: 1
[05/28 17:51:19   1033s] #spOpts: N=28 autoPA advPA 
[05/28 17:51:19   1033s] All LLGs are deleted
[05/28 17:51:19   1033s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.4M
[05/28 17:51:19   1033s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2075.4M
[05/28 17:51:19   1033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2075.4M
[05/28 17:51:19   1033s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2075.4M
[05/28 17:51:19   1033s] Core basic site is unit
[05/28 17:51:19   1033s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:51:19   1033s] SiteArray: use 9,633,792 bytes
[05/28 17:51:19   1033s] SiteArray: current memory after site array memory allocation 2084.6M
[05/28 17:51:19   1033s] SiteArray: FP blocked sites are writable
[05/28 17:51:20   1033s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:51:20   1033s] SiteArray: use 2,625,536 bytes
[05/28 17:51:20   1033s] SiteArray: current memory after site array memory allocation 2087.1M
[05/28 17:51:20   1033s] SiteArray: FP blocked sites are writable
[05/28 17:51:20   1033s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:51:20   1033s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:51:20   1033s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:51:20   1033s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2087.1M
[05/28 17:51:20   1033s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:51:20   1033s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.082, MEM:2087.1M
[05/28 17:51:20   1033s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2087.1M
[05/28 17:51:20   1033s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:51:20   1033s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:2087.1M
[05/28 17:51:20   1033s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.300, REAL:0.287, MEM:2087.1M
[05/28 17:51:20   1033s] OPERPROF:     Starting CMU at level 3, MEM:2087.1M
[05/28 17:51:20   1033s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.015, MEM:2087.1M
[05/28 17:51:20   1033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.350, REAL:0.338, MEM:2087.1M
[05/28 17:51:20   1033s] 
[05/28 17:51:20   1033s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2087.1MB).
[05/28 17:51:20   1033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.450, REAL:0.454, MEM:2087.1M
[05/28 17:51:20   1033s] (I)       Load db... (mem=2087.1M)
[05/28 17:51:20   1033s] (I)       Read data from FE... (mem=2087.1M)
[05/28 17:51:20   1033s] (I)       Read nodes and places... (mem=2087.1M)
[05/28 17:51:20   1033s] (I)       Number of ignored instance 0
[05/28 17:51:20   1033s] (I)       Number of inbound cells 0
[05/28 17:51:20   1033s] (I)       numMoveCells=47024, numMacros=40  numPads=241  numMultiRowHeightInsts=80
[05/28 17:51:20   1033s] (I)       cell height: 1672, count: 47024
[05/28 17:51:20   1033s] (I)       Done Read nodes and places (cpu=0.090s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Read rows... (mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Read rows (cpu=0.000s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Read module constraints... (mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Read module constraints (cpu=0.010s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Read data from FE (cpu=0.100s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Load db (cpu=0.100s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Constructing placeable region... (mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Constructing bin map
[05/28 17:51:20   1033s] (I)       Initialize bin information with width=16720 height=16720
[05/28 17:51:20   1033s] (I)       Done constructing bin map
[05/28 17:51:20   1033s] (I)       Removing 560 blocked bin with high fixed inst density
[05/28 17:51:20   1033s] (I)       Compute region effective width... (mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Compute region effective width (cpu=0.000s, mem=2099.8M)
[05/28 17:51:20   1033s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2099.8M)
[05/28 17:51:20   1033s] Route type trimming info:
[05/28 17:51:20   1033s]   No route type modifications were made.
[05/28 17:51:20   1033s] Accumulated time to calculate placeable region: 0
[05/28 17:51:20   1033s] Accumulated time to calculate placeable region: 0
[05/28 17:51:20   1033s] Accumulated time to calculate placeable region: 0
[05/28 17:51:20   1033s] Accumulated time to calculate placeable region: 0.01
[05/28 17:51:20   1033s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:20   1033s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:20   1033s] (I)       Initializing Steiner engine. 
[05/28 17:51:21   1034s] End AAE Lib Interpolated Model. (MEM=2127.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:51:21   1034s] Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/28 17:51:21   1034s] Original list had 7 cells:
[05/28 17:51:21   1034s] IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:21   1034s] New trimmed list has 4 cells:
[05/28 17:51:21   1034s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:21   1034s] Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/28 17:51:21   1034s] Original list had 7 cells:
[05/28 17:51:21   1034s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:21   1034s] New trimmed list has 2 cells:
[05/28 17:51:21   1034s] IBUFFX32_RVT IBUFFX16_LVT 
[05/28 17:51:21   1034s] Accumulated time to calculate placeable region: 0.01
[05/28 17:51:21   1034s] Accumulated time to calculate placeable region: 0.01
[05/28 17:51:21   1034s] Accumulated time to calculate placeable region: 0.01
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
[05/28 17:51:21   1034s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[05/28 17:51:21   1034s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:22   1036s] Clock tree balancer configuration for clock_tree SYS_CLK:
[05/28 17:51:22   1036s] Non-default CCOpt properties:
[05/28 17:51:22   1036s]   route_type (leaf): default_route_type_leaf (default: default)
[05/28 17:51:22   1036s]   route_type (trunk): trunk_type (default: default)
[05/28 17:51:22   1036s]   route_type (top): top_type (default: default)
[05/28 17:51:22   1036s]   routing_top_min_fanout: 10000 (default: unset)
[05/28 17:51:22   1036s] For power domain PD_RISC_CORE:
[05/28 17:51:22   1036s]   Buffers:     
[05/28 17:51:22   1036s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 17:51:22   1036s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 17:51:22   1036s] For power domain PD_ORCA_TOP:
[05/28 17:51:22   1036s]   Buffers:     
[05/28 17:51:22   1036s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 17:51:22   1036s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 17:51:22   1036s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 17:51:22   1036s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 17:51:22   1036s] Top Routing info:
[05/28 17:51:22   1036s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 17:51:22   1036s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] Trunk Routing info:
[05/28 17:51:22   1036s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 17:51:22   1036s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] Leaf Routing info:
[05/28 17:51:22   1036s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 17:51:22   1036s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 17:51:22   1036s]   Slew time target (leaf):    0.300ns
[05/28 17:51:22   1036s]   Slew time target (trunk):   0.300ns
[05/28 17:51:22   1036s]   Slew time target (top):     0.300ns
[05/28 17:51:22   1036s]   Buffer unit delay: 0.489ns
[05/28 17:51:22   1036s]   Buffer max distance: 1320.000um
[05/28 17:51:22   1036s] Fastest wire driving cells and distances:
[05/28 17:51:22   1036s]   For nets routed with trunk routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
[05/28 17:51:22   1036s]   For nets routed with top routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3164.835um per ns, cellArea=8.118um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
[05/28 17:51:22   1036s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 17:51:22   1036s]   Slew time target (leaf):    0.300ns
[05/28 17:51:22   1036s]   Slew time target (trunk):   0.300ns
[05/28 17:51:22   1036s]   Slew time target (top):     0.300ns
[05/28 17:51:22   1036s]   Buffer unit delay: 0.211ns
[05/28 17:51:22   1036s]   Buffer max distance: 1320.000um
[05/28 17:51:22   1036s] Fastest wire driving cells and distances:
[05/28 17:51:22   1036s]   For nets routed with trunk routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
[05/28 17:51:22   1036s]   For nets routed with top routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6134.185um per ns, cellArea=8.118um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}
[05/28 17:51:22   1036s] 
[05/28 17:51:22   1036s] Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/28 17:51:22   1036s] Non-default CCOpt properties:
[05/28 17:51:22   1036s]   route_type (leaf): default_route_type_leaf (default: default)
[05/28 17:51:22   1036s]   route_type (trunk): trunk_type (default: default)
[05/28 17:51:22   1036s]   route_type (top): top_type (default: default)
[05/28 17:51:22   1036s]   routing_top_min_fanout: 10000 (default: unset)
[05/28 17:51:22   1036s]   source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/28 17:51:22   1036s] For power domain PD_RISC_CORE:
[05/28 17:51:22   1036s]   Buffers:     
[05/28 17:51:22   1036s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 17:51:22   1036s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 17:51:22   1036s] For power domain PD_ORCA_TOP:
[05/28 17:51:22   1036s]   Buffers:     
[05/28 17:51:22   1036s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 17:51:22   1036s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 17:51:22   1036s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 17:51:22   1036s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 17:51:22   1036s] Top Routing info:
[05/28 17:51:22   1036s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 17:51:22   1036s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] Trunk Routing info:
[05/28 17:51:22   1036s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 17:51:22   1036s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] Leaf Routing info:
[05/28 17:51:22   1036s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 17:51:22   1036s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:51:22   1036s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 17:51:22   1036s]   Slew time target (leaf):    0.300ns
[05/28 17:51:22   1036s]   Slew time target (trunk):   0.300ns
[05/28 17:51:22   1036s]   Slew time target (top):     0.300ns
[05/28 17:51:22   1036s]   Buffer unit delay: 0.489ns
[05/28 17:51:22   1036s]   Buffer max distance: 1320.000um
[05/28 17:51:22   1036s] Fastest wire driving cells and distances:
[05/28 17:51:22   1036s]   For nets routed with trunk routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2999.659um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.241ns, speed=869.880um per ns, cellArea=17.472um^2 per 1000um}
[05/28 17:51:22   1036s]   For nets routed with top routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3164.835um per ns, cellArea=8.118um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.242ns, speed=938.798um per ns, cellArea=16.128um^2 per 1000um}
[05/28 17:51:22   1036s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 17:51:22   1036s]   Slew time target (leaf):    0.300ns
[05/28 17:51:22   1036s]   Slew time target (trunk):   0.300ns
[05/28 17:51:22   1036s]   Slew time target (top):     0.300ns
[05/28 17:51:22   1036s]   Buffer unit delay: 0.211ns
[05/28 17:51:22   1036s]   Buffer max distance: 1320.000um
[05/28 17:51:22   1036s] Fastest wire driving cells and distances:
[05/28 17:51:22   1036s]   For nets routed with trunk routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5919.283um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
[05/28 17:51:22   1036s]   For nets routed with top routing rules:
[05/28 17:51:22   1036s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6134.185um per ns, cellArea=8.118um^2 per 1000um}
[05/28 17:51:22   1036s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}
[05/28 17:51:22   1036s] 
[05/28 17:51:22   1036s] 
[05/28 17:51:22   1036s] Logic Sizing Table:
[05/28 17:51:22   1036s] 
[05/28 17:51:22   1036s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:22   1036s] Cell          Instance count    Source         Eligible library cells
[05/28 17:51:22   1036s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:22   1036s] AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 17:51:22   1036s] AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 17:51:22   1036s] AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
[05/28 17:51:22   1036s] LSUPX1_HVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/28 17:51:22   1036s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:22   1036s] 
[05/28 17:51:22   1036s] 
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin pclk
[05/28 17:51:23   1036s]   Total number of sinks:       394
[05/28 17:51:23   1036s]   Delay constrained sinks:     394
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin pclk
[05/28 17:51:23   1036s]   Total number of sinks:       394
[05/28 17:51:23   1036s]   Delay constrained sinks:     394
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin pclk
[05/28 17:51:23   1036s]   Total number of sinks:       394
[05/28 17:51:23   1036s]   Delay constrained sinks:     394
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin pclk
[05/28 17:51:23   1036s]   Total number of sinks:       394
[05/28 17:51:23   1036s]   Delay constrained sinks:     394
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sdram_clk
[05/28 17:51:23   1036s]   Total number of sinks:       2894
[05/28 17:51:23   1036s]   Delay constrained sinks:     2860
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sdram_clk
[05/28 17:51:23   1036s]   Total number of sinks:       2894
[05/28 17:51:23   1036s]   Delay constrained sinks:     2860
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sdram_clk
[05/28 17:51:23   1036s]   Total number of sinks:       2894
[05/28 17:51:23   1036s]   Delay constrained sinks:     2860
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sdram_clk
[05/28 17:51:23   1036s]   Total number of sinks:       2894
[05/28 17:51:23   1036s]   Delay constrained sinks:     2860
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sys_2x_clk
[05/28 17:51:23   1036s]   Total number of sinks:       1928
[05/28 17:51:23   1036s]   Delay constrained sinks:     1928
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sys_2x_clk
[05/28 17:51:23   1036s]   Total number of sinks:       1928
[05/28 17:51:23   1036s]   Delay constrained sinks:     1734
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 1
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sys_2x_clk
[05/28 17:51:23   1036s]   Total number of sinks:       1928
[05/28 17:51:23   1036s]   Delay constrained sinks:     1928
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin sys_2x_clk
[05/28 17:51:23   1036s]   Total number of sinks:       1928
[05/28 17:51:23   1036s]   Delay constrained sinks:     1734
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 1
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/28 17:51:23   1036s]   Sources:                     pin ate_clk
[05/28 17:51:23   1036s]   Total number of sinks:       5196
[05/28 17:51:23   1036s]   Delay constrained sinks:     5162
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 0
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
[05/28 17:51:23   1036s]   Sources:                     pin ate_clk
[05/28 17:51:23   1036s]   Total number of sinks:       5196
[05/28 17:51:23   1036s]   Delay constrained sinks:     4968
[05/28 17:51:23   1036s]   Non-leaf sinks:              0
[05/28 17:51:23   1036s]   Ignore pins:                 1
[05/28 17:51:23   1036s]  Timing corner worst_corner:setup.late:
[05/28 17:51:23   1036s]   Skew target:                 0.489ns
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:23   1036s] Primary reporting skew groups are:
[05/28 17:51:23   1036s] skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Distribution of half-perimeter wire length by ICG depth:
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s] Min ICG    Max ICG    Count    HPWL
[05/28 17:51:23   1036s] Depth      Depth               (um)
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s]    0          0        94      [min=2, max=939, avg=202, sd=223, total=18985]
[05/28 17:51:23   1036s]    0          1        15      [min=3, max=1497, avg=215, sd=462, total=3221]
[05/28 17:51:23   1036s]    0          2         7      [min=19, max=230, avg=130, sd=93, total=912]
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Via Selection for Estimated Routes (rule default):
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] ---------------------------------------------------------------
[05/28 17:51:23   1036s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/28 17:51:23   1036s] Range                   (Ohm)    (fF)     (fs)     Only
[05/28 17:51:23   1036s] ---------------------------------------------------------------
[05/28 17:51:23   1036s] M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
[05/28 17:51:23   1036s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/28 17:51:23   1036s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/28 17:51:23   1036s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/28 17:51:23   1036s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/28 17:51:23   1036s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/28 17:51:23   1036s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/28 17:51:23   1036s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[05/28 17:51:23   1036s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/28 17:51:23   1036s] ---------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Via Selection for Estimated Routes (rule CTS_RULE):
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[05/28 17:51:23   1036s] Range                                 (Ohm)    (fF)     (fs)     Only
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[05/28 17:51:23   1036s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[05/28 17:51:23   1036s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:23   1036s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 17:51:23   1036s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:23   1036s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 17:51:23   1036s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:23   1036s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:23   1036s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[05/28 17:51:23   1036s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] No ideal or dont_touch nets found in the clock tree
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] dont_touch hnet fanout counts:
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] ------------------------------------------------------
[05/28 17:51:23   1036s] Min fanout    Max fanout    Number of dont_touch hnets
[05/28 17:51:23   1036s] ------------------------------------------------------
[05/28 17:51:23   1036s]       1            10                   1
[05/28 17:51:23   1036s]      11           100                   0
[05/28 17:51:23   1036s]     101          1000                   0
[05/28 17:51:23   1036s]    1001         10000                   0
[05/28 17:51:23   1036s]   10001           +                     0
[05/28 17:51:23   1036s] ------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Top dont_touch hnets by fanout:
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] ----------------------------
[05/28 17:51:23   1036s] HNet name          Fanout ()
[05/28 17:51:23   1036s] ----------------------------
[05/28 17:51:23   1036s] I_RISC_CORE/clk        1
[05/28 17:51:23   1036s] ----------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Filtering reasons for cell type: buffer
[05/28 17:51:23   1036s] =======================================
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] Clock trees    Power domain    Reason                         Library cells
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 17:51:23   1036s]                                                                 AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 17:51:23   1036s]                                                                 NBUFFX4_LVT NBUFFX8_LVT }
[05/28 17:51:23   1036s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 17:51:23   1036s]                                                                 AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 17:51:23   1036s]                                                                 NBUFFX4_LVT NBUFFX8_LVT }
[05/28 17:51:23   1036s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Filtering reasons for cell type: inverter
[05/28 17:51:23   1036s] =========================================
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] Clock trees    Power domain    Reason                         Library cells
[05/28 17:51:23   1036s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 17:51:23   1036s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 17:51:23   1036s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 17:51:23   1036s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 17:51:23   1036s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 17:51:23   1036s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 17:51:23   1036s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 17:51:23   1036s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 17:51:23   1036s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 17:51:23   1036s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 17:51:23   1036s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 17:51:23   1036s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 17:51:23   1036s] all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/28 17:51:23   1036s] all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/28 17:51:23   1036s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Filtering reasons for cell type: logic cell
[05/28 17:51:23   1036s] ===========================================
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] -----------------------------------------------------------------------
[05/28 17:51:23   1036s] Clock trees       Power domain    Reason                 Library cells
[05/28 17:51:23   1036s] -----------------------------------------------------------------------
[05/28 17:51:23   1036s] { SYS_2x_CLK }    PD_RISC_CORE    Wrong power context    { LSUPX1_HVT }
[05/28 17:51:23   1036s] -----------------------------------------------------------------------
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Validating CTS configuration done. (took cpu=0:00:03.4 real=0:00:03.4)
[05/28 17:51:23   1036s] CCOpt configuration status: all checks passed.
[05/28 17:51:23   1036s] External - Set all clocks to propagated mode...
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/28 17:51:23   1036s]  * CCOpt property update_io_latency is false
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:23   1036s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Check Prerequisites done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/28 17:51:23   1036s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/28 17:51:23   1036s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2165.9M
[05/28 17:51:23   1036s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.178, MEM:2165.9M
[05/28 17:51:23   1036s] Executing ccopt post-processing.
[05/28 17:51:23   1036s] Synthesizing clock trees with CCOpt...
[05/28 17:51:23   1036s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 17:51:23   1036s] CCOpt::Phase::PreparingToBalance...
[05/28 17:51:23   1036s] Leaving CCOpt scope - Initializing power interface...
[05/28 17:51:23   1036s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Positive (advancing) pin insertion delays
[05/28 17:51:23   1036s] =========================================
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Found 0 advancing pin insertion delay (0.000% of 5228 clock tree sinks)
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Negative (delaying) pin insertion delays
[05/28 17:51:23   1036s] ========================================
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] Found 0 delaying pin insertion delay (0.000% of 5228 clock tree sinks)
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
[05/28 17:51:23   1036s] **WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
[05/28 17:51:23   1036s] The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
[05/28 17:51:23   1036s] The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
[05/28 17:51:23   1036s] Notify start of optimization...
[05/28 17:51:23   1036s] Notify start of optimization done.
[05/28 17:51:23   1036s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/28 17:51:23   1036s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2165.9M
[05/28 17:51:23   1036s] All LLGs are deleted
[05/28 17:51:23   1036s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2165.9M
[05/28 17:51:23   1036s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2156.7M
[05/28 17:51:23   1036s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2156.7M
[05/28 17:51:23   1036s] ### Creating LA Mngr. totSessionCpu=0:17:17 mem=2156.7M
[05/28 17:51:23   1036s] ### Creating LA Mngr, finished. totSessionCpu=0:17:17 mem=2156.7M
[05/28 17:51:23   1036s] (I)       Started Loading and Dumping File ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] (I)       Reading DB...
[05/28 17:51:23   1036s] (I)       Read data from FE... (mem=2156.7M)
[05/28 17:51:23   1036s] (I)       Read nodes and places... (mem=2156.7M)
[05/28 17:51:23   1036s] (I)       Done Read nodes and places (cpu=0.050s, mem=2156.7M)
[05/28 17:51:23   1036s] (I)       Read nets... (mem=2156.7M)
[05/28 17:51:23   1036s] (I)       Done Read nets (cpu=0.150s, mem=2156.7M)
[05/28 17:51:23   1036s] (I)       Done Read data from FE (cpu=0.200s, mem=2156.7M)
[05/28 17:51:23   1036s] (I)       before initializing RouteDB syMemory usage = 2156.7 MB
[05/28 17:51:23   1036s] (I)       Honor MSV route constraint: false
[05/28 17:51:23   1036s] (I)       Maximum routing layer  : 127
[05/28 17:51:23   1036s] (I)       Minimum routing layer  : 2
[05/28 17:51:23   1036s] (I)       Supply scale factor H  : 1.00
[05/28 17:51:23   1036s] (I)       Supply scale factor V  : 1.00
[05/28 17:51:23   1036s] (I)       Tracks used by clock wire: 0
[05/28 17:51:23   1036s] (I)       Reverse direction      : 
[05/28 17:51:23   1036s] (I)       Honor partition pin guides: true
[05/28 17:51:23   1036s] (I)       Route selected nets only: false
[05/28 17:51:23   1036s] (I)       Route secondary PG pins: false
[05/28 17:51:23   1036s] (I)       Second PG max fanout   : 2147483647
[05/28 17:51:23   1036s] (I)       Apply function for special wires: true
[05/28 17:51:23   1036s] (I)       Layer by layer blockage reading: true
[05/28 17:51:23   1036s] (I)       Offset calculation fix : true
[05/28 17:51:23   1036s] (I)       Route stripe layer range: 
[05/28 17:51:23   1036s] (I)       Honor partition fences : 
[05/28 17:51:23   1036s] (I)       Honor partition pin    : 
[05/28 17:51:23   1036s] (I)       Honor partition fences with feedthrough: 
[05/28 17:51:23   1036s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:51:23   1036s] (I)       Use row-based GCell size
[05/28 17:51:23   1036s] (I)       Use row-based GCell align
[05/28 17:51:23   1036s] (I)       GCell unit size   : 1672
[05/28 17:51:23   1036s] (I)       GCell multiplier  : 1
[05/28 17:51:23   1036s] (I)       GCell row height  : 1672
[05/28 17:51:23   1036s] (I)       Actual row height : 1672
[05/28 17:51:23   1036s] (I)       GCell align ref   : 10032 10032
[05/28 17:51:23   1036s] [NR-eGR] Track table information for default rule: 
[05/28 17:51:23   1036s] [NR-eGR] M1 has no routable track
[05/28 17:51:23   1036s] [NR-eGR] M2 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M3 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M4 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M5 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M6 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M7 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M8 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] M9 has single uniform track structure
[05/28 17:51:23   1036s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:51:23   1036s] (I)       ===========================================================================
[05/28 17:51:23   1036s] (I)       == Report All Rule Vias ==
[05/28 17:51:23   1036s] (I)       ===========================================================================
[05/28 17:51:23   1036s] (I)        Via Rule : (Default)
[05/28 17:51:23   1036s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:23   1036s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:23   1036s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[05/28 17:51:23   1036s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:51:23   1036s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:51:23   1036s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:51:23   1036s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:51:23   1036s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:51:23   1036s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:51:23   1036s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:51:23   1036s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:51:23   1036s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:23   1036s] (I)       ===========================================================================
[05/28 17:51:23   1036s] (I)        Via Rule : CTS_RULE
[05/28 17:51:23   1036s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:23   1036s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:23   1036s] (I)        1  235 : CTS_RULE_VIA12SQ_C_HV_S   239 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/28 17:51:23   1036s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:51:23   1036s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     260 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/28 17:51:23   1036s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     269 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/28 17:51:23   1036s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     274 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/28 17:51:23   1036s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     283 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/28 17:51:23   1036s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     288 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/28 17:51:23   1036s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:51:23   1036s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:51:23   1036s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:23   1036s] (I)       ===========================================================================
[05/28 17:51:23   1036s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] [NR-eGR] Read 94267 PG shapes
[05/28 17:51:23   1036s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:51:23   1036s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:51:23   1036s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:51:23   1036s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:51:23   1036s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:51:23   1036s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:51:23   1036s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:51:23   1036s] (I)       readDataFromPlaceDB
[05/28 17:51:23   1036s] (I)       Read net information..
[05/28 17:51:23   1036s] [NR-eGR] Read numTotalNets=49826  numIgnoredNets=0
[05/28 17:51:23   1036s] (I)       Read testcase time = 0.020 seconds
[05/28 17:51:23   1036s] 
[05/28 17:51:23   1036s] (I)       early_global_route_priority property id does not exist.
[05/28 17:51:23   1036s] (I)       Start initializing grid graph
[05/28 17:51:23   1036s] (I)       End initializing grid graph
[05/28 17:51:23   1036s] (I)       Model blockages into capacity
[05/28 17:51:23   1036s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:51:23   1036s] (I)       Started Modeling ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] (I)       Started Modeling Layer 1 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] (I)       Started Modeling Layer 2 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:51:23   1036s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1036s] (I)       Started Modeling Layer 3 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 4 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 5 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 6 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 7 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 8 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 9 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Modeling Layer 10 ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:51:23   1037s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       -- layer congestion ratio --
[05/28 17:51:23   1037s] (I)       Layer 1 : 0.100000
[05/28 17:51:23   1037s] (I)       Layer 2 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 3 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 4 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 5 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 6 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 7 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 8 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 9 : 0.700000
[05/28 17:51:23   1037s] (I)       Layer 10 : 0.700000
[05/28 17:51:23   1037s] (I)       ----------------------------
[05/28 17:51:23   1037s] (I)       Number of ignored nets = 0
[05/28 17:51:23   1037s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of clock nets = 116.  Ignored: No
[05/28 17:51:23   1037s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:51:23   1037s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:51:23   1037s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:51:23   1037s] [NR-eGR] There are 116 clock nets ( 0 with NDR ).
[05/28 17:51:23   1037s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2156.7 MB
[05/28 17:51:23   1037s] (I)       Ndr track 0 does not exist
[05/28 17:51:23   1037s] (I)       Layer1  viaCost=200.00
[05/28 17:51:23   1037s] (I)       Layer2  viaCost=200.00
[05/28 17:51:23   1037s] (I)       Layer3  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer4  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer5  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer6  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer7  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer8  viaCost=100.00
[05/28 17:51:23   1037s] (I)       Layer9  viaCost=300.00
[05/28 17:51:23   1037s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:51:23   1037s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:51:23   1037s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:51:23   1037s] (I)       Site width          :   152  (dbu)
[05/28 17:51:23   1037s] (I)       Row height          :  1672  (dbu)
[05/28 17:51:23   1037s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:51:23   1037s] (I)       GCell width         :  1672  (dbu)
[05/28 17:51:23   1037s] (I)       GCell height        :  1672  (dbu)
[05/28 17:51:23   1037s] (I)       Grid                :   491   461    10
[05/28 17:51:23   1037s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:51:23   1037s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:51:23   1037s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:51:23   1037s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:51:23   1037s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:51:23   1037s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:51:23   1037s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:51:23   1037s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:51:23   1037s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:51:23   1037s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:51:23   1037s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:51:23   1037s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:51:23   1037s] (I)       --------------------------------------------------------
[05/28 17:51:23   1037s] 
[05/28 17:51:23   1037s] [NR-eGR] ============ Routing rule table ============
[05/28 17:51:23   1037s] [NR-eGR] Rule id: 0  Nets: 49826 
[05/28 17:51:23   1037s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:51:23   1037s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:51:23   1037s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:23   1037s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:23   1037s] [NR-eGR] ========================================
[05/28 17:51:23   1037s] [NR-eGR] 
[05/28 17:51:23   1037s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:51:23   1037s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:51:23   1037s] (I)       After initializing earlyGlobalRoute syMemory usage = 2156.7 MB
[05/28 17:51:23   1037s] (I)       Finished Loading and Dumping File ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Started Global Routing ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       ============= Initialization =============
[05/28 17:51:23   1037s] (I)       totalPins=181897  totalGlobalPin=177681 (97.68%)
[05/28 17:51:23   1037s] (I)       Started Build MST ( Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       Generate topology with single threads
[05/28 17:51:23   1037s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:23   1037s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:51:23   1037s] [NR-eGR] Layer group 1: route 49826 net(s) in layer range [2, 10]
[05/28 17:51:23   1037s] (I)       ============  Phase 1a Route ============
[05/28 17:51:23   1037s] (I)       Started Phase 1a ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:51:24   1037s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Usage: 588017 = (284418 H, 303599 V) = (17.90% H, 9.34% V) = (4.755e+05um H, 5.076e+05um V)
[05/28 17:51:24   1037s] (I)       
[05/28 17:51:24   1037s] (I)       ============  Phase 1b Route ============
[05/28 17:51:24   1037s] (I)       Started Phase 1b ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Usage: 588446 = (284523 H, 303923 V) = (17.90% H, 9.35% V) = (4.757e+05um H, 5.082e+05um V)
[05/28 17:51:24   1037s] (I)       
[05/28 17:51:24   1037s] (I)       earlyGlobalRoute overflow of layer group 1: 0.36% H + 0.03% V. EstWL: 9.838817e+05um
[05/28 17:51:24   1037s] (I)       Congestion metric : 0.36%H 0.03%V, 0.39%HV
[05/28 17:51:24   1037s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:51:24   1037s] (I)       ============  Phase 1c Route ============
[05/28 17:51:24   1037s] (I)       Started Phase 1c ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:24   1037s] (I)       Started Two Level Routing ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Usage: 588491 = (284523 H, 303968 V) = (17.90% H, 9.35% V) = (4.757e+05um H, 5.082e+05um V)
[05/28 17:51:24   1037s] (I)       
[05/28 17:51:24   1037s] (I)       ============  Phase 1d Route ============
[05/28 17:51:24   1037s] (I)       Started Phase 1d ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Usage: 588573 = (284552 H, 304021 V) = (17.90% H, 9.35% V) = (4.758e+05um H, 5.083e+05um V)
[05/28 17:51:24   1037s] (I)       
[05/28 17:51:24   1037s] (I)       ============  Phase 1e Route ============
[05/28 17:51:24   1037s] (I)       Started Phase 1e ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Usage: 588573 = (284552 H, 304021 V) = (17.90% H, 9.35% V) = (4.758e+05um H, 5.083e+05um V)
[05/28 17:51:24   1037s] (I)       
[05/28 17:51:24   1037s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.840941e+05um
[05/28 17:51:24   1037s] [NR-eGR] 
[05/28 17:51:24   1037s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       Running layer assignment with 1 threads
[05/28 17:51:24   1037s] (I)       Finished Phase 1l ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1037s] (I)       ============  Phase 1l Route ============
[05/28 17:51:24   1038s] (I)       
[05/28 17:51:24   1038s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:51:24   1038s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:51:24   1038s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:51:24   1038s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[05/28 17:51:24   1038s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:51:24   1038s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:24   1038s] [NR-eGR]      M2  (2)       142( 0.10%)        80( 0.06%)        55( 0.04%)         3( 0.00%)   ( 0.20%) 
[05/28 17:51:24   1038s] [NR-eGR]      M3  (3)      1141( 0.80%)        70( 0.05%)        18( 0.01%)         0( 0.00%)   ( 0.86%) 
[05/28 17:51:24   1038s] [NR-eGR]      M4  (4)        32( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/28 17:51:24   1038s] [NR-eGR]      M5  (5)       438( 0.31%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.31%) 
[05/28 17:51:24   1038s] [NR-eGR]      M6  (6)        97( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:51:24   1038s] [NR-eGR]      M7  (7)       224( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/28 17:51:24   1038s] [NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:24   1038s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:24   1038s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:24   1038s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:51:24   1038s] [NR-eGR] Total             2077( 0.14%)       151( 0.01%)        73( 0.01%)         3( 0.00%)   ( 0.16%) 
[05/28 17:51:24   1038s] [NR-eGR] 
[05/28 17:51:24   1038s] (I)       Finished Global Routing ( CPU: 0.95 sec, Real: 0.95 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1038s] (I)       total 2D Cap : 4860416 = (1596603 H, 3263813 V)
[05/28 17:51:24   1038s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[05/28 17:51:24   1038s] [NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[05/28 17:51:24   1038s] (I)       ============= track Assignment ============
[05/28 17:51:24   1038s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1038s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1038s] (I)       Started Greedy Track Assignment ( Curr Mem: 2156.72 MB )
[05/28 17:51:24   1038s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:51:24   1038s] (I)       Running track assignment with 1 threads
[05/28 17:51:24   1038s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:24   1038s] (I)       Run Multi-thread track assignment
[05/28 17:51:25   1038s] (I)       Finished Greedy Track Assignment ( CPU: 0.68 sec, Real: 0.69 sec, Curr Mem: 2156.72 MB )
[05/28 17:51:25   1039s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:25   1039s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181690
[05/28 17:51:25   1039s] [NR-eGR]     M2  (2V) length: 2.798141e+05um, number of vias: 246934
[05/28 17:51:25   1039s] [NR-eGR]     M3  (3H) length: 3.176781e+05um, number of vias: 78170
[05/28 17:51:25   1039s] [NR-eGR]     M4  (4V) length: 1.637717e+05um, number of vias: 19393
[05/28 17:51:25   1039s] [NR-eGR]     M5  (5H) length: 1.101855e+05um, number of vias: 6106
[05/28 17:51:25   1039s] [NR-eGR]     M6  (6V) length: 9.435659e+04um, number of vias: 2906
[05/28 17:51:25   1039s] [NR-eGR]     M7  (7H) length: 5.504551e+04um, number of vias: 444
[05/28 17:51:25   1039s] [NR-eGR]     M8  (8V) length: 9.601888e+03um, number of vias: 188
[05/28 17:51:25   1039s] [NR-eGR]     M9  (9H) length: 6.209491e+03um, number of vias: 0
[05/28 17:51:25   1039s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:51:25   1039s] [NR-eGR] Total length: 1.036663e+06um, number of vias: 535831
[05/28 17:51:25   1039s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:25   1039s] [NR-eGR] Total eGR-routed clock nets wire length: 4.212520e+04um 
[05/28 17:51:25   1039s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:26   1039s] Saved RC grid cleaned up.
[05/28 17:51:26   1039s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.64 sec, Real: 2.64 sec, Curr Mem: 2078.72 MB )
[05/28 17:51:26   1039s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/28 17:51:26   1039s] Rebuilding timing graph...
[05/28 17:51:28   1042s] Rebuilding timing graph done.
[05/28 17:51:28   1042s] Legalization setup...
[05/28 17:51:28   1042s] Using cell based legalization.
[05/28 17:51:28   1042s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.8M
[05/28 17:51:28   1042s] z: 2, totalTracks: 1
[05/28 17:51:28   1042s] z: 4, totalTracks: 1
[05/28 17:51:28   1042s] z: 6, totalTracks: 1
[05/28 17:51:28   1042s] z: 8, totalTracks: 1
[05/28 17:51:28   1042s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:51:28   1042s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.8M
[05/28 17:51:28   1042s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2077.8M
[05/28 17:51:28   1042s] Core basic site is unit
[05/28 17:51:29   1042s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:51:29   1042s] SiteArray: use 9,633,792 bytes
[05/28 17:51:29   1042s] SiteArray: current memory after site array memory allocation 2086.9M
[05/28 17:51:29   1042s] SiteArray: FP blocked sites are writable
[05/28 17:51:29   1042s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:51:29   1042s] SiteArray: use 2,625,536 bytes
[05/28 17:51:29   1042s] SiteArray: current memory after site array memory allocation 2089.5M
[05/28 17:51:29   1042s] SiteArray: FP blocked sites are writable
[05/28 17:51:29   1042s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:51:29   1042s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:51:29   1042s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:51:29   1042s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2089.5M
[05/28 17:51:29   1042s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:51:29   1042s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.088, MEM:2089.5M
[05/28 17:51:29   1042s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2089.5M
[05/28 17:51:29   1042s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:51:29   1042s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.009, MEM:2089.5M
[05/28 17:51:29   1042s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.297, MEM:2089.5M
[05/28 17:51:29   1042s] OPERPROF:     Starting CMU at level 3, MEM:2089.5M
[05/28 17:51:29   1042s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:2089.5M
[05/28 17:51:29   1042s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.350, MEM:2089.5M
[05/28 17:51:29   1042s] 
[05/28 17:51:29   1042s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2089.5MB).
[05/28 17:51:29   1042s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.466, MEM:2089.5M
[05/28 17:51:29   1042s] (I)       Load db... (mem=2089.5M)
[05/28 17:51:29   1042s] (I)       Read data from FE... (mem=2089.5M)
[05/28 17:51:29   1042s] (I)       Read nodes and places... (mem=2089.5M)
[05/28 17:51:29   1042s] (I)       Number of ignored instance 0
[05/28 17:51:29   1042s] (I)       Number of inbound cells 0
[05/28 17:51:29   1042s] (I)       numMoveCells=47024, numMacros=40  numPads=241  numMultiRowHeightInsts=80
[05/28 17:51:29   1042s] (I)       cell height: 1672, count: 47024
[05/28 17:51:29   1042s] (I)       Done Read nodes and places (cpu=0.080s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Read rows... (mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Read rows (cpu=0.000s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Read module constraints... (mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Read module constraints (cpu=0.010s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Read data from FE (cpu=0.090s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Load db (cpu=0.090s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Constructing placeable region... (mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Constructing bin map
[05/28 17:51:29   1042s] (I)       Initialize bin information with width=16720 height=16720
[05/28 17:51:29   1042s] (I)       Done constructing bin map
[05/28 17:51:29   1042s] (I)       Removing 560 blocked bin with high fixed inst density
[05/28 17:51:29   1042s] (I)       Compute region effective width... (mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Compute region effective width (cpu=0.000s, mem=2104.3M)
[05/28 17:51:29   1042s] (I)       Done Constructing placeable region (cpu=0.010s, mem=2104.3M)
[05/28 17:51:29   1042s] Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 17:51:29   1042s] Validating CTS configuration...
[05/28 17:51:29   1042s] Checking module port directions...
[05/28 17:51:29   1042s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:29   1042s] Non-default CCOpt properties:
[05/28 17:51:29   1042s] cts_merge_clock_gates is set for at least one key
[05/28 17:51:29   1042s] cts_merge_clock_logic is set for at least one key
[05/28 17:51:29   1042s] primary_delay_corner: worst_corner (default: )
[05/28 17:51:29   1042s] route_type is set for at least one key
[05/28 17:51:29   1042s] routing_top_min_fanout is set for at least one key
[05/28 17:51:29   1042s] source_driver is set for at least one key
[05/28 17:51:29   1042s] target_max_trans is set for at least one key
[05/28 17:51:29   1042s] target_max_trans_sdc is set for at least one key
[05/28 17:51:29   1042s] update_io_latency: 0 (default: true)
[05/28 17:51:29   1042s] Route type trimming info:
[05/28 17:51:29   1042s]   No route type modifications were made.
[05/28 17:51:29   1042s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:29   1042s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:29   1042s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:29   1042s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:29   1042s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:29   1042s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:29   1042s] (I)       Initializing Steiner engine. 
[05/28 17:51:30   1043s] LayerId::1 widthSet size::4
[05/28 17:51:30   1043s] LayerId::2 widthSet size::4
[05/28 17:51:30   1043s] LayerId::3 widthSet size::5
[05/28 17:51:30   1043s] LayerId::4 widthSet size::5
[05/28 17:51:30   1043s] LayerId::5 widthSet size::5
[05/28 17:51:30   1043s] LayerId::6 widthSet size::5
[05/28 17:51:30   1043s] LayerId::7 widthSet size::5
[05/28 17:51:30   1043s] LayerId::8 widthSet size::5
[05/28 17:51:30   1043s] LayerId::9 widthSet size::4
[05/28 17:51:30   1043s] LayerId::10 widthSet size::2
[05/28 17:51:30   1043s] Updating RC grid for preRoute extraction ...
[05/28 17:51:30   1043s] Initializing multi-corner capacitance tables ... 
[05/28 17:51:30   1043s] Initializing multi-corner resistance tables ...
[05/28 17:51:30   1043s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.321233 ; uaWl: 1.000000 ; uaWlH: 0.423639 ; aWlH: 0.000000 ; Pmax: 0.893400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:51:30   1043s] End AAE Lib Interpolated Model. (MEM=2132.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:51:30   1043s] Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/28 17:51:30   1043s] Original list had 7 cells:
[05/28 17:51:30   1043s] IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:30   1043s] New trimmed list has 4 cells:
[05/28 17:51:30   1043s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:30   1043s] Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/28 17:51:30   1043s] Original list had 7 cells:
[05/28 17:51:30   1043s] IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 17:51:30   1043s] New trimmed list has 2 cells:
[05/28 17:51:30   1043s] IBUFFX32_RVT IBUFFX16_LVT 
[05/28 17:51:30   1043s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:30   1043s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:30   1043s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] Accumulated time to calculate placeable region: 0.02
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 17:51:32   1045s] Clock tree balancer configuration for clock_tree SYS_CLK:
[05/28 17:51:32   1045s] Non-default CCOpt properties:
[05/28 17:51:32   1045s]   cts_merge_clock_gates: true (default: false)
[05/28 17:51:32   1045s]   cts_merge_clock_logic: true (default: false)
[05/28 17:51:32   1045s]   route_type (leaf): default_route_type_leaf (default: default)
[05/28 17:51:32   1045s]   route_type (trunk): trunk_type (default: default)
[05/28 17:51:32   1045s]   route_type (top): top_type (default: default)
[05/28 17:51:32   1045s]   routing_top_min_fanout: 10000 (default: unset)
[05/28 17:51:32   1045s] For power domain PD_RISC_CORE:
[05/28 17:51:32   1045s]   Buffers:     
[05/28 17:51:32   1045s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 17:51:32   1045s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 17:51:32   1045s] For power domain PD_ORCA_TOP:
[05/28 17:51:32   1045s]   Buffers:     
[05/28 17:51:32   1045s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 17:51:32   1045s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 17:51:32   1045s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 17:51:32   1045s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 17:51:32   1045s] Top Routing info:
[05/28 17:51:32   1045s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 17:51:32   1045s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] Trunk Routing info:
[05/28 17:51:32   1045s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 17:51:32   1045s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] Leaf Routing info:
[05/28 17:51:32   1045s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 17:51:32   1045s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 17:51:32   1045s]   Slew time target (leaf):    0.300ns
[05/28 17:51:32   1045s]   Slew time target (trunk):   0.300ns
[05/28 17:51:32   1045s]   Slew time target (top):     0.300ns
[05/28 17:51:32   1045s]   Buffer unit delay: 0.489ns
[05/28 17:51:32   1045s]   Buffer max distance: 1320.000um
[05/28 17:51:32   1045s] Fastest wire driving cells and distances:
[05/28 17:51:32   1045s]   For nets routed with trunk routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/28 17:51:32   1045s]   For nets routed with top routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/28 17:51:32   1045s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 17:51:32   1045s]   Slew time target (leaf):    0.300ns
[05/28 17:51:32   1045s]   Slew time target (trunk):   0.300ns
[05/28 17:51:32   1045s]   Slew time target (top):     0.300ns
[05/28 17:51:32   1045s]   Buffer unit delay: 0.211ns
[05/28 17:51:32   1045s]   Buffer max distance: 1320.000um
[05/28 17:51:32   1045s] Fastest wire driving cells and distances:
[05/28 17:51:32   1045s]   For nets routed with trunk routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/28 17:51:32   1045s]   For nets routed with top routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/28 17:51:32   1045s] Non-default CCOpt properties:
[05/28 17:51:32   1045s]   cts_merge_clock_gates: true (default: false)
[05/28 17:51:32   1045s]   cts_merge_clock_logic: true (default: false)
[05/28 17:51:32   1045s]   route_type (leaf): default_route_type_leaf (default: default)
[05/28 17:51:32   1045s]   route_type (trunk): trunk_type (default: default)
[05/28 17:51:32   1045s]   route_type (top): top_type (default: default)
[05/28 17:51:32   1045s]   routing_top_min_fanout: 10000 (default: unset)
[05/28 17:51:32   1045s]   source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/28 17:51:32   1045s] For power domain PD_RISC_CORE:
[05/28 17:51:32   1045s]   Buffers:     
[05/28 17:51:32   1045s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 17:51:32   1045s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 17:51:32   1045s] For power domain PD_ORCA_TOP:
[05/28 17:51:32   1045s]   Buffers:     
[05/28 17:51:32   1045s]   Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 17:51:32   1045s]   Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 17:51:32   1045s]   Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 17:51:32   1045s]   Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 17:51:32   1045s] Top Routing info:
[05/28 17:51:32   1045s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 17:51:32   1045s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] Trunk Routing info:
[05/28 17:51:32   1045s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 17:51:32   1045s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] Leaf Routing info:
[05/28 17:51:32   1045s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 17:51:32   1045s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 17:51:32   1045s] For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 17:51:32   1045s]   Slew time target (leaf):    0.300ns
[05/28 17:51:32   1045s]   Slew time target (trunk):   0.300ns
[05/28 17:51:32   1045s]   Slew time target (top):     0.300ns
[05/28 17:51:32   1045s]   Buffer unit delay: 0.489ns
[05/28 17:51:32   1045s]   Buffer max distance: 1320.000um
[05/28 17:51:32   1045s] Fastest wire driving cells and distances:
[05/28 17:51:32   1045s]   For nets routed with trunk routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/28 17:51:32   1045s]   For nets routed with top routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/28 17:51:32   1045s] For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 17:51:32   1045s]   Slew time target (leaf):    0.300ns
[05/28 17:51:32   1045s]   Slew time target (trunk):   0.300ns
[05/28 17:51:32   1045s]   Slew time target (top):     0.300ns
[05/28 17:51:32   1045s]   Buffer unit delay: 0.211ns
[05/28 17:51:32   1045s]   Buffer max distance: 1320.000um
[05/28 17:51:32   1045s] Fastest wire driving cells and distances:
[05/28 17:51:32   1045s]   For nets routed with trunk routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/28 17:51:32   1045s]   For nets routed with top routing rules:
[05/28 17:51:32   1045s]     Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/28 17:51:32   1045s]     Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Logic Sizing Table:
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] Cell          Instance count    Source         Eligible library cells
[05/28 17:51:32   1045s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] AO21X1_HVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 17:51:32   1045s] AO21X2_HVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 17:51:32   1045s] AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
[05/28 17:51:32   1045s] LSUPX1_HVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/28 17:51:32   1045s] ------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/28 17:51:32   1045s]   Sources:                     pin pclk
[05/28 17:51:32   1045s]   Total number of sinks:       394
[05/28 17:51:32   1045s]   Delay constrained sinks:     394
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 0
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/28 17:51:32   1045s]   Sources:                     pin sdram_clk
[05/28 17:51:32   1045s]   Total number of sinks:       2894
[05/28 17:51:32   1045s]   Delay constrained sinks:     2860
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 0
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/28 17:51:32   1045s]   Sources:                     pin sys_2x_clk
[05/28 17:51:32   1045s]   Total number of sinks:       1928
[05/28 17:51:32   1045s]   Delay constrained sinks:     1928
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 0
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
[05/28 17:51:32   1045s]   Sources:                     pin sys_2x_clk
[05/28 17:51:32   1045s]   Total number of sinks:       1928
[05/28 17:51:32   1045s]   Delay constrained sinks:     1734
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 1
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/28 17:51:32   1045s]   Sources:                     pin ate_clk
[05/28 17:51:32   1045s]   Total number of sinks:       5196
[05/28 17:51:32   1045s]   Delay constrained sinks:     5162
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 0
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
[05/28 17:51:32   1045s]   Sources:                     pin ate_clk
[05/28 17:51:32   1045s]   Total number of sinks:       5196
[05/28 17:51:32   1045s]   Delay constrained sinks:     4968
[05/28 17:51:32   1045s]   Non-leaf sinks:              0
[05/28 17:51:32   1045s]   Ignore pins:                 1
[05/28 17:51:32   1045s]  Timing corner worst_corner:setup.late:
[05/28 17:51:32   1045s]   Skew target:                 0.489ns
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 17:51:32   1045s] Primary reporting skew groups are:
[05/28 17:51:32   1045s] skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Distribution of half-perimeter wire length by ICG depth:
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s] Min ICG    Max ICG    Count    HPWL
[05/28 17:51:32   1045s] Depth      Depth               (um)
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s]    0          0        94      [min=2, max=939, avg=202, sd=223, total=18985]
[05/28 17:51:32   1045s]    0          1        15      [min=3, max=1497, avg=215, sd=462, total=3221]
[05/28 17:51:32   1045s]    0          2         7      [min=19, max=230, avg=130, sd=93, total=912]
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Via Selection for Estimated Routes (rule default):
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] ---------------------------------------------------------------
[05/28 17:51:32   1045s] Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/28 17:51:32   1045s] Range                   (Ohm)    (fF)     (fs)     Only
[05/28 17:51:32   1045s] ---------------------------------------------------------------
[05/28 17:51:32   1045s] M1-M2      VIA12SQ      0.500    0.021    0.011    false
[05/28 17:51:32   1045s] M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/28 17:51:32   1045s] M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/28 17:51:32   1045s] M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/28 17:51:32   1045s] M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/28 17:51:32   1045s] M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/28 17:51:32   1045s] M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/28 17:51:32   1045s] M8-M9      VIA89_C      0.100    0.046    0.005    false
[05/28 17:51:32   1045s] M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/28 17:51:32   1045s] ---------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Via Selection for Estimated Routes (rule CTS_RULE):
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s] Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[05/28 17:51:32   1045s] Range                                 (Ohm)    (fF)     (fs)     Only
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s] M1-M2      CTS_RULE_VIA12SQ_C_HV_S    0.500    0.019    0.010    false
[05/28 17:51:32   1045s] M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[05/28 17:51:32   1045s] M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:32   1045s] M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 17:51:32   1045s] M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:32   1045s] M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 17:51:32   1045s] M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[05/28 17:51:32   1045s] M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 17:51:32   1045s] M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[05/28 17:51:32   1045s] M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] No ideal or dont_touch nets found in the clock tree
[05/28 17:51:32   1045s] **WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] dont_touch hnet fanout counts:
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] ------------------------------------------------------
[05/28 17:51:32   1045s] Min fanout    Max fanout    Number of dont_touch hnets
[05/28 17:51:32   1045s] ------------------------------------------------------
[05/28 17:51:32   1045s]       1            10                   1
[05/28 17:51:32   1045s]      11           100                   0
[05/28 17:51:32   1045s]     101          1000                   0
[05/28 17:51:32   1045s]    1001         10000                   0
[05/28 17:51:32   1045s]   10001           +                     0
[05/28 17:51:32   1045s] ------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Top dont_touch hnets by fanout:
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] ----------------------------
[05/28 17:51:32   1045s] HNet name          Fanout ()
[05/28 17:51:32   1045s] ----------------------------
[05/28 17:51:32   1045s] I_RISC_CORE/clk        1
[05/28 17:51:32   1045s] ----------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Filtering reasons for cell type: buffer
[05/28 17:51:32   1045s] =======================================
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] Clock trees    Power domain    Reason                         Library cells
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 17:51:32   1045s]                                                                 AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 17:51:32   1045s]                                                                 NBUFFX4_LVT NBUFFX8_LVT }
[05/28 17:51:32   1045s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 17:51:32   1045s]                                                                 AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 17:51:32   1045s]                                                                 NBUFFX4_LVT NBUFFX8_LVT }
[05/28 17:51:32   1045s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Filtering reasons for cell type: inverter
[05/28 17:51:32   1045s] =========================================
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] Clock trees    Power domain    Reason                         Library cells
[05/28 17:51:32   1045s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 17:51:32   1045s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 17:51:32   1045s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 17:51:32   1045s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 17:51:32   1045s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 17:51:32   1045s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 17:51:32   1045s] all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 17:51:32   1045s]                                                                 AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 17:51:32   1045s]                                                                 IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 17:51:32   1045s]                                                                 INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 17:51:32   1045s]                                                                 INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 17:51:32   1045s]                                                                 INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 17:51:32   1045s] all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/28 17:51:32   1045s] all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/28 17:51:32   1045s] ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Filtering reasons for cell type: logic cell
[05/28 17:51:32   1045s] ===========================================
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] -----------------------------------------------------------------------
[05/28 17:51:32   1045s] Clock trees       Power domain    Reason                 Library cells
[05/28 17:51:32   1045s] -----------------------------------------------------------------------
[05/28 17:51:32   1045s] { SYS_2x_CLK }    PD_RISC_CORE    Wrong power context    { LSUPX1_HVT }
[05/28 17:51:32   1045s] -----------------------------------------------------------------------
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] 
[05/28 17:51:32   1045s] Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.0)
[05/28 17:51:32   1045s] CCOpt configuration status: all checks passed.
[05/28 17:51:32   1045s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/28 17:51:32   1045s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/28 17:51:32   1045s]   No exclusion drivers are needed.
[05/28 17:51:32   1045s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/28 17:51:32   1045s] Antenna diode management...
[05/28 17:51:32   1045s]   Found 0 antenna diodes in the clock trees.
[05/28 17:51:32   1045s]   
[05/28 17:51:32   1045s] Antenna diode management done.
[05/28 17:51:32   1045s] Adding driver cells for primary IOs...
[05/28 17:51:32   1045s]   
[05/28 17:51:32   1045s]   ----------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/28 17:51:32   1045s]   ----------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s]     (empty table)
[05/28 17:51:32   1045s]   ----------------------------------------------------------------------------------------------
[05/28 17:51:32   1045s]   
[05/28 17:51:32   1045s]   
[05/28 17:51:32   1045s] Adding driver cells for primary IOs done.
[05/28 17:51:32   1045s] Adding driver cell for primary IO roots...
[05/28 17:51:32   1045s] Adding driver cell for primary IO roots done.
[05/28 17:51:32   1045s] Maximizing clock DAG abstraction...
[05/28 17:51:32   1045s] Maximizing clock DAG abstraction done.
[05/28 17:51:32   1045s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.2 real=0:00:09.2)
[05/28 17:51:32   1045s] Synthesizing clock trees...
[05/28 17:51:32   1045s]   Preparing To Balance...
[05/28 17:51:32   1045s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2180.0M
[05/28 17:51:32   1045s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.152, MEM:2180.0M
[05/28 17:51:32   1045s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.0M
[05/28 17:51:32   1045s] z: 2, totalTracks: 1
[05/28 17:51:32   1045s] z: 4, totalTracks: 1
[05/28 17:51:32   1045s] z: 6, totalTracks: 1
[05/28 17:51:32   1045s] z: 8, totalTracks: 1
[05/28 17:51:32   1045s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:51:32   1045s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.0M
[05/28 17:51:32   1046s] OPERPROF:     Starting CMU at level 3, MEM:2180.0M
[05/28 17:51:32   1046s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.014, MEM:2180.0M
[05/28 17:51:32   1046s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.192, MEM:2180.0M
[05/28 17:51:32   1046s] 
[05/28 17:51:32   1046s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2180.0MB).
[05/28 17:51:32   1046s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.302, MEM:2180.0M
[05/28 17:51:33   1046s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/28 17:51:33   1046s]   Original list had 6 cells:
[05/28 17:51:33   1046s]   CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
[05/28 17:51:33   1046s]   New trimmed list has 2 cells:
[05/28 17:51:33   1046s]   CGLNPRX8_LVT CGLNPRX2_LVT 
[05/28 17:51:33   1046s]   Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
[05/28 17:51:33   1046s]   Original list had 6 cells:
[05/28 17:51:33   1046s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
[05/28 17:51:33   1046s]   New trimmed list has 3 cells:
[05/28 17:51:33   1046s]   CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
[05/28 17:51:33   1046s]   Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
[05/28 17:51:33   1046s]   Original list had 6 cells:
[05/28 17:51:33   1046s]   CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
[05/28 17:51:33   1046s]   New trimmed list has 2 cells:
[05/28 17:51:33   1046s]   CGLPPRX8_LVT CGLPPRX2_LVT 
[05/28 17:51:33   1046s]   Checking for inverting clock gates...
[05/28 17:51:33   1046s]   Checking for inverting clock gates done.
[05/28 17:51:33   1046s]   Merging duplicate siblings in DAG...
[05/28 17:51:33   1046s]     Clock DAG stats before merging:
[05/28 17:51:33   1046s]       cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
[05/28 17:51:33   1046s]       cell areas       : b=0.000um^2, i=3.558um^2, icg=204.078um^2, nicg=0.000um^2, l=99.370um^2, total=307.006um^2
[05/28 17:51:33   1046s]       hp wire lengths  : top=0.000um, trunk=288.648um, leaf=21620.404um, total=21909.052um
[05/28 17:51:33   1046s]     Clock DAG library cell distribution before merging {count}:
[05/28 17:51:33   1046s]        Invs: INVX2_LVT: 1 INVX4_HVT: 1 
[05/28 17:51:33   1046s]        ICGs: CGLPPRX8_LVT: 12 CGLPPRX2_LVT: 10 CGLNPRX2_LVT: 9 
[05/28 17:51:33   1046s]      Logics: AO21X2_HVT: 3 LSUPX1_HVT: 1 AO21X1_HVT: 1 AO22X1_HVT: 32 
[05/28 17:51:33   1046s]     Resynthesising clock tree into netlist...
[05/28 17:51:33   1046s]       Reset timing graph...
[05/28 17:51:33   1046s] Ignoring AAE DB Resetting ...
[05/28 17:51:33   1046s]       Reset timing graph done.
[05/28 17:51:33   1046s]     Resynthesising clock tree into netlist done.
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     Clock gate merging summary:
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     ----------------------------------------------------------
[05/28 17:51:33   1046s]     Description                          Number of occurrences
[05/28 17:51:33   1046s]     ----------------------------------------------------------
[05/28 17:51:33   1046s]     Total clock gates                             31
[05/28 17:51:33   1046s]     Globally unique enables                       29
[05/28 17:51:33   1046s]     Potentially mergeable clock gates              2
[05/28 17:51:33   1046s]     Actually merged clock gates                    0
[05/28 17:51:33   1046s]     ----------------------------------------------------------
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     Cannot merge reason    Number of occurrences
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     GloballyUnique                  27
[05/28 17:51:33   1046s]     UndrivenEnablePins               4
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     Clock logic merging summary:
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     -----------------------------------------------------------
[05/28 17:51:33   1046s]     Description                           Number of occurrences
[05/28 17:51:33   1046s]     -----------------------------------------------------------
[05/28 17:51:33   1046s]     Total clock logics                             37
[05/28 17:51:33   1046s]     Globally unique logic expressions              37
[05/28 17:51:33   1046s]     Potentially mergeable clock logics              0
[05/28 17:51:33   1046s]     Actually merged clock logics                    0
[05/28 17:51:33   1046s]     -----------------------------------------------------------
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     Cannot merge reason    Number of occurrences
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     GloballyUnique                  37
[05/28 17:51:33   1046s]     --------------------------------------------
[05/28 17:51:33   1046s]     
[05/28 17:51:33   1046s]     Disconnecting clock tree from netlist...
[05/28 17:51:33   1046s]     Disconnecting clock tree from netlist done.
[05/28 17:51:33   1046s]   Merging duplicate siblings in DAG done.
[05/28 17:51:33   1046s]   Accumulated time to calculate placeable region: 0.02
[05/28 17:51:33   1046s]   Accumulated time to calculate placeable region: 0.02
[05/28 17:51:33   1046s]   Accumulated time to calculate placeable region: 0.02
[05/28 17:51:33   1046s]   Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/28 17:51:33   1046s]   CCOpt::Phase::Construction...
[05/28 17:51:33   1046s]   Stage::Clustering...
[05/28 17:51:33   1046s]   Clustering...
[05/28 17:51:33   1046s]     Initialize for clustering...
[05/28 17:51:33   1046s]     Clock DAG stats before clustering:
[05/28 17:51:33   1046s]       cell counts      : b=0, i=2, icg=31, nicg=0, l=37, total=70
[05/28 17:51:33   1046s]       cell areas       : b=0.000um^2, i=23.381um^2, icg=233.050um^2, nicg=0.000um^2, l=111.823um^2, total=368.255um^2
[05/28 17:51:33   1046s]       hp wire lengths  : top=0.000um, trunk=288.648um, leaf=21620.404um, total=21909.052um
[05/28 17:51:33   1046s]     Clock DAG library cell distribution before clustering {count}:
[05/28 17:51:33   1046s]        Invs: IBUFFX32_RVT: 2 
[05/28 17:51:33   1046s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 22 
[05/28 17:51:33   1046s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/28 17:51:33   1046s]     Computing max distances from locked parents...
[05/28 17:51:33   1046s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/28 17:51:33   1046s]     Computing max distances from locked parents done.
[05/28 17:51:33   1046s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:33   1046s]     Bottom-up phase...
[05/28 17:51:33   1046s]     Clustering clock_tree ate_clk...
[05/28 17:51:33   1046s]         Accumulated time to calculate placeable region: 0.02
[05/28 17:51:33   1046s] End AAE Lib Interpolated Model. (MEM=2170.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:51:33   1046s]         Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:51:33   1046s]         Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:51:36   1049s]         Accumulated time to calculate placeable region: 0.03
[05/28 17:51:36   1050s] **WARN: (EMS-42):	Message (IMPESI-3194) has been suppressed from output.
[05/28 17:51:36   1050s] **WARN: (EMS-42):	Message (IMPESI-3199) has been suppressed from output.
[05/28 17:51:36   1050s]         Accumulated time to calculate placeable region: 0.03
[05/28 17:51:36   1050s]         Accumulated time to calculate placeable region: 0.03
[05/28 17:51:36   1050s]         Accumulated time to calculate placeable region: 0.03
[05/28 17:51:37   1051s]         Accumulated time to calculate placeable region: 0.03
[05/28 17:51:38   1051s]     Clustering clock_tree ate_clk done.
[05/28 17:51:38   1051s]     Clustering clock_tree SYS_2x_CLK...
[05/28 17:51:38   1051s]       Clustering clock_tree SYS_CLK...
[05/28 17:51:38   1051s]       Clustering clock_tree SYS_CLK done.
[05/28 17:51:38   1051s]     Clustering clock_tree SYS_2x_CLK done.
[05/28 17:51:38   1051s]     Clustering clock_tree SDRAM_CLK...
[05/28 17:51:38   1051s]     Clustering clock_tree SDRAM_CLK done.
[05/28 17:51:38   1051s]     Clustering clock_tree PCI_CLK...
[05/28 17:51:38   1051s]     Clustering clock_tree PCI_CLK done.
[05/28 17:51:38   1051s]     Clock DAG stats after bottom-up phase:
[05/28 17:51:38   1051s]       cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
[05/28 17:51:38   1051s]       cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
[05/28 17:51:38   1051s]       hp wire lengths  : top=0.000um, trunk=7440.704um, leaf=44607.324um, total=52048.028um
[05/28 17:51:38   1051s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/28 17:51:38   1051s]        Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
[05/28 17:51:38   1051s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:51:38   1051s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/28 17:51:38   1051s]     Bottom-up phase done. (took cpu=0:00:05.0 real=0:00:05.0)
[05/28 17:51:38   1051s]     Legalizing clock trees...
[05/28 17:51:38   1051s]     Resynthesising clock tree into netlist...
[05/28 17:51:38   1051s]       Reset timing graph...
[05/28 17:51:38   1051s] Ignoring AAE DB Resetting ...
[05/28 17:51:38   1051s]       Reset timing graph done.
[05/28 17:51:38   1051s]     Resynthesising clock tree into netlist done.
[05/28 17:51:38   1051s]     Commiting net attributes....
[05/28 17:51:38   1051s]     Commiting net attributes. done.
[05/28 17:51:38   1051s]     Leaving CCOpt scope - ClockRefiner...
[05/28 17:51:38   1051s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/28 17:51:38   1052s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.169, MEM:2170.4M
[05/28 17:51:38   1052s]     Assigned high priority to 5401 cells.
[05/28 17:51:38   1052s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/28 17:51:38   1052s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/28 17:51:38   1052s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2170.4M
[05/28 17:51:38   1052s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2170.4M
[05/28 17:51:38   1052s] z: 2, totalTracks: 1
[05/28 17:51:38   1052s] z: 4, totalTracks: 1
[05/28 17:51:38   1052s] z: 6, totalTracks: 1
[05/28 17:51:38   1052s] z: 8, totalTracks: 1
[05/28 17:51:38   1052s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:51:38   1052s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2170.4M
[05/28 17:51:38   1052s] Info: 97 insts are soft-fixed.
[05/28 17:51:39   1052s] OPERPROF:       Starting CMU at level 4, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.015, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.211, MEM:2170.4M
[05/28 17:51:39   1052s] 
[05/28 17:51:39   1052s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2170.4MB).
[05/28 17:51:39   1052s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.330, REAL:0.327, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.330, REAL:0.327, MEM:2170.4M
[05/28 17:51:39   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.9
[05/28 17:51:39   1052s] OPERPROF: Starting RefinePlace at level 1, MEM:2170.4M
[05/28 17:51:39   1052s] *** Starting refinePlace (0:17:33 mem=2170.4M) ***
[05/28 17:51:39   1052s] Total net bbox length = 9.677e+05 (4.612e+05 5.065e+05) (ext = 5.582e+04)
[05/28 17:51:39   1052s] # spcSbClkGt: 48
[05/28 17:51:39   1052s] Info: 97 insts are soft-fixed.
[05/28 17:51:39   1052s] Move report: Soft Fixed moves 1 insts, mean move: 1.22 um, max move: 1.22 um
[05/28 17:51:39   1052s] 	Max move on inst (I_RISC_CORE/ls_in_0_clk): (399.91, 95.30) --> (401.13, 95.30)
[05/28 17:51:39   1052s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:51:39   1052s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:51:39   1052s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:51:39   1052s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2170.4M
[05/28 17:51:39   1052s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2170.4M
[05/28 17:51:39   1052s] Starting refinePlace ...
[05/28 17:51:39   1052s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:51:39   1052s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:51:40   1053s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2170.4MB) @(0:17:33 - 0:17:34).
[05/28 17:51:40   1053s] Move report: preRPlace moves 1161 insts, mean move: 8.88 um, max move: 150.18 um
[05/28 17:51:40   1053s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U55): (803.02, 757.42) --> (714.70, 695.55)
[05/28 17:51:40   1053s] 	Length: 46 sites, height: 1 rows, site name: unit, cell type: IBUFFX32_RVT
[05/28 17:51:40   1053s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 17:51:40   1053s] 
[05/28 17:51:40   1053s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:51:40   1053s] 
[05/28 17:51:40   1053s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:51:42   1056s] Move report: legalization moves 27 insts, mean move: 1.81 um, max move: 6.08 um
[05/28 17:51:42   1056s] 	Max move on inst (I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_): (432.59, 187.26) --> (431.53, 192.28)
[05/28 17:51:42   1056s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=2170.4MB) @(0:17:34 - 0:17:36).
[05/28 17:51:42   1056s] Move report: Detail placement moves 1188 insts, mean move: 8.72 um, max move: 150.18 um
[05/28 17:51:42   1056s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U55): (803.02, 757.42) --> (714.70, 695.55)
[05/28 17:51:42   1056s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2170.4MB
[05/28 17:51:42   1056s] Statistics of distance of Instance movement in refine placement:
[05/28 17:51:42   1056s]   maximum (X+Y) =       150.18 um
[05/28 17:51:42   1056s]   inst (I_SDRAM_TOP/I_SDRAM_IF/U55) with max move: (803.016, 757.416) -> (714.704, 695.552)
[05/28 17:51:42   1056s]   mean    (X+Y) =         8.71 um
[05/28 17:51:42   1056s] Summary Report:
[05/28 17:51:42   1056s] Instances move: 1189 (out of 47321 movable)
[05/28 17:51:42   1056s] Instances flipped: 0
[05/28 17:51:42   1056s] Mean displacement: 8.71 um
[05/28 17:51:42   1056s] Max displacement: 150.18 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U55) (803.016, 757.416) -> (714.704, 695.552)
[05/28 17:51:42   1056s] 	Length: 46 sites, height: 1 rows, site name: unit, cell type: IBUFFX32_RVT
[05/28 17:51:42   1056s] Total instances moved : 1189
[05/28 17:51:42   1056s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.360, REAL:3.357, MEM:2170.4M
[05/28 17:51:42   1056s] Total net bbox length = 9.684e+05 (4.627e+05 5.057e+05) (ext = 5.320e+04)
[05/28 17:51:42   1056s] Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 2170.4MB
[05/28 17:51:42   1056s] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:03.0, mem=2170.4MB) @(0:17:33 - 0:17:36).
[05/28 17:51:42   1056s] *** Finished refinePlace (0:17:36 mem=2170.4M) ***
[05/28 17:51:42   1056s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.9
[05/28 17:51:42   1056s] OPERPROF: Finished RefinePlace at level 1, CPU:3.580, REAL:3.580, MEM:2170.4M
[05/28 17:51:42   1056s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/28 17:51:42   1056s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.154, MEM:2170.4M
[05/28 17:51:42   1056s]     Moved 366, flipped 150 and cell swapped 0 of 5425 clock instance(s) during refinement.
[05/28 17:51:42   1056s]     The largest move was 150 microns for I_SDRAM_TOP/I_SDRAM_IF/U55.
[05/28 17:51:42   1056s]     Moved 146 and flipped 71 of 231 clock instances (excluding sinks) during refinement
[05/28 17:51:42   1056s]     The largest move for clock insts (excluding sinks) was 150 microns. The inst with this movement was I_SDRAM_TOP/I_SDRAM_IF/U55
[05/28 17:51:42   1056s]     Moved 220 and flipped 79 of 5194 clock sinks during refinement.
[05/28 17:51:42   1056s]     The largest move for clock sinks was 6.69 microns. The inst with this movement was I_CLOCKING/pci_rst_n_buf_reg
[05/28 17:51:42   1056s]     Revert refine place priority changes on 0 cells.
[05/28 17:51:43   1056s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.4M
[05/28 17:51:43   1056s] z: 2, totalTracks: 1
[05/28 17:51:43   1056s] z: 4, totalTracks: 1
[05/28 17:51:43   1056s] z: 6, totalTracks: 1
[05/28 17:51:43   1056s] z: 8, totalTracks: 1
[05/28 17:51:43   1056s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:51:43   1056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M
[05/28 17:51:43   1056s] OPERPROF:     Starting CMU at level 3, MEM:2170.4M
[05/28 17:51:43   1056s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.014, MEM:2170.4M
[05/28 17:51:43   1056s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.234, MEM:2170.4M
[05/28 17:51:43   1056s] 
[05/28 17:51:43   1056s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2170.4MB).
[05/28 17:51:43   1056s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.357, MEM:2170.4M
[05/28 17:51:43   1056s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.6 real=0:00:04.6)
[05/28 17:51:43   1056s]     Disconnecting clock tree from netlist...
[05/28 17:51:43   1056s]     Disconnecting clock tree from netlist done.
[05/28 17:51:43   1056s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2170.4M
[05/28 17:51:43   1056s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.176, MEM:2170.4M
[05/28 17:51:43   1056s] OPERPROF: Starting DPlace-Init at level 1, MEM:2170.4M
[05/28 17:51:43   1056s] z: 2, totalTracks: 1
[05/28 17:51:43   1056s] z: 4, totalTracks: 1
[05/28 17:51:43   1056s] z: 6, totalTracks: 1
[05/28 17:51:43   1056s] z: 8, totalTracks: 1
[05/28 17:51:43   1056s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:51:43   1056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M
[05/28 17:51:43   1057s] OPERPROF:     Starting CMU at level 3, MEM:2170.4M
[05/28 17:51:43   1057s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.013, MEM:2170.4M
[05/28 17:51:43   1057s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.210, REAL:0.218, MEM:2170.4M
[05/28 17:51:43   1057s] 
[05/28 17:51:43   1057s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2170.4MB).
[05/28 17:51:43   1057s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.336, MEM:2170.4M
[05/28 17:51:43   1057s]     Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:51:43   1057s] End AAE Lib Interpolated Model. (MEM=2170.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:51:44   1057s]     Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     Clock tree legalization - Histogram:
[05/28 17:51:44   1057s]     ====================================
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     ------------------------------------
[05/28 17:51:44   1057s]     Movement (um)        Number of cells
[05/28 17:51:44   1057s]     ------------------------------------
[05/28 17:51:44   1057s]     [0.152,15.1544)            49
[05/28 17:51:44   1057s]     [15.1544,30.1568)          12
[05/28 17:51:44   1057s]     [30.1568,45.1592)           6
[05/28 17:51:44   1057s]     [45.1592,60.1616)           6
[05/28 17:51:44   1057s]     [60.1616,75.164)            5
[05/28 17:51:44   1057s]     [75.164,90.1664)           10
[05/28 17:51:44   1057s]     [90.1664,105.169)          20
[05/28 17:51:44   1057s]     [105.169,120.171)          14
[05/28 17:51:44   1057s]     [120.171,135.174)          11
[05/28 17:51:44   1057s]     [135.174,150.176)          14
[05/28 17:51:44   1057s]     ------------------------------------
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     Clock tree legalization - Top 10 Movements:
[05/28 17:51:44   1057s]     ===========================================
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]     Movement (um)    Desired              Achieved             Node
[05/28 17:51:44   1057s]                      location             location             
[05/28 17:51:44   1057s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]        150.176       (803.016,757.416)    (714.704,695.552)    U55 (a lib_cell IBUFFX32_RVT) at (714.704,695.552), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        148.656       (803.016,757.416)    (734.616,677.160)    CTS_ccl_inv_00181 (a lib_cell IBUFFX32_RVT) at (734.616,677.160), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        148.352       (803.016,757.416)    (724.888,687.192)    CTS_ccl_inv_00176 (a lib_cell IBUFFX32_RVT) at (724.888,687.192), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        146.832       (803.016,757.416)    (714.704,698.896)    CTS_ccl_inv_00171 (a lib_cell IBUFFX32_RVT) at (714.704,698.896), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        145.464       (803.016,757.416)    (659.224,755.744)    CTS_ccl_inv_00166 (a lib_cell IBUFFX32_RVT) at (659.224,755.744), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        145.312       (803.016,757.416)    (734.616,680.504)    CTS_ccl_inv_00161 (a lib_cell IBUFFX32_RVT) at (734.616,680.504), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        143.488       (803.016,757.416)    (714.704,702.240)    CTS_ccl_inv_00156 (a lib_cell IBUFFX32_RVT) at (714.704,702.240), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        142.272       (803.016,757.416)    (734.312,683.848)    CTS_ccl_inv_00151 (a lib_cell IBUFFX32_RVT) at (734.312,683.848), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        140.144       (803.016,757.416)    (714.704,705.584)    CTS_ccl_inv_00146 (a lib_cell IBUFFX32_RVT) at (714.704,705.584), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]        139.232       (803.016,757.416)    (744.040,677.160)    CTS_ccl_inv_00141 (a lib_cell IBUFFX32_RVT) at (744.040,677.160), in power domain PD_ORCA_TOP
[05/28 17:51:44   1057s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]     
[05/28 17:51:44   1057s]     Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:06.0)
[05/28 17:51:44   1057s]     Clock DAG stats after 'Clustering':
[05/28 17:51:44   1057s]       cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
[05/28 17:51:44   1057s]       cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
[05/28 17:51:44   1057s]       cell capacitance : b=0.000fF, i=222.704fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=277.348fF
[05/28 17:51:44   1057s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:51:44   1057s]       wire capacitance : top=0.000fF, trunk=1562.497fF, leaf=5164.305fF, total=6726.802fF
[05/28 17:51:44   1057s]       wire lengths     : top=0.000um, trunk=15865.308um, leaf=56653.182um, total=72518.490um
[05/28 17:51:44   1057s]       hp wire lengths  : top=0.000um, trunk=13908.456um, leaf=42090.356um, total=55998.812um
[05/28 17:51:44   1057s]     Clock DAG net violations after 'Clustering':
[05/28 17:51:44   1057s]       Remaining Transition : {count=32, worst=[0.356ns, 0.322ns, 0.274ns, 0.242ns, 0.232ns, 0.224ns, 0.221ns, 0.215ns, 0.208ns, 0.206ns, ...]} avg=0.190ns sd=0.056ns sum=6.095ns
[05/28 17:51:44   1057s]       Capacitance          : {count=3, worst=[4.463fF, 2.592fF, 0.019fF]} avg=2.358fF sd=2.232fF sum=7.074fF
[05/28 17:51:44   1057s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/28 17:51:44   1057s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:51:44   1057s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:51:44   1057s]       Trunk : target=0.184ns count=9 avg=0.136ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:51:44   1057s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:51:44   1057s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:51:44   1057s]       Trunk : target=0.300ns count=100 avg=0.210ns sd=0.197ns min=0.000ns max=0.656ns {68 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 5 <= 0.450ns, 27 > 0.450ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.185ns count=1 avg=0.116ns sd=0.000ns min=0.116ns max=0.116ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:51:44   1057s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.040ns min=0.050ns max=0.270ns {91 <= 0.180ns, 5 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:51:44   1057s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/28 17:51:44   1057s]        Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
[05/28 17:51:44   1057s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:51:44   1057s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/28 17:51:44   1057s]     Primary reporting skew groups after 'Clustering':
[05/28 17:51:44   1057s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.753, max=2.156, avg=2.026, sd=0.288], skew [1.403 vs 0.489*], 89% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
[05/28 17:51:44   1057s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:51:44   1057s]           max path sink: I_BLENDER_1/mega_shift_reg_1__6_/CLK
[05/28 17:51:44   1057s]     Skew group summary after 'Clustering':
[05/28 17:51:44   1057s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.456, max=1.333, avg=1.306, sd=0.126], skew [0.877 vs 0.489*], 98% {0.890, 1.333} (wid=0.015 ws=0.012) (gid=1.318 gs=0.864)
[05/28 17:51:44   1057s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.457, max=1.784, avg=1.729, sd=0.111], skew [1.326 vs 0.489*], 99.7% {1.364, 1.784} (wid=0.055 ws=0.052) (gid=1.772 gs=1.317)
[05/28 17:51:44   1057s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.753, max=2.156, avg=2.026, sd=0.288], skew [1.403 vs 0.489*], 89% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
[05/28 17:51:44   1057s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.753, max=2.156, avg=2.109, sd=0.153], skew [1.403 vs 0.489*], 99% {1.822, 2.156} (wid=0.073 ws=0.070) (gid=2.132 gs=1.381)
[05/28 17:51:44   1057s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.244, max=2.223, avg=2.085, sd=0.175], skew [0.979 vs 0.489*], 88.5% {1.739, 2.223} (wid=0.073 ws=0.070) (gid=2.198 gs=0.957)
[05/28 17:51:44   1057s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.244, max=2.223, avg=2.102, sd=0.154], skew [0.979 vs 0.489*], 91.9% {1.739, 2.223} (wid=0.073 ws=0.070) (gid=2.198 gs=0.957)
[05/28 17:51:44   1057s]     Legalizer API calls during this step: 3702 succeeded with high effort: 3702 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:51:44   1057s]   Clustering done. (took cpu=0:00:11.3 real=0:00:11.3)
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   Post-Clustering Statistics Report
[05/28 17:51:44   1057s]   =================================
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   Fanout Statistics:
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   ----------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/28 17:51:44   1057s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[05/28 17:51:44   1057s]   ----------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   Trunk        121      1.983      1         32        3.667      {115 <= 7, 4 <= 14, 1 <= 21, 1 <= 35}
[05/28 17:51:44   1057s]   Leaf         118     44.593      1        100       43.859      {60 <= 20, 5 <= 40, 2 <= 60, 4 <= 80, 47 <= 100}
[05/28 17:51:44   1057s]   ----------------------------------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   Clustering Failure Statistics:
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   -------------------------------------------------------------
[05/28 17:51:44   1057s]   Net Type    Clusters    Clusters    Capacitance    Transition
[05/28 17:51:44   1057s]               Tried       Failed      Failures       Failures
[05/28 17:51:44   1057s]   -------------------------------------------------------------
[05/28 17:51:44   1057s]   Trunk          65          0             0             0
[05/28 17:51:44   1057s]   Leaf          109          3             3             3
[05/28 17:51:44   1057s]   -------------------------------------------------------------
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   Clustering Partition Statistics:
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   ------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[05/28 17:51:44   1057s]               Fraction    Fraction    Count        Size      Size    Size    Size
[05/28 17:51:44   1057s]   ------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   Trunk        0.379       0.621         66         1.848     1        14       2.603
[05/28 17:51:44   1057s]   Leaf         0.245       0.755         53        95.792     1      1343     295.382
[05/28 17:51:44   1057s]   ------------------------------------------------------------------------------------
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   
[05/28 17:51:44   1057s]   Looking for fanout violations...
[05/28 17:51:44   1057s]   Looking for fanout violations done.
[05/28 17:51:44   1057s]   CongRepair After Initial Clustering...
[05/28 17:51:44   1058s]   Reset timing graph...
[05/28 17:51:44   1058s] Ignoring AAE DB Resetting ...
[05/28 17:51:44   1058s]   Reset timing graph done.
[05/28 17:51:44   1058s]   Leaving CCOpt scope - Early Global Route...
[05/28 17:51:44   1058s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2180.0M
[05/28 17:51:44   1058s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.0M
[05/28 17:51:44   1058s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:2168.3M
[05/28 17:51:44   1058s] All LLGs are deleted
[05/28 17:51:44   1058s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2168.3M
[05/28 17:51:44   1058s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2168.3M
[05/28 17:51:44   1058s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.160, REAL:0.165, MEM:2168.3M
[05/28 17:51:45   1058s]   Clock implementation routing...
[05/28 17:51:45   1058s] Net route status summary:
[05/28 17:51:45   1058s]   Clock:       236 (unrouted=236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:51:45   1058s]   Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:51:45   1058s]     Routing using eGR only...
[05/28 17:51:45   1058s]       Early Global Route - eGR->NR step...
[05/28 17:51:45   1058s] (ccopt eGR): There are 236 nets for routing of which 236 have one or more fixed wires.
[05/28 17:51:45   1058s] (ccopt eGR): Start to route 236 all nets
[05/28 17:51:45   1058s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Started Loading and Dumping File ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Reading DB...
[05/28 17:51:45   1058s] (I)       Read data from FE... (mem=2168.3M)
[05/28 17:51:45   1058s] (I)       Read nodes and places... (mem=2168.3M)
[05/28 17:51:45   1058s] (I)       Done Read nodes and places (cpu=0.040s, mem=2168.3M)
[05/28 17:51:45   1058s] (I)       Read nets... (mem=2168.3M)
[05/28 17:51:45   1058s] (I)       Done Read nets (cpu=0.170s, mem=2168.3M)
[05/28 17:51:45   1058s] (I)       Done Read data from FE (cpu=0.210s, mem=2168.3M)
[05/28 17:51:45   1058s] (I)       before initializing RouteDB syMemory usage = 2168.3 MB
[05/28 17:51:45   1058s] (I)       Clean congestion better: true
[05/28 17:51:45   1058s] (I)       Estimate vias on DPT layer: true
[05/28 17:51:45   1058s] (I)       Clean congestion LA rounds: 5
[05/28 17:51:45   1058s] (I)       Layer constraints as soft constraints: true
[05/28 17:51:45   1058s] (I)       Soft top layer         : true
[05/28 17:51:45   1058s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/28 17:51:45   1058s] (I)       Better NDR handling    : true
[05/28 17:51:45   1058s] (I)       Routing cost fix for NDR handling: true
[05/28 17:51:45   1058s] (I)       Update initial WL after Phase 1a: true
[05/28 17:51:45   1058s] (I)       Block tracks for preroutes: true
[05/28 17:51:45   1058s] (I)       Assign IRoute by net group key: true
[05/28 17:51:45   1058s] (I)       Block unroutable channels: true
[05/28 17:51:45   1058s] (I)       Block unroutable channel fix: true
[05/28 17:51:45   1058s] (I)       Block unroutable channels 3D: true
[05/28 17:51:45   1058s] (I)       Check blockage within NDR space in TA: true
[05/28 17:51:45   1058s] (I)       Handle EOL spacing     : true
[05/28 17:51:45   1058s] (I)       Honor MSV route constraint: false
[05/28 17:51:45   1058s] (I)       Maximum routing layer  : 127
[05/28 17:51:45   1058s] (I)       Minimum routing layer  : 2
[05/28 17:51:45   1058s] (I)       Supply scale factor H  : 1.00
[05/28 17:51:45   1058s] (I)       Supply scale factor V  : 1.00
[05/28 17:51:45   1058s] (I)       Tracks used by clock wire: 0
[05/28 17:51:45   1058s] (I)       Reverse direction      : 
[05/28 17:51:45   1058s] (I)       Honor partition pin guides: true
[05/28 17:51:45   1058s] (I)       Route selected nets only: true
[05/28 17:51:45   1058s] (I)       Route secondary PG pins: false
[05/28 17:51:45   1058s] (I)       Second PG max fanout   : 2147483647
[05/28 17:51:45   1058s] (I)       Refine MST             : true
[05/28 17:51:45   1058s] (I)       Honor PRL              : true
[05/28 17:51:45   1058s] (I)       Strong congestion aware: true
[05/28 17:51:45   1058s] (I)       Improved initial location for IRoutes: true
[05/28 17:51:45   1058s] (I)       Multi panel TA         : true
[05/28 17:51:45   1058s] (I)       Penalize wire overlap  : true
[05/28 17:51:45   1058s] (I)       Expand small instance blockage: true
[05/28 17:51:45   1058s] (I)       Reduce via in TA       : true
[05/28 17:51:45   1058s] (I)       SS-aware routing       : true
[05/28 17:51:45   1058s] (I)       Improve tree edge sharing: true
[05/28 17:51:45   1058s] (I)       Improve 2D via estimation: true
[05/28 17:51:45   1058s] (I)       Refine Steiner tree    : true
[05/28 17:51:45   1058s] (I)       Build spine tree       : true
[05/28 17:51:45   1058s] (I)       Model pass through capacity: true
[05/28 17:51:45   1058s] (I)       Extend blockages by a half GCell: true
[05/28 17:51:45   1058s] (I)       Partial layer blockage modeling: true
[05/28 17:51:45   1058s] (I)       Consider pin shapes    : true
[05/28 17:51:45   1058s] (I)       Consider pin shapes for all nodes: true
[05/28 17:51:45   1058s] (I)       Consider NR APA        : true
[05/28 17:51:45   1058s] (I)       Consider IO pin shape  : true
[05/28 17:51:45   1058s] (I)       Fix pin connection bug : true
[05/28 17:51:45   1058s] (I)       Consider layer RC for local wires: true
[05/28 17:51:45   1058s] (I)       LA-aware pin escape length: 2
[05/28 17:51:45   1058s] (I)       Split for must join    : true
[05/28 17:51:45   1058s] (I)       Route guide main branches file: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfToABlS.trunk.1
[05/28 17:51:45   1058s] (I)       Route guide min downstream WL type: SUBTREE
[05/28 17:51:45   1058s] (I)       Routing effort level   : 10000
[05/28 17:51:45   1058s] (I)       Special modeling for N7: 0
[05/28 17:51:45   1058s] (I)       Special modeling for N6: 0
[05/28 17:51:45   1058s] (I)       N3 special modeling    : 0
[05/28 17:51:45   1058s] (I)       Special modeling for N5 v6: 0
[05/28 17:51:45   1058s] (I)       Special settings for S3: 0
[05/28 17:51:45   1058s] (I)       Special settings for S4: 0
[05/28 17:51:45   1058s] (I)       Special settings for S5 v2: 0
[05/28 17:51:45   1058s] (I)       Special settings for S7: 0
[05/28 17:51:45   1058s] (I)       Special settings for S8: 0
[05/28 17:51:45   1058s] (I)       Prefer layer length threshold: 8
[05/28 17:51:45   1058s] (I)       Overflow penalty cost  : 10
[05/28 17:51:45   1058s] (I)       A-star cost            : 0.30
[05/28 17:51:45   1058s] (I)       Misalignment cost      : 10.00
[05/28 17:51:45   1058s] (I)       Threshold for short IRoute: 6
[05/28 17:51:45   1058s] (I)       Via cost during post routing: 1.00
[05/28 17:51:45   1058s] (I)       source-to-sink ratio   : 0.30
[05/28 17:51:45   1058s] (I)       Scenic ratio bound     : 3.00
[05/28 17:51:45   1058s] (I)       Segment layer relax scenic ratio: 1.25
[05/28 17:51:45   1058s] (I)       Source-sink aware LA ratio: 0.50
[05/28 17:51:45   1058s] (I)       PG-aware similar topology routing: true
[05/28 17:51:45   1058s] (I)       Maze routing via cost fix: true
[05/28 17:51:45   1058s] (I)       Apply PRL on PG terms  : true
[05/28 17:51:45   1058s] (I)       Apply PRL on obs objects: true
[05/28 17:51:45   1058s] (I)       Handle range-type spacing rules: true
[05/28 17:51:45   1058s] (I)       Apply function for special wires: true
[05/28 17:51:45   1058s] (I)       Layer by layer blockage reading: true
[05/28 17:51:45   1058s] (I)       Offset calculation fix : true
[05/28 17:51:45   1058s] (I)       Parallel spacing query fix: true
[05/28 17:51:45   1058s] (I)       Force source to root IR: true
[05/28 17:51:45   1058s] (I)       Layer Weights          : L2:4 L3:2.5
[05/28 17:51:45   1058s] (I)       Route stripe layer range: 
[05/28 17:51:45   1058s] (I)       Honor partition fences : 
[05/28 17:51:45   1058s] (I)       Honor partition pin    : 
[05/28 17:51:45   1058s] (I)       Honor partition fences with feedthrough: 
[05/28 17:51:45   1058s] (I)       Do not relax to DPT layer: true
[05/28 17:51:45   1058s] (I)       Pass through capacity modeling: true
[05/28 17:51:45   1058s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:51:45   1058s] (I)       Use row-based GCell size
[05/28 17:51:45   1058s] (I)       Use row-based GCell align
[05/28 17:51:45   1058s] (I)       GCell unit size   : 1672
[05/28 17:51:45   1058s] (I)       GCell multiplier  : 1
[05/28 17:51:45   1058s] (I)       GCell row height  : 1672
[05/28 17:51:45   1058s] (I)       Actual row height : 1672
[05/28 17:51:45   1058s] (I)       GCell align ref   : 10032 10032
[05/28 17:51:45   1058s] [NR-eGR] Track table information for default rule: 
[05/28 17:51:45   1058s] [NR-eGR] M1 has no routable track
[05/28 17:51:45   1058s] [NR-eGR] M2 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M3 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M4 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M5 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M6 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M7 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M8 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] M9 has single uniform track structure
[05/28 17:51:45   1058s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:51:45   1058s] (I)       ===========================================================================
[05/28 17:51:45   1058s] (I)       == Report All Rule Vias ==
[05/28 17:51:45   1058s] (I)       ===========================================================================
[05/28 17:51:45   1058s] (I)        Via Rule : (Default)
[05/28 17:51:45   1058s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:45   1058s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:45   1058s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:51:45   1058s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:51:45   1058s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:51:45   1058s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:51:45   1058s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:51:45   1058s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:51:45   1058s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:51:45   1058s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:51:45   1058s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:51:45   1058s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:45   1058s] (I)       ===========================================================================
[05/28 17:51:45   1058s] (I)        Via Rule : CTS_RULE
[05/28 17:51:45   1058s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:45   1058s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:45   1058s] (I)        1  235 : CTS_RULE_VIA12SQ_C_HV_S   239 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/28 17:51:45   1058s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:51:45   1058s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     260 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/28 17:51:45   1058s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     269 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/28 17:51:45   1058s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     274 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/28 17:51:45   1058s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     283 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/28 17:51:45   1058s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     288 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/28 17:51:45   1058s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:51:45   1058s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:51:45   1058s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:45   1058s] (I)       ===========================================================================
[05/28 17:51:45   1058s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] [NR-eGR] Read 94267 PG shapes
[05/28 17:51:45   1058s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:51:45   1058s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:51:45   1058s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:51:45   1058s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:51:45   1058s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:51:45   1058s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:51:45   1058s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:51:45   1058s] (I)       readDataFromPlaceDB
[05/28 17:51:45   1058s] (I)       Read net information..
[05/28 17:51:45   1058s] [NR-eGR] Read numTotalNets=49946  numIgnoredNets=49710
[05/28 17:51:45   1058s] (I)       Read testcase time = 0.000 seconds
[05/28 17:51:45   1058s] 
[05/28 17:51:45   1058s] [NR-eGR] Connected 0 must-join pins/ports
[05/28 17:51:45   1058s] (I)       early_global_route_priority property id does not exist.
[05/28 17:51:45   1058s] (I)       Start initializing grid graph
[05/28 17:51:45   1058s] (I)       End initializing grid graph
[05/28 17:51:45   1058s] (I)       Model blockages into capacity
[05/28 17:51:45   1058s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:51:45   1058s] (I)       Started Modeling ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Started Modeling Layer 1 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Started Modeling Layer 2 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:51:45   1058s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1058s] (I)       Started Modeling Layer 3 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 4 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 5 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 6 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 7 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 8 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 9 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Modeling Layer 10 ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:51:45   1059s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Modeling ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       -- layer congestion ratio --
[05/28 17:51:45   1059s] (I)       Layer 1 : 0.100000
[05/28 17:51:45   1059s] (I)       Layer 2 : 0.700000
[05/28 17:51:45   1059s] (I)       Layer 3 : 0.700000
[05/28 17:51:45   1059s] (I)       Layer 4 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 5 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 6 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 7 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 8 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 9 : 1.000000
[05/28 17:51:45   1059s] (I)       Layer 10 : 1.000000
[05/28 17:51:45   1059s] (I)       ----------------------------
[05/28 17:51:45   1059s] (I)       Moved 11 terms for better access 
[05/28 17:51:45   1059s] (I)       Number of ignored nets = 0
[05/28 17:51:45   1059s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of clock nets = 236.  Ignored: No
[05/28 17:51:45   1059s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:51:45   1059s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:51:45   1059s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:51:45   1059s] [NR-eGR] There are 236 clock nets ( 236 with NDR ).
[05/28 17:51:45   1059s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2168.3 MB
[05/28 17:51:45   1059s] (I)       Ndr track 0 does not exist
[05/28 17:51:45   1059s] (I)       Ndr track 0 does not exist
[05/28 17:51:45   1059s] (I)       Ndr track 0 does not exist
[05/28 17:51:45   1059s] (I)       Layer1  viaCost=200.00
[05/28 17:51:45   1059s] (I)       Layer2  viaCost=200.00
[05/28 17:51:45   1059s] (I)       Layer3  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer4  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer5  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer6  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer7  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer8  viaCost=100.00
[05/28 17:51:45   1059s] (I)       Layer9  viaCost=300.00
[05/28 17:51:45   1059s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:51:45   1059s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:51:45   1059s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:51:45   1059s] (I)       Site width          :   152  (dbu)
[05/28 17:51:45   1059s] (I)       Row height          :  1672  (dbu)
[05/28 17:51:45   1059s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:51:45   1059s] (I)       GCell width         :  1672  (dbu)
[05/28 17:51:45   1059s] (I)       GCell height        :  1672  (dbu)
[05/28 17:51:45   1059s] (I)       Grid                :   491   461    10
[05/28 17:51:45   1059s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:51:45   1059s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:51:45   1059s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:51:45   1059s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:51:45   1059s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:51:45   1059s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:51:45   1059s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:51:45   1059s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:51:45   1059s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:51:45   1059s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:51:45   1059s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:51:45   1059s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:51:45   1059s] (I)       --------------------------------------------------------
[05/28 17:51:45   1059s] 
[05/28 17:51:45   1059s] [NR-eGR] ============ Routing rule table ============
[05/28 17:51:45   1059s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 118 
[05/28 17:51:45   1059s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:51:45   1059s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:51:45   1059s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:45   1059s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:45   1059s] [NR-eGR] Rule id: 1  Nets: 118 
[05/28 17:51:45   1059s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:51:45   1059s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:51:45   1059s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:51:45   1059s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:45   1059s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 17:51:45   1059s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:51:45   1059s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:51:45   1059s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:45   1059s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:45   1059s] [NR-eGR] ========================================
[05/28 17:51:45   1059s] [NR-eGR] 
[05/28 17:51:45   1059s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer2 : = 980056 / 2486634 (39.41%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer3 : = 468245 / 1243703 (37.65%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer4 : = 491890 / 1243317 (39.56%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer5 : = 242825 / 621606 (39.06%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:51:45   1059s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:51:45   1059s] (I)       After initializing earlyGlobalRoute syMemory usage = 2168.3 MB
[05/28 17:51:45   1059s] (I)       Finished Loading and Dumping File ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Global Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       ============= Initialization =============
[05/28 17:51:45   1059s] (I)       totalPins=5732  totalGlobalPin=5729 (99.95%)
[05/28 17:51:45   1059s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Generate topology with single threads
[05/28 17:51:45   1059s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       total 2D Cap : 981019 = (379470 H, 601549 V)
[05/28 17:51:45   1059s] [NR-eGR] Layer group 1: route 118 net(s) in layer range [5, 6]
[05/28 17:51:45   1059s] (I)       ============  Phase 1a Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 13
[05/28 17:51:45   1059s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Usage: 9602 = (4599 H, 5003 V) = (1.21% H, 0.83% V) = (7.690e+03um H, 8.365e+03um V)
[05/28 17:51:45   1059s] (I)       
[05/28 17:51:45   1059s] (I)       ============  Phase 1b Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Usage: 9584 = (4605 H, 4979 V) = (1.21% H, 0.83% V) = (7.700e+03um H, 8.325e+03um V)
[05/28 17:51:45   1059s] (I)       
[05/28 17:51:45   1059s] (I)       earlyGlobalRoute overflow of layer group 1: 0.28% H + 0.08% V. EstWL: 1.602445e+04um
[05/28 17:51:45   1059s] (I)       ============  Phase 1c Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:45   1059s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Usage: 9668 = (4647 H, 5021 V) = (1.22% H, 0.83% V) = (7.770e+03um H, 8.395e+03um V)
[05/28 17:51:45   1059s] (I)       
[05/28 17:51:45   1059s] (I)       ============  Phase 1d Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Usage: 10276 = (4731 H, 5545 V) = (1.25% H, 0.92% V) = (7.910e+03um H, 9.271e+03um V)
[05/28 17:51:45   1059s] (I)       
[05/28 17:51:45   1059s] (I)       ============  Phase 1e Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:45   1059s] (I)       Usage: 10276 = (4731 H, 5545 V) = (1.25% H, 0.92% V) = (7.910e+03um H, 9.271e+03um V)
[05/28 17:51:45   1059s] (I)       
[05/28 17:51:45   1059s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.718147e+04um
[05/28 17:51:45   1059s] [NR-eGR] 
[05/28 17:51:45   1059s] (I)       ============  Phase 1f Route ============
[05/28 17:51:45   1059s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Phase 1f ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Usage: 10389 = (4762 H, 5627 V) = (1.25% H, 0.94% V) = (7.962e+03um H, 9.408e+03um V)
[05/28 17:51:46   1059s] (I)       
[05/28 17:51:46   1059s] (I)       ============  Phase 1g Route ============
[05/28 17:51:46   1059s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Post Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Usage: 10113 = (4701 H, 5412 V) = (1.24% H, 0.90% V) = (7.860e+03um H, 9.049e+03um V)
[05/28 17:51:46   1059s] (I)       
[05/28 17:51:46   1059s] (I)       numNets=118  numFullyRipUpNets=2  numPartialRipUpNets=13 routedWL=8200
[05/28 17:51:46   1059s] [NR-eGR] Create a new net group with 13 nets and layer range [5, 8]
[05/28 17:51:46   1059s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Running layer assignment with 1 threads
[05/28 17:51:46   1059s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Generate topology with single threads
[05/28 17:51:46   1059s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       total 2D Cap : 1537505 = (778002 H, 759503 V)
[05/28 17:51:46   1059s] [NR-eGR] Layer group 2: route 118 net(s) in layer range [3, 4]
[05/28 17:51:46   1059s] (I)       ============  Phase 1a Route ============
[05/28 17:51:46   1059s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 23
[05/28 17:51:46   1059s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Usage: 43981 = (15765 H, 28216 V) = (2.03% H, 3.72% V) = (2.636e+04um H, 4.718e+04um V)
[05/28 17:51:46   1059s] (I)       
[05/28 17:51:46   1059s] (I)       ============  Phase 1b Route ============
[05/28 17:51:46   1059s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Usage: 43981 = (15765 H, 28216 V) = (2.03% H, 3.72% V) = (2.636e+04um H, 4.718e+04um V)
[05/28 17:51:46   1059s] (I)       
[05/28 17:51:46   1059s] (I)       earlyGlobalRoute overflow of layer group 2: 0.82% H + 1.39% V. EstWL: 7.353623e+04um
[05/28 17:51:46   1059s] (I)       ============  Phase 1c Route ============
[05/28 17:51:46   1059s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:46   1059s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Finished Phase 1c ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:46   1059s] (I)       Usage: 44878 = (16630 H, 28248 V) = (2.14% H, 3.72% V) = (2.781e+04um H, 4.723e+04um V)
[05/28 17:51:46   1059s] (I)       
[05/28 17:51:46   1059s] (I)       ============  Phase 1d Route ============
[05/28 17:51:46   1059s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Finished Phase 1d ( CPU: 0.97 sec, Real: 0.97 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Usage: 44678 = (16403 H, 28275 V) = (2.11% H, 3.72% V) = (2.743e+04um H, 4.728e+04um V)
[05/28 17:51:47   1060s] (I)       
[05/28 17:51:47   1060s] (I)       ============  Phase 1e Route ============
[05/28 17:51:47   1060s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Usage: 44678 = (16403 H, 28275 V) = (2.11% H, 3.72% V) = (2.743e+04um H, 4.728e+04um V)
[05/28 17:51:47   1060s] (I)       
[05/28 17:51:47   1060s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.08% H + 0.15% V. EstWL: 7.470162e+04um
[05/28 17:51:47   1060s] [NR-eGR] 
[05/28 17:51:47   1060s] (I)       ============  Phase 1f Route ============
[05/28 17:51:47   1060s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Finished Phase 1f ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:47   1060s] (I)       Usage: 45432 = (17134 H, 28298 V) = (2.20% H, 3.73% V) = (2.865e+04um H, 4.731e+04um V)
[05/28 17:51:47   1060s] (I)       
[05/28 17:51:47   1060s] (I)       ============  Phase 1g Route ============
[05/28 17:51:47   1060s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Post Routing ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 44556 = (16426 H, 28130 V) = (2.11% H, 3.70% V) = (2.746e+04um H, 4.703e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       numNets=118  numFullyRipUpNets=56  numPartialRipUpNets=56 routedWL=21687
[05/28 17:51:48   1061s] [NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[05/28 17:51:48   1061s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1061s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Generate topology with single threads
[05/28 17:51:48   1061s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       total 2D Cap : 1550910 = (663172 H, 887738 V)
[05/28 17:51:48   1061s] [NR-eGR] Layer group 3: route 13 net(s) in layer range [5, 8]
[05/28 17:51:48   1061s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 11
[05/28 17:51:48   1061s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45934 = (17286 H, 28648 V) = (2.61% H, 3.23% V) = (2.890e+04um H, 4.790e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45934 = (17286 H, 28648 V) = (2.61% H, 3.23% V) = (2.890e+04um H, 4.790e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 7.680165e+04um
[05/28 17:51:48   1061s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1061s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45934 = (17286 H, 28648 V) = (2.61% H, 3.23% V) = (2.890e+04um H, 4.790e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45960 = (17290 H, 28670 V) = (2.61% H, 3.23% V) = (2.891e+04um H, 4.794e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45960 = (17290 H, 28670 V) = (2.61% H, 3.23% V) = (2.891e+04um H, 4.794e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.684512e+04um
[05/28 17:51:48   1061s] [NR-eGR] 
[05/28 17:51:48   1061s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45960 = (17290 H, 28670 V) = (2.61% H, 3.23% V) = (2.891e+04um H, 4.794e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1061s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 45934 = (17286 H, 28648 V) = (2.61% H, 3.23% V) = (2.890e+04um H, 4.790e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       numNets=13  numFullyRipUpNets=2  numPartialRipUpNets=2 routedWL=626
[05/28 17:51:48   1061s] [NR-eGR] Create a new net group with 2 nets and layer range [5, 10]
[05/28 17:51:48   1061s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1061s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Generate topology with single threads
[05/28 17:51:48   1061s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       total 2D Cap : 2523765 = (1158911 H, 1364854 V)
[05/28 17:51:48   1061s] [NR-eGR] Layer group 4: route 56 net(s) in layer range [3, 6]
[05/28 17:51:48   1061s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 6
[05/28 17:51:48   1061s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58548 = (23188 H, 35360 V) = (2.00% H, 2.59% V) = (3.877e+04um H, 5.912e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58547 = (23188 H, 35359 V) = (2.00% H, 2.59% V) = (3.877e+04um H, 5.912e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       earlyGlobalRoute overflow of layer group 4: 0.01% H + 0.04% V. EstWL: 9.789058e+04um
[05/28 17:51:48   1061s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1061s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58551 = (23192 H, 35359 V) = (2.00% H, 2.59% V) = (3.878e+04um H, 5.912e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58553 = (23191 H, 35362 V) = (2.00% H, 2.59% V) = (3.878e+04um H, 5.913e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58553 = (23191 H, 35362 V) = (2.00% H, 2.59% V) = (3.878e+04um H, 5.913e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.790062e+04um
[05/28 17:51:48   1061s] [NR-eGR] 
[05/28 17:51:48   1061s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58551 = (23189 H, 35362 V) = (2.00% H, 2.59% V) = (3.877e+04um H, 5.913e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1061s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 58498 = (23181 H, 35317 V) = (2.00% H, 2.59% V) = (3.876e+04um H, 5.905e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       numNets=56  numFullyRipUpNets=52  numPartialRipUpNets=52 routedWL=1461
[05/28 17:51:48   1061s] [NR-eGR] Create a new net group with 52 nets and layer range [3, 8]
[05/28 17:51:48   1061s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1061s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Generate topology with single threads
[05/28 17:51:48   1061s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       total 2D Cap : 1785075 = (819324 H, 965751 V)
[05/28 17:51:48   1061s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [5, 10]
[05/28 17:51:48   1061s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:51:48   1061s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.906600e+04um
[05/28 17:51:48   1061s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1061s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.906600e+04um
[05/28 17:51:48   1061s] [NR-eGR] 
[05/28 17:51:48   1061s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1061s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 59250 = (23540 H, 35710 V) = (2.87% H, 3.70% V) = (3.936e+04um H, 5.971e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=752
[05/28 17:51:48   1061s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1061s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Generate topology with single threads
[05/28 17:51:48   1061s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       total 2D Cap : 3095158 = (1444072 H, 1651086 V)
[05/28 17:51:48   1061s] [NR-eGR] Layer group 6: route 52 net(s) in layer range [3, 8]
[05/28 17:51:48   1061s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:51:48   1061s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70364 = (28833 H, 41531 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.944e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70363 = (28833 H, 41530 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.944e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       earlyGlobalRoute overflow of layer group 6: 0.07% H + 0.00% V. EstWL: 1.176469e+05um
[05/28 17:51:48   1061s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1061s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70363 = (28833 H, 41530 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.944e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70370 = (28833 H, 41537 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.945e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70370 = (28833 H, 41537 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.945e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.05% H + 0.00% V. EstWL: 1.176586e+05um
[05/28 17:51:48   1061s] [NR-eGR] 
[05/28 17:51:48   1061s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1061s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70370 = (28833 H, 41537 V) = (2.00% H, 2.52% V) = (4.821e+04um H, 6.945e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1061s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Finished Post Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Usage: 70329 = (28781 H, 41548 V) = (1.99% H, 2.52% V) = (4.812e+04um H, 6.947e+04um V)
[05/28 17:51:48   1061s] (I)       
[05/28 17:51:48   1061s] (I)       numNets=52  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=539
[05/28 17:51:48   1061s] [NR-eGR] Create a new net group with 51 nets and layer range [3, 10]
[05/28 17:51:48   1061s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1061s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1061s] (I)       Generate topology with single threads
[05/28 17:51:48   1061s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       total 2D Cap : 3328036 = (1599479 H, 1728557 V)
[05/28 17:51:48   1062s] [NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 10]
[05/28 17:51:48   1062s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:51:48   1062s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80887 = (33750 H, 47137 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.881e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80887 = (33750 H, 47137 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.881e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.352431e+05um
[05/28 17:51:48   1062s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1062s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80899 = (33750 H, 47149 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.883e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80899 = (33750 H, 47149 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.883e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80899 = (33750 H, 47149 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.883e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 1.352631e+05um
[05/28 17:51:48   1062s] [NR-eGR] 
[05/28 17:51:48   1062s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80898 = (33750 H, 47148 V) = (2.11% H, 2.73% V) = (5.643e+04um H, 7.883e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1062s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Post Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 80864 = (33776 H, 47088 V) = (2.11% H, 2.72% V) = (5.647e+04um H, 7.873e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       numNets=51  numFullyRipUpNets=0  numPartialRipUpNets=12 routedWL=8608
[05/28 17:51:48   1062s] [NR-eGR] Create a new net group with 12 nets and layer range [2, 10]
[05/28 17:51:48   1062s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1062s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Build MST ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Generate topology with single threads
[05/28 17:51:48   1062s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       total 2D Cap : 4882009 = (1599479 H, 3282530 V)
[05/28 17:51:48   1062s] [NR-eGR] Layer group 8: route 12 net(s) in layer range [2, 10]
[05/28 17:51:48   1062s] (I)       ============  Phase 1a Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1a ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 14
[05/28 17:51:48   1062s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1b Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1b ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       earlyGlobalRoute overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.416117e+05um
[05/28 17:51:48   1062s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 17:51:48   1062s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:51:48   1062s] (I)       ============  Phase 1c Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1c ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:48   1062s] (I)       Started Two Level Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1d Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1d ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1e Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1e ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.416117e+05um
[05/28 17:51:48   1062s] [NR-eGR] 
[05/28 17:51:48   1062s] (I)       ============  Phase 1f Route ============
[05/28 17:51:48   1062s] (I)       Started Phase 1f ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84696 = (35585 H, 49111 V) = (2.22% H, 1.50% V) = (5.950e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       ============  Phase 1g Route ============
[05/28 17:51:48   1062s] (I)       Started Post Routing ( Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Usage: 84688 = (35577 H, 49111 V) = (2.22% H, 1.50% V) = (5.948e+04um H, 8.211e+04um V)
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       Running layer assignment with 1 threads
[05/28 17:51:48   1062s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       
[05/28 17:51:48   1062s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:51:48   1062s] [NR-eGR]                        OverCon            
[05/28 17:51:48   1062s] [NR-eGR]                         #Gcell     %Gcell
[05/28 17:51:48   1062s] [NR-eGR]       Layer                (1)    OverCon 
[05/28 17:51:48   1062s] [NR-eGR] ----------------------------------------------
[05/28 17:51:48   1062s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]      M5  (5)        41( 0.03%)   ( 0.03%) 
[05/28 17:51:48   1062s] [NR-eGR]      M6  (6)        46( 0.02%)   ( 0.02%) 
[05/28 17:51:48   1062s] [NR-eGR]      M7  (7)       102( 0.05%)   ( 0.05%) 
[05/28 17:51:48   1062s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:48   1062s] [NR-eGR] ----------------------------------------------
[05/28 17:51:48   1062s] [NR-eGR] Total              195( 0.01%)   ( 0.01%) 
[05/28 17:51:48   1062s] [NR-eGR] 
[05/28 17:51:48   1062s] (I)       Finished Global Routing ( CPU: 3.08 sec, Real: 3.08 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:48   1062s] (I)       total 2D Cap : 4903966 = (1607459 H, 3296507 V)
[05/28 17:51:49   1062s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/28 17:51:49   1062s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/28 17:51:49   1062s] (I)       ============= track Assignment ============
[05/28 17:51:49   1062s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2168.27 MB )
[05/28 17:51:49   1062s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:49   1062s] (I)       Started Greedy Track Assignment ( Curr Mem: 2168.27 MB )
[05/28 17:51:49   1062s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:51:49   1062s] (I)       Running track assignment with 1 threads
[05/28 17:51:49   1062s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:49   1062s] (I)       Run Multi-thread track assignment
[05/28 17:51:49   1062s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2168.27 MB )
[05/28 17:51:49   1062s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:49   1062s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181459
[05/28 17:51:49   1062s] [NR-eGR]     M2  (2V) length: 2.724122e+05um, number of vias: 243611
[05/28 17:51:49   1062s] [NR-eGR]     M3  (3H) length: 3.226204e+05um, number of vias: 79647
[05/28 17:51:49   1062s] [NR-eGR]     M4  (4V) length: 1.921671e+05um, number of vias: 19749
[05/28 17:51:49   1062s] [NR-eGR]     M5  (5H) length: 1.125352e+05um, number of vias: 6399
[05/28 17:51:49   1062s] [NR-eGR]     M6  (6V) length: 9.547431e+04um, number of vias: 2900
[05/28 17:51:49   1062s] [NR-eGR]     M7  (7H) length: 5.499368e+04um, number of vias: 442
[05/28 17:51:49   1062s] [NR-eGR]     M8  (8V) length: 8.303660e+03um, number of vias: 180
[05/28 17:51:49   1062s] [NR-eGR]     M9  (9H) length: 5.911267e+03um, number of vias: 0
[05/28 17:51:49   1062s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:51:49   1062s] [NR-eGR] Total length: 1.064418e+06um, number of vias: 534387
[05/28 17:51:49   1062s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:49   1062s] [NR-eGR] Total eGR-routed clock nets wire length: 7.402425e+04um 
[05/28 17:51:49   1062s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:49   1062s] [NR-eGR] Report for selected net(s) only.
[05/28 17:51:49   1062s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5691
[05/28 17:51:49   1062s] [NR-eGR]     M2  (2V) length: 3.343840e+03um, number of vias: 6349
[05/28 17:51:49   1062s] [NR-eGR]     M3  (3H) length: 1.735202e+04um, number of vias: 4694
[05/28 17:51:49   1062s] [NR-eGR]     M4  (4V) length: 3.375848e+04um, number of vias: 619
[05/28 17:51:49   1062s] [NR-eGR]     M5  (5H) length: 8.109655e+03um, number of vias: 460
[05/28 17:51:49   1062s] [NR-eGR]     M6  (6V) length: 9.434709e+03um, number of vias: 99
[05/28 17:51:49   1062s] [NR-eGR]     M7  (7H) length: 1.914744e+03um, number of vias: 44
[05/28 17:51:49   1062s] [NR-eGR]     M8  (8V) length: 1.108080e+02um, number of vias: 0
[05/28 17:51:49   1062s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/28 17:51:49   1062s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:51:49   1062s] [NR-eGR] Total length: 7.402425e+04um, number of vias: 17956
[05/28 17:51:49   1062s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:49   1062s] [NR-eGR] Total routed clock nets wire length: 7.402425e+04um, number of vias: 17956
[05/28 17:51:49   1062s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:49   1062s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.01 sec, Real: 4.02 sec, Curr Mem: 2115.27 MB )
[05/28 17:51:49   1062s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfToABlS
[05/28 17:51:49   1062s]       Early Global Route - eGR->NR step done. (took cpu=0:00:04.2 real=0:00:04.2)
[05/28 17:51:49   1062s]     Routing using eGR only done.
[05/28 17:51:49   1062s] Net route status summary:
[05/28 17:51:49   1062s]   Clock:       236 (unrouted=0, trialRouted=0, noStatus=0, routed=236, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:51:49   1062s]   Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:51:49   1062s] 
[05/28 17:51:49   1062s] CCOPT: Done with clock implementation routing.
[05/28 17:51:49   1062s] 
[05/28 17:51:49   1062s]   Clock implementation routing done.
[05/28 17:51:49   1062s]   Fixed 236 wires.
[05/28 17:51:49   1062s]   CCOpt: Starting congestion repair using flow wrapper...
[05/28 17:51:49   1062s]     Congestion Repair...
[05/28 17:51:49   1062s] 
[05/28 17:51:49   1062s] Starting congRepair ...
[05/28 17:51:49   1062s] User Input Parameters:
[05/28 17:51:49   1062s] - Congestion Driven    : On
[05/28 17:51:49   1062s] - Timing Driven        : Off
[05/28 17:51:49   1062s] - Area-Violation Based : On
[05/28 17:51:49   1062s] - Start Rollback Level : -5
[05/28 17:51:49   1062s] - Legalized            : On
[05/28 17:51:49   1062s] - Window Based         : Off
[05/28 17:51:49   1062s] - eDen incr mode       : Off
[05/28 17:51:49   1062s] - Small incr mode      : Off
[05/28 17:51:49   1062s] 
[05/28 17:51:49   1062s] Collecting buffer chain nets ...
[05/28 17:51:49   1062s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2115.3M
[05/28 17:51:49   1062s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:2115.3M
[05/28 17:51:49   1062s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2115.3M
[05/28 17:51:49   1062s] Starting Early Global Route congestion estimation: mem = 2115.3M
[05/28 17:51:49   1062s] (I)       Started Loading and Dumping File ( Curr Mem: 2115.27 MB )
[05/28 17:51:49   1062s] (I)       Reading DB...
[05/28 17:51:49   1062s] (I)       Read data from FE... (mem=2115.3M)
[05/28 17:51:49   1062s] (I)       Read nodes and places... (mem=2115.3M)
[05/28 17:51:49   1062s] (I)       Done Read nodes and places (cpu=0.060s, mem=2130.1M)
[05/28 17:51:49   1062s] (I)       Read nets... (mem=2130.1M)
[05/28 17:51:49   1063s] (I)       Done Read nets (cpu=0.170s, mem=2138.1M)
[05/28 17:51:49   1063s] (I)       Done Read data from FE (cpu=0.230s, mem=2138.1M)
[05/28 17:51:49   1063s] (I)       before initializing RouteDB syMemory usage = 2138.1 MB
[05/28 17:51:49   1063s] (I)       Honor MSV route constraint: false
[05/28 17:51:49   1063s] (I)       Maximum routing layer  : 127
[05/28 17:51:49   1063s] (I)       Minimum routing layer  : 2
[05/28 17:51:49   1063s] (I)       Supply scale factor H  : 1.00
[05/28 17:51:49   1063s] (I)       Supply scale factor V  : 1.00
[05/28 17:51:49   1063s] (I)       Tracks used by clock wire: 0
[05/28 17:51:49   1063s] (I)       Reverse direction      : 
[05/28 17:51:49   1063s] (I)       Honor partition pin guides: true
[05/28 17:51:49   1063s] (I)       Route selected nets only: false
[05/28 17:51:49   1063s] (I)       Route secondary PG pins: false
[05/28 17:51:49   1063s] (I)       Second PG max fanout   : 2147483647
[05/28 17:51:49   1063s] (I)       Apply function for special wires: true
[05/28 17:51:49   1063s] (I)       Layer by layer blockage reading: true
[05/28 17:51:49   1063s] (I)       Offset calculation fix : true
[05/28 17:51:49   1063s] (I)       Route stripe layer range: 
[05/28 17:51:49   1063s] (I)       Honor partition fences : 
[05/28 17:51:49   1063s] (I)       Honor partition pin    : 
[05/28 17:51:49   1063s] (I)       Honor partition fences with feedthrough: 
[05/28 17:51:49   1063s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:51:49   1063s] (I)       Use row-based GCell size
[05/28 17:51:49   1063s] (I)       Use row-based GCell align
[05/28 17:51:49   1063s] (I)       GCell unit size   : 1672
[05/28 17:51:49   1063s] (I)       GCell multiplier  : 1
[05/28 17:51:49   1063s] (I)       GCell row height  : 1672
[05/28 17:51:49   1063s] (I)       Actual row height : 1672
[05/28 17:51:49   1063s] (I)       GCell align ref   : 10032 10032
[05/28 17:51:49   1063s] [NR-eGR] Track table information for default rule: 
[05/28 17:51:49   1063s] [NR-eGR] M1 has no routable track
[05/28 17:51:49   1063s] [NR-eGR] M2 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M3 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M4 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M5 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M6 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M7 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M8 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] M9 has single uniform track structure
[05/28 17:51:49   1063s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:51:49   1063s] (I)       ===========================================================================
[05/28 17:51:49   1063s] (I)       == Report All Rule Vias ==
[05/28 17:51:49   1063s] (I)       ===========================================================================
[05/28 17:51:49   1063s] (I)        Via Rule : (Default)
[05/28 17:51:49   1063s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:49   1063s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:49   1063s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:51:49   1063s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:51:49   1063s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:51:49   1063s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:51:49   1063s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:51:49   1063s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:51:49   1063s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:51:49   1063s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:51:49   1063s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:51:49   1063s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:49   1063s] (I)       ===========================================================================
[05/28 17:51:49   1063s] (I)        Via Rule : CTS_RULE
[05/28 17:51:49   1063s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:51:49   1063s] (I)       ---------------------------------------------------------------------------
[05/28 17:51:49   1063s] (I)        1  235 : CTS_RULE_VIA12SQ_C_HV_S   239 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/28 17:51:49   1063s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:51:49   1063s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     260 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/28 17:51:49   1063s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     269 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/28 17:51:49   1063s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     274 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/28 17:51:49   1063s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     283 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/28 17:51:49   1063s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     288 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/28 17:51:49   1063s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:51:49   1063s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:51:49   1063s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:51:49   1063s] (I)       ===========================================================================
[05/28 17:51:49   1063s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2138.14 MB )
[05/28 17:51:49   1063s] [NR-eGR] Read 94267 PG shapes
[05/28 17:51:49   1063s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2138.14 MB )
[05/28 17:51:49   1063s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:51:49   1063s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:51:49   1063s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:51:49   1063s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:51:49   1063s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:51:49   1063s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:51:49   1063s] [NR-eGR] Num Prerouted Nets = 236  Num Prerouted Wires = 20320
[05/28 17:51:49   1063s] (I)       readDataFromPlaceDB
[05/28 17:51:49   1063s] (I)       Read net information..
[05/28 17:51:49   1063s] [NR-eGR] Read numTotalNets=49946  numIgnoredNets=236
[05/28 17:51:49   1063s] (I)       Read testcase time = 0.030 seconds
[05/28 17:51:49   1063s] 
[05/28 17:51:49   1063s] (I)       early_global_route_priority property id does not exist.
[05/28 17:51:49   1063s] (I)       Start initializing grid graph
[05/28 17:51:49   1063s] (I)       End initializing grid graph
[05/28 17:51:49   1063s] (I)       Model blockages into capacity
[05/28 17:51:49   1063s] (I)       Read Num Blocks=117287  Num Prerouted Wires=20320  Num CS=0
[05/28 17:51:49   1063s] (I)       Started Modeling ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 1 ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 2 ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 8242
[05/28 17:51:49   1063s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 3 ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 8572
[05/28 17:51:49   1063s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 4 ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 2224
[05/28 17:51:49   1063s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 5 ( Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 893
[05/28 17:51:49   1063s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:49   1063s] (I)       Started Modeling Layer 6 ( Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 305
[05/28 17:51:50   1063s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Started Modeling Layer 7 ( Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 76
[05/28 17:51:50   1063s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Started Modeling Layer 8 ( Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 8
[05/28 17:51:50   1063s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Started Modeling Layer 9 ( Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:51:50   1063s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Started Modeling Layer 10 ( Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:51:50   1063s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2149.14 MB )
[05/28 17:51:50   1063s] (I)       -- layer congestion ratio --
[05/28 17:51:50   1063s] (I)       Layer 1 : 0.100000
[05/28 17:51:50   1063s] (I)       Layer 2 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 3 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 4 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 5 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 6 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 7 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 8 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 9 : 0.700000
[05/28 17:51:50   1063s] (I)       Layer 10 : 0.700000
[05/28 17:51:50   1063s] (I)       ----------------------------
[05/28 17:51:50   1063s] (I)       Number of ignored nets = 236
[05/28 17:51:50   1063s] (I)       Number of fixed nets = 236.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of clock nets = 236.  Ignored: No
[05/28 17:51:50   1063s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:51:50   1063s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:51:50   1063s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2149.1 MB
[05/28 17:51:50   1063s] (I)       Ndr track 0 does not exist
[05/28 17:51:50   1063s] (I)       Ndr track 0 does not exist
[05/28 17:51:50   1063s] (I)       Ndr track 0 does not exist
[05/28 17:51:50   1063s] (I)       Layer1  viaCost=200.00
[05/28 17:51:50   1063s] (I)       Layer2  viaCost=200.00
[05/28 17:51:50   1063s] (I)       Layer3  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer4  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer5  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer6  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer7  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer8  viaCost=100.00
[05/28 17:51:50   1063s] (I)       Layer9  viaCost=300.00
[05/28 17:51:50   1063s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:51:50   1063s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:51:50   1063s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:51:50   1063s] (I)       Site width          :   152  (dbu)
[05/28 17:51:50   1063s] (I)       Row height          :  1672  (dbu)
[05/28 17:51:50   1063s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:51:50   1063s] (I)       GCell width         :  1672  (dbu)
[05/28 17:51:50   1063s] (I)       GCell height        :  1672  (dbu)
[05/28 17:51:50   1063s] (I)       Grid                :   491   461    10
[05/28 17:51:50   1063s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:51:50   1063s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:51:50   1063s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:51:50   1063s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:51:50   1063s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:51:50   1063s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:51:50   1063s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:51:50   1063s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:51:50   1063s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:51:50   1063s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:51:50   1063s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:51:50   1063s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:51:50   1063s] (I)       --------------------------------------------------------
[05/28 17:51:50   1063s] 
[05/28 17:51:50   1063s] [NR-eGR] ============ Routing rule table ============
[05/28 17:51:50   1063s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[05/28 17:51:50   1063s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:51:50   1063s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:51:50   1063s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:50   1063s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:50   1063s] [NR-eGR] Rule id: 1  Nets: 0 
[05/28 17:51:50   1063s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:51:50   1063s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:51:50   1063s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:51:50   1063s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:50   1063s] [NR-eGR] Rule id: 2  Nets: 49710 
[05/28 17:51:50   1063s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:51:50   1063s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:51:50   1063s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:50   1063s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:51:50   1063s] [NR-eGR] ========================================
[05/28 17:51:50   1063s] [NR-eGR] 
[05/28 17:51:50   1063s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:51:50   1063s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:51:50   1063s] (I)       After initializing earlyGlobalRoute syMemory usage = 2158.2 MB
[05/28 17:51:50   1063s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.48 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Started Global Routing ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       ============= Initialization =============
[05/28 17:51:50   1063s] (I)       totalPins=176405  totalGlobalPin=172126 (97.57%)
[05/28 17:51:50   1063s] (I)       Started Build MST ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Generate topology with single threads
[05/28 17:51:50   1063s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:51:50   1063s] [NR-eGR] Layer group 1: route 49710 net(s) in layer range [2, 10]
[05/28 17:51:50   1063s] (I)       ============  Phase 1a Route ============
[05/28 17:51:50   1063s] (I)       Started Phase 1a ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:51:50   1063s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Usage: 594575 = (288448 H, 306127 V) = (18.15% H, 9.42% V) = (4.823e+05um H, 5.118e+05um V)
[05/28 17:51:50   1063s] (I)       
[05/28 17:51:50   1063s] (I)       ============  Phase 1b Route ============
[05/28 17:51:50   1063s] (I)       Started Phase 1b ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Usage: 594984 = (288572 H, 306412 V) = (18.16% H, 9.43% V) = (4.825e+05um H, 5.123e+05um V)
[05/28 17:51:50   1063s] (I)       
[05/28 17:51:50   1063s] (I)       earlyGlobalRoute overflow of layer group 1: 0.46% H + 0.23% V. EstWL: 9.948132e+05um
[05/28 17:51:50   1063s] (I)       Congestion metric : 0.46%H 0.23%V, 0.69%HV
[05/28 17:51:50   1063s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:51:50   1063s] (I)       ============  Phase 1c Route ============
[05/28 17:51:50   1063s] (I)       Started Phase 1c ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Level2 Grid: 99 x 93
[05/28 17:51:50   1063s] (I)       Started Two Level Routing ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Usage: 595165 = (288646 H, 306519 V) = (18.16% H, 9.43% V) = (4.826e+05um H, 5.125e+05um V)
[05/28 17:51:50   1063s] (I)       
[05/28 17:51:50   1063s] (I)       ============  Phase 1d Route ============
[05/28 17:51:50   1063s] (I)       Started Phase 1d ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Usage: 595165 = (288646 H, 306519 V) = (18.16% H, 9.43% V) = (4.826e+05um H, 5.125e+05um V)
[05/28 17:51:50   1063s] (I)       
[05/28 17:51:50   1063s] (I)       ============  Phase 1e Route ============
[05/28 17:51:50   1063s] (I)       Started Phase 1e ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Legalize Blockage Violations ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Finished Phase 1e ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Usage: 595165 = (288646 H, 306519 V) = (18.16% H, 9.43% V) = (4.826e+05um H, 5.125e+05um V)
[05/28 17:51:50   1063s] (I)       
[05/28 17:51:50   1063s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.20% H + 0.04% V. EstWL: 9.951159e+05um
[05/28 17:51:50   1063s] [NR-eGR] 
[05/28 17:51:50   1063s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:50   1063s] (I)       Running layer assignment with 1 threads
[05/28 17:51:51   1064s] (I)       Finished Phase 1l ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       ============  Phase 1l Route ============
[05/28 17:51:51   1064s] (I)       
[05/28 17:51:51   1064s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:51:51   1064s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:51:51   1064s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:51:51   1064s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/28 17:51:51   1064s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:51:51   1064s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:51   1064s] [NR-eGR]      M2  (2)       136( 0.10%)        93( 0.07%)        56( 0.04%)         2( 0.00%)   ( 0.20%) 
[05/28 17:51:51   1064s] [NR-eGR]      M3  (3)      1417( 0.99%)       126( 0.09%)        18( 0.01%)         0( 0.00%)   ( 1.09%) 
[05/28 17:51:51   1064s] [NR-eGR]      M4  (4)        43( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:51:51   1064s] [NR-eGR]      M5  (5)       458( 0.32%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.32%) 
[05/28 17:51:51   1064s] [NR-eGR]      M6  (6)       138( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[05/28 17:51:51   1064s] [NR-eGR]      M7  (7)       206( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[05/28 17:51:51   1064s] [NR-eGR]      M8  (8)         9( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:51   1064s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:51   1064s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:51:51   1064s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:51:51   1064s] [NR-eGR] Total             2407( 0.17%)       223( 0.02%)        74( 0.01%)         2( 0.00%)   ( 0.19%) 
[05/28 17:51:51   1064s] [NR-eGR] 
[05/28 17:51:51   1064s] (I)       Finished Global Routing ( CPU: 1.07 sec, Real: 1.09 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       total 2D Cap : 4860416 = (1596603 H, 3263813 V)
[05/28 17:51:51   1064s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.01% V
[05/28 17:51:51   1064s] [NR-eGR] Overflow after earlyGlobalRoute 0.13% H + 0.01% V
[05/28 17:51:51   1064s] Early Global Route congestion estimation runtime: 1.64 seconds, mem = 2158.2M
[05/28 17:51:51   1064s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.640, REAL:1.639, MEM:2158.2M
[05/28 17:51:51   1064s] OPERPROF: Starting HotSpotCal at level 1, MEM:2158.2M
[05/28 17:51:51   1064s] [hotspot] +------------+---------------+---------------+
[05/28 17:51:51   1064s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:51:51   1064s] [hotspot] +------------+---------------+---------------+
[05/28 17:51:51   1064s] [hotspot] | normalized |          0.52 |          0.52 |
[05/28 17:51:51   1064s] [hotspot] +------------+---------------+---------------+
[05/28 17:51:51   1064s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[05/28 17:51:51   1064s] [hotspot] max/total 0.52/0.52, big hotspot (>10) total 0.00
[05/28 17:51:51   1064s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[05/28 17:51:51   1064s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:51:51   1064s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 17:51:51   1064s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:51:51   1064s] [hotspot] |  1  |   200.64   521.66   227.39   548.42 |        0.52   |
[05/28 17:51:51   1064s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 17:51:51   1064s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.018, MEM:2158.2M
[05/28 17:51:51   1064s] Skipped repairing congestion.
[05/28 17:51:51   1064s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2158.2M
[05/28 17:51:51   1064s] Starting Early Global Route wiring: mem = 2158.2M
[05/28 17:51:51   1064s] (I)       ============= track Assignment ============
[05/28 17:51:51   1064s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       Started Greedy Track Assignment ( Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:51:51   1064s] (I)       Running track assignment with 1 threads
[05/28 17:51:51   1064s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:51   1064s] (I)       Run Multi-thread track assignment
[05/28 17:51:51   1065s] (I)       Finished Greedy Track Assignment ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2158.21 MB )
[05/28 17:51:52   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:52   1065s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181927
[05/28 17:51:52   1065s] [NR-eGR]     M2  (2V) length: 2.895423e+05um, number of vias: 244497
[05/28 17:51:52   1065s] [NR-eGR]     M3  (3H) length: 3.379443e+05um, number of vias: 79881
[05/28 17:51:52   1065s] [NR-eGR]     M4  (4V) length: 1.961111e+05um, number of vias: 20085
[05/28 17:51:52   1065s] [NR-eGR]     M5  (5H) length: 1.160641e+05um, number of vias: 6680
[05/28 17:51:52   1065s] [NR-eGR]     M6  (6V) length: 1.021179e+05um, number of vias: 3016
[05/28 17:51:52   1065s] [NR-eGR]     M7  (7H) length: 6.259976e+04um, number of vias: 472
[05/28 17:51:52   1065s] [NR-eGR]     M8  (8V) length: 1.009839e+04um, number of vias: 180
[05/28 17:51:52   1065s] [NR-eGR]     M9  (9H) length: 6.172553e+03um, number of vias: 0
[05/28 17:51:52   1065s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:51:52   1065s] [NR-eGR] Total length: 1.120650e+06um, number of vias: 536738
[05/28 17:51:52   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:52   1065s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/28 17:51:52   1065s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:51:52   1065s] Early Global Route wiring runtime: 1.26 seconds, mem = 2123.2M
[05/28 17:51:52   1065s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.250, REAL:1.256, MEM:2123.2M
[05/28 17:51:52   1065s] End of congRepair (cpu=0:00:03.0, real=0:00:03.0)
[05/28 17:51:52   1065s]     Congestion Repair done. (took cpu=0:00:03.0 real=0:00:03.0)
[05/28 17:51:52   1065s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/28 17:51:52   1065s] OPERPROF: Starting DPlace-Init at level 1, MEM:2123.2M
[05/28 17:51:52   1065s] z: 2, totalTracks: 1
[05/28 17:51:52   1065s] z: 4, totalTracks: 1
[05/28 17:51:52   1065s] z: 6, totalTracks: 1
[05/28 17:51:52   1065s] z: 8, totalTracks: 1
[05/28 17:51:52   1065s] #spOpts: N=28 autoPA advPA 
[05/28 17:51:52   1065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.2M
[05/28 17:51:52   1065s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2123.2M
[05/28 17:51:52   1065s] Core basic site is unit
[05/28 17:51:52   1065s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:51:52   1065s] SiteArray: use 9,633,792 bytes
[05/28 17:51:52   1065s] SiteArray: current memory after site array memory allocation 2132.4M
[05/28 17:51:52   1065s] SiteArray: FP blocked sites are writable
[05/28 17:51:52   1065s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:51:52   1065s] SiteArray: use 2,625,536 bytes
[05/28 17:51:52   1065s] SiteArray: current memory after site array memory allocation 2134.9M
[05/28 17:51:52   1065s] SiteArray: FP blocked sites are writable
[05/28 17:51:52   1066s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:51:52   1066s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:51:52   1066s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:51:52   1066s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2134.9M
[05/28 17:51:52   1066s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:51:52   1066s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.080, MEM:2134.9M
[05/28 17:51:52   1066s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2134.9M
[05/28 17:51:52   1066s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:51:52   1066s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.008, MEM:2134.9M
[05/28 17:51:52   1066s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.270, MEM:2134.9M
[05/28 17:51:52   1066s] OPERPROF:     Starting CMU at level 3, MEM:2134.9M
[05/28 17:51:52   1066s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:2134.9M
[05/28 17:51:52   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.331, MEM:2134.9M
[05/28 17:51:52   1066s] 
[05/28 17:51:52   1066s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2134.9MB).
[05/28 17:51:52   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.430, REAL:0.437, MEM:2134.9M
[05/28 17:51:52   1066s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.2 real=0:00:08.2)
[05/28 17:51:52   1066s]   Leaving CCOpt scope - extractRC...
[05/28 17:51:52   1066s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 17:51:52   1066s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:51:52   1066s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:51:52   1066s] Extraction called for design 'ORCA_TOP' of instances=47361 and nets=53404 using extraction engine 'preRoute' .
[05/28 17:51:52   1066s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:51:52   1066s] RC Extraction called in multi-corner(2) mode.
[05/28 17:51:52   1066s] RCMode: PreRoute
[05/28 17:51:52   1066s]       RC Corner Indexes            0       1   
[05/28 17:51:52   1066s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:51:52   1066s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:51:52   1066s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:51:52   1066s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:51:52   1066s] Shrink Factor                : 1.00000
[05/28 17:51:52   1066s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:51:52   1066s] Using capacitance table file ...
[05/28 17:51:53   1066s] LayerId::1 widthSet size::4
[05/28 17:51:53   1066s] LayerId::2 widthSet size::4
[05/28 17:51:53   1066s] LayerId::3 widthSet size::5
[05/28 17:51:53   1066s] LayerId::4 widthSet size::5
[05/28 17:51:53   1066s] LayerId::5 widthSet size::5
[05/28 17:51:53   1066s] LayerId::6 widthSet size::5
[05/28 17:51:53   1066s] LayerId::7 widthSet size::5
[05/28 17:51:53   1066s] LayerId::8 widthSet size::5
[05/28 17:51:53   1066s] LayerId::9 widthSet size::4
[05/28 17:51:53   1066s] LayerId::10 widthSet size::2
[05/28 17:51:53   1066s] Updating RC grid for preRoute extraction ...
[05/28 17:51:53   1066s] Initializing multi-corner capacitance tables ... 
[05/28 17:51:53   1066s] Initializing multi-corner resistance tables ...
[05/28 17:51:53   1066s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324428 ; uaWl: 1.000000 ; uaWlH: 0.420241 ; aWlH: 0.000000 ; Pmax: 0.892500 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:51:53   1067s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2134.906M)
[05/28 17:51:53   1067s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 17:51:53   1067s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/28 17:51:53   1067s]   Not writing Steiner routes to the DB after clustering cong repair call.
[05/28 17:51:53   1067s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:51:53   1067s] End AAE Lib Interpolated Model. (MEM=2134.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:51:54   1067s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/28 17:51:54   1067s]   Clock DAG stats after clustering cong repair call:
[05/28 17:51:54   1067s]     cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
[05/28 17:51:54   1067s]     cell areas       : b=0.000um^2, i=1890.323um^2, icg=213.227um^2, nicg=0.000um^2, l=111.823um^2, total=2215.373um^2
[05/28 17:51:54   1067s]     cell capacitance : b=0.000fF, i=222.704fF, icg=21.923fF, nicg=0.000fF, l=32.721fF, total=277.348fF
[05/28 17:51:54   1067s]     sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:51:54   1067s]     wire capacitance : top=0.000fF, trunk=1578.904fF, leaf=5216.370fF, total=6795.274fF
[05/28 17:51:54   1067s]     wire lengths     : top=0.000um, trunk=15865.308um, leaf=56653.182um, total=72518.490um
[05/28 17:51:54   1067s]     hp wire lengths  : top=0.000um, trunk=13908.456um, leaf=42090.356um, total=55998.812um
[05/28 17:51:54   1067s]   Clock DAG net violations after clustering cong repair call:
[05/28 17:51:54   1067s]     Remaining Transition : {count=32, worst=[0.365ns, 0.330ns, 0.279ns, 0.249ns, 0.235ns, 0.230ns, 0.224ns, 0.218ns, 0.212ns, 0.212ns, ...]} avg=0.194ns sd=0.058ns sum=6.217ns
[05/28 17:51:54   1067s]     Capacitance          : {count=3, worst=[4.934fF, 3.045fF, 0.270fF]} avg=2.750fF sd=2.346fF sum=8.249fF
[05/28 17:51:54   1067s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/28 17:51:54   1067s]     Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:51:54   1067s]     Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:51:54   1067s]     Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:51:54   1067s]     Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:51:54   1067s]     Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:51:54   1067s]     Trunk : target=0.300ns count=100 avg=0.211ns sd=0.199ns min=0.000ns max=0.665ns {68 <= 0.180ns, 0 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 5 <= 0.450ns, 27 > 0.450ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:51:54   1067s]     Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.040ns min=0.050ns max=0.270ns {89 <= 0.180ns, 7 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:51:54   1067s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/28 17:51:54   1067s]      Invs: IBUFFX32_RVT: 160 IBUFFX16_LVT: 3 
[05/28 17:51:54   1067s]      ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:51:54   1067s]    Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 32 
[05/28 17:51:54   1067s]   Primary reporting skew groups after clustering cong repair call:
[05/28 17:51:54   1067s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:51:54   1067s]         min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:51:54   1067s]         max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:51:54   1067s]   Skew group summary after clustering cong repair call:
[05/28 17:51:54   1067s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332, avg=1.305, sd=0.127], skew [0.879 vs 0.489*], 98% {0.893, 1.332} (wid=0.015 ws=0.013) (gid=1.317 gs=0.866)
[05/28 17:51:54   1067s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787, avg=1.730, sd=0.112], skew [1.329 vs 0.489*], 99.7% {1.366, 1.787} (wid=0.055 ws=0.052) (gid=1.775 gs=1.320)
[05/28 17:51:54   1067s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:51:54   1067s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158, avg=2.110, sd=0.153], skew [1.402 vs 0.489*], 99% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:51:54   1067s]     skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225, avg=2.086, sd=0.175], skew [0.980 vs 0.489*], 88.5% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
[05/28 17:51:54   1067s]     skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225, avg=2.103, sd=0.154], skew [0.980 vs 0.489*], 91.9% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
[05/28 17:51:54   1067s]   CongRepair After Initial Clustering done. (took cpu=0:00:09.9 real=0:00:09.9)
[05/28 17:51:54   1067s]   Stage::Clustering done. (took cpu=0:00:21.2 real=0:00:21.2)
[05/28 17:51:54   1067s]   Stage::DRV Fixing...
[05/28 17:51:54   1067s]   Fixing clock tree slew time and max cap violations...
[05/28 17:51:54   1067s]     Fixing clock tree overload: .
[05/28 17:51:55   1068s]       Accumulated time to calculate placeable region: 0.03
[05/28 17:51:55   1068s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13027 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac52c8, uid:A1d28f, a AO22X2_HVT at (803.928,673.816) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_73. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:55   1069s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13026 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5118, uid:A1d28c, a AO22X2_HVT at (803.928,690.536) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_71. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:55   1069s]     .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13023 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac46b0, uid:A1d289, a AO22X2_HVT at (806.208,690.536) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_69. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:57   1070s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13032 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5868, uid:A1d283, a AO22X2_HVT at (798.152,596.904) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_65. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:57   1070s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13021 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4980, uid:A1d280, a AO22X2_HVT at (806.208,693.880) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_63. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:57   1070s] .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13028 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4428, uid:A1d27d, a AO22X2_HVT at (785.992,606.936) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_61. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:58   1071s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13034 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5238, uid:A1d27a, a AO22X2_HVT at (716.984,705.584) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_59. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:58   1072s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13022 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac5a18, uid:A1d277, a AO22X2_HVT at (731.272,687.192) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_57. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:59   1072s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13024 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4470, uid:A1d274, a AO22X2_HVT at (749.360,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_55. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:51:59   1072s] 20% **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13020 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac44b8, uid:A1d271, a AO22X2_HVT at (720.024,708.928) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_53. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:00   1073s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13019 {Ccopt::ClockTree::ClockLogic at 0x7fc30bac4620, uid:A1d26e, a AO22X2_HVT at (749.360,680.504) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_51. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:00   1074s] .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13025 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e53e8, uid:A1d265, a AO22X2_HVT at (803.928,693.880) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_45. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:01   1074s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13016 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e5820, uid:A1d262, a AO22X2_HVT at (758.784,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_43. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:01   1075s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13017 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e5bc8, uid:A1d25f, a AO22X2_HVT at (740.696,687.192) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_41. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:02   1075s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13038 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e4ce0, uid:A1d25c, a AO22X2_HVT at (806.208,673.816) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_39. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:02   1075s] ..**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13018 {Ccopt::ClockTree::ClockLogic at 0x7fc32b4e4f68, uid:A1d250, a AO22X2_HVT at (712.424,683.848) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_31. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:04   1078s] 40% **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13010 {Ccopt::ClockTree::ClockLogic at 0x7fc30725f1a8, uid:A1d23e, a AO22X2_HVT at (803.928,728.992) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_19. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:06   1079s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13011 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e980, uid:A1d23b, a AO22X2_HVT at (767.904,683.848) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_17. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:06   1079s] .**WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13008 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e8f0, uid:A1d238, a AO22X2_HVT at (803.928,732.336) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_15. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:07   1080s] **WARN: (IMPCCOPT-2342):	Unfixable transition violation found at I_SDRAM_TOP/I_SDRAM_IF/U13009 {Ccopt::ClockTree::ClockLogic at 0x7fc30725e938, uid:A1d235, a AO22X2_HVT at (777.632,677.160) in powerdomain PD_ORCA_TOP in usermodule module I_SDRAM_TOP/I_SDRAM_IF in clock tree SDRAM_CLK} driving net CTS_13. CCOpt is unable to appropriately place buffers to fix this violation.
[05/28 17:52:07   1080s] ..60% ...80% ...100% 
[05/28 17:52:07   1080s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/28 17:52:07   1080s]       cell counts      : b=0, i=195, icg=31, nicg=0, l=37, total=263
[05/28 17:52:07   1080s]       cell areas       : b=0.000um^2, i=2015.362um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2337.362um^2
[05/28 17:52:07   1080s]       cell capacitance : b=0.000fF, i=236.941fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=291.618fF
[05/28 17:52:07   1080s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:07   1080s]       wire capacitance : top=0.000fF, trunk=1488.511fF, leaf=5230.654fF, total=6719.164fF
[05/28 17:52:07   1080s]       wire lengths     : top=0.000um, trunk=14882.777um, leaf=56813.236um, total=71696.013um
[05/28 17:52:07   1080s]       hp wire lengths  : top=0.000um, trunk=12935.504um, leaf=42096.588um, total=55032.092um
[05/28 17:52:07   1080s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[05/28 17:52:07   1080s]       Unfixable Transition : {count=20, worst=[0.157ns, 0.154ns, 0.148ns, 0.144ns, 0.142ns, 0.135ns, 0.134ns, 0.133ns, 0.008ns, 0.008ns, ...]} avg=0.060ns sd=0.070ns sum=1.201ns
[05/28 17:52:07   1080s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/28 17:52:07   1080s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:07   1080s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:07   1080s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:07   1080s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:07   1080s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:07   1080s]       Trunk : target=0.300ns count=132 avg=0.126ns sd=0.119ns min=0.000ns max=0.457ns {100 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 6 <= 0.450ns, 2 > 0.450ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:07   1080s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:07   1080s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/28 17:52:07   1080s]        Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 52 
[05/28 17:52:07   1080s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:07   1080s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:07   1080s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/28 17:52:07   1080s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:07   1080s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:07   1080s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:07   1080s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/28 17:52:07   1080s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
[05/28 17:52:07   1080s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
[05/28 17:52:07   1080s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:07   1080s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:07   1080s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:07   1080s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:07   1080s]     Legalizer API calls during this step: 2054 succeeded with high effort: 1572 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 482
[05/28 17:52:07   1080s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:13.0 real=0:00:13.0)
[05/28 17:52:07   1080s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/28 17:52:07   1080s]     Fixing clock tree overload: .
[05/28 17:52:07   1080s]       Accumulated time to calculate placeable region: 0.03
[05/28 17:52:07   1081s]     ..20% ...40% ...60% ...80% ...100% 
[05/28 17:52:18   1092s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 17:52:18   1092s]       cell counts      : b=0, i=211, icg=31, nicg=0, l=37, total=279
[05/28 17:52:18   1092s]       cell areas       : b=0.000um^2, i=2121.086um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2443.086um^2
[05/28 17:52:18   1092s]       cell capacitance : b=0.000fF, i=249.234fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=303.912fF
[05/28 17:52:18   1092s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:18   1092s]       wire capacitance : top=0.000fF, trunk=1532.767fF, leaf=5230.654fF, total=6763.421fF
[05/28 17:52:18   1092s]       wire lengths     : top=0.000um, trunk=15314.457um, leaf=56813.236um, total=72127.693um
[05/28 17:52:18   1092s]       hp wire lengths  : top=0.000um, trunk=13323.408um, leaf=42096.588um, total=55419.996um
[05/28 17:52:18   1092s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 17:52:18   1092s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:18   1092s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 17:52:18   1092s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:18   1092s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:18   1092s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:18   1092s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:18   1092s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:18   1092s]       Trunk : target=0.300ns count=148 avg=0.111ns sd=0.101ns min=0.000ns max=0.367ns {116 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:18   1092s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:18   1092s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/28 17:52:18   1092s]        Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 68 
[05/28 17:52:18   1092s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:18   1092s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:18   1092s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 17:52:18   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:52:18   1092s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:18   1092s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:18   1092s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/28 17:52:18   1092s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332, avg=1.305, sd=0.127], skew [0.879 vs 0.489*], 98% {0.893, 1.332} (wid=0.015 ws=0.013) (gid=1.317 gs=0.866)
[05/28 17:52:18   1092s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787, avg=1.730, sd=0.112], skew [1.329 vs 0.489*], 99.7% {1.366, 1.787} (wid=0.055 ws=0.052) (gid=1.775 gs=1.320)
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158, avg=2.026, sd=0.288], skew [1.402 vs 0.489*], 89% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158, avg=2.110, sd=0.153], skew [1.402 vs 0.489*], 99% {1.823, 2.158} (wid=0.073 ws=0.070) (gid=2.134 gs=1.380)
[05/28 17:52:19   1092s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225, avg=2.086, sd=0.175], skew [0.980 vs 0.489*], 88.5% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
[05/28 17:52:19   1092s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225, avg=2.103, sd=0.154], skew [0.980 vs 0.489*], 91.9% {1.742, 2.225} (wid=0.074 ws=0.071) (gid=2.200 gs=0.958)
[05/28 17:52:19   1092s]     Legalizer API calls during this step: 2082 succeeded with high effort: 915 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1167
[05/28 17:52:19   1092s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:11.5 real=0:00:11.5)
[05/28 17:52:19   1092s]   Stage::DRV Fixing done. (took cpu=0:00:24.5 real=0:00:24.5)
[05/28 17:52:19   1092s]   Stage::Insertion Delay Reduction...
[05/28 17:52:19   1092s]   Removing unnecessary root buffering...
[05/28 17:52:19   1092s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/28 17:52:19   1092s]       cell counts      : b=0, i=211, icg=31, nicg=0, l=37, total=279
[05/28 17:52:19   1092s]       cell areas       : b=0.000um^2, i=2121.086um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2443.086um^2
[05/28 17:52:19   1092s]       cell capacitance : b=0.000fF, i=249.234fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=303.912fF
[05/28 17:52:19   1092s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:19   1092s]       wire capacitance : top=0.000fF, trunk=1532.767fF, leaf=5230.654fF, total=6763.421fF
[05/28 17:52:19   1092s]       wire lengths     : top=0.000um, trunk=15314.457um, leaf=56813.236um, total=72127.693um
[05/28 17:52:19   1092s]       hp wire lengths  : top=0.000um, trunk=13323.408um, leaf=42096.588um, total=55419.996um
[05/28 17:52:19   1092s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[05/28 17:52:19   1092s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:19   1092s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/28 17:52:19   1092s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:19   1092s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:19   1092s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:19   1092s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:19   1092s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Trunk : target=0.300ns count=148 avg=0.111ns sd=0.101ns min=0.000ns max=0.367ns {116 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:19   1092s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/28 17:52:19   1092s]        Invs: IBUFFX32_RVT: 143 IBUFFX16_LVT: 68 
[05/28 17:52:19   1092s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:19   1092s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:19   1092s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:19   1092s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:19   1092s]     Skew group summary after 'Removing unnecessary root buffering':
[05/28 17:52:19   1092s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:19   1092s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:52:19   1092s]   Removing unconstrained drivers...
[05/28 17:52:19   1092s]     Have 81 candidate drivers for removal.
[05/28 17:52:19   1092s]     Removing drivers: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:52:19   1092s]     Removed 24 unconstrained drivers.
[05/28 17:52:19   1092s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/28 17:52:19   1092s]       cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
[05/28 17:52:19   1092s]       cell areas       : b=0.000um^2, i=1742.920um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2064.920um^2
[05/28 17:52:19   1092s]       cell capacitance : b=0.000fF, i=205.049fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=259.727fF
[05/28 17:52:19   1092s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:19   1092s]       wire capacitance : top=0.000fF, trunk=1363.908fF, leaf=5233.284fF, total=6597.192fF
[05/28 17:52:19   1092s]       wire lengths     : top=0.000um, trunk=13580.591um, leaf=56819.164um, total=70399.755um
[05/28 17:52:19   1092s]       hp wire lengths  : top=0.000um, trunk=11575.560um, leaf=42095.828um, total=53671.388um
[05/28 17:52:19   1092s]     Clock DAG net violations after 'Removing unconstrained drivers':
[05/28 17:52:19   1092s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:19   1092s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/28 17:52:19   1092s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:19   1092s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:19   1092s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:19   1092s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:19   1092s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Trunk : target=0.300ns count=100 avg=0.142ns sd=0.111ns min=0.000ns max=0.367ns {68 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:19   1092s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/28 17:52:19   1092s]        Invs: IBUFFX32_RVT: 131 IBUFFX16_LVT: 32 
[05/28 17:52:19   1092s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:19   1092s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:19   1092s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:19   1092s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:19   1092s]     Skew group summary after 'Removing unconstrained drivers':
[05/28 17:52:19   1092s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]     Legalizer API calls during this step: 114 succeeded with high effort: 103 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 11
[05/28 17:52:19   1092s]   Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:52:19   1092s]   Checking for inverting clock gates...
[05/28 17:52:19   1092s]   Checking for inverting clock gates done.
[05/28 17:52:19   1092s]   Reducing insertion delay 1...
[05/28 17:52:19   1092s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/28 17:52:19   1092s]       cell counts      : b=0, i=163, icg=31, nicg=0, l=37, total=231
[05/28 17:52:19   1092s]       cell areas       : b=0.000um^2, i=1742.920um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2064.920um^2
[05/28 17:52:19   1092s]       cell capacitance : b=0.000fF, i=205.049fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=259.727fF
[05/28 17:52:19   1092s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:19   1092s]       wire capacitance : top=0.000fF, trunk=1363.908fF, leaf=5233.284fF, total=6597.192fF
[05/28 17:52:19   1092s]       wire lengths     : top=0.000um, trunk=13580.591um, leaf=56819.164um, total=70399.755um
[05/28 17:52:19   1092s]       hp wire lengths  : top=0.000um, trunk=11575.560um, leaf=42095.828um, total=53671.388um
[05/28 17:52:19   1092s]     Clock DAG net violations after 'Reducing insertion delay 1':
[05/28 17:52:19   1092s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:19   1092s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/28 17:52:19   1092s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:19   1092s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:19   1092s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.179ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:19   1092s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:19   1092s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Trunk : target=0.300ns count=100 avg=0.142ns sd=0.111ns min=0.000ns max=0.367ns {68 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1092s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:19   1092s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/28 17:52:19   1092s]        Invs: IBUFFX32_RVT: 131 IBUFFX16_LVT: 32 
[05/28 17:52:19   1092s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:19   1092s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:19   1092s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:19   1092s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:19   1092s]     Skew group summary after 'Reducing insertion delay 1':
[05/28 17:52:19   1092s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.245, max=2.225], skew [0.980 vs 0.489*]
[05/28 17:52:19   1092s]     Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:19   1092s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:19   1092s]   Removing longest path buffering...
[05/28 17:52:19   1092s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:19   1093s]     Clock DAG stats after 'Removing longest path buffering':
[05/28 17:52:19   1093s]       cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:19   1093s]       cell areas       : b=0.000um^2, i=1707.848um^2, icg=213.227um^2, nicg=0.000um^2, l=108.774um^2, total=2029.848um^2
[05/28 17:52:19   1093s]       cell capacitance : b=0.000fF, i=200.918fF, icg=21.923fF, nicg=0.000fF, l=32.755fF, total=255.595fF
[05/28 17:52:19   1093s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:19   1093s]       wire capacitance : top=0.000fF, trunk=1360.713fF, leaf=5233.284fF, total=6593.997fF
[05/28 17:52:19   1093s]       wire lengths     : top=0.000um, trunk=13551.407um, leaf=56819.164um, total=70370.571um
[05/28 17:52:19   1093s]       hp wire lengths  : top=0.000um, trunk=11526.920um, leaf=42095.828um, total=53622.748um
[05/28 17:52:19   1093s]     Clock DAG net violations after 'Removing longest path buffering':
[05/28 17:52:19   1093s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:19   1093s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/28 17:52:19   1093s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:19   1093s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:19   1093s]       Trunk : target=0.184ns count=9 avg=0.137ns sd=0.024ns min=0.112ns max=0.178ns {0 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:19   1093s]       Trunk : target=0.235ns count=4 avg=0.077ns sd=0.010ns min=0.068ns max=0.091ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:19   1093s]       Trunk : target=0.240ns count=4 avg=0.116ns sd=0.001ns min=0.116ns max=0.117ns {4 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1093s]       Trunk : target=0.300ns count=97 avg=0.145ns sd=0.111ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.180ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.240ns count=1 avg=0.125ns sd=0.000ns min=0.125ns max=0.125ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
[05/28 17:52:19   1093s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:19   1093s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/28 17:52:19   1093s]        Invs: IBUFFX32_RVT: 128 IBUFFX16_LVT: 32 
[05/28 17:52:19   1093s]        ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 13 
[05/28 17:52:19   1093s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:19   1093s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/28 17:52:19   1093s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1093s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:19   1093s]           max path sink: I_BLENDER_1/mega_shift_reg_1__20_/CLK
[05/28 17:52:19   1093s]     Skew group summary after 'Removing longest path buffering':
[05/28 17:52:19   1093s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.453, max=1.332], skew [0.879 vs 0.489*]
[05/28 17:52:19   1093s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.787], skew [1.329 vs 0.489*]
[05/28 17:52:19   1093s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1093s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=2.158], skew [1.402 vs 0.489*]
[05/28 17:52:19   1093s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.824], skew [0.981 vs 0.489*]
[05/28 17:52:19   1093s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.824], skew [0.981 vs 0.489*]
[05/28 17:52:19   1093s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:19   1093s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:52:19   1093s]   Reducing insertion delay 2...
[05/28 17:52:30   1103s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:30   1103s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:30   1103s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:30   1103s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:33   1106s]     Path optimization required 3691 stage delay updates 
[05/28 17:52:33   1106s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/28 17:52:33   1106s]       cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:33   1106s]       cell areas       : b=0.000um^2, i=1667.185um^2, icg=201.028um^2, nicg=0.000um^2, l=108.011um^2, total=1976.224um^2
[05/28 17:52:33   1106s]       cell capacitance : b=0.000fF, i=196.048fF, icg=21.876fF, nicg=0.000fF, l=32.811fF, total=250.735fF
[05/28 17:52:33   1106s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:33   1106s]       wire capacitance : top=0.000fF, trunk=1335.401fF, leaf=5233.144fF, total=6568.545fF
[05/28 17:52:33   1106s]       wire lengths     : top=0.000um, trunk=13313.070um, leaf=56822.960um, total=70136.030um
[05/28 17:52:33   1106s]       hp wire lengths  : top=0.000um, trunk=11426.448um, leaf=42099.780um, total=53526.228um
[05/28 17:52:33   1106s]     Clock DAG net violations after 'Reducing insertion delay 2':
[05/28 17:52:33   1106s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:33   1106s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/28 17:52:33   1106s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:33   1106s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:33   1106s]       Trunk : target=0.177ns count=3 avg=0.094ns sd=0.031ns min=0.059ns max=0.112ns {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:33   1106s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:33   1106s]       Trunk : target=0.184ns count=6 avg=0.144ns sd=0.026ns min=0.119ns max=0.178ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:33   1106s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:33   1106s]       Trunk : target=0.235ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:33   1106s]       Trunk : target=0.300ns count=97 avg=0.143ns sd=0.112ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:33   1106s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:33   1106s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:33   1106s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:33   1106s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:33   1106s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:33   1106s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/28 17:52:33   1106s]        Invs: IBUFFX32_RVT: 120 IBUFFX16_LVT: 40 
[05/28 17:52:33   1106s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/28 17:52:33   1106s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO21X1_LVT: 3 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:33   1106s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/28 17:52:33   1106s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801, avg=1.721, sd=0.174], skew [1.045 vs 0.489*], 90.7% {1.326, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
[05/28 17:52:33   1106s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:33   1106s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:33   1106s]     Skew group summary after 'Reducing insertion delay 2':
[05/28 17:52:33   1106s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126, avg=1.106, sd=0.096], skew [0.676 vs 0.489*], 98% {0.882, 1.126} (wid=0.015 ws=0.012) (gid=1.114 gs=0.666)
[05/28 17:52:33   1106s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501, avg=1.476, sd=0.081], skew [1.044 vs 0.489*], 99.7% {1.207, 1.501} (wid=0.055 ws=0.052) (gid=1.489 gs=1.033)
[05/28 17:52:33   1106s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801, avg=1.721, sd=0.174], skew [1.045 vs 0.489*], 90.7% {1.326, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
[05/28 17:52:33   1107s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801, avg=1.770, sd=0.099], skew [1.045 vs 0.489*], 99% {1.654, 1.801} (wid=0.073 ws=0.070) (gid=1.782 gs=1.028)
[05/28 17:52:33   1107s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.481, avg=1.420, sd=0.113], skew [0.638 vs 0.489*], 99.8% {1.094, 1.481} (wid=0.074 ws=0.070) (gid=1.467 gs=0.628)
[05/28 17:52:33   1107s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.481, avg=1.427, sd=0.110], skew [0.638 vs 0.489*], 99.8% {1.094, 1.481} (wid=0.074 ws=0.070) (gid=1.467 gs=0.628)
[05/28 17:52:33   1107s]     Legalizer API calls during this step: 1652 succeeded with high effort: 1652 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:33   1107s]   Reducing insertion delay 2 done. (took cpu=0:00:13.8 real=0:00:13.8)
[05/28 17:52:33   1107s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:14.7 real=0:00:14.6)
[05/28 17:52:33   1107s]   CCOpt::Phase::Construction done. (took cpu=0:01:00 real=0:01:00)
[05/28 17:52:33   1107s]   CCOpt::Phase::Implementation...
[05/28 17:52:33   1107s]   Stage::Reducing Power...
[05/28 17:52:33   1107s]   Improving clock tree routing...
[05/28 17:52:33   1107s]     Iteration 1...
[05/28 17:52:33   1107s]     Iteration 1 done.
[05/28 17:52:34   1107s]     Clock DAG stats after 'Improving clock tree routing':
[05/28 17:52:34   1107s]       cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:34   1107s]       cell areas       : b=0.000um^2, i=1667.185um^2, icg=201.028um^2, nicg=0.000um^2, l=108.011um^2, total=1976.224um^2
[05/28 17:52:34   1107s]       cell capacitance : b=0.000fF, i=196.048fF, icg=21.876fF, nicg=0.000fF, l=32.811fF, total=250.735fF
[05/28 17:52:34   1107s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:34   1107s]       wire capacitance : top=0.000fF, trunk=1323.208fF, leaf=5233.144fF, total=6556.352fF
[05/28 17:52:34   1107s]       wire lengths     : top=0.000um, trunk=13189.799um, leaf=56822.960um, total=70012.759um
[05/28 17:52:34   1107s]       hp wire lengths  : top=0.000um, trunk=11299.224um, leaf=42099.780um, total=53399.004um
[05/28 17:52:34   1107s]     Clock DAG net violations after 'Improving clock tree routing':
[05/28 17:52:34   1107s]       Unfixable Transition : {count=20, worst=[0.067ns, 0.052ns, 0.046ns, 0.044ns, 0.032ns, 0.028ns, 0.023ns, 0.021ns, 0.008ns, 0.008ns, ...]} avg=0.018ns sd=0.020ns sum=0.368ns
[05/28 17:52:34   1107s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/28 17:52:34   1107s]       Trunk : target=0.075ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:34   1107s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:34   1107s]       Trunk : target=0.177ns count=3 avg=0.094ns sd=0.031ns min=0.059ns max=0.112ns {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:34   1107s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:34   1107s]       Trunk : target=0.184ns count=6 avg=0.142ns sd=0.028ns min=0.115ns max=0.178ns {0 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:34   1107s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:34   1107s]       Trunk : target=0.235ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
[05/28 17:52:34   1107s]       Trunk : target=0.300ns count=97 avg=0.143ns sd=0.112ns min=0.000ns max=0.367ns {65 <= 0.180ns, 3 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {12 <= 0.315ns, 3 <= 0.330ns, 4 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:34   1107s]       Leaf  : target=0.078ns count=12 avg=0.059ns sd=0.009ns min=0.042ns max=0.067ns {2 <= 0.047ns, 4 <= 0.062ns, 6 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
[05/28 17:52:34   1107s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:34   1107s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:34   1107s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:34   1107s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.050ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:34   1107s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/28 17:52:34   1107s]        Invs: IBUFFX32_RVT: 120 IBUFFX16_LVT: 40 
[05/28 17:52:34   1107s]        ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 18 CGLNPRX2_LVT: 3 
[05/28 17:52:34   1107s]      Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO21X1_LVT: 3 AO22X2_HVT: 20 AO22X1_HVT: 12 
[05/28 17:52:34   1107s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/28 17:52:34   1107s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:34   1107s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:34   1107s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:34   1107s]     Skew group summary after 'Improving clock tree routing':
[05/28 17:52:34   1107s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126], skew [0.676 vs 0.489*]
[05/28 17:52:34   1107s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501], skew [1.044 vs 0.489*]
[05/28 17:52:34   1107s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:34   1107s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:34   1107s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.481], skew [0.638 vs 0.489*]
[05/28 17:52:34   1107s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.481], skew [0.638 vs 0.489*]
[05/28 17:52:34   1107s]     Legalizer API calls during this step: 75 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[05/28 17:52:34   1107s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:52:34   1107s]   Reducing clock tree power 1...
[05/28 17:52:34   1107s]     Resizing gates: ...
[05/28 17:52:34   1107s]     Accumulated time to calculate placeable region: 0.03
[05/28 17:52:34   1107s]     20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/28 17:52:35   1108s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:52:35   1108s]     100% 
[05/28 17:52:35   1108s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/28 17:52:35   1108s]       cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:35   1108s]       cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
[05/28 17:52:35   1108s]       cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
[05/28 17:52:35   1108s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:35   1108s]       wire capacitance : top=0.000fF, trunk=1323.168fF, leaf=5232.517fF, total=6555.685fF
[05/28 17:52:35   1108s]       wire lengths     : top=0.000um, trunk=13193.447um, leaf=56815.968um, total=70009.415um
[05/28 17:52:35   1108s]       hp wire lengths  : top=0.000um, trunk=11299.224um, leaf=42099.780um, total=53399.004um
[05/28 17:52:35   1108s]     Clock DAG net violations after 'Reducing clock tree power 1':
[05/28 17:52:35   1108s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:35   1108s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/28 17:52:35   1108s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:35   1108s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:35   1108s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:35   1108s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:35   1108s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.028ns min=0.115ns max=0.178ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:35   1108s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:35   1108s]       Trunk : target=0.300ns count=98 avg=0.128ns sd=0.092ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:35   1108s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:35   1108s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:35   1108s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:35   1108s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:35   1108s]       Leaf  : target=0.300ns count=99 avg=0.138ns sd=0.041ns min=0.042ns max=0.270ns {88 <= 0.180ns, 8 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:35   1108s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/28 17:52:35   1108s]        Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
[05/28 17:52:35   1108s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:35   1108s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:35   1108s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/28 17:52:35   1108s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:35   1108s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:35   1108s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:35   1108s]     Skew group summary after 'Reducing clock tree power 1':
[05/28 17:52:35   1108s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.450, max=1.126], skew [0.676 vs 0.489*]
[05/28 17:52:35   1108s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.458, max=1.501], skew [1.043 vs 0.489*]
[05/28 17:52:35   1108s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:35   1108s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.756, max=1.801], skew [1.045 vs 0.489*]
[05/28 17:52:35   1108s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.843, max=1.480], skew [0.637 vs 0.489*]
[05/28 17:52:35   1108s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.843, max=1.480], skew [0.637 vs 0.489*]
[05/28 17:52:35   1108s]     Legalizer API calls during this step: 540 succeeded with high effort: 540 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:35   1108s]   Reducing clock tree power 1 done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/28 17:52:35   1108s]   Reducing clock tree power 2...
[05/28 17:52:36   1110s]     Path optimization required 1529 stage delay updates 
[05/28 17:52:36   1110s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/28 17:52:36   1110s]       cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:36   1110s]       cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
[05/28 17:52:36   1110s]       cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
[05/28 17:52:36   1110s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:36   1110s]       wire capacitance : top=0.000fF, trunk=1567.003fF, leaf=5424.102fF, total=6991.104fF
[05/28 17:52:36   1110s]       wire lengths     : top=0.000um, trunk=15704.789um, leaf=58919.951um, total=74624.740um
[05/28 17:52:36   1110s]       hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
[05/28 17:52:36   1110s]     Clock DAG net violations after 'Reducing clock tree power 2':
[05/28 17:52:36   1110s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:36   1110s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/28 17:52:36   1110s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:36   1110s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:36   1110s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:36   1110s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:36   1110s]       Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:36   1110s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:36   1110s]       Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:36   1110s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:36   1110s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:36   1110s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:36   1110s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:36   1110s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:36   1110s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/28 17:52:36   1110s]        Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
[05/28 17:52:36   1110s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:36   1110s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:36   1110s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/28 17:52:36   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.867, max=1.801, avg=1.745, sd=0.116], skew [0.934 vs 0.489*], 99.2% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
[05/28 17:52:36   1110s]           min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
[05/28 17:52:36   1110s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:36   1110s]     Skew group summary after 'Reducing clock tree power 2':
[05/28 17:52:36   1110s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.591, max=1.126, avg=1.109, sd=0.077], skew [0.536 vs 0.489*], 98% {0.888, 1.126} (wid=0.059 ws=0.054) (gid=1.114 gs=0.582)
[05/28 17:52:37   1110s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.712, max=1.501, avg=1.472, sd=0.086], skew [0.789 vs 0.489*], 99.7% {1.154, 1.501} (wid=0.141 ws=0.134) (gid=1.488 gs=0.917)
[05/28 17:52:37   1110s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.867, max=1.801, avg=1.745, sd=0.116], skew [0.934 vs 0.489*], 99.2% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
[05/28 17:52:37   1110s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.867, max=1.801, avg=1.770, sd=0.093], skew [0.934 vs 0.489*], 99.1% {1.323, 1.801} (wid=0.073 ws=0.069) (gid=1.782 gs=0.955)
[05/28 17:52:37   1110s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.870, max=1.480, avg=1.424, sd=0.113], skew [0.610 vs 0.489*], 99.7% {1.097, 1.480} (wid=0.075 ws=0.070) (gid=1.466 gs=0.603)
[05/28 17:52:37   1110s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.870, max=1.480, avg=1.426, sd=0.115], skew [0.610 vs 0.489*], 99.7% {1.097, 1.480} (wid=0.075 ws=0.070) (gid=1.466 gs=0.603)
[05/28 17:52:37   1110s]     Legalizer API calls during this step: 815 succeeded with high effort: 809 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 6
[05/28 17:52:37   1110s]   Reducing clock tree power 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/28 17:52:37   1110s]   Stage::Reducing Power done. (took cpu=0:00:03.3 real=0:00:03.4)
[05/28 17:52:37   1110s]   Stage::Balancing...
[05/28 17:52:37   1110s]   Approximately balancing fragments step...
[05/28 17:52:37   1110s]     Resolve constraints - Approximately balancing fragments...
[05/28 17:52:37   1110s]     Resolving skew group constraints...
[05/28 17:52:37   1111s]       Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
[05/28 17:52:37   1111s]     Resolving skew group constraints done.
[05/28 17:52:37   1111s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/28 17:52:37   1111s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/28 17:52:38   1111s]     Trial balancer estimated the amount of delay to be added in balancing: 1.591ns
[05/28 17:52:38   1111s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:38   1111s]     Approximately balancing fragments...
[05/28 17:52:38   1111s]       Moving gates to improve sub-tree skew...
[05/28 17:52:38   1111s]         Tried: 235 Succeeded: 0
[05/28 17:52:38   1111s]         Topology Tried: 0 Succeeded: 0
[05/28 17:52:38   1111s]         0 Succeeded with SS ratio
[05/28 17:52:38   1111s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/28 17:52:38   1111s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/28 17:52:38   1111s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/28 17:52:38   1111s]           cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:38   1111s]           cell areas       : b=0.000um^2, i=1607.715um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1909.892um^2
[05/28 17:52:38   1111s]           cell capacitance : b=0.000fF, i=189.053fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=243.576fF
[05/28 17:52:38   1111s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:38   1111s]           wire capacitance : top=0.000fF, trunk=1567.003fF, leaf=5424.102fF, total=6991.104fF
[05/28 17:52:38   1111s]           wire lengths     : top=0.000um, trunk=15704.789um, leaf=58919.951um, total=74624.740um
[05/28 17:52:38   1111s]           hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
[05/28 17:52:38   1111s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[05/28 17:52:38   1111s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:38   1111s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/28 17:52:38   1111s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:38   1111s]           Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:38   1111s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:38   1111s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:38   1111s]           Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:38   1111s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:38   1111s]           Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:38   1111s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:38   1111s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:38   1111s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:38   1111s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:38   1111s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:38   1111s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/28 17:52:38   1111s]            Invs: IBUFFX32_RVT: 109 IBUFFX16_LVT: 50 IBUFFX4_HVT: 1 
[05/28 17:52:38   1111s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:38   1111s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:38   1111s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:38   1111s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:52:38   1111s]       Approximately balancing fragments bottom up...
[05/28 17:52:38   1111s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:52:38   1112s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/28 17:52:38   1112s]           cell counts      : b=0, i=160, icg=31, nicg=0, l=37, total=228
[05/28 17:52:38   1112s]           cell areas       : b=0.000um^2, i=1597.549um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1899.726um^2
[05/28 17:52:38   1112s]           cell capacitance : b=0.000fF, i=187.836fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=242.359fF
[05/28 17:52:38   1112s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:38   1112s]           wire capacitance : top=0.000fF, trunk=1566.765fF, leaf=5423.886fF, total=6990.651fF
[05/28 17:52:38   1112s]           wire lengths     : top=0.000um, trunk=15702.357um, leaf=58917.519um, total=74619.876um
[05/28 17:52:38   1112s]           hp wire lengths  : top=0.000um, trunk=13813.304um, leaf=44205.132um, total=58018.436um
[05/28 17:52:38   1112s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[05/28 17:52:38   1112s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:38   1112s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/28 17:52:38   1112s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:38   1112s]           Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:38   1112s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:38   1112s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:38   1112s]           Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:38   1112s]           Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:38   1112s]           Trunk : target=0.300ns count=98 avg=0.130ns sd=0.091ns min=0.000ns max=0.344ns {66 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:38   1112s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:38   1112s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:38   1112s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:38   1112s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:38   1112s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:38   1112s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/28 17:52:38   1112s]            Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 52 IBUFFX4_HVT: 1 
[05/28 17:52:38   1112s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:38   1112s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:38   1112s]         Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:38   1112s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 17:52:38   1112s]       Approximately balancing fragments, wire and cell delays...
[05/28 17:52:38   1112s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/28 17:52:39   1112s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 17:52:39   1112s]           cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
[05/28 17:52:39   1112s]           cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
[05/28 17:52:39   1112s]           cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
[05/28 17:52:39   1112s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:39   1112s]           wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
[05/28 17:52:39   1112s]           wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
[05/28 17:52:39   1112s]           hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
[05/28 17:52:39   1112s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 17:52:39   1112s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:39   1112s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/28 17:52:39   1112s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:39   1112s]           Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:39   1112s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:39   1112s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]           Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:39   1112s]           Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:39   1112s]           Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:39   1112s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/28 17:52:39   1112s]            Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
[05/28 17:52:39   1112s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:39   1112s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:39   1112s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/28 17:52:39   1112s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/28 17:52:39   1112s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/28 17:52:39   1112s]           cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
[05/28 17:52:39   1112s]           cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
[05/28 17:52:39   1112s]           cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
[05/28 17:52:39   1112s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:39   1112s]           wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
[05/28 17:52:39   1112s]           wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
[05/28 17:52:39   1112s]           hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
[05/28 17:52:39   1112s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/28 17:52:39   1112s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:39   1112s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/28 17:52:39   1112s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:39   1112s]           Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:39   1112s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:39   1112s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]           Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:39   1112s]           Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:39   1112s]           Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:39   1112s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:39   1112s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/28 17:52:39   1112s]            Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
[05/28 17:52:39   1112s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:39   1112s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:39   1112s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/28 17:52:39   1112s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/28 17:52:39   1112s]     Approximately balancing fragments done.
[05/28 17:52:39   1112s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/28 17:52:39   1112s]       cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
[05/28 17:52:39   1112s]       cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
[05/28 17:52:39   1112s]       cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
[05/28 17:52:39   1112s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:39   1112s]       wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
[05/28 17:52:39   1112s]       wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
[05/28 17:52:39   1112s]       hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
[05/28 17:52:39   1112s]     Clock DAG net violations after 'Approximately balancing fragments step':
[05/28 17:52:39   1112s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:39   1112s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/28 17:52:39   1112s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:39   1112s]       Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:39   1112s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:39   1112s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]       Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:39   1112s]       Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:39   1112s]       Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:39   1112s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:39   1112s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:39   1112s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1112s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:39   1112s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:39   1112s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/28 17:52:39   1112s]        Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
[05/28 17:52:39   1112s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:39   1112s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:39   1112s]     Legalizer API calls during this step: 459 succeeded with high effort: 456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[05/28 17:52:39   1112s]   Approximately balancing fragments step done. (took cpu=0:00:02.5 real=0:00:02.5)
[05/28 17:52:39   1113s]   Clock DAG stats after Approximately balancing fragments:
[05/28 17:52:39   1113s]     cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
[05/28 17:52:39   1113s]     cell areas       : b=0.000um^2, i=1690.058um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=1992.235um^2
[05/28 17:52:39   1113s]     cell capacitance : b=0.000fF, i=198.592fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=253.115fF
[05/28 17:52:39   1113s]     sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:39   1113s]     wire capacitance : top=0.000fF, trunk=1844.531fF, leaf=5423.886fF, total=7268.418fF
[05/28 17:52:39   1113s]     wire lengths     : top=0.000um, trunk=18462.525um, leaf=58917.519um, total=77380.044um
[05/28 17:52:39   1113s]     hp wire lengths  : top=0.000um, trunk=16569.824um, leaf=44205.132um, total=60774.956um
[05/28 17:52:39   1113s]   Clock DAG net violations after Approximately balancing fragments:
[05/28 17:52:39   1113s]     Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:39   1113s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/28 17:52:39   1113s]     Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:39   1113s]     Trunk : target=0.137ns count=1 avg=0.083ns sd=0.000ns min=0.083ns max=0.083ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:39   1113s]     Trunk : target=0.177ns count=4 avg=0.087ns sd=0.028ns min=0.059ns max=0.112ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:39   1113s]     Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1113s]     Trunk : target=0.184ns count=5 avg=0.149ns sd=0.028ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:39   1113s]     Trunk : target=0.209ns count=3 avg=0.066ns sd=0.014ns min=0.053ns max=0.081ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:39   1113s]     Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:39   1113s]     Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:39   1113s]     Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:39   1113s]     Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:39   1113s]     Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:39   1113s]     Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:39   1113s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/28 17:52:39   1113s]      Invs: IBUFFX32_RVT: 107 IBUFFX16_LVT: 66 IBUFFX4_HVT: 1 
[05/28 17:52:39   1113s]      ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:39   1113s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:39   1113s]   Primary reporting skew groups after Approximately balancing fragments:
[05/28 17:52:39   1113s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
[05/28 17:52:39   1113s]         min path sink: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:39   1113s]         max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:39   1113s]   Skew group summary after Approximately balancing fragments:
[05/28 17:52:39   1113s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.770, max=1.119], skew [0.350 vs 0.489]
[05/28 17:52:39   1113s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.011, max=1.501], skew [0.490 vs 0.489*]
[05/28 17:52:39   1113s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
[05/28 17:52:39   1113s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.311, max=1.801], skew [0.490 vs 0.489*]
[05/28 17:52:39   1113s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.750, max=1.480], skew [0.730 vs 0.489*]
[05/28 17:52:39   1113s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.750, max=1.480], skew [0.730 vs 0.489*]
[05/28 17:52:39   1113s]   Improving fragments clock skew...
[05/28 17:52:39   1113s]     Iteration 1...
[05/28 17:52:40   1113s]       Path optimization required 445 stage delay updates 
[05/28 17:52:41   1114s]       Path optimization required 285 stage delay updates 
[05/28 17:52:41   1114s]     Iteration 1 done.
[05/28 17:52:41   1114s]     Clock DAG stats after 'Improving fragments clock skew':
[05/28 17:52:41   1114s]       cell counts      : b=0, i=174, icg=31, nicg=0, l=37, total=242
[05/28 17:52:41   1114s]       cell areas       : b=0.000um^2, i=1705.306um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2007.483um^2
[05/28 17:52:41   1114s]       cell capacitance : b=0.000fF, i=200.419fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=254.942fF
[05/28 17:52:41   1114s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:41   1114s]       wire capacitance : top=0.000fF, trunk=1848.208fF, leaf=5429.276fF, total=7277.483fF
[05/28 17:52:41   1114s]       wire lengths     : top=0.000um, trunk=18498.701um, leaf=58977.255um, total=77475.956um
[05/28 17:52:41   1114s]       hp wire lengths  : top=0.000um, trunk=16606.304um, leaf=44264.412um, total=60870.716um
[05/28 17:52:41   1114s]     Clock DAG net violations after 'Improving fragments clock skew':
[05/28 17:52:41   1114s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:41   1114s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/28 17:52:41   1114s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:41   1114s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:41   1114s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:41   1114s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:41   1114s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:41   1114s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:41   1114s]       Trunk : target=0.300ns count=112 avg=0.121ns sd=0.089ns min=0.000ns max=0.344ns {80 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:41   1114s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:41   1114s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:41   1114s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:41   1114s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:41   1114s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:41   1114s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/28 17:52:41   1114s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 63 IBUFFX4_HVT: 1 
[05/28 17:52:41   1114s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:41   1114s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:41   1114s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/28 17:52:41   1114s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:41   1114s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:41   1114s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:41   1114s]     Skew group summary after 'Improving fragments clock skew':
[05/28 17:52:41   1114s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
[05/28 17:52:41   1114s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
[05/28 17:52:41   1114s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:41   1114s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:41   1114s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.822, max=1.480], skew [0.658 vs 0.489*]
[05/28 17:52:41   1114s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.822, max=1.480], skew [0.658 vs 0.489*]
[05/28 17:52:41   1114s]     Legalizer API calls during this step: 314 succeeded with high effort: 313 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
[05/28 17:52:41   1114s]   Improving fragments clock skew done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/28 17:52:41   1114s]   Approximately balancing step...
[05/28 17:52:41   1114s]     Resolve constraints - Approximately balancing...
[05/28 17:52:41   1114s]     Resolving skew group constraints...
[05/28 17:52:41   1115s]       Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
[05/28 17:52:41   1115s]     Resolving skew group constraints done.
[05/28 17:52:41   1115s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 17:52:41   1115s]     Approximately balancing...
[05/28 17:52:41   1115s]       Approximately balancing, wire and cell delays...
[05/28 17:52:41   1115s]       Approximately balancing, wire and cell delays, iteration 1...
[05/28 17:52:42   1115s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/28 17:52:42   1115s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:42   1115s]           cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:42   1115s]           cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:42   1115s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:42   1115s]           wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:42   1115s]           wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:42   1115s]           hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:42   1115s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[05/28 17:52:42   1115s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:42   1115s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/28 17:52:42   1115s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:42   1115s]           Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:42   1115s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:42   1115s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]           Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:42   1115s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:42   1115s]           Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:42   1115s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/28 17:52:42   1115s]            Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:42   1115s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:42   1115s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:42   1115s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/28 17:52:42   1115s]       Approximately balancing, wire and cell delays, iteration 2...
[05/28 17:52:42   1115s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
[05/28 17:52:42   1115s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:42   1115s]           cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:42   1115s]           cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:42   1115s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:42   1115s]           wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:42   1115s]           wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:42   1115s]           hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:42   1115s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2:
[05/28 17:52:42   1115s]           Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:42   1115s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
[05/28 17:52:42   1115s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:42   1115s]           Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:42   1115s]           Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:42   1115s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]           Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:42   1115s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:42   1115s]           Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:42   1115s]           Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:42   1115s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
[05/28 17:52:42   1115s]            Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:42   1115s]            ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:42   1115s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:42   1115s]       Approximately balancing, wire and cell delays, iteration 2 done.
[05/28 17:52:42   1115s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:52:42   1115s]     Approximately balancing done.
[05/28 17:52:42   1115s]     Clock DAG stats after 'Approximately balancing step':
[05/28 17:52:42   1115s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:42   1115s]       cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:42   1115s]       cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:42   1115s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:42   1115s]       wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:42   1115s]       wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:42   1115s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:42   1115s]     Clock DAG net violations after 'Approximately balancing step':
[05/28 17:52:42   1115s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:42   1115s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/28 17:52:42   1115s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:42   1115s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:42   1115s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:42   1115s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:42   1115s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:42   1115s]       Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:42   1115s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/28 17:52:42   1115s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:42   1115s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:42   1115s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:42   1115s]     Primary reporting skew groups after 'Approximately balancing step':
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:42   1115s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:42   1115s]     Skew group summary after 'Approximately balancing step':
[05/28 17:52:42   1115s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
[05/28 17:52:42   1115s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
[05/28 17:52:42   1115s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:42   1115s]   Approximately balancing step done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/28 17:52:42   1115s]   Fixing clock tree overload...
[05/28 17:52:42   1115s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:52:42   1115s]     Clock DAG stats after 'Fixing clock tree overload':
[05/28 17:52:42   1115s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:42   1115s]       cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:42   1115s]       cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:42   1115s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:42   1115s]       wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:42   1115s]       wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:42   1115s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:42   1115s]     Clock DAG net violations after 'Fixing clock tree overload':
[05/28 17:52:42   1115s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:42   1115s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/28 17:52:42   1115s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:42   1115s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:42   1115s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:42   1115s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:42   1115s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:42   1115s]       Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:42   1115s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/28 17:52:42   1115s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:42   1115s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:42   1115s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:42   1115s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:42   1115s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:42   1115s]     Skew group summary after 'Fixing clock tree overload':
[05/28 17:52:42   1115s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128], skew [0.288 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502], skew [0.429 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802], skew [0.487 vs 0.489]
[05/28 17:52:42   1115s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
[05/28 17:52:42   1115s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482], skew [0.390 vs 0.489]
[05/28 17:52:42   1115s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:42   1115s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:52:42   1115s]   Approximately balancing paths...
[05/28 17:52:42   1115s]     Added 0 buffers.
[05/28 17:52:42   1115s]     Clock DAG stats after 'Approximately balancing paths':
[05/28 17:52:42   1115s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:42   1115s]       cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:42   1115s]       cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:42   1115s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:42   1115s]       wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:42   1115s]       wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:42   1115s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:42   1115s]     Clock DAG net violations after 'Approximately balancing paths':
[05/28 17:52:42   1115s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:42   1115s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/28 17:52:42   1115s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:42   1115s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:42   1115s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:42   1115s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:42   1115s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:42   1115s]       Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:42   1115s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:42   1115s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/28 17:52:42   1115s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:42   1115s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:42   1115s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:42   1115s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802, avg=1.750, sd=0.092], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
[05/28 17:52:42   1115s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:42   1115s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:42   1115s]     Skew group summary after 'Approximately balancing paths':
[05/28 17:52:42   1115s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.840, max=1.128, avg=1.116, sd=0.044], skew [0.288 vs 0.489], 100% {0.840, 1.128} (wid=0.059 ws=0.054) (gid=1.116 gs=0.325)
[05/28 17:52:42   1115s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.073, max=1.502, avg=1.474, sd=0.079], skew [0.429 vs 0.489], 100% {1.073, 1.502} (wid=0.143 ws=0.136) (gid=1.489 gs=0.559)
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.802, avg=1.750, sd=0.092], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
[05/28 17:52:42   1115s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.802, avg=1.776, sd=0.054], skew [0.487 vs 0.489], 100% {1.315, 1.802} (wid=0.076 ws=0.072) (gid=1.782 gs=0.501)
[05/28 17:52:42   1115s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.092, max=1.482, avg=1.447, sd=0.066], skew [0.390 vs 0.489], 100% {1.092, 1.482} (wid=0.075 ws=0.070) (gid=1.468 gs=0.385)
[05/28 17:52:42   1115s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.092, max=1.482, avg=1.449, sd=0.066], skew [0.390 vs 0.489], 100% {1.092, 1.482} (wid=0.075 ws=0.070) (gid=1.468 gs=0.385)
[05/28 17:52:42   1115s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:42   1115s]   Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:42   1115s]   Stage::Balancing done. (took cpu=0:00:05.5 real=0:00:05.5)
[05/28 17:52:42   1115s]   Stage::Polishing...
[05/28 17:52:42   1115s]   Merging balancing drivers for power...
[05/28 17:52:42   1115s]     Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:52:42   1116s]     Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/28 17:52:43   1116s]     Tried: 251 Succeeded: 0
[05/28 17:52:43   1116s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/28 17:52:43   1116s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:43   1116s]       cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:43   1116s]       cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:43   1116s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:43   1116s]       wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:43   1116s]       wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:43   1116s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:43   1116s]     Clock DAG net violations after 'Merging balancing drivers for power':
[05/28 17:52:43   1116s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:43   1116s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/28 17:52:43   1116s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:43   1116s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:43   1116s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:43   1116s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:43   1116s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:43   1116s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:43   1116s]       Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:43   1116s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/28 17:52:43   1116s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:43   1116s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:43   1116s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:43   1116s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
[05/28 17:52:43   1116s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:43   1116s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:43   1116s]     Skew group summary after 'Merging balancing drivers for power':
[05/28 17:52:43   1116s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.842, max=1.128], skew [0.286 vs 0.489]
[05/28 17:52:43   1116s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503], skew [0.430 vs 0.489]
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801], skew [0.486 vs 0.489]
[05/28 17:52:43   1116s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.090, max=1.484], skew [0.395 vs 0.489]
[05/28 17:52:43   1116s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.090, max=1.484], skew [0.395 vs 0.489]
[05/28 17:52:43   1116s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:43   1116s]   Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 17:52:43   1116s]   Checking for inverting clock gates...
[05/28 17:52:43   1116s]   Checking for inverting clock gates done.
[05/28 17:52:43   1116s]   Improving clock skew...
[05/28 17:52:43   1116s]     Clock DAG stats after 'Improving clock skew':
[05/28 17:52:43   1116s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:43   1116s]       cell areas       : b=0.000um^2, i=1718.522um^2, icg=199.503um^2, nicg=0.000um^2, l=102.674um^2, total=2020.699um^2
[05/28 17:52:43   1116s]       cell capacitance : b=0.000fF, i=201.955fF, icg=21.683fF, nicg=0.000fF, l=32.840fF, total=256.478fF
[05/28 17:52:43   1116s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:43   1116s]       wire capacitance : top=0.000fF, trunk=1849.539fF, leaf=5429.276fF, total=7278.815fF
[05/28 17:52:43   1116s]       wire lengths     : top=0.000um, trunk=18510.253um, leaf=58977.255um, total=77487.508um
[05/28 17:52:43   1116s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:43   1116s]     Clock DAG net violations after 'Improving clock skew':
[05/28 17:52:43   1116s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:43   1116s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/28 17:52:43   1116s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:43   1116s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:43   1116s]       Trunk : target=0.177ns count=4 avg=0.087ns sd=0.029ns min=0.059ns max=0.113ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[05/28 17:52:43   1116s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:43   1116s]       Trunk : target=0.184ns count=5 avg=0.148ns sd=0.029ns min=0.115ns max=0.181ns {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:43   1116s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:43   1116s]       Trunk : target=0.300ns count=114 avg=0.120ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:43   1116s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:43   1116s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/28 17:52:43   1116s]        Invs: IBUFFX32_RVT: 110 IBUFFX16_LVT: 65 IBUFFX4_HVT: 1 
[05/28 17:52:43   1116s]        ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 12 
[05/28 17:52:43   1116s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:43   1116s]     Primary reporting skew groups after 'Improving clock skew':
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:43   1116s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:43   1116s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:43   1116s]     Skew group summary after 'Improving clock skew':
[05/28 17:52:43   1116s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.842, max=1.128, avg=1.116, sd=0.044], skew [0.286 vs 0.489], 100% {0.842, 1.128} (wid=0.059 ws=0.054) (gid=1.116 gs=0.326)
[05/28 17:52:43   1116s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:43   1116s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:43   1116s]       skew_group ate_clk/test_best_mode: insertion delay [min=1.090, max=1.484, avg=1.447, sd=0.067], skew [0.395 vs 0.489], 100% {1.090, 1.484} (wid=0.075 ws=0.070) (gid=1.471 gs=0.390)
[05/28 17:52:43   1116s]       skew_group ate_clk/test_worst_mode: insertion delay [min=1.090, max=1.484, avg=1.449, sd=0.067], skew [0.395 vs 0.489], 100% {1.090, 1.484} (wid=0.075 ws=0.070) (gid=1.471 gs=0.390)
[05/28 17:52:43   1116s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:43   1116s]   Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:43   1116s]   Reducing clock tree power 3...
[05/28 17:52:43   1116s]     Initial gate capacitance is (rise=4040.872fF fall=3765.752fF).
[05/28 17:52:43   1116s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/28 17:52:44   1118s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:52:44   1118s]     100% 
[05/28 17:52:44   1118s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/28 17:52:44   1118s]     Iteration 1: gate capacitance is (rise=4036.606fF fall=3762.180fF).
[05/28 17:52:45   1118s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/28 17:52:45   1118s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:45   1118s]       cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:52:45   1118s]       cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:52:45   1118s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:45   1118s]       wire capacitance : top=0.000fF, trunk=1849.122fF, leaf=5429.488fF, total=7278.610fF
[05/28 17:52:45   1118s]       wire lengths     : top=0.000um, trunk=18506.301um, leaf=58979.687um, total=77485.988um
[05/28 17:52:45   1118s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:45   1118s]     Clock DAG net violations after 'Reducing clock tree power 3':
[05/28 17:52:45   1118s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:45   1118s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/28 17:52:45   1118s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:45   1118s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:45   1118s]       Trunk : target=0.177ns count=5 avg=0.105ns sd=0.046ns min=0.059ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:52:45   1118s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:45   1118s]       Trunk : target=0.184ns count=4 avg=0.152ns sd=0.032ns min=0.115ns max=0.180ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:45   1118s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:45   1118s]       Trunk : target=0.300ns count=114 avg=0.119ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:45   1118s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/28 17:52:45   1118s]        Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:52:45   1118s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:52:45   1118s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:45   1118s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:45   1118s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:45   1118s]     Skew group summary after 'Reducing clock tree power 3':
[05/28 17:52:45   1118s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.736, max=1.128, avg=1.113, sd=0.059], skew [0.391 vs 0.489], 100% {0.736, 1.128} (wid=0.059 ws=0.054) (gid=1.115 gs=0.437)
[05/28 17:52:45   1118s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.999, max=1.484, avg=1.441, sd=0.077], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
[05/28 17:52:45   1118s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.999, max=1.484, avg=1.448, sd=0.068], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
[05/28 17:52:45   1118s]     Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:45   1118s]   Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:01.8)
[05/28 17:52:45   1118s]   Improving insertion delay...
[05/28 17:52:45   1118s]     Clock DAG stats after 'Improving insertion delay':
[05/28 17:52:45   1118s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:45   1118s]       cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:52:45   1118s]       cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:52:45   1118s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:45   1118s]       wire capacitance : top=0.000fF, trunk=1849.122fF, leaf=5429.488fF, total=7278.610fF
[05/28 17:52:45   1118s]       wire lengths     : top=0.000um, trunk=18506.301um, leaf=58979.687um, total=77485.988um
[05/28 17:52:45   1118s]       hp wire lengths  : top=0.000um, trunk=16618.160um, leaf=44264.412um, total=60882.572um
[05/28 17:52:45   1118s]     Clock DAG net violations after 'Improving insertion delay':
[05/28 17:52:45   1118s]       Unfixable Transition : {count=3, worst=[0.044ns, 0.016ns, 0.004ns]} avg=0.021ns sd=0.021ns sum=0.064ns
[05/28 17:52:45   1118s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/28 17:52:45   1118s]       Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:45   1118s]       Trunk : target=0.137ns count=1 avg=0.084ns sd=0.000ns min=0.084ns max=0.084ns {0 <= 0.082ns, 1 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:45   1118s]       Trunk : target=0.177ns count=5 avg=0.105ns sd=0.046ns min=0.059ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:52:45   1118s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:45   1118s]       Trunk : target=0.184ns count=4 avg=0.152ns sd=0.032ns min=0.115ns max=0.180ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:45   1118s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:45   1118s]       Trunk : target=0.300ns count=114 avg=0.119ns sd=0.089ns min=0.000ns max=0.344ns {82 <= 0.180ns, 18 <= 0.240ns, 5 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns} {1 <= 0.315ns, 1 <= 0.330ns, 1 <= 0.360ns, 0 <= 0.450ns, 0 > 0.450ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.185ns count=1 avg=0.117ns sd=0.000ns min=0.117ns max=0.117ns {0 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:45   1118s]       Leaf  : target=0.300ns count=99 avg=0.140ns sd=0.040ns min=0.042ns max=0.270ns {87 <= 0.180ns, 9 <= 0.240ns, 2 <= 0.270ns, 1 <= 0.285ns, 0 <= 0.300ns}
[05/28 17:52:45   1118s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/28 17:52:45   1118s]        Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:52:45   1118s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:52:45   1118s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:45   1118s]     Primary reporting skew groups after 'Improving insertion delay':
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:45   1118s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:45   1118s]     Skew group summary after 'Improving insertion delay':
[05/28 17:52:45   1118s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.736, max=1.128, avg=1.113, sd=0.059], skew [0.391 vs 0.489], 100% {0.736, 1.128} (wid=0.059 ws=0.054) (gid=1.115 gs=0.437)
[05/28 17:52:45   1118s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.074, max=1.503, avg=1.475, sd=0.079], skew [0.430 vs 0.489], 100% {1.074, 1.503} (wid=0.143 ws=0.136) (gid=1.491 gs=0.559)
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.801, avg=1.750, sd=0.093], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.801, avg=1.775, sd=0.055], skew [0.486 vs 0.489], 100% {1.315, 1.801} (wid=0.076 ws=0.072) (gid=1.782 gs=0.504)
[05/28 17:52:45   1118s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.999, max=1.484, avg=1.441, sd=0.077], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
[05/28 17:52:45   1118s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.999, max=1.484, avg=1.448, sd=0.068], skew [0.485 vs 0.489], 100% {0.999, 1.484} (wid=0.075 ws=0.071) (gid=1.470 gs=0.475)
[05/28 17:52:45   1118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:45   1118s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:45   1118s]   Wire Opt OverFix...
[05/28 17:52:45   1118s]     Wire Reduction extra effort...
[05/28 17:52:45   1118s]       Artificially removing short and long paths...
[05/28 17:52:45   1118s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:45   1118s]       Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:45   1118s]       Global shorten wires A0...
[05/28 17:52:45   1119s]         Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:45   1119s]       Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:45   1119s]       Move For Wirelength - core...
[05/28 17:52:47   1121s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=13, resolved=229, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=131, accepted=82
[05/28 17:52:47   1121s]         Max accepted move=463.448um, total accepted move=14621.944um, average move=178.316um
[05/28 17:52:49   1122s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=27, resolved=212, predictFail=26, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=28, ignoredLeafDriver=0, worse=127, accepted=31
[05/28 17:52:49   1122s]         Max accepted move=331.664um, total accepted move=880.232um, average move=28.394um
[05/28 17:52:50   1123s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=36, resolved=194, predictFail=51, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=84, accepted=34
[05/28 17:52:50   1123s]         Max accepted move=424.536um, total accepted move=770.336um, average move=22.656um
[05/28 17:52:50   1123s]         Legalizer API calls during this step: 558 succeeded with high effort: 555 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[05/28 17:52:50   1123s]       Move For Wirelength - core done. (took cpu=0:00:04.8 real=0:00:04.8)
[05/28 17:52:50   1123s]       Global shorten wires A1...
[05/28 17:52:50   1123s]         Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:50   1123s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:52:50   1123s]       Move For Wirelength - core...
[05/28 17:52:51   1124s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=28, resolved=18, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=10, accepted=1
[05/28 17:52:51   1124s]         Max accepted move=5.016um, total accepted move=5.016um, average move=5.016um
[05/28 17:52:51   1124s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=23, resolved=10, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=2, accepted=0
[05/28 17:52:51   1124s]         Max accepted move=0.000um, total accepted move=0.000um
[05/28 17:52:51   1124s]         Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:51   1124s]       Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/28 17:52:51   1124s]       Global shorten wires B...
[05/28 17:52:51   1124s]         Modifying slew-target multiplier from 1 to 0.95
[05/28 17:52:52   1126s]         Reverting slew-target multiplier from 0.95 to 1
[05/28 17:52:52   1126s]         Legalizer API calls during this step: 470 succeeded with high effort: 470 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:52   1126s]       Global shorten wires B done. (took cpu=0:00:01.5 real=0:00:01.5)
[05/28 17:52:52   1126s]       Move For Wirelength - branch...
[05/28 17:52:53   1126s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=0, resolved=69, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=41, accepted=28
[05/28 17:52:53   1126s]         Max accepted move=36.480um, total accepted move=120.080um, average move=4.288um
[05/28 17:52:53   1126s]         Move for wirelength. considered=249, filtered=249, permitted=243, cannotCompute=0, computed=243, moveTooSmall=0, resolved=52, predictFail=36, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=16, accepted=0
[05/28 17:52:53   1126s]         Max accepted move=0.000um, total accepted move=0.000um
[05/28 17:52:53   1126s]         Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:52:53   1126s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:52:53   1126s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/28 17:52:53   1126s]         cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:53   1126s]         cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:52:53   1126s]         cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:52:53   1126s]         sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:53   1126s]         wire capacitance : top=0.000fF, trunk=2346.112fF, leaf=4242.367fF, total=6588.479fF
[05/28 17:52:53   1126s]         wire lengths     : top=0.000um, trunk=23482.782um, leaf=45664.923um, total=69147.705um
[05/28 17:52:53   1126s]         hp wire lengths  : top=0.000um, trunk=22215.712um, leaf=31082.226um, total=53297.938um
[05/28 17:52:53   1126s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/28 17:52:53   1126s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/28 17:52:53   1126s]         Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:53   1126s]         Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:53   1126s]         Trunk : target=0.177ns count=5 avg=0.106ns sd=0.045ns min=0.062ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:52:53   1126s]         Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:53   1126s]         Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:53   1126s]         Trunk : target=0.209ns count=3 avg=0.069ns sd=0.014ns min=0.053ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:53   1126s]         Trunk : target=0.300ns count=114 avg=0.120ns sd=0.080ns min=0.000ns max=0.298ns {82 <= 0.180ns, 23 <= 0.240ns, 5 <= 0.270ns, 1 <= 0.285ns, 3 <= 0.300ns}
[05/28 17:52:53   1126s]         Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:53   1126s]         Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:53   1126s]         Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.098ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:53   1126s]         Leaf  : target=0.185ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:53   1126s]         Leaf  : target=0.300ns count=99 avg=0.122ns sd=0.042ns min=0.041ns max=0.297ns {91 <= 0.180ns, 3 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:52:53   1126s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/28 17:52:53   1126s]          Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:52:53   1126s]          ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:52:53   1126s]        Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:53   1126s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/28 17:52:53   1126s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.312, max=1.789, avg=1.734, sd=0.090], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
[05/28 17:52:53   1126s]             min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:52:53   1126s]             max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:53   1126s]       Skew group summary after 'Wire Reduction extra effort':
[05/28 17:52:53   1126s]         skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.119, avg=1.098, sd=0.057], skew [0.378 vs 0.489], 100% {0.740, 1.119} (wid=0.059 ws=0.055) (gid=1.096 gs=0.414)
[05/28 17:52:53   1126s]         skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.023, max=1.495, avg=1.462, sd=0.078], skew [0.472 vs 0.489], 100% {1.023, 1.495} (wid=0.070 ws=0.064) (gid=1.474 gs=0.521)
[05/28 17:52:53   1126s]         skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.312, max=1.789, avg=1.734, sd=0.090], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
[05/28 17:52:53   1126s]         skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.312, max=1.789, avg=1.758, sd=0.054], skew [0.476 vs 0.489], 100% {1.312, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.510)
[05/28 17:52:53   1126s]         skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.472, avg=1.426, sd=0.075], skew [0.482 vs 0.489], 100% {0.990, 1.472} (wid=0.082 ws=0.078) (gid=1.450 gs=0.465)
[05/28 17:52:53   1126s]         skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.472, avg=1.433, sd=0.067], skew [0.482 vs 0.489], 100% {0.990, 1.472} (wid=0.082 ws=0.078) (gid=1.450 gs=0.465)
[05/28 17:52:53   1126s]       Legalizer API calls during this step: 1340 succeeded with high effort: 1337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[05/28 17:52:53   1126s]     Wire Reduction extra effort done. (took cpu=0:00:08.0 real=0:00:08.0)
[05/28 17:52:53   1126s]     Optimizing orientation...
[05/28 17:52:53   1126s]     FlipOpt...
[05/28 17:52:53   1126s]     Optimizing orientation on clock cells...
[05/28 17:52:53   1127s]       Orientation Wirelength Optimization: Attempted = 251 , Succeeded = 34 , Wirelength increased = 209 , CannotMove = 8 , Illegal = 0 , Other = 0
[05/28 17:52:53   1127s]     Optimizing orientation on clock cells done.
[05/28 17:52:53   1127s]     FlipOpt done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 17:52:53   1127s]     Optimizing orientation done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 17:52:54   1127s]     Clock DAG stats after 'Wire Opt OverFix':
[05/28 17:52:54   1127s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:52:54   1127s]       cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:52:54   1127s]       cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:52:54   1127s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:52:54   1127s]       wire capacitance : top=0.000fF, trunk=2338.975fF, leaf=4241.243fF, total=6580.218fF
[05/28 17:52:54   1127s]       wire lengths     : top=0.000um, trunk=23407.847um, leaf=45652.153um, total=69060.000um
[05/28 17:52:54   1127s]       hp wire lengths  : top=0.000um, trunk=22215.712um, leaf=31082.226um, total=53297.938um
[05/28 17:52:54   1127s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/28 17:52:54   1127s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/28 17:52:54   1127s]       Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:52:54   1127s]       Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:52:54   1127s]       Trunk : target=0.177ns count=5 avg=0.106ns sd=0.045ns min=0.062ns max=0.175ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:52:54   1127s]       Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:54   1127s]       Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:52:54   1127s]       Trunk : target=0.209ns count=3 avg=0.070ns sd=0.015ns min=0.053ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:52:54   1127s]       Trunk : target=0.300ns count=114 avg=0.119ns sd=0.079ns min=0.000ns max=0.298ns {82 <= 0.180ns, 23 <= 0.240ns, 5 <= 0.270ns, 1 <= 0.285ns, 3 <= 0.300ns}
[05/28 17:52:54   1127s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.019ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:52:54   1127s]       Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.012ns min=0.076ns max=0.112ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:52:54   1127s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.000ns min=0.098ns max=0.099ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:52:54   1127s]       Leaf  : target=0.185ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:52:54   1127s]       Leaf  : target=0.300ns count=99 avg=0.122ns sd=0.042ns min=0.041ns max=0.297ns {91 <= 0.180ns, 3 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:52:54   1127s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/28 17:52:54   1127s]        Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:52:54   1127s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:52:54   1127s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:52:54   1127s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/28 17:52:54   1127s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.304, max=1.789, avg=1.732, sd=0.094], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
[05/28 17:52:54   1127s]           min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:52:54   1127s]           max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:52:54   1127s]     Skew group summary after 'Wire Opt OverFix':
[05/28 17:52:54   1127s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.115, avg=1.095, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.115} (wid=0.059 ws=0.055) (gid=1.092 gs=0.411)
[05/28 17:52:54   1127s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.023, max=1.500, avg=1.467, sd=0.078], skew [0.477 vs 0.489], 100% {1.023, 1.500} (wid=0.070 ws=0.064) (gid=1.479 gs=0.526)
[05/28 17:52:54   1127s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.304, max=1.789, avg=1.732, sd=0.094], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
[05/28 17:52:54   1127s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.304, max=1.789, avg=1.758, sd=0.054], skew [0.485 vs 0.489], 100% {1.304, 1.789} (wid=0.079 ws=0.075) (gid=1.770 gs=0.512)
[05/28 17:52:54   1127s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.477, avg=1.428, sd=0.077], skew [0.487 vs 0.489], 100% {0.990, 1.477} (wid=0.082 ws=0.078) (gid=1.455 gs=0.471)
[05/28 17:52:54   1127s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.477, avg=1.436, sd=0.067], skew [0.487 vs 0.489], 100% {0.990, 1.477} (wid=0.082 ws=0.078) (gid=1.455 gs=0.471)
[05/28 17:52:54   1127s]     Legalizer API calls during this step: 1340 succeeded with high effort: 1337 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[05/28 17:52:54   1127s]   Wire Opt OverFix done. (took cpu=0:00:09.2 real=0:00:09.2)
[05/28 17:52:54   1127s]   Total capacitance is (rise=10616.825fF fall=10342.399fF), of which (rise=6580.218fF fall=6580.218fF) is wire, and (rise=4036.606fF fall=3762.180fF) is gate.
[05/28 17:52:54   1127s]   Stage::Polishing done. (took cpu=0:00:12.0 real=0:00:12.0)
[05/28 17:52:54   1127s]   Stage::Updating netlist...
[05/28 17:52:54   1128s]   Reset timing graph...
[05/28 17:52:54   1128s] Ignoring AAE DB Resetting ...
[05/28 17:52:54   1128s]   Reset timing graph done.
[05/28 17:52:54   1128s]   Setting non-default rules before calling refine place.
[05/28 17:52:54   1128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.174, MEM:2173.1M
[05/28 17:52:55   1128s]   Leaving CCOpt scope - ClockRefiner...
[05/28 17:52:55   1128s]   Assigned high priority to 175 cells.
[05/28 17:52:55   1128s]   Performing Clock Only Refine Place.
[05/28 17:52:55   1128s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/28 17:52:55   1128s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2173.1M
[05/28 17:52:55   1128s] z: 2, totalTracks: 1
[05/28 17:52:55   1128s] z: 4, totalTracks: 1
[05/28 17:52:55   1128s] z: 6, totalTracks: 1
[05/28 17:52:55   1128s] z: 8, totalTracks: 1
[05/28 17:52:55   1128s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:52:55   1128s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2173.1M
[05/28 17:52:55   1128s] Info: 340 insts are soft-fixed.
[05/28 17:52:55   1128s] OPERPROF:       Starting CMU at level 4, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.014, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.201, MEM:2173.1M
[05/28 17:52:55   1128s] 
[05/28 17:52:55   1128s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2173.1MB).
[05/28 17:52:55   1128s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.311, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.311, MEM:2173.1M
[05/28 17:52:55   1128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.10
[05/28 17:52:55   1128s] OPERPROF: Starting RefinePlace at level 1, MEM:2173.1M
[05/28 17:52:55   1128s] *** Starting refinePlace (0:18:49 mem=2173.1M) ***
[05/28 17:52:55   1128s] Total net bbox length = 9.613e+05 (4.592e+05 5.021e+05) (ext = 4.019e+04)
[05/28 17:52:55   1128s] Info: 340 insts are soft-fixed.
[05/28 17:52:55   1128s] Move report: Soft Fixed moves 14 insts, mean move: 11.23 um, max move: 42.10 um
[05/28 17:52:55   1128s] 	Max move on inst (CTS_cmf_inv_02332): (803.93, 725.65) --> (803.62, 683.85)
[05/28 17:52:55   1128s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:52:55   1128s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:52:55   1128s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:52:55   1128s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2173.1M
[05/28 17:52:55   1128s] Starting refinePlace ...
[05/28 17:52:55   1128s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:52:55   1128s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2173.1MB
[05/28 17:52:55   1128s] Statistics of distance of Instance movement in refine placement:
[05/28 17:52:55   1128s]   maximum (X+Y) =        42.10 um
[05/28 17:52:55   1128s]   inst (CTS_cmf_inv_02332) with max move: (803.928, 725.648) -> (803.624, 683.848)
[05/28 17:52:55   1128s]   mean    (X+Y) =        11.23 um
[05/28 17:52:55   1128s] Summary Report:
[05/28 17:52:55   1128s] Instances move: 14 (out of 47334 movable)
[05/28 17:52:55   1128s] Instances flipped: 0
[05/28 17:52:55   1128s] Mean displacement: 11.23 um
[05/28 17:52:55   1128s] Max displacement: 42.10 um (Instance: CTS_cmf_inv_02332) (803.928, 725.648) -> (803.624, 683.848)
[05/28 17:52:55   1128s] 	Length: 26 sites, height: 1 rows, site name: unit, cell type: IBUFFX16_LVT
[05/28 17:52:55   1128s] Total instances moved : 14
[05/28 17:52:55   1128s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.032, MEM:2173.1M
[05/28 17:52:55   1128s] Total net bbox length = 9.613e+05 (4.592e+05 5.021e+05) (ext = 4.019e+04)
[05/28 17:52:55   1128s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2173.1MB
[05/28 17:52:55   1128s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2173.1MB) @(0:18:49 - 0:18:49).
[05/28 17:52:55   1128s] *** Finished refinePlace (0:18:49 mem=2173.1M) ***
[05/28 17:52:55   1128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.10
[05/28 17:52:55   1128s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.243, MEM:2173.1M
[05/28 17:52:55   1128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2173.1M
[05/28 17:52:55   1129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.150, MEM:2173.1M
[05/28 17:52:55   1129s]   Moved 14, flipped 7 and cell swapped 0 of 5438 clock instance(s) during refinement.
[05/28 17:52:55   1129s]   The largest move was 42.1 microns for CTS_cmf_inv_02332.
[05/28 17:52:55   1129s]   Moved 14 and flipped 7 of 244 clock instances (excluding sinks) during refinement
[05/28 17:52:55   1129s]   The largest move for clock insts (excluding sinks) was 42.1 microns. The inst with this movement was CTS_cmf_inv_02332
[05/28 17:52:55   1129s]   Moved 0 and flipped 0 of 5194 clock sinks during refinement.
[05/28 17:52:55   1129s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/28 17:52:55   1129s]   Revert refine place priority changes on 0 cells.
[05/28 17:52:55   1129s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/28 17:52:55   1129s]   Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/28 17:52:55   1129s]   CCOpt::Phase::Implementation done. (took cpu=0:00:22.1 real=0:00:22.1)
[05/28 17:52:55   1129s]   CCOpt::Phase::eGRPC...
[05/28 17:52:55   1129s]   eGR Post Conditioning loop iteration 0...
[05/28 17:52:55   1129s]     Clock implementation routing...
[05/28 17:52:55   1129s]       Leaving CCOpt scope - Routing Tools...
[05/28 17:52:56   1129s] Net route status summary:
[05/28 17:52:56   1129s]   Clock:       249 (unrouted=249, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:52:56   1129s]   Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:52:56   1129s]       Routing using eGR only...
[05/28 17:52:56   1129s]         Early Global Route - eGR->NR step...
[05/28 17:52:56   1129s] (ccopt eGR): There are 249 nets for routing of which 249 have one or more fixed wires.
[05/28 17:52:56   1129s] (ccopt eGR): Start to route 249 all nets
[05/28 17:52:56   1129s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Loading and Dumping File ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Reading DB...
[05/28 17:52:56   1129s] (I)       Read data from FE... (mem=2173.1M)
[05/28 17:52:56   1129s] (I)       Read nodes and places... (mem=2173.1M)
[05/28 17:52:56   1129s] (I)       Done Read nodes and places (cpu=0.050s, mem=2173.1M)
[05/28 17:52:56   1129s] (I)       Read nets... (mem=2173.1M)
[05/28 17:52:56   1129s] (I)       Done Read nets (cpu=0.170s, mem=2173.1M)
[05/28 17:52:56   1129s] (I)       Done Read data from FE (cpu=0.220s, mem=2173.1M)
[05/28 17:52:56   1129s] (I)       before initializing RouteDB syMemory usage = 2173.1 MB
[05/28 17:52:56   1129s] (I)       Clean congestion better: true
[05/28 17:52:56   1129s] (I)       Estimate vias on DPT layer: true
[05/28 17:52:56   1129s] (I)       Clean congestion LA rounds: 5
[05/28 17:52:56   1129s] (I)       Layer constraints as soft constraints: true
[05/28 17:52:56   1129s] (I)       Soft top layer         : true
[05/28 17:52:56   1129s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/28 17:52:56   1129s] (I)       Better NDR handling    : true
[05/28 17:52:56   1129s] (I)       Routing cost fix for NDR handling: true
[05/28 17:52:56   1129s] (I)       Update initial WL after Phase 1a: true
[05/28 17:52:56   1129s] (I)       Block tracks for preroutes: true
[05/28 17:52:56   1129s] (I)       Assign IRoute by net group key: true
[05/28 17:52:56   1129s] (I)       Block unroutable channels: true
[05/28 17:52:56   1129s] (I)       Block unroutable channel fix: true
[05/28 17:52:56   1129s] (I)       Block unroutable channels 3D: true
[05/28 17:52:56   1129s] (I)       Check blockage within NDR space in TA: true
[05/28 17:52:56   1129s] (I)       Handle EOL spacing     : true
[05/28 17:52:56   1129s] (I)       Honor MSV route constraint: false
[05/28 17:52:56   1129s] (I)       Maximum routing layer  : 127
[05/28 17:52:56   1129s] (I)       Minimum routing layer  : 2
[05/28 17:52:56   1129s] (I)       Supply scale factor H  : 1.00
[05/28 17:52:56   1129s] (I)       Supply scale factor V  : 1.00
[05/28 17:52:56   1129s] (I)       Tracks used by clock wire: 0
[05/28 17:52:56   1129s] (I)       Reverse direction      : 
[05/28 17:52:56   1129s] (I)       Honor partition pin guides: true
[05/28 17:52:56   1129s] (I)       Route selected nets only: true
[05/28 17:52:56   1129s] (I)       Route secondary PG pins: false
[05/28 17:52:56   1129s] (I)       Second PG max fanout   : 2147483647
[05/28 17:52:56   1129s] (I)       Refine MST             : true
[05/28 17:52:56   1129s] (I)       Honor PRL              : true
[05/28 17:52:56   1129s] (I)       Strong congestion aware: true
[05/28 17:52:56   1129s] (I)       Improved initial location for IRoutes: true
[05/28 17:52:56   1129s] (I)       Multi panel TA         : true
[05/28 17:52:56   1129s] (I)       Penalize wire overlap  : true
[05/28 17:52:56   1129s] (I)       Expand small instance blockage: true
[05/28 17:52:56   1129s] (I)       Reduce via in TA       : true
[05/28 17:52:56   1129s] (I)       SS-aware routing       : true
[05/28 17:52:56   1129s] (I)       Improve tree edge sharing: true
[05/28 17:52:56   1129s] (I)       Improve 2D via estimation: true
[05/28 17:52:56   1129s] (I)       Refine Steiner tree    : true
[05/28 17:52:56   1129s] (I)       Build spine tree       : true
[05/28 17:52:56   1129s] (I)       Model pass through capacity: true
[05/28 17:52:56   1129s] (I)       Extend blockages by a half GCell: true
[05/28 17:52:56   1129s] (I)       Partial layer blockage modeling: true
[05/28 17:52:56   1129s] (I)       Consider pin shapes    : true
[05/28 17:52:56   1129s] (I)       Consider pin shapes for all nodes: true
[05/28 17:52:56   1129s] (I)       Consider NR APA        : true
[05/28 17:52:56   1129s] (I)       Consider IO pin shape  : true
[05/28 17:52:56   1129s] (I)       Fix pin connection bug : true
[05/28 17:52:56   1129s] (I)       Consider layer RC for local wires: true
[05/28 17:52:56   1129s] (I)       LA-aware pin escape length: 2
[05/28 17:52:56   1129s] (I)       Split for must join    : true
[05/28 17:52:56   1129s] (I)       Route guide main branches file: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfLnHk9f.trunk.1
[05/28 17:52:56   1129s] (I)       Route guide min downstream WL type: SUBTREE
[05/28 17:52:56   1129s] (I)       Routing effort level   : 10000
[05/28 17:52:56   1129s] (I)       Special modeling for N7: 0
[05/28 17:52:56   1129s] (I)       Special modeling for N6: 0
[05/28 17:52:56   1129s] (I)       N3 special modeling    : 0
[05/28 17:52:56   1129s] (I)       Special modeling for N5 v6: 0
[05/28 17:52:56   1129s] (I)       Special settings for S3: 0
[05/28 17:52:56   1129s] (I)       Special settings for S4: 0
[05/28 17:52:56   1129s] (I)       Special settings for S5 v2: 0
[05/28 17:52:56   1129s] (I)       Special settings for S7: 0
[05/28 17:52:56   1129s] (I)       Special settings for S8: 0
[05/28 17:52:56   1129s] (I)       Prefer layer length threshold: 8
[05/28 17:52:56   1129s] (I)       Overflow penalty cost  : 10
[05/28 17:52:56   1129s] (I)       A-star cost            : 0.30
[05/28 17:52:56   1129s] (I)       Misalignment cost      : 10.00
[05/28 17:52:56   1129s] (I)       Threshold for short IRoute: 6
[05/28 17:52:56   1129s] (I)       Via cost during post routing: 1.00
[05/28 17:52:56   1129s] (I)       source-to-sink ratio   : 0.30
[05/28 17:52:56   1129s] (I)       Scenic ratio bound     : 3.00
[05/28 17:52:56   1129s] (I)       Segment layer relax scenic ratio: 1.25
[05/28 17:52:56   1129s] (I)       Source-sink aware LA ratio: 0.50
[05/28 17:52:56   1129s] (I)       PG-aware similar topology routing: true
[05/28 17:52:56   1129s] (I)       Maze routing via cost fix: true
[05/28 17:52:56   1129s] (I)       Apply PRL on PG terms  : true
[05/28 17:52:56   1129s] (I)       Apply PRL on obs objects: true
[05/28 17:52:56   1129s] (I)       Handle range-type spacing rules: true
[05/28 17:52:56   1129s] (I)       Apply function for special wires: true
[05/28 17:52:56   1129s] (I)       Layer by layer blockage reading: true
[05/28 17:52:56   1129s] (I)       Offset calculation fix : true
[05/28 17:52:56   1129s] (I)       Parallel spacing query fix: true
[05/28 17:52:56   1129s] (I)       Force source to root IR: true
[05/28 17:52:56   1129s] (I)       Layer Weights          : L2:4 L3:2.5
[05/28 17:52:56   1129s] (I)       Route stripe layer range: 
[05/28 17:52:56   1129s] (I)       Honor partition fences : 
[05/28 17:52:56   1129s] (I)       Honor partition pin    : 
[05/28 17:52:56   1129s] (I)       Honor partition fences with feedthrough: 
[05/28 17:52:56   1129s] (I)       Do not relax to DPT layer: true
[05/28 17:52:56   1129s] (I)       Pass through capacity modeling: true
[05/28 17:52:56   1129s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:52:56   1129s] (I)       Use row-based GCell size
[05/28 17:52:56   1129s] (I)       Use row-based GCell align
[05/28 17:52:56   1129s] (I)       GCell unit size   : 1672
[05/28 17:52:56   1129s] (I)       GCell multiplier  : 1
[05/28 17:52:56   1129s] (I)       GCell row height  : 1672
[05/28 17:52:56   1129s] (I)       Actual row height : 1672
[05/28 17:52:56   1129s] (I)       GCell align ref   : 10032 10032
[05/28 17:52:56   1129s] [NR-eGR] Track table information for default rule: 
[05/28 17:52:56   1129s] [NR-eGR] M1 has no routable track
[05/28 17:52:56   1129s] [NR-eGR] M2 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M3 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M4 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M5 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M6 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M7 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M8 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] M9 has single uniform track structure
[05/28 17:52:56   1129s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:52:56   1129s] (I)       ===========================================================================
[05/28 17:52:56   1129s] (I)       == Report All Rule Vias ==
[05/28 17:52:56   1129s] (I)       ===========================================================================
[05/28 17:52:56   1129s] (I)        Via Rule : (Default)
[05/28 17:52:56   1129s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:52:56   1129s] (I)       ---------------------------------------------------------------------------
[05/28 17:52:56   1129s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:52:56   1129s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:52:56   1129s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:52:56   1129s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:52:56   1129s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:52:56   1129s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:52:56   1129s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:52:56   1129s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:52:56   1129s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:52:56   1129s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:52:56   1129s] (I)       ===========================================================================
[05/28 17:52:56   1129s] (I)        Via Rule : CTS_RULE
[05/28 17:52:56   1129s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:52:56   1129s] (I)       ---------------------------------------------------------------------------
[05/28 17:52:56   1129s] (I)        1  235 : CTS_RULE_VIA12SQ_C_HV_S   239 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/28 17:52:56   1129s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:52:56   1129s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     260 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/28 17:52:56   1129s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     269 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/28 17:52:56   1129s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     274 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/28 17:52:56   1129s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     283 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/28 17:52:56   1129s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     288 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/28 17:52:56   1129s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:52:56   1129s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:52:56   1129s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:52:56   1129s] (I)       ===========================================================================
[05/28 17:52:56   1129s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] [NR-eGR] Read 94267 PG shapes
[05/28 17:52:56   1129s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:52:56   1129s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:52:56   1129s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:52:56   1129s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:52:56   1129s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:52:56   1129s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:52:56   1129s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:52:56   1129s] (I)       readDataFromPlaceDB
[05/28 17:52:56   1129s] (I)       Read net information..
[05/28 17:52:56   1129s] [NR-eGR] Read numTotalNets=49959  numIgnoredNets=49710
[05/28 17:52:56   1129s] (I)       Read testcase time = 0.010 seconds
[05/28 17:52:56   1129s] 
[05/28 17:52:56   1129s] [NR-eGR] Connected 0 must-join pins/ports
[05/28 17:52:56   1129s] (I)       early_global_route_priority property id does not exist.
[05/28 17:52:56   1129s] (I)       Start initializing grid graph
[05/28 17:52:56   1129s] (I)       End initializing grid graph
[05/28 17:52:56   1129s] (I)       Model blockages into capacity
[05/28 17:52:56   1129s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:52:56   1129s] (I)       Started Modeling ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 1 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 2 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 2 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 3 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 4 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 5 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 6 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 7 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 8 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 9 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Modeling Layer 10 ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:52:56   1129s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Finished Modeling ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       -- layer congestion ratio --
[05/28 17:52:56   1129s] (I)       Layer 1 : 0.100000
[05/28 17:52:56   1129s] (I)       Layer 2 : 0.700000
[05/28 17:52:56   1129s] (I)       Layer 3 : 0.700000
[05/28 17:52:56   1129s] (I)       Layer 4 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 5 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 6 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 7 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 8 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 9 : 1.000000
[05/28 17:52:56   1129s] (I)       Layer 10 : 1.000000
[05/28 17:52:56   1129s] (I)       ----------------------------
[05/28 17:52:56   1129s] (I)       Moved 11 terms for better access 
[05/28 17:52:56   1129s] (I)       Number of ignored nets = 0
[05/28 17:52:56   1129s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 17:52:56   1129s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:52:56   1129s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:52:56   1129s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:52:56   1129s] [NR-eGR] There are 249 clock nets ( 249 with NDR ).
[05/28 17:52:56   1129s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2173.1 MB
[05/28 17:52:56   1129s] (I)       Ndr track 0 does not exist
[05/28 17:52:56   1129s] (I)       Ndr track 0 does not exist
[05/28 17:52:56   1129s] (I)       Ndr track 0 does not exist
[05/28 17:52:56   1129s] (I)       Layer1  viaCost=200.00
[05/28 17:52:56   1129s] (I)       Layer2  viaCost=200.00
[05/28 17:52:56   1129s] (I)       Layer3  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer4  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer5  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer6  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer7  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer8  viaCost=100.00
[05/28 17:52:56   1129s] (I)       Layer9  viaCost=300.00
[05/28 17:52:56   1129s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:52:56   1129s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:52:56   1129s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:52:56   1129s] (I)       Site width          :   152  (dbu)
[05/28 17:52:56   1129s] (I)       Row height          :  1672  (dbu)
[05/28 17:52:56   1129s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:52:56   1129s] (I)       GCell width         :  1672  (dbu)
[05/28 17:52:56   1129s] (I)       GCell height        :  1672  (dbu)
[05/28 17:52:56   1129s] (I)       Grid                :   491   461    10
[05/28 17:52:56   1129s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:52:56   1129s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:52:56   1129s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:52:56   1129s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:52:56   1129s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:52:56   1129s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:52:56   1129s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:52:56   1129s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:52:56   1129s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:52:56   1129s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:52:56   1129s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:52:56   1129s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:52:56   1129s] (I)       --------------------------------------------------------
[05/28 17:52:56   1129s] 
[05/28 17:52:56   1129s] [NR-eGR] ============ Routing rule table ============
[05/28 17:52:56   1129s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 131 
[05/28 17:52:56   1129s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:52:56   1129s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:52:56   1129s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:52:56   1129s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:52:56   1129s] [NR-eGR] Rule id: 1  Nets: 118 
[05/28 17:52:56   1129s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:52:56   1129s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:52:56   1129s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:52:56   1129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:52:56   1129s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 17:52:56   1129s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:52:56   1129s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:52:56   1129s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:52:56   1129s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:52:56   1129s] [NR-eGR] ========================================
[05/28 17:52:56   1129s] [NR-eGR] 
[05/28 17:52:56   1129s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer2 : = 980056 / 2486634 (39.41%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer3 : = 468245 / 1243703 (37.65%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer4 : = 491890 / 1243317 (39.56%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer5 : = 242825 / 621606 (39.06%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:52:56   1129s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:52:56   1129s] (I)       After initializing earlyGlobalRoute syMemory usage = 2173.1 MB
[05/28 17:52:56   1129s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Global Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       ============= Initialization =============
[05/28 17:52:56   1129s] (I)       totalPins=5762  totalGlobalPin=5759 (99.95%)
[05/28 17:52:56   1129s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Generate topology with single threads
[05/28 17:52:56   1129s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       total 2D Cap : 981019 = (379470 H, 601549 V)
[05/28 17:52:56   1129s] [NR-eGR] Layer group 1: route 131 net(s) in layer range [5, 6]
[05/28 17:52:56   1129s] (I)       ============  Phase 1a Route ============
[05/28 17:52:56   1129s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[05/28 17:52:56   1129s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Usage: 14027 = (4664 H, 9363 V) = (1.23% H, 1.56% V) = (7.798e+03um H, 1.565e+04um V)
[05/28 17:52:56   1129s] (I)       
[05/28 17:52:56   1129s] (I)       ============  Phase 1b Route ============
[05/28 17:52:56   1129s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Usage: 14027 = (4664 H, 9363 V) = (1.23% H, 1.56% V) = (7.798e+03um H, 1.565e+04um V)
[05/28 17:52:56   1129s] (I)       
[05/28 17:52:56   1129s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.345314e+04um
[05/28 17:52:56   1129s] (I)       ============  Phase 1c Route ============
[05/28 17:52:56   1129s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:56   1129s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1129s] (I)       Usage: 14027 = (4664 H, 9363 V) = (1.23% H, 1.56% V) = (7.798e+03um H, 1.565e+04um V)
[05/28 17:52:56   1129s] (I)       
[05/28 17:52:56   1129s] (I)       ============  Phase 1d Route ============
[05/28 17:52:56   1129s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14032 = (4669 H, 9363 V) = (1.23% H, 1.56% V) = (7.807e+03um H, 1.565e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1e Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14032 = (4669 H, 9363 V) = (1.23% H, 1.56% V) = (7.807e+03um H, 1.565e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.346150e+04um
[05/28 17:52:56   1130s] [NR-eGR] 
[05/28 17:52:56   1130s] (I)       ============  Phase 1f Route ============
[05/28 17:52:56   1130s] (I)       Usage: 14032 = (4669 H, 9363 V) = (1.23% H, 1.56% V) = (7.807e+03um H, 1.565e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1g Route ============
[05/28 17:52:56   1130s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14024 = (4673 H, 9351 V) = (1.23% H, 1.55% V) = (7.813e+03um H, 1.563e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       numNets=131  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=13247
[05/28 17:52:56   1130s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[05/28 17:52:56   1130s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Running layer assignment with 1 threads
[05/28 17:52:56   1130s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Generate topology with single threads
[05/28 17:52:56   1130s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       total 2D Cap : 1138973 = (379470 H, 759503 V)
[05/28 17:52:56   1130s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[05/28 17:52:56   1130s] (I)       ============  Phase 1a Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/28 17:52:56   1130s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1b Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.350163e+04um
[05/28 17:52:56   1130s] (I)       ============  Phase 1c Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:56   1130s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1d Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1e Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.350163e+04um
[05/28 17:52:56   1130s] [NR-eGR] 
[05/28 17:52:56   1130s] (I)       ============  Phase 1f Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14056 = (4675 H, 9381 V) = (1.23% H, 1.24% V) = (7.817e+03um H, 1.569e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1g Route ============
[05/28 17:52:56   1130s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 14026 = (4675 H, 9351 V) = (1.23% H, 1.23% V) = (7.817e+03um H, 1.563e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=2
[05/28 17:52:56   1130s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Running layer assignment with 1 threads
[05/28 17:52:56   1130s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Generate topology with single threads
[05/28 17:52:56   1130s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       total 2D Cap : 1537497 = (777994 H, 759503 V)
[05/28 17:52:56   1130s] [NR-eGR] Layer group 3: route 118 net(s) in layer range [3, 4]
[05/28 17:52:56   1130s] (I)       ============  Phase 1a Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 23
[05/28 17:52:56   1130s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 41448 = (14681 H, 26767 V) = (1.89% H, 3.52% V) = (2.455e+04um H, 4.475e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1b Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 41454 = (14687 H, 26767 V) = (1.89% H, 3.52% V) = (2.456e+04um H, 4.475e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       earlyGlobalRoute overflow of layer group 3: 0.44% H + 0.19% V. EstWL: 6.931109e+04um
[05/28 17:52:56   1130s] (I)       ============  Phase 1c Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:56   1130s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:56   1130s] (I)       Usage: 42220 = (15451 H, 26769 V) = (1.99% H, 3.52% V) = (2.583e+04um H, 4.476e+04um V)
[05/28 17:52:56   1130s] (I)       
[05/28 17:52:56   1130s] (I)       ============  Phase 1d Route ============
[05/28 17:52:56   1130s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Finished Phase 1d ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Usage: 42358 = (15530 H, 26828 V) = (2.00% H, 3.53% V) = (2.597e+04um H, 4.486e+04um V)
[05/28 17:52:57   1130s] (I)       
[05/28 17:52:57   1130s] (I)       ============  Phase 1e Route ============
[05/28 17:52:57   1130s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1130s] (I)       Usage: 42358 = (15530 H, 26828 V) = (2.00% H, 3.53% V) = (2.597e+04um H, 4.486e+04um V)
[05/28 17:52:57   1130s] (I)       
[05/28 17:52:57   1130s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.26% V. EstWL: 7.082258e+04um
[05/28 17:52:57   1130s] [NR-eGR] 
[05/28 17:52:57   1130s] (I)       ============  Phase 1f Route ============
[05/28 17:52:57   1130s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Finished Phase 1f ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Usage: 43566 = (16725 H, 26841 V) = (2.15% H, 3.53% V) = (2.796e+04um H, 4.488e+04um V)
[05/28 17:52:57   1131s] (I)       
[05/28 17:52:57   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:57   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Finished Post Routing ( CPU: 0.27 sec, Real: 0.26 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Usage: 42351 = (15695 H, 26656 V) = (2.02% H, 3.51% V) = (2.624e+04um H, 4.457e+04um V)
[05/28 17:52:57   1131s] (I)       
[05/28 17:52:57   1131s] (I)       numNets=118  numFullyRipUpNets=56  numPartialRipUpNets=65 routedWL=10855
[05/28 17:52:57   1131s] [NR-eGR] Create a new net group with 65 nets and layer range [3, 6]
[05/28 17:52:57   1131s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Running layer assignment with 1 threads
[05/28 17:52:57   1131s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:57   1131s] (I)       Generate topology with single threads
[05/28 17:52:57   1131s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       total 2D Cap : 1550910 = (663172 H, 887738 V)
[05/28 17:52:58   1131s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[05/28 17:52:58   1131s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:52:58   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.209998e+04um
[05/28 17:52:58   1131s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1131s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.209998e+04um
[05/28 17:52:58   1131s] [NR-eGR] 
[05/28 17:52:58   1131s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43122 = (16034 H, 27088 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.529e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 43119 = (16040 H, 27079 V) = (2.42% H, 3.05% V) = (2.682e+04um H, 4.528e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[05/28 17:52:58   1131s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[05/28 17:52:58   1131s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Generate topology with single threads
[05/28 17:52:58   1131s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       total 2D Cap : 2523767 = (1158913 H, 1364854 V)
[05/28 17:52:58   1131s] [NR-eGR] Layer group 5: route 65 net(s) in layer range [3, 6]
[05/28 17:52:58   1131s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 16
[05/28 17:52:58   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59525 = (22859 H, 36666 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.131e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59524 = (22859 H, 36665 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.130e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       earlyGlobalRoute overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 9.952413e+04um
[05/28 17:52:58   1131s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1131s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59527 = (22861 H, 36666 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.131e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59531 = (22859 H, 36672 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.132e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59531 = (22859 H, 36672 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.132e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.953583e+04um
[05/28 17:52:58   1131s] [NR-eGR] 
[05/28 17:52:58   1131s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59529 = (22858 H, 36671 V) = (1.97% H, 2.69% V) = (3.822e+04um H, 6.131e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Post Routing ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 59456 = (22869 H, 36587 V) = (1.97% H, 2.68% V) = (3.824e+04um H, 6.117e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       numNets=65  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=4753
[05/28 17:52:58   1131s] [NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[05/28 17:52:58   1131s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Running layer assignment with 1 threads
[05/28 17:52:58   1131s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Generate topology with single threads
[05/28 17:52:58   1131s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       total 2D Cap : 1785075 = (819324 H, 965751 V)
[05/28 17:52:58   1131s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 10]
[05/28 17:52:58   1131s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:52:58   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.006995e+05um
[05/28 17:52:58   1131s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1131s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.006995e+05um
[05/28 17:52:58   1131s] [NR-eGR] 
[05/28 17:52:58   1131s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60227 = (23208 H, 37019 V) = (2.83% H, 3.83% V) = (3.880e+04um H, 6.190e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 60224 = (23214 H, 37010 V) = (2.83% H, 3.83% V) = (3.881e+04um H, 6.188e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=607
[05/28 17:52:58   1131s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/28 17:52:58   1131s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Running layer assignment with 1 threads
[05/28 17:52:58   1131s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Generate topology with single threads
[05/28 17:52:58   1131s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       total 2D Cap : 3095160 = (1444074 H, 1651086 V)
[05/28 17:52:58   1131s] [NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 8]
[05/28 17:52:58   1131s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:52:58   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71826 = (28631 H, 43195 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.222e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71825 = (28631 H, 43194 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.222e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       earlyGlobalRoute overflow of layer group 7: 0.04% H + 0.00% V. EstWL: 1.200914e+05um
[05/28 17:52:58   1131s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1131s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71825 = (28631 H, 43194 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.222e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71832 = (28633 H, 43199 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.223e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71832 = (28633 H, 43199 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.223e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.201031e+05um
[05/28 17:52:58   1131s] [NR-eGR] 
[05/28 17:52:58   1131s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71833 = (28633 H, 43200 V) = (1.98% H, 2.62% V) = (4.787e+04um H, 7.223e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 71790 = (28647 H, 43143 V) = (1.98% H, 2.61% V) = (4.790e+04um H, 7.214e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       numNets=51  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=0
[05/28 17:52:58   1131s] [NR-eGR] Move 51 nets to the existing net group with layer range [3, 10]
[05/28 17:52:58   1131s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Generate topology with single threads
[05/28 17:52:58   1131s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       total 2D Cap : 3328038 = (1599481 H, 1728557 V)
[05/28 17:52:58   1131s] [NR-eGR] Layer group 8: route 52 net(s) in layer range [3, 10]
[05/28 17:52:58   1131s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/28 17:52:58   1131s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83701 = (34191 H, 49510 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.278e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83701 = (34191 H, 49510 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.278e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       earlyGlobalRoute overflow of layer group 8: 0.02% H + 0.00% V. EstWL: 1.399481e+05um
[05/28 17:52:58   1131s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1131s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83713 = (34191 H, 49522 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.280e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83714 = (34192 H, 49522 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.280e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83714 = (34192 H, 49522 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.280e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.399698e+05um
[05/28 17:52:58   1131s] [NR-eGR] 
[05/28 17:52:58   1131s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1131s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1131s] (I)       Usage: 83713 = (34192 H, 49521 V) = (2.14% H, 2.86% V) = (5.717e+04um H, 8.280e+04um V)
[05/28 17:52:58   1131s] (I)       
[05/28 17:52:58   1131s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1131s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Post Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 83662 = (34235 H, 49427 V) = (2.14% H, 2.86% V) = (5.724e+04um H, 8.264e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       numNets=52  numFullyRipUpNets=0  numPartialRipUpNets=14 routedWL=9116
[05/28 17:52:58   1132s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[05/28 17:52:58   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Running layer assignment with 1 threads
[05/28 17:52:58   1132s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Started Build MST ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Generate topology with single threads
[05/28 17:52:58   1132s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       total 2D Cap : 4882011 = (1599481 H, 3282530 V)
[05/28 17:52:58   1132s] [NR-eGR] Layer group 9: route 14 net(s) in layer range [2, 10]
[05/28 17:52:58   1132s] (I)       ============  Phase 1a Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1a ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 15
[05/28 17:52:58   1132s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       ============  Phase 1b Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1b ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.485806e+05um
[05/28 17:52:58   1132s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 17:52:58   1132s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:52:58   1132s] (I)       ============  Phase 1c Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1c ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Level2 Grid: 99 x 93
[05/28 17:52:58   1132s] (I)       Started Two Level Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       ============  Phase 1d Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1d ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       ============  Phase 1e Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1e ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] [NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.485806e+05um
[05/28 17:52:58   1132s] [NR-eGR] 
[05/28 17:52:58   1132s] (I)       ============  Phase 1f Route ============
[05/28 17:52:58   1132s] (I)       Started Phase 1f ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88864 = (36556 H, 52308 V) = (2.29% H, 1.59% V) = (6.112e+04um H, 8.746e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       ============  Phase 1g Route ============
[05/28 17:52:58   1132s] (I)       Started Post Routing ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Usage: 88844 = (36559 H, 52285 V) = (2.29% H, 1.59% V) = (6.113e+04um H, 8.742e+04um V)
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Running layer assignment with 1 threads
[05/28 17:52:58   1132s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       
[05/28 17:52:58   1132s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:52:58   1132s] [NR-eGR]                        OverCon            
[05/28 17:52:58   1132s] [NR-eGR]                         #Gcell     %Gcell
[05/28 17:52:58   1132s] [NR-eGR]       Layer                (1)    OverCon 
[05/28 17:52:58   1132s] [NR-eGR] ----------------------------------------------
[05/28 17:52:58   1132s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]      M5  (5)        69( 0.05%)   ( 0.05%) 
[05/28 17:52:58   1132s] [NR-eGR]      M6  (6)        39( 0.02%)   ( 0.02%) 
[05/28 17:52:58   1132s] [NR-eGR]      M7  (7)        82( 0.04%)   ( 0.04%) 
[05/28 17:52:58   1132s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[05/28 17:52:58   1132s] [NR-eGR] ----------------------------------------------
[05/28 17:52:58   1132s] [NR-eGR] Total              196( 0.01%)   ( 0.01%) 
[05/28 17:52:58   1132s] [NR-eGR] 
[05/28 17:52:58   1132s] (I)       Finished Global Routing ( CPU: 2.17 sec, Real: 2.18 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       total 2D Cap : 4903968 = (1607461 H, 3296507 V)
[05/28 17:52:58   1132s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/28 17:52:58   1132s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/28 17:52:58   1132s] (I)       ============= track Assignment ============
[05/28 17:52:58   1132s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Started Greedy Track Assignment ( Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:52:58   1132s] (I)       Running track assignment with 1 threads
[05/28 17:52:58   1132s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:58   1132s] (I)       Run Multi-thread track assignment
[05/28 17:52:58   1132s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2173.06 MB )
[05/28 17:52:59   1132s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:52:59   1132s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181485
[05/28 17:52:59   1132s] [NR-eGR]     M2  (2V) length: 2.735304e+05um, number of vias: 243778
[05/28 17:52:59   1132s] [NR-eGR]     M3  (3H) length: 3.196656e+05um, number of vias: 79491
[05/28 17:52:59   1132s] [NR-eGR]     M4  (4V) length: 1.768824e+05um, number of vias: 20003
[05/28 17:52:59   1132s] [NR-eGR]     M5  (5H) length: 1.146410e+05um, number of vias: 6482
[05/28 17:52:59   1132s] [NR-eGR]     M6  (6V) length: 1.085259e+05um, number of vias: 2901
[05/28 17:52:59   1132s] [NR-eGR]     M7  (7H) length: 5.369682e+04um, number of vias: 438
[05/28 17:52:59   1132s] [NR-eGR]     M8  (8V) length: 8.100201e+03um, number of vias: 176
[05/28 17:52:59   1132s] [NR-eGR]     M9  (9H) length: 5.711689e+03um, number of vias: 0
[05/28 17:52:59   1132s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:52:59   1132s] [NR-eGR] Total length: 1.060754e+06um, number of vias: 534754
[05/28 17:52:59   1132s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:52:59   1132s] [NR-eGR] Total eGR-routed clock nets wire length: 6.967411e+04um 
[05/28 17:52:59   1132s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:52:59   1132s] [NR-eGR] Report for selected net(s) only.
[05/28 17:52:59   1132s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5717
[05/28 17:52:59   1132s] [NR-eGR]     M2  (2V) length: 3.321218e+03um, number of vias: 6360
[05/28 17:52:59   1132s] [NR-eGR]     M3  (3H) length: 1.349426e+04um, number of vias: 4637
[05/28 17:52:59   1132s] [NR-eGR]     M4  (4V) length: 2.075510e+04um, number of vias: 672
[05/28 17:52:59   1132s] [NR-eGR]     M5  (5H) length: 1.065672e+04um, number of vias: 363
[05/28 17:52:59   1132s] [NR-eGR]     M6  (6V) length: 2.074929e+04um, number of vias: 71
[05/28 17:52:59   1132s] [NR-eGR]     M7  (7H) length: 6.946400e+02um, number of vias: 34
[05/28 17:52:59   1132s] [NR-eGR]     M8  (8V) length: 2.888000e+00um, number of vias: 0
[05/28 17:52:59   1132s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/28 17:52:59   1132s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:52:59   1132s] [NR-eGR] Total length: 6.967411e+04um, number of vias: 17854
[05/28 17:52:59   1132s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:52:59   1132s] [NR-eGR] Total routed clock nets wire length: 6.967411e+04um, number of vias: 17854
[05/28 17:52:59   1132s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:52:59   1132s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.12 sec, Real: 3.13 sec, Curr Mem: 2125.06 MB )
[05/28 17:52:59   1132s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgfLnHk9f
[05/28 17:52:59   1132s]         Early Global Route - eGR->NR step done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/28 17:52:59   1132s] Set FIXED routing status on 249 net(s)
[05/28 17:52:59   1132s]       Routing using eGR only done.
[05/28 17:52:59   1132s] Net route status summary:
[05/28 17:52:59   1132s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:52:59   1132s]   Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:52:59   1132s] 
[05/28 17:52:59   1132s] CCOPT: Done with clock implementation routing.
[05/28 17:52:59   1132s] 
[05/28 17:52:59   1132s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.4 real=0:00:03.4)
[05/28 17:52:59   1132s]     Clock implementation routing done.
[05/28 17:52:59   1132s]     Leaving CCOpt scope - extractRC...
[05/28 17:52:59   1132s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 17:52:59   1132s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:52:59   1132s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:52:59   1132s] Extraction called for design 'ORCA_TOP' of instances=47374 and nets=53417 using extraction engine 'preRoute' .
[05/28 17:52:59   1132s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:52:59   1132s] RC Extraction called in multi-corner(2) mode.
[05/28 17:52:59   1132s] RCMode: PreRoute
[05/28 17:52:59   1132s]       RC Corner Indexes            0       1   
[05/28 17:52:59   1132s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:52:59   1132s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:52:59   1132s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:52:59   1132s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:52:59   1132s] Shrink Factor                : 1.00000
[05/28 17:52:59   1132s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:52:59   1132s] Using capacitance table file ...
[05/28 17:52:59   1132s] LayerId::1 widthSet size::4
[05/28 17:52:59   1132s] LayerId::2 widthSet size::4
[05/28 17:52:59   1132s] LayerId::3 widthSet size::5
[05/28 17:52:59   1132s] LayerId::4 widthSet size::5
[05/28 17:52:59   1132s] LayerId::5 widthSet size::5
[05/28 17:52:59   1132s] LayerId::6 widthSet size::5
[05/28 17:52:59   1132s] LayerId::7 widthSet size::5
[05/28 17:52:59   1132s] LayerId::8 widthSet size::5
[05/28 17:52:59   1132s] LayerId::9 widthSet size::4
[05/28 17:52:59   1132s] LayerId::10 widthSet size::2
[05/28 17:52:59   1132s] Updating RC grid for preRoute extraction ...
[05/28 17:52:59   1132s] Initializing multi-corner capacitance tables ... 
[05/28 17:52:59   1133s] Initializing multi-corner resistance tables ...
[05/28 17:53:00   1133s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320596 ; uaWl: 1.000000 ; uaWlH: 0.418432 ; aWlH: 0.000000 ; Pmax: 0.892100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:53:00   1133s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2125.062M)
[05/28 17:53:00   1133s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 17:53:00   1133s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/28 17:53:00   1133s] OPERPROF: Starting DPlace-Init at level 1, MEM:2125.1M
[05/28 17:53:00   1133s] z: 2, totalTracks: 1
[05/28 17:53:00   1133s] z: 4, totalTracks: 1
[05/28 17:53:00   1133s] z: 6, totalTracks: 1
[05/28 17:53:00   1133s] z: 8, totalTracks: 1
[05/28 17:53:00   1133s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:53:00   1133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2125.1M
[05/28 17:53:00   1133s] OPERPROF:     Starting CMU at level 3, MEM:2125.1M
[05/28 17:53:00   1133s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2125.1M
[05/28 17:53:00   1133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.194, MEM:2125.1M
[05/28 17:53:00   1133s] 
[05/28 17:53:00   1134s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2125.1MB).
[05/28 17:53:00   1134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.325, MEM:2125.1M
[05/28 17:53:00   1134s]     Calling post conditioning for eGRPC...
[05/28 17:53:00   1134s]       eGRPC...
[05/28 17:53:00   1134s]         eGRPC active optimizations:
[05/28 17:53:00   1134s]          - Move Down
[05/28 17:53:00   1134s]          - Downsizing before DRV sizing
[05/28 17:53:00   1134s]          - DRV fixing with cell sizing
[05/28 17:53:00   1134s]          - Move to fanout
[05/28 17:53:00   1134s]          - Cloning
[05/28 17:53:00   1134s]         
[05/28 17:53:00   1134s]         Currently running CTS, using active skew data
[05/28 17:53:00   1134s]         Reset bufferability constraints...
[05/28 17:53:00   1134s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/28 17:53:00   1134s]         Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:53:00   1134s] End AAE Lib Interpolated Model. (MEM=2125.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:53:00   1134s]         Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:53:00   1134s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:53:01   1134s]         Clock DAG stats eGRPC initial state:
[05/28 17:53:01   1134s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:53:01   1134s]           cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:53:01   1134s]           cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:53:01   1134s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:53:01   1134s]           wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
[05/28 17:53:01   1134s]           wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
[05/28 17:53:01   1134s]           hp wire lengths  : top=0.000um, trunk=22221.184um, leaf=31080.706um, total=53301.890um
[05/28 17:53:01   1134s]         Clock DAG net violations eGRPC initial state:
[05/28 17:53:01   1134s]           Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
[05/28 17:53:01   1134s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/28 17:53:01   1134s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:53:01   1134s]           Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:53:01   1134s]           Trunk : target=0.138ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:53:01   1134s]           Trunk : target=0.145ns count=63 avg=0.065ns sd=0.017ns min=0.041ns max=0.102ns {58 <= 0.087ns, 5 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:01   1134s]           Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:53:01   1134s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:01   1134s]           Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:53:01   1134s]           Trunk : target=0.185ns count=12 avg=0.087ns sd=0.022ns min=0.060ns max=0.127ns {10 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:01   1134s]           Trunk : target=0.209ns count=3 avg=0.071ns sd=0.016ns min=0.054ns max=0.086ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:53:01   1134s]           Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.085ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {1 <= 0.051ns, 0 <= 0.068ns, 0 <= 0.077ns, 0 <= 0.081ns, 0 <= 0.085ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.145ns count=8 avg=0.075ns sd=0.035ns min=0.041ns max=0.112ns {4 <= 0.087ns, 4 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.185ns count=88 avg=0.113ns sd=0.018ns min=0.062ns max=0.143ns {35 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.300ns count=3 avg=0.274ns sd=0.020ns min=0.258ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:53:01   1134s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/28 17:53:01   1134s]            Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:53:01   1134s]            ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:53:01   1134s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:53:01   1134s]         Primary reporting skew groups eGRPC initial state:
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:53:01   1134s]               max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:53:01   1134s]         Skew group summary eGRPC initial state:
[05/28 17:53:01   1134s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
[05/28 17:53:01   1134s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.507, avg=1.474, sd=0.078], skew [0.482 vs 0.489], 100% {1.025, 1.507} (wid=0.070 ws=0.064) (gid=1.486 gs=0.530)
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.791, avg=1.761, sd=0.055], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.483, avg=1.432, sd=0.077], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
[05/28 17:53:01   1134s]           skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.483, avg=1.440, sd=0.068], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
[05/28 17:53:01   1134s]         Moving buffers...
[05/28 17:53:01   1134s]         Violation analysis...
[05/28 17:53:01   1134s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:53:01   1134s]         Clock DAG stats eGRPC after moving buffers:
[05/28 17:53:01   1134s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:53:01   1134s]           cell areas       : b=0.000um^2, i=1682.942um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1983.594um^2
[05/28 17:53:01   1134s]           cell capacitance : b=0.000fF, i=197.694fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=252.212fF
[05/28 17:53:01   1134s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:53:01   1134s]           wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
[05/28 17:53:01   1134s]           wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
[05/28 17:53:01   1134s]           hp wire lengths  : top=0.000um, trunk=22221.184um, leaf=31080.706um, total=53301.890um
[05/28 17:53:01   1134s]         Clock DAG net violations eGRPC after moving buffers:
[05/28 17:53:01   1134s]           Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
[05/28 17:53:01   1134s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/28 17:53:01   1134s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:53:01   1134s]           Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:53:01   1134s]           Trunk : target=0.138ns count=1 avg=0.038ns sd=0.000ns min=0.038ns max=0.038ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:53:01   1134s]           Trunk : target=0.145ns count=63 avg=0.065ns sd=0.017ns min=0.041ns max=0.102ns {58 <= 0.087ns, 5 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:01   1134s]           Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:53:01   1134s]           Trunk : target=0.180ns count=4 avg=0.056ns sd=0.003ns min=0.054ns max=0.060ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:01   1134s]           Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:53:01   1134s]           Trunk : target=0.185ns count=12 avg=0.087ns sd=0.022ns min=0.060ns max=0.127ns {10 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:01   1134s]           Trunk : target=0.209ns count=3 avg=0.071ns sd=0.016ns min=0.054ns max=0.086ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:53:01   1134s]           Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.085ns count=1 avg=0.044ns sd=0.000ns min=0.044ns max=0.044ns {1 <= 0.051ns, 0 <= 0.068ns, 0 <= 0.077ns, 0 <= 0.081ns, 0 <= 0.085ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.145ns count=8 avg=0.075ns sd=0.035ns min=0.041ns max=0.112ns {4 <= 0.087ns, 4 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.185ns count=88 avg=0.113ns sd=0.018ns min=0.062ns max=0.143ns {35 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:01   1134s]           Leaf  : target=0.300ns count=3 avg=0.274ns sd=0.020ns min=0.258ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:53:01   1134s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/28 17:53:01   1134s]            Invs: IBUFFX32_RVT: 103 IBUFFX16_LVT: 72 IBUFFX4_HVT: 1 
[05/28 17:53:01   1134s]            ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:53:01   1134s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:53:01   1134s]         Primary reporting skew groups eGRPC after moving buffers:
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:53:01   1134s]               max path sink: I_CONTEXT_MEM/ram_write_addr_reg_5_/CLK
[05/28 17:53:01   1134s]         Skew group summary eGRPC after moving buffers:
[05/28 17:53:01   1134s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
[05/28 17:53:01   1134s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.507, avg=1.474, sd=0.078], skew [0.482 vs 0.489], 100% {1.025, 1.507} (wid=0.070 ws=0.064) (gid=1.486 gs=0.530)
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.791, avg=1.735, sd=0.092], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.791, avg=1.761, sd=0.055], skew [0.481 vs 0.489], 100% {1.310, 1.791} (wid=0.079 ws=0.075) (gid=1.772 gs=0.512)
[05/28 17:53:01   1134s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.483, avg=1.432, sd=0.077], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
[05/28 17:53:01   1134s]           skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.483, avg=1.440, sd=0.068], skew [0.493 vs 0.489*], 99.9% {1.021, 1.483} (wid=0.082 ws=0.079) (gid=1.460 gs=0.474)
[05/28 17:53:01   1134s]         Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:53:01   1134s]         Initial Pass of Downsizing Clock Tree Cells...
[05/28 17:53:01   1134s]         Artificially removing long paths...
[05/28 17:53:01   1134s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/28 17:53:01   1134s]         Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:53:01   1134s]         Modifying slew-target multiplier from 1 to 0.9
[05/28 17:53:01   1135s]         Downsizing prefiltering...
[05/28 17:53:01   1135s]         Downsizing prefiltering done.
[05/28 17:53:01   1135s]         Downsizing: ...20% ...40% ...60% ...**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'I_RISC_CORE/ls_in_0_clk' before optimization. Moved 3.344um, from (401.432,95.304), N (0) to (404.776,95.304), N (0).
[05/28 17:53:02   1136s] 80% ...100% 
[05/28 17:53:02   1136s]         DoDownSizing Summary : numSized = 36, numUnchanged = 190, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 23, numSkippedDueToCloseToSkewTarget = 0
[05/28 17:53:02   1136s]         CCOpt-eGRPC Downsizing: considered: 226, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 221, unsuccessful: 0, sized: 35
[05/28 17:53:02   1136s]         Downsizing prefiltering...
[05/28 17:53:02   1136s]         Downsizing prefiltering done.
[05/28 17:53:02   1136s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:53:02   1136s]         DoDownSizing Summary : numSized = 0, numUnchanged = 35, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[05/28 17:53:02   1136s]         CCOpt-eGRPC Downsizing: considered: 35, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 35, unsuccessful: 0, sized: 0
[05/28 17:53:02   1136s]         Reverting slew-target multiplier from 0.9 to 1
[05/28 17:53:02   1136s]         Clock DAG stats eGRPC after downsizing:
[05/28 17:53:02   1136s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:53:02   1136s]           cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:53:02   1136s]           cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:53:02   1136s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:53:02   1136s]           wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
[05/28 17:53:02   1136s]           wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
[05/28 17:53:02   1136s]           hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
[05/28 17:53:02   1136s]         Clock DAG net violations eGRPC after downsizing:
[05/28 17:53:02   1136s]           Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
[05/28 17:53:02   1136s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/28 17:53:02   1136s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:53:02   1136s]           Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:53:02   1136s]           Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:53:02   1136s]           Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:02   1136s]           Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:53:02   1136s]           Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:02   1136s]           Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:53:02   1136s]           Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:02   1136s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:53:02   1136s]           Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:02   1136s]           Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:53:02   1136s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/28 17:53:02   1136s]            Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:53:02   1136s]            ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:53:02   1136s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:53:02   1136s]         Primary reporting skew groups eGRPC after downsizing:
[05/28 17:53:02   1136s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:02   1136s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:53:02   1136s]               max path sink: I_BLENDER_1/mega_shift_reg_6__12_/CLK
[05/28 17:53:02   1136s]         Skew group summary eGRPC after downsizing:
[05/28 17:53:02   1136s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
[05/28 17:53:02   1136s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
[05/28 17:53:02   1136s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:02   1136s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1136s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1136s]           skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1136s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.6 real=0:00:01.5)
[05/28 17:53:03   1136s]         Fixing DRVs...
[05/28 17:53:03   1136s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:53:03   1136s]         CCOpt-eGRPC: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         PRO Statistics: Fix DRVs (cell sizing):
[05/28 17:53:03   1136s]         =======================================
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Cell changes by Net Type:
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         -------------------------------------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/28 17:53:03   1136s]         -------------------------------------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         top                0                    0           0            0                    0                  0
[05/28 17:53:03   1136s]         trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:53:03   1136s]         leaf               0                    0           0            0                    0                  0
[05/28 17:53:03   1136s]         -------------------------------------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:53:03   1136s]         -------------------------------------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/28 17:53:03   1136s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Clock DAG stats eGRPC after DRV fixing:
[05/28 17:53:03   1136s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:53:03   1136s]           cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:53:03   1136s]           cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:53:03   1136s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:53:03   1136s]           wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
[05/28 17:53:03   1136s]           wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
[05/28 17:53:03   1136s]           hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
[05/28 17:53:03   1136s]         Clock DAG net violations eGRPC after DRV fixing:
[05/28 17:53:03   1136s]           Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
[05/28 17:53:03   1136s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/28 17:53:03   1136s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:53:03   1136s]           Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:53:03   1136s]           Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:53:03   1136s]           Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:03   1136s]           Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:53:03   1136s]           Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:03   1136s]           Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:53:03   1136s]           Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:03   1136s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:53:03   1136s]           Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:53:03   1136s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/28 17:53:03   1136s]            Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:53:03   1136s]            ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:53:03   1136s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:53:03   1136s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/28 17:53:03   1136s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1136s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:53:03   1136s]               max path sink: I_BLENDER_1/mega_shift_reg_6__12_/CLK
[05/28 17:53:03   1136s]         Skew group summary eGRPC after DRV fixing:
[05/28 17:53:03   1136s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
[05/28 17:53:03   1136s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
[05/28 17:53:03   1136s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1136s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1136s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1136s]           skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1136s]         Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Slew Diagnostics: After DRV fixing
[05/28 17:53:03   1136s]         ==================================
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Global Causes:
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         -------------------------------------
[05/28 17:53:03   1136s]         Cause
[05/28 17:53:03   1136s]         -------------------------------------
[05/28 17:53:03   1136s]         DRV fixing with buffering is disabled
[05/28 17:53:03   1136s]         -------------------------------------
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Top 5 overslews:
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         ----------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         Overslew    Causes                                       Driving Pin
[05/28 17:53:03   1136s]         ----------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         0.082ns     Inst already optimally sized (AO22X1_HVT)    I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
[05/28 17:53:03   1136s]         ----------------------------------------------------------------------------------------
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         Cause                           Occurences
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         Inst already optimally sized        1
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Violation diagnostics counts from the 1 nodes that have violations:
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         Cause                           Occurences
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         Inst already optimally sized        1
[05/28 17:53:03   1136s]         ------------------------------------------
[05/28 17:53:03   1136s]         
[05/28 17:53:03   1136s]         Reconnecting optimized routes...
[05/28 17:53:03   1136s]         Reset timing graph...
[05/28 17:53:03   1136s] Ignoring AAE DB Resetting ...
[05/28 17:53:03   1136s]         Reset timing graph done.
[05/28 17:53:03   1136s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:53:03   1136s]         Violation analysis...
[05/28 17:53:03   1136s] End AAE Lib Interpolated Model. (MEM=2166.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:53:03   1136s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:53:03   1136s]         Clock instances to consider for cloning: 0
[05/28 17:53:03   1136s]         Reset timing graph...
[05/28 17:53:03   1136s] Ignoring AAE DB Resetting ...
[05/28 17:53:03   1136s]         Reset timing graph done.
[05/28 17:53:03   1136s]         Set dirty flag on 234 insts, 504 nets
[05/28 17:53:03   1136s]         Clock DAG stats before routing clock trees:
[05/28 17:53:03   1136s]           cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:53:03   1136s]           cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:53:03   1136s]           cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:53:03   1136s]           sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:53:03   1136s]           wire capacitance : top=0.000fF, trunk=2372.501fF, leaf=4302.071fF, total=6674.572fF
[05/28 17:53:03   1136s]           wire lengths     : top=0.000um, trunk=23556.200um, leaf=46117.906um, total=69674.106um
[05/28 17:53:03   1136s]           hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31080.706um, total=53298.546um
[05/28 17:53:03   1136s]         Clock DAG net violations before routing clock trees:
[05/28 17:53:03   1136s]           Unfixable Transition : {count=1, worst=[0.082ns]} avg=0.082ns sd=0.000ns sum=0.082ns
[05/28 17:53:03   1136s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/28 17:53:03   1136s]           Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:53:03   1136s]           Trunk : target=0.137ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:53:03   1136s]           Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:53:03   1136s]           Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:03   1136s]           Trunk : target=0.177ns count=5 avg=0.106ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:53:03   1136s]           Trunk : target=0.180ns count=4 avg=0.055ns sd=0.000ns min=0.054ns max=0.055ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:03   1136s]           Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.181ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:53:03   1136s]           Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.060ns max=0.127ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:03   1136s]           Trunk : target=0.209ns count=3 avg=0.069ns sd=0.013ns min=0.054ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:53:03   1136s]           Trunk : target=0.300ns count=38 avg=0.225ns sd=0.057ns min=0.000ns max=0.382ns {6 <= 0.180ns, 22 <= 0.240ns, 5 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.130ns count=12 avg=0.100ns sd=0.013ns min=0.076ns max=0.113ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.140ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.112ns {7 <= 0.087ns, 32 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.185ns count=57 avg=0.122ns sd=0.016ns min=0.062ns max=0.143ns {4 <= 0.111ns, 53 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:53:03   1136s]           Leaf  : target=0.300ns count=3 avg=0.273ns sd=0.020ns min=0.257ns max=0.296ns {0 <= 0.180ns, 0 <= 0.240ns, 2 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:53:03   1136s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/28 17:53:03   1136s]            Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:53:03   1136s]            ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:53:03   1136s]          Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:53:03   1136s]         Primary reporting skew groups before routing clock trees:
[05/28 17:53:03   1136s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1136s]               min path sink: I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
[05/28 17:53:03   1136s]               max path sink: I_BLENDER_1/mega_shift_reg_6__12_/CLK
[05/28 17:53:03   1136s]         Skew group summary before routing clock trees:
[05/28 17:53:03   1136s]           skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.118, avg=1.098, sd=0.057], skew [0.377 vs 0.489], 100% {0.740, 1.118} (wid=0.059 ws=0.055) (gid=1.096 gs=0.415)
[05/28 17:53:03   1137s]           skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.025, max=1.498, avg=1.435, sd=0.076], skew [0.472 vs 0.489], 100% {1.025, 1.498} (wid=0.070 ws=0.064) (gid=1.470 gs=0.515)
[05/28 17:53:03   1137s]           skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.310, max=1.781, avg=1.731, sd=0.095], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1137s]           skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.310, max=1.781, avg=1.755, sd=0.063], skew [0.470 vs 0.489], 100% {1.310, 1.781} (wid=0.079 ws=0.075) (gid=1.758 gs=0.498)
[05/28 17:53:03   1137s]           skew_group ate_clk/test_best_mode: insertion delay [min=0.990, max=1.474, avg=1.410, sd=0.074], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1137s]           skew_group ate_clk/test_worst_mode: insertion delay [min=0.990, max=1.474, avg=1.416, sd=0.068], skew [0.484 vs 0.489], 100% {0.990, 1.474} (wid=0.082 ws=0.079) (gid=1.445 gs=0.459)
[05/28 17:53:03   1137s]       eGRPC done.
[05/28 17:53:03   1137s]     Calling post conditioning for eGRPC done.
[05/28 17:53:03   1137s]   eGR Post Conditioning loop iteration 0 done.
[05/28 17:53:03   1137s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/28 17:53:03   1137s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2166.3M
[05/28 17:53:03   1137s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.163, MEM:2166.3M
[05/28 17:53:03   1137s]   Leaving CCOpt scope - ClockRefiner...
[05/28 17:53:03   1137s]   Assigned high priority to 0 cells.
[05/28 17:53:03   1137s]   Performing Single Pass Refine Place.
[05/28 17:53:03   1137s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/28 17:53:03   1137s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2166.3M
[05/28 17:53:03   1137s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2166.3M
[05/28 17:53:03   1137s] z: 2, totalTracks: 1
[05/28 17:53:03   1137s] z: 4, totalTracks: 1
[05/28 17:53:03   1137s] z: 6, totalTracks: 1
[05/28 17:53:03   1137s] z: 8, totalTracks: 1
[05/28 17:53:03   1137s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:53:03   1137s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2166.3M
[05/28 17:53:03   1137s] Info: 340 insts are soft-fixed.
[05/28 17:53:04   1137s] OPERPROF:       Starting CMU at level 4, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.014, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.200, MEM:2166.3M
[05/28 17:53:04   1137s] 
[05/28 17:53:04   1137s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2166.3MB).
[05/28 17:53:04   1137s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.311, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.311, MEM:2166.3M
[05/28 17:53:04   1137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.11
[05/28 17:53:04   1137s] OPERPROF: Starting RefinePlace at level 1, MEM:2166.3M
[05/28 17:53:04   1137s] *** Starting refinePlace (0:18:58 mem=2166.3M) ***
[05/28 17:53:04   1137s] Total net bbox length = 9.613e+05 (4.593e+05 5.021e+05) (ext = 4.012e+04)
[05/28 17:53:04   1137s] Info: 340 insts are soft-fixed.
[05/28 17:53:04   1137s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:53:04   1137s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:53:04   1137s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:53:04   1137s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:53:04   1137s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2166.3M
[05/28 17:53:04   1137s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2166.3M
[05/28 17:53:04   1137s] Starting refinePlace ...
[05/28 17:53:04   1138s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:53:04   1138s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:53:05   1138s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2166.3MB) @(0:18:58 - 0:18:59).
[05/28 17:53:05   1138s] Move report: preRPlace moves 812 insts, mean move: 0.88 um, max move: 4.26 um
[05/28 17:53:05   1138s] 	Max move on inst (I_PCI_TOP/FE_OFC2220_pad_out_24): (378.78, 68.55) --> (376.20, 66.88)
[05/28 17:53:05   1138s] 	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_LVT
[05/28 17:53:05   1138s] 	Violation at original loc: Placement Blockage Violation
[05/28 17:53:05   1138s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 17:53:05   1138s] 
[05/28 17:53:05   1138s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:53:05   1138s] 
[05/28 17:53:05   1138s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:53:07   1140s] Move report: legalization moves 9 insts, mean move: 1.87 um, max move: 3.95 um
[05/28 17:53:07   1140s] 	Max move on inst (I_RISC_CORE/U486): (459.19, 190.61) --> (458.58, 187.26)
[05/28 17:53:07   1140s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2166.3MB) @(0:18:59 - 0:19:01).
[05/28 17:53:07   1140s] Move report: Detail placement moves 821 insts, mean move: 0.89 um, max move: 4.26 um
[05/28 17:53:07   1140s] 	Max move on inst (I_PCI_TOP/FE_OFC2220_pad_out_24): (378.78, 68.55) --> (376.20, 66.88)
[05/28 17:53:07   1140s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2166.3MB
[05/28 17:53:07   1140s] Statistics of distance of Instance movement in refine placement:
[05/28 17:53:07   1140s]   maximum (X+Y) =         4.26 um
[05/28 17:53:07   1140s]   inst (I_PCI_TOP/FE_OFC2220_pad_out_24) with max move: (378.784, 68.552) -> (376.2, 66.88)
[05/28 17:53:07   1140s]   mean    (X+Y) =         0.89 um
[05/28 17:53:07   1140s] Total instances flipped for legalization: 1
[05/28 17:53:07   1140s] Summary Report:
[05/28 17:53:07   1140s] Instances move: 821 (out of 47334 movable)
[05/28 17:53:07   1140s] Instances flipped: 1
[05/28 17:53:07   1140s] Mean displacement: 0.89 um
[05/28 17:53:07   1140s] Max displacement: 4.26 um (Instance: I_PCI_TOP/FE_OFC2220_pad_out_24) (378.784, 68.552) -> (376.2, 66.88)
[05/28 17:53:07   1140s] 	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_LVT
[05/28 17:53:07   1140s] 	Violation at original loc: Placement Blockage Violation
[05/28 17:53:07   1140s] Total instances moved : 821
[05/28 17:53:07   1140s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.190, REAL:3.200, MEM:2166.3M
[05/28 17:53:07   1141s] Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
[05/28 17:53:07   1141s] Runtime: CPU: 0:00:03.4 REAL: 0:00:03.0 MEM: 2166.3MB
[05/28 17:53:07   1141s] [CPU] RefinePlace/total (cpu=0:00:03.4, real=0:00:03.0, mem=2166.3MB) @(0:18:58 - 0:19:01).
[05/28 17:53:07   1141s] *** Finished refinePlace (0:19:01 mem=2166.3M) ***
[05/28 17:53:07   1141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.11
[05/28 17:53:07   1141s] OPERPROF: Finished RefinePlace at level 1, CPU:3.410, REAL:3.410, MEM:2166.3M
[05/28 17:53:07   1141s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2166.3M
[05/28 17:53:07   1141s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.154, MEM:2166.3M
[05/28 17:53:07   1141s]   Moved 61, flipped 6 and cell swapped 0 of 5438 clock instance(s) during refinement.
[05/28 17:53:07   1141s]   The largest move was 3.19 microns for I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_.
[05/28 17:53:07   1141s]   Moved 0 and flipped 0 of 244 clock instances (excluding sinks) during refinement
[05/28 17:53:07   1141s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/28 17:53:07   1141s]   Moved 61 and flipped 6 of 5194 clock sinks during refinement.
[05/28 17:53:07   1141s]   The largest move for clock sinks was 3.19 microns. The inst with this movement was I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
[05/28 17:53:07   1141s]   Revert refine place priority changes on 0 cells.
[05/28 17:53:07   1141s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.9 real=0:00:03.9)
[05/28 17:53:07   1141s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:12.1 real=0:00:12.0)
[05/28 17:53:07   1141s]   CCOpt::Phase::Routing...
[05/28 17:53:07   1141s]   Clock implementation routing...
[05/28 17:53:07   1141s]     Leaving CCOpt scope - Routing Tools...
[05/28 17:53:07   1141s] Net route status summary:
[05/28 17:53:07   1141s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:53:07   1141s]   Non-clock: 53168 (unrouted=3560, trialRouted=49608, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:53:08   1141s]     Routing using eGR in eGR->NR Step...
[05/28 17:53:08   1141s]       Early Global Route - eGR->NR step...
[05/28 17:53:08   1141s] (ccopt eGR): There are 249 nets for routing of which 249 have one or more fixed wires.
[05/28 17:53:08   1141s] (ccopt eGR): Start to route 249 all nets
[05/28 17:53:08   1141s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Loading and Dumping File ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Reading DB...
[05/28 17:53:08   1141s] (I)       Read data from FE... (mem=2166.3M)
[05/28 17:53:08   1141s] (I)       Read nodes and places... (mem=2166.3M)
[05/28 17:53:08   1141s] (I)       Done Read nodes and places (cpu=0.050s, mem=2166.3M)
[05/28 17:53:08   1141s] (I)       Read nets... (mem=2166.3M)
[05/28 17:53:08   1141s] (I)       Done Read nets (cpu=0.170s, mem=2166.3M)
[05/28 17:53:08   1141s] (I)       Done Read data from FE (cpu=0.220s, mem=2166.3M)
[05/28 17:53:08   1141s] (I)       before initializing RouteDB syMemory usage = 2166.3 MB
[05/28 17:53:08   1141s] (I)       Clean congestion better: true
[05/28 17:53:08   1141s] (I)       Estimate vias on DPT layer: true
[05/28 17:53:08   1141s] (I)       Clean congestion LA rounds: 5
[05/28 17:53:08   1141s] (I)       Layer constraints as soft constraints: true
[05/28 17:53:08   1141s] (I)       Soft top layer         : true
[05/28 17:53:08   1141s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/28 17:53:08   1141s] (I)       Better NDR handling    : true
[05/28 17:53:08   1141s] (I)       Routing cost fix for NDR handling: true
[05/28 17:53:08   1141s] (I)       Update initial WL after Phase 1a: true
[05/28 17:53:08   1141s] (I)       Block tracks for preroutes: true
[05/28 17:53:08   1141s] (I)       Assign IRoute by net group key: true
[05/28 17:53:08   1141s] (I)       Block unroutable channels: true
[05/28 17:53:08   1141s] (I)       Block unroutable channel fix: true
[05/28 17:53:08   1141s] (I)       Block unroutable channels 3D: true
[05/28 17:53:08   1141s] (I)       Check blockage within NDR space in TA: true
[05/28 17:53:08   1141s] (I)       Handle EOL spacing     : true
[05/28 17:53:08   1141s] (I)       Honor MSV route constraint: false
[05/28 17:53:08   1141s] (I)       Maximum routing layer  : 127
[05/28 17:53:08   1141s] (I)       Minimum routing layer  : 2
[05/28 17:53:08   1141s] (I)       Supply scale factor H  : 1.00
[05/28 17:53:08   1141s] (I)       Supply scale factor V  : 1.00
[05/28 17:53:08   1141s] (I)       Tracks used by clock wire: 0
[05/28 17:53:08   1141s] (I)       Reverse direction      : 
[05/28 17:53:08   1141s] (I)       Honor partition pin guides: true
[05/28 17:53:08   1141s] (I)       Route selected nets only: true
[05/28 17:53:08   1141s] (I)       Route secondary PG pins: false
[05/28 17:53:08   1141s] (I)       Second PG max fanout   : 2147483647
[05/28 17:53:08   1141s] (I)       Refine MST             : true
[05/28 17:53:08   1141s] (I)       Honor PRL              : true
[05/28 17:53:08   1141s] (I)       Strong congestion aware: true
[05/28 17:53:08   1141s] (I)       Improved initial location for IRoutes: true
[05/28 17:53:08   1141s] (I)       Multi panel TA         : true
[05/28 17:53:08   1141s] (I)       Penalize wire overlap  : true
[05/28 17:53:08   1141s] (I)       Expand small instance blockage: true
[05/28 17:53:08   1141s] (I)       Reduce via in TA       : true
[05/28 17:53:08   1141s] (I)       SS-aware routing       : true
[05/28 17:53:08   1141s] (I)       Improve tree edge sharing: true
[05/28 17:53:08   1141s] (I)       Improve 2D via estimation: true
[05/28 17:53:08   1141s] (I)       Refine Steiner tree    : true
[05/28 17:53:08   1141s] (I)       Build spine tree       : true
[05/28 17:53:08   1141s] (I)       Model pass through capacity: true
[05/28 17:53:08   1141s] (I)       Extend blockages by a half GCell: true
[05/28 17:53:08   1141s] (I)       Partial layer blockage modeling: true
[05/28 17:53:08   1141s] (I)       Consider pin shapes    : true
[05/28 17:53:08   1141s] (I)       Consider pin shapes for all nodes: true
[05/28 17:53:08   1141s] (I)       Consider NR APA        : true
[05/28 17:53:08   1141s] (I)       Consider IO pin shape  : true
[05/28 17:53:08   1141s] (I)       Fix pin connection bug : true
[05/28 17:53:08   1141s] (I)       Consider layer RC for local wires: true
[05/28 17:53:08   1141s] (I)       LA-aware pin escape length: 2
[05/28 17:53:08   1141s] (I)       Split for must join    : true
[05/28 17:53:08   1141s] (I)       Route guide main branches file: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgf7EsNp5.trunk.1
[05/28 17:53:08   1141s] (I)       Route guide min downstream WL type: SUBTREE
[05/28 17:53:08   1141s] (I)       Routing effort level   : 10000
[05/28 17:53:08   1141s] (I)       Special modeling for N7: 0
[05/28 17:53:08   1141s] (I)       Special modeling for N6: 0
[05/28 17:53:08   1141s] (I)       N3 special modeling    : 0
[05/28 17:53:08   1141s] (I)       Special modeling for N5 v6: 0
[05/28 17:53:08   1141s] (I)       Special settings for S3: 0
[05/28 17:53:08   1141s] (I)       Special settings for S4: 0
[05/28 17:53:08   1141s] (I)       Special settings for S5 v2: 0
[05/28 17:53:08   1141s] (I)       Special settings for S7: 0
[05/28 17:53:08   1141s] (I)       Special settings for S8: 0
[05/28 17:53:08   1141s] (I)       Prefer layer length threshold: 8
[05/28 17:53:08   1141s] (I)       Overflow penalty cost  : 10
[05/28 17:53:08   1141s] (I)       A-star cost            : 0.30
[05/28 17:53:08   1141s] (I)       Misalignment cost      : 10.00
[05/28 17:53:08   1141s] (I)       Threshold for short IRoute: 6
[05/28 17:53:08   1141s] (I)       Via cost during post routing: 1.00
[05/28 17:53:08   1141s] (I)       source-to-sink ratio   : 0.30
[05/28 17:53:08   1141s] (I)       Scenic ratio bound     : 3.00
[05/28 17:53:08   1141s] (I)       Segment layer relax scenic ratio: 1.25
[05/28 17:53:08   1141s] (I)       Source-sink aware LA ratio: 0.50
[05/28 17:53:08   1141s] (I)       PG-aware similar topology routing: true
[05/28 17:53:08   1141s] (I)       Maze routing via cost fix: true
[05/28 17:53:08   1141s] (I)       Apply PRL on PG terms  : true
[05/28 17:53:08   1141s] (I)       Apply PRL on obs objects: true
[05/28 17:53:08   1141s] (I)       Handle range-type spacing rules: true
[05/28 17:53:08   1141s] (I)       Apply function for special wires: true
[05/28 17:53:08   1141s] (I)       Layer by layer blockage reading: true
[05/28 17:53:08   1141s] (I)       Offset calculation fix : true
[05/28 17:53:08   1141s] (I)       Parallel spacing query fix: true
[05/28 17:53:08   1141s] (I)       Force source to root IR: true
[05/28 17:53:08   1141s] (I)       Layer Weights          : L2:4 L3:2.5
[05/28 17:53:08   1141s] (I)       Route stripe layer range: 
[05/28 17:53:08   1141s] (I)       Honor partition fences : 
[05/28 17:53:08   1141s] (I)       Honor partition pin    : 
[05/28 17:53:08   1141s] (I)       Honor partition fences with feedthrough: 
[05/28 17:53:08   1141s] (I)       Do not relax to DPT layer: true
[05/28 17:53:08   1141s] (I)       Pass through capacity modeling: true
[05/28 17:53:08   1141s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:53:08   1141s] (I)       Use row-based GCell size
[05/28 17:53:08   1141s] (I)       Use row-based GCell align
[05/28 17:53:08   1141s] (I)       GCell unit size   : 1672
[05/28 17:53:08   1141s] (I)       GCell multiplier  : 1
[05/28 17:53:08   1141s] (I)       GCell row height  : 1672
[05/28 17:53:08   1141s] (I)       Actual row height : 1672
[05/28 17:53:08   1141s] (I)       GCell align ref   : 10032 10032
[05/28 17:53:08   1141s] [NR-eGR] Track table information for default rule: 
[05/28 17:53:08   1141s] [NR-eGR] M1 has no routable track
[05/28 17:53:08   1141s] [NR-eGR] M2 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M3 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M4 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M5 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M6 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M7 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M8 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] M9 has single uniform track structure
[05/28 17:53:08   1141s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:53:08   1141s] (I)       ===========================================================================
[05/28 17:53:08   1141s] (I)       == Report All Rule Vias ==
[05/28 17:53:08   1141s] (I)       ===========================================================================
[05/28 17:53:08   1141s] (I)        Via Rule : (Default)
[05/28 17:53:08   1141s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:53:08   1141s] (I)       ---------------------------------------------------------------------------
[05/28 17:53:08   1141s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:53:08   1141s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:53:08   1141s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:53:08   1141s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:53:08   1141s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:53:08   1141s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:53:08   1141s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:53:08   1141s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:53:08   1141s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:53:08   1141s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:53:08   1141s] (I)       ===========================================================================
[05/28 17:53:08   1141s] (I)        Via Rule : CTS_RULE
[05/28 17:53:08   1141s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:53:08   1141s] (I)       ---------------------------------------------------------------------------
[05/28 17:53:08   1141s] (I)        1  235 : CTS_RULE_VIA12SQ_C_HV_S   239 : CTS_RULE_VIA12SQ_C_2x1_HV_E_S
[05/28 17:53:08   1141s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:53:08   1141s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     260 : CTS_RULE_VIA34SQ_C_2x1_VV_E
[05/28 17:53:08   1141s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     269 : CTS_RULE_VIA45SQ_C_1x2_HH_N
[05/28 17:53:08   1141s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     274 : CTS_RULE_VIA56SQ_C_2x1_VV_E
[05/28 17:53:08   1141s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     283 : CTS_RULE_VIA67SQ_C_1x2_HH_N
[05/28 17:53:08   1141s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     288 : CTS_RULE_VIA78SQ_C_2x1_VV_E
[05/28 17:53:08   1141s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:53:08   1141s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:53:08   1141s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:53:08   1141s] (I)       ===========================================================================
[05/28 17:53:08   1141s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] [NR-eGR] Read 94267 PG shapes
[05/28 17:53:08   1141s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:53:08   1141s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:53:08   1141s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:53:08   1141s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:53:08   1141s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:53:08   1141s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:53:08   1141s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 17:53:08   1141s] (I)       readDataFromPlaceDB
[05/28 17:53:08   1141s] (I)       Read net information..
[05/28 17:53:08   1141s] [NR-eGR] Read numTotalNets=49959  numIgnoredNets=49710
[05/28 17:53:08   1141s] (I)       Read testcase time = 0.000 seconds
[05/28 17:53:08   1141s] 
[05/28 17:53:08   1141s] [NR-eGR] Connected 0 must-join pins/ports
[05/28 17:53:08   1141s] (I)       early_global_route_priority property id does not exist.
[05/28 17:53:08   1141s] (I)       Start initializing grid graph
[05/28 17:53:08   1141s] (I)       End initializing grid graph
[05/28 17:53:08   1141s] (I)       Model blockages into capacity
[05/28 17:53:08   1141s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 17:53:08   1141s] (I)       Started Modeling ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 1 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 2 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 3 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 4 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 5 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 6 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 7 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 8 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 9 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Started Modeling Layer 10 ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:53:08   1141s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       Finished Modeling ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1141s] (I)       -- layer congestion ratio --
[05/28 17:53:08   1141s] (I)       Layer 1 : 0.100000
[05/28 17:53:08   1141s] (I)       Layer 2 : 0.700000
[05/28 17:53:08   1141s] (I)       Layer 3 : 0.700000
[05/28 17:53:08   1141s] (I)       Layer 4 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 5 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 6 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 7 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 8 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 9 : 1.000000
[05/28 17:53:08   1141s] (I)       Layer 10 : 1.000000
[05/28 17:53:08   1141s] (I)       ----------------------------
[05/28 17:53:08   1141s] (I)       Moved 11 terms for better access 
[05/28 17:53:08   1141s] (I)       Number of ignored nets = 0
[05/28 17:53:08   1141s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 17:53:08   1141s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:53:08   1141s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:53:08   1141s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:53:08   1141s] [NR-eGR] There are 249 clock nets ( 249 with NDR ).
[05/28 17:53:08   1141s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2166.3 MB
[05/28 17:53:08   1141s] (I)       Ndr track 0 does not exist
[05/28 17:53:08   1141s] (I)       Ndr track 0 does not exist
[05/28 17:53:08   1141s] (I)       Ndr track 0 does not exist
[05/28 17:53:08   1141s] (I)       Layer1  viaCost=200.00
[05/28 17:53:08   1141s] (I)       Layer2  viaCost=200.00
[05/28 17:53:08   1141s] (I)       Layer3  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer4  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer5  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer6  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer7  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer8  viaCost=100.00
[05/28 17:53:08   1141s] (I)       Layer9  viaCost=300.00
[05/28 17:53:08   1142s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:53:08   1142s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:53:08   1142s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:53:08   1142s] (I)       Site width          :   152  (dbu)
[05/28 17:53:08   1142s] (I)       Row height          :  1672  (dbu)
[05/28 17:53:08   1142s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:53:08   1142s] (I)       GCell width         :  1672  (dbu)
[05/28 17:53:08   1142s] (I)       GCell height        :  1672  (dbu)
[05/28 17:53:08   1142s] (I)       Grid                :   491   461    10
[05/28 17:53:08   1142s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:53:08   1142s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:53:08   1142s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:53:08   1142s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:53:08   1142s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:53:08   1142s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:53:08   1142s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:53:08   1142s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:53:08   1142s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:53:08   1142s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:53:08   1142s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:53:08   1142s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:53:08   1142s] (I)       --------------------------------------------------------
[05/28 17:53:08   1142s] 
[05/28 17:53:08   1142s] [NR-eGR] ============ Routing rule table ============
[05/28 17:53:08   1142s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 131 
[05/28 17:53:08   1142s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:53:08   1142s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:53:08   1142s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:53:08   1142s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:53:08   1142s] [NR-eGR] Rule id: 1  Nets: 118 
[05/28 17:53:08   1142s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:53:08   1142s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:53:08   1142s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:53:08   1142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:53:08   1142s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 17:53:08   1142s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:53:08   1142s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:53:08   1142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:53:08   1142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:53:08   1142s] [NR-eGR] ========================================
[05/28 17:53:08   1142s] [NR-eGR] 
[05/28 17:53:08   1142s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer2 : = 980056 / 2486634 (39.41%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer3 : = 468245 / 1243703 (37.65%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer4 : = 491890 / 1243317 (39.56%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer5 : = 242825 / 621606 (39.06%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:53:08   1142s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:53:08   1142s] (I)       After initializing earlyGlobalRoute syMemory usage = 2166.3 MB
[05/28 17:53:08   1142s] (I)       Finished Loading and Dumping File ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Global Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       ============= Initialization =============
[05/28 17:53:08   1142s] (I)       totalPins=5762  totalGlobalPin=5759 (99.95%)
[05/28 17:53:08   1142s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Generate topology with single threads
[05/28 17:53:08   1142s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       total 2D Cap : 981019 = (379470 H, 601549 V)
[05/28 17:53:08   1142s] [NR-eGR] Layer group 1: route 131 net(s) in layer range [5, 6]
[05/28 17:53:08   1142s] (I)       ============  Phase 1a Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[05/28 17:53:08   1142s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14085 = (4722 H, 9363 V) = (1.24% H, 1.56% V) = (7.895e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1b Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14085 = (4722 H, 9363 V) = (1.24% H, 1.56% V) = (7.895e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355012e+04um
[05/28 17:53:08   1142s] (I)       ============  Phase 1c Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:08   1142s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14085 = (4722 H, 9363 V) = (1.24% H, 1.56% V) = (7.895e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1d Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14090 = (4727 H, 9363 V) = (1.25% H, 1.56% V) = (7.904e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1e Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14090 = (4727 H, 9363 V) = (1.25% H, 1.56% V) = (7.904e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.355848e+04um
[05/28 17:53:08   1142s] [NR-eGR] 
[05/28 17:53:08   1142s] (I)       ============  Phase 1f Route ============
[05/28 17:53:08   1142s] (I)       Usage: 14090 = (4727 H, 9363 V) = (1.25% H, 1.56% V) = (7.904e+03um H, 1.565e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1g Route ============
[05/28 17:53:08   1142s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14082 = (4731 H, 9351 V) = (1.25% H, 1.55% V) = (7.910e+03um H, 1.563e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       numNets=131  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=13307
[05/28 17:53:08   1142s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 8]
[05/28 17:53:08   1142s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Running layer assignment with 1 threads
[05/28 17:53:08   1142s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Generate topology with single threads
[05/28 17:53:08   1142s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       total 2D Cap : 1138973 = (379470 H, 759503 V)
[05/28 17:53:08   1142s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[05/28 17:53:08   1142s] (I)       ============  Phase 1a Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/28 17:53:08   1142s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1b Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.359861e+04um
[05/28 17:53:08   1142s] (I)       ============  Phase 1c Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:08   1142s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1d Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1e Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.359861e+04um
[05/28 17:53:08   1142s] [NR-eGR] 
[05/28 17:53:08   1142s] (I)       ============  Phase 1f Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14114 = (4733 H, 9381 V) = (1.25% H, 1.24% V) = (7.914e+03um H, 1.569e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1g Route ============
[05/28 17:53:08   1142s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 14084 = (4733 H, 9351 V) = (1.25% H, 1.23% V) = (7.914e+03um H, 1.563e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=2
[05/28 17:53:08   1142s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Running layer assignment with 1 threads
[05/28 17:53:08   1142s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Generate topology with single threads
[05/28 17:53:08   1142s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       total 2D Cap : 1537497 = (777994 H, 759503 V)
[05/28 17:53:08   1142s] [NR-eGR] Layer group 3: route 118 net(s) in layer range [3, 4]
[05/28 17:53:08   1142s] (I)       ============  Phase 1a Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 24
[05/28 17:53:08   1142s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 41469 = (14697 H, 26772 V) = (1.89% H, 3.52% V) = (2.457e+04um H, 4.476e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1b Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 41475 = (14703 H, 26772 V) = (1.89% H, 3.52% V) = (2.458e+04um H, 4.476e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       earlyGlobalRoute overflow of layer group 3: 0.43% H + 0.37% V. EstWL: 6.934620e+04um
[05/28 17:53:08   1142s] (I)       ============  Phase 1c Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:08   1142s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:08   1142s] (I)       Usage: 42239 = (15461 H, 26778 V) = (1.99% H, 3.53% V) = (2.585e+04um H, 4.477e+04um V)
[05/28 17:53:08   1142s] (I)       
[05/28 17:53:08   1142s] (I)       ============  Phase 1d Route ============
[05/28 17:53:08   1142s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Finished Phase 1d ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Usage: 42347 = (15517 H, 26830 V) = (1.99% H, 3.53% V) = (2.594e+04um H, 4.486e+04um V)
[05/28 17:53:09   1142s] (I)       
[05/28 17:53:09   1142s] (I)       ============  Phase 1e Route ============
[05/28 17:53:09   1142s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:09   1142s] (I)       Usage: 42347 = (15517 H, 26830 V) = (1.99% H, 3.53% V) = (2.594e+04um H, 4.486e+04um V)
[05/28 17:53:09   1142s] (I)       
[05/28 17:53:09   1142s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.33% V. EstWL: 7.080418e+04um
[05/28 17:53:09   1142s] [NR-eGR] 
[05/28 17:53:09   1142s] (I)       ============  Phase 1f Route ============
[05/28 17:53:09   1142s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:09   1143s] (I)       Finished Phase 1f ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:09   1143s] (I)       Usage: 43991 = (17124 H, 26867 V) = (2.20% H, 3.54% V) = (2.863e+04um H, 4.492e+04um V)
[05/28 17:53:09   1143s] (I)       
[05/28 17:53:09   1143s] (I)       ============  Phase 1g Route ============
[05/28 17:53:09   1143s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Post Routing ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 42357 = (15696 H, 26661 V) = (2.02% H, 3.51% V) = (2.624e+04um H, 4.458e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       numNets=118  numFullyRipUpNets=56  numPartialRipUpNets=65 routedWL=10629
[05/28 17:53:10   1143s] [NR-eGR] Create a new net group with 65 nets and layer range [3, 6]
[05/28 17:53:10   1143s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Running layer assignment with 1 threads
[05/28 17:53:10   1143s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Generate topology with single threads
[05/28 17:53:10   1143s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       total 2D Cap : 1550910 = (663172 H, 887738 V)
[05/28 17:53:10   1143s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [5, 8]
[05/28 17:53:10   1143s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:53:10   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.210667e+04um
[05/28 17:53:10   1143s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1143s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.210667e+04um
[05/28 17:53:10   1143s] [NR-eGR] 
[05/28 17:53:10   1143s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43126 = (16033 H, 27093 V) = (2.42% H, 3.05% V) = (2.681e+04um H, 4.530e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1143s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 43123 = (16039 H, 27084 V) = (2.42% H, 3.05% V) = (2.682e+04um H, 4.528e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[05/28 17:53:10   1143s] [NR-eGR] Create a new net group with 3 nets and layer range [5, 10]
[05/28 17:53:10   1143s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Generate topology with single threads
[05/28 17:53:10   1143s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       total 2D Cap : 2523767 = (1158913 H, 1364854 V)
[05/28 17:53:10   1143s] [NR-eGR] Layer group 5: route 65 net(s) in layer range [3, 6]
[05/28 17:53:10   1143s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 16
[05/28 17:53:10   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59688 = (22909 H, 36779 V) = (1.98% H, 2.69% V) = (3.830e+04um H, 6.149e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59687 = (22909 H, 36778 V) = (1.98% H, 2.69% V) = (3.830e+04um H, 6.149e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       earlyGlobalRoute overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 9.979666e+04um
[05/28 17:53:10   1143s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1143s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59700 = (22921 H, 36779 V) = (1.98% H, 2.69% V) = (3.832e+04um H, 6.149e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59704 = (22919 H, 36785 V) = (1.98% H, 2.70% V) = (3.832e+04um H, 6.150e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59704 = (22919 H, 36785 V) = (1.98% H, 2.70% V) = (3.832e+04um H, 6.150e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.982509e+04um
[05/28 17:53:10   1143s] [NR-eGR] 
[05/28 17:53:10   1143s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59702 = (22918 H, 36784 V) = (1.98% H, 2.70% V) = (3.832e+04um H, 6.150e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1143s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Post Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 59619 = (22919 H, 36700 V) = (1.98% H, 2.69% V) = (3.832e+04um H, 6.136e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       numNets=65  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=4733
[05/28 17:53:10   1143s] [NR-eGR] Create a new net group with 51 nets and layer range [3, 8]
[05/28 17:53:10   1143s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Running layer assignment with 1 threads
[05/28 17:53:10   1143s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Generate topology with single threads
[05/28 17:53:10   1143s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       total 2D Cap : 1785075 = (819324 H, 965751 V)
[05/28 17:53:10   1143s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [5, 10]
[05/28 17:53:10   1143s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:53:10   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       earlyGlobalRoute overflow of layer group 6: 0.02% H + 0.00% V. EstWL: 1.009687e+05um
[05/28 17:53:10   1143s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1143s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.02% H + 0.00% V. EstWL: 1.009687e+05um
[05/28 17:53:10   1143s] [NR-eGR] 
[05/28 17:53:10   1143s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60388 = (23256 H, 37132 V) = (2.84% H, 3.84% V) = (3.888e+04um H, 6.208e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1143s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 60385 = (23262 H, 37123 V) = (2.84% H, 3.84% V) = (3.889e+04um H, 6.207e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=607
[05/28 17:53:10   1143s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[05/28 17:53:10   1143s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Running layer assignment with 1 threads
[05/28 17:53:10   1143s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Generate topology with single threads
[05/28 17:53:10   1143s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       total 2D Cap : 3095160 = (1444074 H, 1651086 V)
[05/28 17:53:10   1143s] [NR-eGR] Layer group 7: route 51 net(s) in layer range [3, 8]
[05/28 17:53:10   1143s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:53:10   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72166 = (28750 H, 43416 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.259e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72165 = (28750 H, 43415 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.259e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       earlyGlobalRoute overflow of layer group 7: 0.04% H + 0.00% V. EstWL: 1.206599e+05um
[05/28 17:53:10   1143s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1143s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72165 = (28750 H, 43415 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.259e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72172 = (28752 H, 43420 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.260e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72172 = (28752 H, 43420 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.260e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] [NR-eGR] earlyGlobalRoute overflow of layer group 7: 0.02% H + 0.00% V. EstWL: 1.206716e+05um
[05/28 17:53:10   1143s] [NR-eGR] 
[05/28 17:53:10   1143s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72173 = (28752 H, 43421 V) = (1.99% H, 2.63% V) = (4.807e+04um H, 7.260e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1143s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 72130 = (28767 H, 43363 V) = (1.99% H, 2.63% V) = (4.810e+04um H, 7.250e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       numNets=51  numFullyRipUpNets=51  numPartialRipUpNets=51 routedWL=0
[05/28 17:53:10   1143s] [NR-eGR] Move 51 nets to the existing net group with layer range [3, 10]
[05/28 17:53:10   1143s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Generate topology with single threads
[05/28 17:53:10   1143s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       total 2D Cap : 3328038 = (1599481 H, 1728557 V)
[05/28 17:53:10   1143s] [NR-eGR] Layer group 8: route 52 net(s) in layer range [3, 10]
[05/28 17:53:10   1143s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/28 17:53:10   1143s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 84216 = (34378 H, 49838 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.333e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Usage: 84216 = (34378 H, 49838 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.333e+04um V)
[05/28 17:53:10   1143s] (I)       
[05/28 17:53:10   1143s] (I)       earlyGlobalRoute overflow of layer group 8: 0.02% H + 0.00% V. EstWL: 1.408092e+05um
[05/28 17:53:10   1143s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1143s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1143s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1143s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 84228 = (34378 H, 49850 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.335e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 84229 = (34379 H, 49850 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.335e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 84229 = (34379 H, 49850 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.335e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 1.408309e+05um
[05/28 17:53:10   1144s] [NR-eGR] 
[05/28 17:53:10   1144s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 84228 = (34379 H, 49849 V) = (2.15% H, 2.88% V) = (5.748e+04um H, 8.335e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1144s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Post Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 84176 = (34422 H, 49754 V) = (2.15% H, 2.88% V) = (5.755e+04um H, 8.319e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       numNets=52  numFullyRipUpNets=0  numPartialRipUpNets=15 routedWL=9093
[05/28 17:53:10   1144s] [NR-eGR] Create a new net group with 15 nets and layer range [2, 10]
[05/28 17:53:10   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Running layer assignment with 1 threads
[05/28 17:53:10   1144s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Build MST ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Generate topology with single threads
[05/28 17:53:10   1144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       total 2D Cap : 4882011 = (1599481 H, 3282530 V)
[05/28 17:53:10   1144s] [NR-eGR] Layer group 9: route 15 net(s) in layer range [2, 10]
[05/28 17:53:10   1144s] (I)       ============  Phase 1a Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1a ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 16
[05/28 17:53:10   1144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1b Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1b ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.501055e+05um
[05/28 17:53:10   1144s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/28 17:53:10   1144s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:53:10   1144s] (I)       ============  Phase 1c Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1c ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Level2 Grid: 99 x 93
[05/28 17:53:10   1144s] (I)       Started Two Level Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1d Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1d ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1e Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1e ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] [NR-eGR] earlyGlobalRoute overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.501055e+05um
[05/28 17:53:10   1144s] [NR-eGR] 
[05/28 17:53:10   1144s] (I)       ============  Phase 1f Route ============
[05/28 17:53:10   1144s] (I)       Started Phase 1f ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89776 = (36908 H, 52868 V) = (2.31% H, 1.61% V) = (6.171e+04um H, 8.840e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       ============  Phase 1g Route ============
[05/28 17:53:10   1144s] (I)       Started Post Routing ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Usage: 89755 = (36911 H, 52844 V) = (2.31% H, 1.61% V) = (6.172e+04um H, 8.836e+04um V)
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Running layer assignment with 1 threads
[05/28 17:53:10   1144s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       
[05/28 17:53:10   1144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:53:10   1144s] [NR-eGR]                        OverCon            
[05/28 17:53:10   1144s] [NR-eGR]                         #Gcell     %Gcell
[05/28 17:53:10   1144s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 17:53:10   1144s] [NR-eGR] ----------------------------------------------
[05/28 17:53:10   1144s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]      M5  (5)       136( 0.09%)   ( 0.09%) 
[05/28 17:53:10   1144s] [NR-eGR]      M6  (6)        40( 0.02%)   ( 0.02%) 
[05/28 17:53:10   1144s] [NR-eGR]      M7  (7)        82( 0.04%)   ( 0.04%) 
[05/28 17:53:10   1144s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR]    MRDL (10)         0( 0.00%)   ( 0.00%) 
[05/28 17:53:10   1144s] [NR-eGR] ----------------------------------------------
[05/28 17:53:10   1144s] [NR-eGR] Total              264( 0.02%)   ( 0.02%) 
[05/28 17:53:10   1144s] [NR-eGR] 
[05/28 17:53:10   1144s] (I)       Finished Global Routing ( CPU: 2.23 sec, Real: 2.24 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       total 2D Cap : 4903968 = (1607461 H, 3296507 V)
[05/28 17:53:10   1144s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/28 17:53:10   1144s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/28 17:53:10   1144s] (I)       ============= track Assignment ============
[05/28 17:53:10   1144s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Started Greedy Track Assignment ( Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:53:10   1144s] (I)       Running track assignment with 1 threads
[05/28 17:53:10   1144s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:10   1144s] (I)       Run Multi-thread track assignment
[05/28 17:53:10   1144s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2166.27 MB )
[05/28 17:53:11   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:53:11   1144s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 181485
[05/28 17:53:11   1144s] [NR-eGR]     M2  (2V) length: 2.735648e+05um, number of vias: 243776
[05/28 17:53:11   1144s] [NR-eGR]     M3  (3H) length: 3.195461e+05um, number of vias: 79453
[05/28 17:53:11   1144s] [NR-eGR]     M4  (4V) length: 1.769178e+05um, number of vias: 20003
[05/28 17:53:11   1144s] [NR-eGR]     M5  (5H) length: 1.147413e+05um, number of vias: 6490
[05/28 17:53:11   1144s] [NR-eGR]     M6  (6V) length: 1.084603e+05um, number of vias: 2901
[05/28 17:53:11   1144s] [NR-eGR]     M7  (7H) length: 5.369712e+04um, number of vias: 438
[05/28 17:53:11   1144s] [NR-eGR]     M8  (8V) length: 8.100201e+03um, number of vias: 176
[05/28 17:53:11   1144s] [NR-eGR]     M9  (9H) length: 5.711689e+03um, number of vias: 0
[05/28 17:53:11   1144s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:53:11   1144s] [NR-eGR] Total length: 1.060739e+06um, number of vias: 534722
[05/28 17:53:11   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:53:11   1144s] [NR-eGR] Total eGR-routed clock nets wire length: 6.965958e+04um 
[05/28 17:53:11   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:53:11   1144s] [NR-eGR] Report for selected net(s) only.
[05/28 17:53:11   1144s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 5717
[05/28 17:53:11   1144s] [NR-eGR]     M2  (2V) length: 3.355675e+03um, number of vias: 6358
[05/28 17:53:11   1144s] [NR-eGR]     M3  (3H) length: 1.337478e+04um, number of vias: 4599
[05/28 17:53:11   1144s] [NR-eGR]     M4  (4V) length: 2.079056e+04um, number of vias: 672
[05/28 17:53:11   1144s] [NR-eGR]     M5  (5H) length: 1.075704e+04um, number of vias: 371
[05/28 17:53:11   1144s] [NR-eGR]     M6  (6V) length: 2.068369e+04um, number of vias: 71
[05/28 17:53:11   1144s] [NR-eGR]     M7  (7H) length: 6.949440e+02um, number of vias: 34
[05/28 17:53:11   1144s] [NR-eGR]     M8  (8V) length: 2.888000e+00um, number of vias: 0
[05/28 17:53:11   1144s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/28 17:53:11   1144s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:53:11   1144s] [NR-eGR] Total length: 6.965958e+04um, number of vias: 17822
[05/28 17:53:11   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:53:11   1144s] [NR-eGR] Total routed clock nets wire length: 6.965958e+04um, number of vias: 17822
[05/28 17:53:11   1144s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:53:11   1144s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.19 sec, Real: 3.19 sec, Curr Mem: 2126.27 MB )
[05/28 17:53:11   1144s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/.rgf7EsNp5
[05/28 17:53:11   1144s]       Early Global Route - eGR->NR step done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/28 17:53:11   1144s]     Routing using eGR in eGR->NR Step done.
[05/28 17:53:11   1144s]     Routing using NR in eGR->NR Step...
[05/28 17:53:11   1144s] 
[05/28 17:53:11   1144s] CCOPT: Preparing to route 249 clock nets with NanoRoute.
[05/28 17:53:11   1144s]   118 nets are default rule and 131 are CTS_RULE.
[05/28 17:53:11   1144s]   Removed pre-existing routes for 249 nets.
[05/28 17:53:11   1144s]   Preferred NanoRoute mode settings: Current
[05/28 17:53:11   1144s] -drouteEndIteration 0
[05/28 17:53:11   1144s] -droutePostRouteSpreadWire auto
[05/28 17:53:11   1144s] -routeWithViaOnlyForStandardCellPin false
[05/28 17:53:11   1144s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/28 17:53:11   1144s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/28 17:53:11   1144s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/28 17:53:11   1144s]       Clock detailed routing...
[05/28 17:53:11   1144s]         NanoRoute...
[05/28 17:53:11   1145s] % Begin globalDetailRoute (date=05/28 17:53:11, mem=1776.2M)
[05/28 17:53:11   1145s] 
[05/28 17:53:11   1145s] globalDetailRoute
[05/28 17:53:11   1145s] 
[05/28 17:53:11   1145s] #setNanoRouteMode -drouteAutoStop false
[05/28 17:53:11   1145s] #setNanoRouteMode -drouteEndIteration 5
[05/28 17:53:11   1145s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[05/28 17:53:11   1145s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/28 17:53:11   1145s] #setNanoRouteMode -routeSelectedNetOnly true
[05/28 17:53:11   1145s] #setNanoRouteMode -routeWithEco true
[05/28 17:53:11   1145s] #setNanoRouteMode -routeWithSiDriven false
[05/28 17:53:11   1145s] #setNanoRouteMode -routeWithTimingDriven false
[05/28 17:53:11   1145s] #setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
[05/28 17:53:11   1145s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
[05/28 17:53:11   1145s] ### Time Record (globalDetailRoute) is installed.
[05/28 17:53:11   1145s] #Start globalDetailRoute on Sun May 28 17:53:11 2023
[05/28 17:53:11   1145s] #
[05/28 17:53:11   1145s] ### Time Record (Pre Callback) is installed.
[05/28 17:53:11   1145s] ### Time Record (Pre Callback) is uninstalled.
[05/28 17:53:11   1145s] ### Time Record (DB Import) is installed.
[05/28 17:53:11   1145s] ### Time Record (Timing Data Generation) is installed.
[05/28 17:53:11   1145s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 17:53:11   1145s] ### info: trigger incremental rule import ( 1 new NDR ).
[05/28 17:53:11   1145s] ### info: trigger incremental via import ( 67 new vias ).
[05/28 17:53:11   1145s] ### info: trigger incremental reloading library data ( #rule = 1 #via = 67 ).
[05/28 17:53:11   1145s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/28 17:53:12   1146s] ### Net info: total nets: 53417
[05/28 17:53:12   1146s] ### Net info: dirty nets: 249
[05/28 17:53:12   1146s] ### Net info: marked as disconnected nets: 0
[05/28 17:53:12   1146s] #num needed restored net=0
[05/28 17:53:12   1146s] #need_extraction net=0 (total=53417)
[05/28 17:53:12   1146s] ### Net info: fully routed nets: 0
[05/28 17:53:12   1146s] ### Net info: trivial (< 2 pins) nets: 3456
[05/28 17:53:12   1146s] ### Net info: unrouted nets: 49961
[05/28 17:53:12   1146s] ### Net info: re-extraction nets: 0
[05/28 17:53:12   1146s] ### Net info: selected nets: 249
[05/28 17:53:12   1146s] ### Net info: ignored nets: 0
[05/28 17:53:12   1146s] ### Net info: skip routing nets: 0
[05/28 17:53:13   1146s] ### Time Record (DB Import) is uninstalled.
[05/28 17:53:13   1146s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[05/28 17:53:13   1146s] #RTESIG:78da8d93bd4ec330144699798aabb4439068e2eb9fd86644ea5a1002c46605ea8688348e
[05/28 17:53:13   1146s] #       62a782b7c7c0c0d2d6f17a8f3e1f7dd75e2c9fd70f90a12eb05a79229841d83c50421495
[05/28 17:53:13   1146s] #       2bd44c97a84d1c3ddd66978be5ddfd23320ebbbaf316f257e7ba6b98bc1dc1db10dabeb9
[05/28 17:53:13   1146s] #       fa63282520206ffb601b3b1e473483304ee752b8a2900537b8ce355f19e43e8c71781415
[05/28 17:53:13   1146s] #       aa82ecd7ea3ca7b84aca6bc5e2b5512d46d97eda1f85903099f247c618202934f93990ef
[05/28 17:53:13   1146s] #       3a578713a4a4492fe431240d5131036202b232ec87b2ed7b7798bc09763f18ce85ac4c3d
[05/28 17:53:13   1146s] #       0557d8375b0cdbcfc26e27335a1bdedb8fdabc0c02abaa2cc66627d77e3388f365a3a0f8
[05/28 17:53:13   1146s] #       bf95d3550a156d0e2c11a6084d16ae844e33d58c1c89e91295e473203deb61a25224fec2
[05/28 17:53:13   1146s] #       1b3c895d7c0354ec1f57
[05/28 17:53:13   1146s] #
[05/28 17:53:13   1146s] #Skip comparing routing design signature in db-snapshot flow
[05/28 17:53:13   1147s] #RTESIG:78da8d93bd4ec330144699798aabb4439068e2eb7f3322752d080162b3027543441a4789
[05/28 17:53:13   1147s] #       53c1db63606069eb78bd479f8fef272f96cfeb07c8d01428572311cc226c1e28219aaa15
[05/28 17:53:13   1147s] #       1a664a34368e9e6eb3cbc5f2eefe1119875dd58e0ef257efdb6b984637c0e84268bafaea
[05/28 17:53:13   1147s] #       8fa1948080bce982abdd701c310cc2309d4be19a42167cef5b5f7f65908f6188c3a3a8d0
[05/28 17:53:13   1147s] #       12b25fabf39ce63a296f348bd746b518e5ba697f1442c254ca1f196380a430e4e740be6b
[05/28 17:53:13   1147s] #       7d154e908a26bd90c7903444c50c8809c8cab0efcba6ebfc611a6d70fbde722e94b4d514
[05/28 17:53:13   1147s] #       7ce1de5cd16f3f0bb79dece05c786f3e2afbd20b94b22c867aa7d6e3a617e7978d82e27f
[05/28 17:53:13   1147s] #       2ba7572974b439b04498e438ab62d484269bd1c2a419392347617adb5af1399099f93c4d
[05/28 17:53:13   1147s] #       e277bdc193d8c5376a952c07
[05/28 17:53:13   1147s] #
[05/28 17:53:13   1147s] ### Time Record (Global Routing) is installed.
[05/28 17:53:13   1147s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:53:13   1147s] ### Time Record (Data Preparation) is installed.
[05/28 17:53:13   1147s] #Start routing data preparation on Sun May 28 17:53:13 2023
[05/28 17:53:13   1147s] #
[05/28 17:53:13   1147s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/28 17:53:13   1147s] #Minimum voltage of a net in the design = 0.000.
[05/28 17:53:13   1147s] #Maximum voltage of a net in the design = 0.950.
[05/28 17:53:13   1147s] #Voltage range [0.000 - 0.000] has 581 nets.
[05/28 17:53:13   1147s] #Voltage range [0.000 - 0.750] has 49989 nets.
[05/28 17:53:13   1147s] #Voltage range [0.750 - 0.750] has 2 nets.
[05/28 17:53:13   1147s] #Voltage range [0.000 - 0.950] has 2840 nets.
[05/28 17:53:13   1147s] #Voltage range [0.750 - 0.950] has 5 nets.
[05/28 17:53:13   1147s] ### Time Record (Cell Pin Access) is installed.
[05/28 17:53:13   1147s] #Rebuild pin access data for design.
[05/28 17:53:14   1147s] #Initial pin access analysis.
[05/28 17:53:14   1147s] #Detail pin access analysis.
[05/28 17:53:19   1152s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 17:53:19   1153s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/28 17:53:19   1153s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 17:53:19   1153s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/28 17:53:19   1153s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/28 17:53:19   1153s] #Regenerating Ggrids automatically.
[05/28 17:53:19   1153s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/28 17:53:19   1153s] #Using automatically generated G-grids.
[05/28 17:53:19   1153s] #Done routing data preparation.
[05/28 17:53:19   1153s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1892.06 (MB), peak = 2057.18 (MB)
[05/28 17:53:19   1153s] ### Time Record (Data Preparation) is uninstalled.
[05/28 17:53:20   1153s] ### Time Record (Special Wire Merging) is installed.
[05/28 17:53:20   1153s] #Merging special wires: starts on Sun May 28 17:53:20 2023 with memory = 1893.98 (MB), peak = 2057.18 (MB)
[05/28 17:53:20   1153s] #
[05/28 17:53:20   1153s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:20   1153s] ### Time Record (Special Wire Merging) is uninstalled.
[05/28 17:53:20   1153s] #
[05/28 17:53:20   1153s] #Connectivity extraction summary:
[05/28 17:53:20   1153s] #249 (6.72%) nets are without wires.
[05/28 17:53:20   1153s] #3456 nets are fixed|skipped|trivial (not extracted).
[05/28 17:53:20   1153s] #Total number of nets = 3705.
[05/28 17:53:20   1153s] ### Total number of dirty nets = 296.
[05/28 17:53:20   1153s] #
[05/28 17:53:20   1153s] #Start instance access analysis using 1 thread...
[05/28 17:53:20   1153s] ### Time Record (Instance Pin Access) is installed.
[05/28 17:53:21   1154s] #0 instance pins are hard to access
[05/28 17:53:21   1154s] #Instance access analysis statistics:
[05/28 17:53:21   1154s] #Cpu time = 00:00:01
[05/28 17:53:21   1154s] #Elapsed time = 00:00:01
[05/28 17:53:21   1154s] #Increased memory = 6.98 (MB)
[05/28 17:53:21   1154s] #Total memory = 1902.15 (MB)
[05/28 17:53:21   1154s] #Peak memory = 2057.18 (MB)
[05/28 17:53:21   1154s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 17:53:21   1154s] #reading routing guides ......
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Finished routing data preparation on Sun May 28 17:53:21 2023
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Cpu time = 00:00:08
[05/28 17:53:21   1155s] #Elapsed time = 00:00:08
[05/28 17:53:21   1155s] #Increased memory = 94.85 (MB)
[05/28 17:53:21   1155s] #Total memory = 1902.18 (MB)
[05/28 17:53:21   1155s] #Peak memory = 2057.18 (MB)
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] ### Time Record (Global Routing) is installed.
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Start global routing on Sun May 28 17:53:21 2023
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Start global routing initialization on Sun May 28 17:53:21 2023
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Number of eco nets is 0
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] #Start global routing data preparation on Sun May 28 17:53:21 2023
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] ### build_merged_routing_blockage_rect_list starts on Sun May 28 17:53:21 2023 with memory = 1902.39 (MB), peak = 2057.18 (MB)
[05/28 17:53:21   1155s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:21   1155s] #Start routing resource analysis on Sun May 28 17:53:21 2023
[05/28 17:53:21   1155s] #
[05/28 17:53:21   1155s] ### init_is_bin_blocked starts on Sun May 28 17:53:21 2023 with memory = 1902.44 (MB), peak = 2057.18 (MB)
[05/28 17:53:21   1155s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:21   1155s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun May 28 17:53:21 2023 with memory = 1907.89 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1155s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1155s] ### adjust_flow_cap starts on Sun May 28 17:53:22 2023 with memory = 1908.52 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1155s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1155s] ### adjust_partial_route_blockage starts on Sun May 28 17:53:22 2023 with memory = 1908.52 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1155s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1155s] ### set_via_blocked starts on Sun May 28 17:53:22 2023 with memory = 1908.52 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### copy_flow starts on Sun May 28 17:53:22 2023 with memory = 1908.52 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] #Routing resource analysis is done on Sun May 28 17:53:22 2023
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] ### report_flow_cap starts on Sun May 28 17:53:22 2023 with memory = 1908.53 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] #  Resource Analysis:
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 17:53:22   1156s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 17:53:22   1156s] #  --------------------------------------------------------------
[05/28 17:53:22   1156s] #  M1             H        3212        1853       32190    56.06%
[05/28 17:53:22   1156s] #  M2             V        3413        1981       32190    35.95%
[05/28 17:53:22   1156s] #  M3             H        1608         925       32190    35.97%
[05/28 17:53:22   1156s] #  M4             V        1707         990       32190    36.21%
[05/28 17:53:22   1156s] #  M5             H         805         461       32190    35.68%
[05/28 17:53:22   1156s] #  M6             V        1348           0       32190     0.15%
[05/28 17:53:22   1156s] #  M7             H         586          47       32190     0.00%
[05/28 17:53:22   1156s] #  M8             V         621          53       32190     1.23%
[05/28 17:53:22   1156s] #  M9             H         316           0       32190     0.57%
[05/28 17:53:22   1156s] #  MRDL           V         165           0       32190    10.81%
[05/28 17:53:22   1156s] #  --------------------------------------------------------------
[05/28 17:53:22   1156s] #  Total                  13782      19.81%      321900    21.26%
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #  118 nets (0.22%) with 1 preferred extra spacing.
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### analyze_m2_tracks starts on Sun May 28 17:53:22 2023 with memory = 1908.53 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### report_initial_resource starts on Sun May 28 17:53:22 2023 with memory = 1908.54 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### mark_pg_pins_accessibility starts on Sun May 28 17:53:22 2023 with memory = 1908.54 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### set_net_region starts on Sun May 28 17:53:22 2023 with memory = 1908.54 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #Global routing data preparation is done on Sun May 28 17:53:22 2023
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1908.54 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] ### prepare_level starts on Sun May 28 17:53:22 2023 with memory = 1908.56 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] #Routing guide is on.
[05/28 17:53:22   1156s] ### init level 1 starts on Sun May 28 17:53:22 2023 with memory = 1908.57 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### Level 1 hgrid = 185 X 174
[05/28 17:53:22   1156s] ### init level 2 starts on Sun May 28 17:53:22 2023 with memory = 1908.92 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### Level 2 hgrid = 47 X 44
[05/28 17:53:22   1156s] ### prepare_level_flow starts on Sun May 28 17:53:22 2023 with memory = 1910.41 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #Global routing initialization is done on Sun May 28 17:53:22 2023
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1910.41 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] #
[05/28 17:53:22   1156s] ### init_flow_edge starts on Sun May 28 17:53:22 2023 with memory = 1910.45 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] #start global routing iteration 1...
[05/28 17:53:22   1156s] ### init_flow_edge starts on Sun May 28 17:53:22 2023 with memory = 1912.58 (MB), peak = 2057.18 (MB)
[05/28 17:53:22   1156s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:22   1156s] ### routing at level 2 (topmost level) iter 0
[05/28 17:53:23   1156s] ### measure_qor starts on Sun May 28 17:53:23 2023 with memory = 1916.07 (MB), peak = 2057.18 (MB)
[05/28 17:53:23   1156s] ### measure_congestion starts on Sun May 28 17:53:23 2023 with memory = 1916.07 (MB), peak = 2057.18 (MB)
[05/28 17:53:23   1156s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:23   1156s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:23   1156s] ### routing at level 2 (topmost level) iter 1
[05/28 17:53:23   1157s] ### measure_qor starts on Sun May 28 17:53:23 2023 with memory = 1916.80 (MB), peak = 2057.18 (MB)
[05/28 17:53:23   1157s] ### measure_congestion starts on Sun May 28 17:53:23 2023 with memory = 1916.80 (MB), peak = 2057.18 (MB)
[05/28 17:53:23   1157s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:23   1157s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:23   1157s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1916.80 (MB), peak = 2057.18 (MB)
[05/28 17:53:23   1157s] #
[05/28 17:53:23   1157s] ### Time Record (Track Assignment) is installed.
[05/28 17:53:23   1157s] #
[05/28 17:53:23   1157s] #Start Track Assignment in HTA flow.
[05/28 17:53:24   1157s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/28 17:53:24   1157s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[05/28 17:53:24   1157s] #Complete Track Assignment.
[05/28 17:53:24   1157s] #
[05/28 17:53:24   1157s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:53:24   1157s] #start global routing iteration 2...
[05/28 17:53:24   1157s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 17:53:25   1158s] ### measure_qor starts on Sun May 28 17:53:25 2023 with memory = 1928.86 (MB), peak = 2057.18 (MB)
[05/28 17:53:25   1158s] ### measure_congestion starts on Sun May 28 17:53:25 2023 with memory = 1928.86 (MB), peak = 2057.18 (MB)
[05/28 17:53:25   1158s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:25   1158s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:25   1158s] ### measure_congestion starts on Sun May 28 17:53:25 2023 with memory = 1928.86 (MB), peak = 2057.18 (MB)
[05/28 17:53:25   1158s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:25   1158s] ### routing at level 1 iter 1 for 0 hboxes
[05/28 17:53:25   1159s] ### measure_qor starts on Sun May 28 17:53:25 2023 with memory = 1932.38 (MB), peak = 2057.18 (MB)
[05/28 17:53:25   1159s] ### measure_congestion starts on Sun May 28 17:53:25 2023 with memory = 1932.38 (MB), peak = 2057.18 (MB)
[05/28 17:53:25   1159s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:25   1159s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1932.38 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] ### route_end starts on Sun May 28 17:53:26 2023 with memory = 1932.38 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Total number of trivial nets (e.g. < 2 pins) = 3456 (skipped).
[05/28 17:53:26   1159s] #Total number of selected nets for routing = 249.
[05/28 17:53:26   1159s] #Total number of unselected nets (but routable) for routing = 49712 (skipped).
[05/28 17:53:26   1159s] #Total number of nets in the design = 53417.
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #49712 skipped nets do not have any wires.
[05/28 17:53:26   1159s] #249 routable nets have only global wires.
[05/28 17:53:26   1159s] #249 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Routed net constraints summary:
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #      Default                118            0              0               0  
[05/28 17:53:26   1159s] #     CTS_RULE                  0          131            131               0  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #        Total                118          131            131               0  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Routing constraints summary of the whole design:
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #      Default                118            0              0           49712  
[05/28 17:53:26   1159s] #     CTS_RULE                  0          131            131               0  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #        Total                118          131            131           49712  
[05/28 17:53:26   1159s] #----------------------------------------------------------------------------
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] ### cal_base_flow starts on Sun May 28 17:53:26 2023 with memory = 1932.39 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### init_flow_edge starts on Sun May 28 17:53:26 2023 with memory = 1932.39 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### cal_flow starts on Sun May 28 17:53:26 2023 with memory = 1932.39 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### report_overcon starts on Sun May 28 17:53:26 2023 with memory = 1932.41 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #                 OverCon          
[05/28 17:53:26   1159s] #                  #Gcell    %Gcell
[05/28 17:53:26   1159s] #     Layer           (1)   OverCon  Flow/Cap
[05/28 17:53:26   1159s] #  ----------------------------------------------
[05/28 17:53:26   1159s] #  M1            0(0.00%)   (0.00%)     0.54  
[05/28 17:53:26   1159s] #  M2            1(0.00%)   (0.00%)     0.04  
[05/28 17:53:26   1159s] #  M3            2(0.01%)   (0.01%)     0.05  
[05/28 17:53:26   1159s] #  M4            2(0.01%)   (0.01%)     0.06  
[05/28 17:53:26   1159s] #  M5            3(0.01%)   (0.01%)     0.06  
[05/28 17:53:26   1159s] #  M6            1(0.00%)   (0.00%)     0.06  
[05/28 17:53:26   1159s] #  M7            6(0.02%)   (0.02%)     0.02  
[05/28 17:53:26   1159s] #  M8            0(0.00%)   (0.00%)     0.00  
[05/28 17:53:26   1159s] #  M9            0(0.00%)   (0.00%)     0.00  
[05/28 17:53:26   1159s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[05/28 17:53:26   1159s] #  ----------------------------------------------
[05/28 17:53:26   1159s] #     Total     15(0.01%)   (0.01%)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/28 17:53:26   1159s] #  Overflow after GR: 0.00% H + 0.00% V
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### cal_base_flow starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### init_flow_edge starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### cal_flow starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### export_cong_map starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### PDZT_Export::export_cong_map starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### import_cong_map starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### update starts on Sun May 28 17:53:26 2023 with memory = 1932.43 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] #Complete Global Routing.
[05/28 17:53:26   1159s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 17:53:26   1159s] #Total wire length = 68474 um.
[05/28 17:53:26   1159s] #Total half perimeter of net bounding box = 54652 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M1 = 0 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M2 = 2829 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M3 = 12863 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M4 = 20555 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M5 = 10774 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M6 = 20661 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M7 = 793 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M8 = 0 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER M9 = 0 um.
[05/28 17:53:26   1159s] #Total wire length on LAYER MRDL = 0 um.
[05/28 17:53:26   1159s] #Total number of vias = 12956
[05/28 17:53:26   1159s] #Up-Via Summary (total 12956):
[05/28 17:53:26   1159s] #           
[05/28 17:53:26   1159s] #-----------------------
[05/28 17:53:26   1159s] # M1               5657
[05/28 17:53:26   1159s] # M2               3565
[05/28 17:53:26   1159s] # M3               2665
[05/28 17:53:26   1159s] # M4                611
[05/28 17:53:26   1159s] # M5                362
[05/28 17:53:26   1159s] # M6                 62
[05/28 17:53:26   1159s] # M7                 34
[05/28 17:53:26   1159s] #-----------------------
[05/28 17:53:26   1159s] #                 12956 
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Total number of involved priority nets 249
[05/28 17:53:26   1159s] #Maximum src to sink distance for priority net 1127.0
[05/28 17:53:26   1159s] #Average of max src_to_sink distance for priority net 208.5
[05/28 17:53:26   1159s] #Average of ave src_to_sink distance for priority net 184.3
[05/28 17:53:26   1159s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### report_overcon starts on Sun May 28 17:53:26 2023 with memory = 1932.46 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### report_overcon starts on Sun May 28 17:53:26 2023 with memory = 1932.46 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] #Max overcon = 1 tracks.
[05/28 17:53:26   1159s] #Total overcon = 0.01%.
[05/28 17:53:26   1159s] #Worst layer Gcell overcon rate = 0.02%.
[05/28 17:53:26   1159s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Global routing statistics:
[05/28 17:53:26   1159s] #Cpu time = 00:00:05
[05/28 17:53:26   1159s] #Elapsed time = 00:00:05
[05/28 17:53:26   1159s] #Increased memory = 30.28 (MB)
[05/28 17:53:26   1159s] #Total memory = 1932.46 (MB)
[05/28 17:53:26   1159s] #Peak memory = 2057.18 (MB)
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #Finished global routing on Sun May 28 17:53:26 2023
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] #
[05/28 17:53:26   1159s] ### Time Record (Global Routing) is uninstalled.
[05/28 17:53:26   1159s] ### Time Record (Track Assignment) is installed.
[05/28 17:53:26   1159s] #reading routing guides ......
[05/28 17:53:26   1159s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:53:26   1159s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1918.36 (MB), peak = 2057.18 (MB)
[05/28 17:53:26   1159s] ### Time Record (Track Assignment) is installed.
[05/28 17:53:26   1159s] #Start Track Assignment.
[05/28 17:53:27   1160s] #Done with 2312 horizontal wires in 2 hboxes and 2669 vertical wires in 2 hboxes.
[05/28 17:53:27   1161s] #Done with 2221 horizontal wires in 2 hboxes and 2591 vertical wires in 2 hboxes.
[05/28 17:53:28   1161s] #Complete Track Assignment.
[05/28 17:53:28   1161s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 17:53:28   1161s] #Total wire length = 71249 um.
[05/28 17:53:28   1161s] #Total half perimeter of net bounding box = 54652 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M1 = 2485 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M2 = 2753 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M3 = 12663 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M4 = 20986 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M5 = 10888 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M6 = 20668 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M7 = 794 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M8 = 10 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER M9 = 0 um.
[05/28 17:53:28   1161s] #Total wire length on LAYER MRDL = 0 um.
[05/28 17:53:28   1161s] #Total number of vias = 12956
[05/28 17:53:28   1161s] #Up-Via Summary (total 12956):
[05/28 17:53:28   1161s] #           
[05/28 17:53:28   1161s] #-----------------------
[05/28 17:53:28   1161s] # M1               5657
[05/28 17:53:28   1161s] # M2               3565
[05/28 17:53:28   1161s] # M3               2665
[05/28 17:53:28   1161s] # M4                611
[05/28 17:53:28   1161s] # M5                362
[05/28 17:53:28   1161s] # M6                 62
[05/28 17:53:28   1161s] # M7                 34
[05/28 17:53:28   1161s] #-----------------------
[05/28 17:53:28   1161s] #                 12956 
[05/28 17:53:28   1161s] #
[05/28 17:53:28   1161s] ### Time Record (Track Assignment) is uninstalled.
[05/28 17:53:28   1161s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1939.73 (MB), peak = 2057.18 (MB)
[05/28 17:53:28   1161s] #
[05/28 17:53:28   1161s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 17:53:28   1161s] #Cpu time = 00:00:15
[05/28 17:53:28   1161s] #Elapsed time = 00:00:15
[05/28 17:53:28   1161s] #Increased memory = 132.56 (MB)
[05/28 17:53:28   1161s] #Total memory = 1939.73 (MB)
[05/28 17:53:28   1161s] #Peak memory = 2057.18 (MB)
[05/28 17:53:28   1161s] ### Time Record (Detail Routing) is installed.
[05/28 17:53:28   1162s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/28 17:53:29   1162s] #
[05/28 17:53:29   1162s] #Start Detail Routing..
[05/28 17:53:29   1162s] #start initial detail routing ...
[05/28 17:53:29   1162s] ### Design has 296 dirty nets
[05/28 17:54:24   1217s] # ECO: 24.9% of the total area was rechecked for DRC, and 48.6% required routing.
[05/28 17:54:24   1217s] #   number of violations = 11
[05/28 17:54:24   1217s] #
[05/28 17:54:24   1217s] #    By Layer and Type :
[05/28 17:54:24   1217s] #	         MetSpc    Short   Totals
[05/28 17:54:24   1217s] #	M1            0        0        0
[05/28 17:54:24   1217s] #	M2            0        0        0
[05/28 17:54:24   1217s] #	M3            2        1        3
[05/28 17:54:24   1217s] #	M4            5        0        5
[05/28 17:54:24   1217s] #	M5            2        0        2
[05/28 17:54:24   1217s] #	M6            0        1        1
[05/28 17:54:24   1217s] #	Totals        9        2       11
[05/28 17:54:24   1217s] #cpu time = 00:00:55, elapsed time = 00:00:55, memory = 2045.14 (MB), peak = 2057.18 (MB)
[05/28 17:54:24   1217s] #start 1st optimization iteration ...
[05/28 17:54:24   1218s] #   number of violations = 0
[05/28 17:54:24   1218s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2046.43 (MB), peak = 2057.18 (MB)
[05/28 17:54:24   1218s] #Complete Detail Routing.
[05/28 17:54:24   1218s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 17:54:24   1218s] #Total wire length = 70506 um.
[05/28 17:54:24   1218s] #Total half perimeter of net bounding box = 54652 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M1 = 2 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M2 = 737 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M3 = 14255 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M4 = 23007 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M5 = 10874 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M6 = 20795 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M7 = 793 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M8 = 43 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER M9 = 0 um.
[05/28 17:54:24   1218s] #Total wire length on LAYER MRDL = 0 um.
[05/28 17:54:24   1218s] #Total number of vias = 17147
[05/28 17:54:24   1218s] #Up-Via Summary (total 17147):
[05/28 17:54:24   1218s] #           
[05/28 17:54:24   1218s] #-----------------------
[05/28 17:54:24   1218s] # M1               5664
[05/28 17:54:24   1218s] # M2               5455
[05/28 17:54:24   1218s] # M3               4793
[05/28 17:54:24   1218s] # M4                700
[05/28 17:54:24   1218s] # M5                437
[05/28 17:54:24   1218s] # M6                 64
[05/28 17:54:24   1218s] # M7                 34
[05/28 17:54:24   1218s] #-----------------------
[05/28 17:54:24   1218s] #                 17147 
[05/28 17:54:24   1218s] #
[05/28 17:54:24   1218s] #Total number of DRC violations = 0
[05/28 17:54:24   1218s] ### Time Record (Detail Routing) is uninstalled.
[05/28 17:54:24   1218s] #Cpu time = 00:00:57
[05/28 17:54:24   1218s] #Elapsed time = 00:00:57
[05/28 17:54:24   1218s] #Increased memory = -6.31 (MB)
[05/28 17:54:24   1218s] #Total memory = 1933.44 (MB)
[05/28 17:54:24   1218s] #Peak memory = 2057.18 (MB)
[05/28 17:54:24   1218s] #detailRoute Statistics:
[05/28 17:54:24   1218s] #Cpu time = 00:00:57
[05/28 17:54:24   1218s] #Elapsed time = 00:00:57
[05/28 17:54:24   1218s] #Increased memory = -6.31 (MB)
[05/28 17:54:24   1218s] #Total memory = 1933.44 (MB)
[05/28 17:54:24   1218s] #Peak memory = 2057.18 (MB)
[05/28 17:54:24   1218s] #Skip updating routing design signature in db-snapshot flow
[05/28 17:54:24   1218s] ### Time Record (DB Export) is installed.
[05/28 17:54:24   1218s] Extracting standard cell pins and blockage ...... 
[05/28 17:54:24   1218s] Pin and blockage extraction finished
[05/28 17:54:25   1218s] ### Time Record (DB Export) is uninstalled.
[05/28 17:54:25   1218s] ### Time Record (Post Callback) is installed.
[05/28 17:54:25   1218s] ### Time Record (Post Callback) is uninstalled.
[05/28 17:54:25   1218s] #
[05/28 17:54:25   1218s] #globalDetailRoute statistics:
[05/28 17:54:25   1218s] #Cpu time = 00:01:14
[05/28 17:54:25   1218s] #Elapsed time = 00:01:14
[05/28 17:54:25   1218s] #Increased memory = 116.59 (MB)
[05/28 17:54:25   1218s] #Total memory = 1892.85 (MB)
[05/28 17:54:25   1218s] #Peak memory = 2057.18 (MB)
[05/28 17:54:25   1218s] #Number of warnings = 2
[05/28 17:54:25   1218s] #Total number of warnings = 6
[05/28 17:54:25   1218s] #Number of fails = 0
[05/28 17:54:25   1218s] #Total number of fails = 0
[05/28 17:54:25   1218s] #Complete globalDetailRoute on Sun May 28 17:54:25 2023
[05/28 17:54:25   1218s] #
[05/28 17:54:25   1218s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 17:54:25   1218s] ### 
[05/28 17:54:25   1218s] ###   Scalability Statistics
[05/28 17:54:25   1218s] ### 
[05/28 17:54:25   1218s] ### --------------------------------+----------------+----------------+----------------+
[05/28 17:54:25   1218s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/28 17:54:25   1218s] ### --------------------------------+----------------+----------------+----------------+
[05/28 17:54:25   1218s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/28 17:54:25   1218s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/28 17:54:25   1218s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/28 17:54:25   1218s] ###   DB Import                     |        00:00:02|        00:00:02|             1.0|
[05/28 17:54:25   1218s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[05/28 17:54:25   1218s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[05/28 17:54:25   1218s] ###   Instance Pin Access           |        00:00:01|        00:00:01|             1.0|
[05/28 17:54:25   1218s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/28 17:54:25   1218s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/28 17:54:25   1218s] ###   Global Routing                |        00:00:04|        00:00:04|             1.0|
[05/28 17:54:25   1218s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[05/28 17:54:25   1218s] ###   Detail Routing                |        00:00:57|        00:00:57|             1.0|
[05/28 17:54:25   1218s] ###   Entire Command                |        00:01:14|        00:01:14|             1.0|
[05/28 17:54:25   1218s] ### --------------------------------+----------------+----------------+----------------+
[05/28 17:54:25   1218s] ### 
[05/28 17:54:25   1218s] % End globalDetailRoute (date=05/28 17:54:25, total cpu=0:01:14, real=0:01:14, peak res=2023.5M, current mem=1892.9M)
[05/28 17:54:25   1218s]         NanoRoute done. (took cpu=0:01:14 real=0:01:14)
[05/28 17:54:25   1218s]       Clock detailed routing done.
[05/28 17:54:25   1218s] Checking guided vs. routed lengths for 249 nets...
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]       
[05/28 17:54:25   1218s]       Guided max path lengths
[05/28 17:54:25   1218s]       =======================
[05/28 17:54:25   1218s]       
[05/28 17:54:25   1218s]       ----------------------------------------
[05/28 17:54:25   1218s]       From (um)    To (um)     Number of paths
[05/28 17:54:25   1218s]       ----------------------------------------
[05/28 17:54:25   1218s]          0.000      200.000          151
[05/28 17:54:25   1218s]        200.000      400.000           47
[05/28 17:54:25   1218s]        400.000      600.000           44
[05/28 17:54:25   1218s]        600.000      800.000            3
[05/28 17:54:25   1218s]        800.000     1000.000            3
[05/28 17:54:25   1218s]       1000.000     1200.000            1
[05/28 17:54:25   1218s]       ----------------------------------------
[05/28 17:54:25   1218s]       
[05/28 17:54:25   1218s]       Deviation of routing from guided max path lengths
[05/28 17:54:25   1218s]       =================================================
[05/28 17:54:25   1218s]       
[05/28 17:54:25   1218s]       --------------------------------------
[05/28 17:54:25   1218s]       From (%)    To (%)     Number of paths
[05/28 17:54:25   1218s]       --------------------------------------
[05/28 17:54:25   1218s]       below         0.000           90
[05/28 17:54:25   1218s]         0.000      20.000          139
[05/28 17:54:25   1218s]        20.000      40.000           14
[05/28 17:54:25   1218s]        40.000      60.000            3
[05/28 17:54:25   1218s]        60.000      80.000            0
[05/28 17:54:25   1218s]        80.000     100.000            1
[05/28 17:54:25   1218s]       100.000     120.000            1
[05/28 17:54:25   1218s]       120.000     140.000            1
[05/28 17:54:25   1218s]       --------------------------------------
[05/28 17:54:25   1218s]       
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Top 10 notable deviations of routed length from guided length
[05/28 17:54:25   1218s]     =============================================================
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_BLENDER_1/CTS_10 (101 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    54.416um, total =   370.423um
[05/28 17:54:25   1218s]     Routed length:  max path =    65.664um, total =   408.718um
[05/28 17:54:25   1218s]     Deviation:      max path =    20.670%,  total =    10.338%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_13 (101 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    65.058um, total =   333.792um
[05/28 17:54:25   1218s]     Routed length:  max path =    58.027um, total =   382.991um
[05/28 17:54:25   1218s]     Deviation:      max path =   -10.807%,  total =    14.739%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_4 (98 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    89.832um, total =   355.676um
[05/28 17:54:25   1218s]     Routed length:  max path =    95.267um, total =   407.489um
[05/28 17:54:25   1218s]     Deviation:      max path =     6.050%,  total =    14.567%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_10 (96 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    94.240um, total =   356.439um
[05/28 17:54:25   1218s]     Routed length:  max path =    92.987um, total =   405.697um
[05/28 17:54:25   1218s]     Deviation:      max path =    -1.330%,  total =    13.819%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_RISC_CORE/I_DATA_PATH_net23233 (17 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =   112.024um, total =   153.367um
[05/28 17:54:25   1218s]     Routed length:  max path =   111.264um, total =   172.639um
[05/28 17:54:25   1218s]     Deviation:      max path =    -0.678%,  total =    12.566%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_2 (95 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =   101.080um, total =   351.576um
[05/28 17:54:25   1218s]     Routed length:  max path =    80.371um, total =   395.261um
[05/28 17:54:25   1218s]     Deviation:      max path =   -20.488%,  total =    12.425%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_11 (100 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    67.790um, total =   354.311um
[05/28 17:54:25   1218s]     Routed length:  max path =    72.656um, total =   397.967um
[05/28 17:54:25   1218s]     Deviation:      max path =     7.178%,  total =    12.321%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_BLENDER_1/CTS_6 (96 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =    82.384um, total =   374.525um
[05/28 17:54:25   1218s]     Routed length:  max path =    91.180um, total =   419.992um
[05/28 17:54:25   1218s]     Deviation:      max path =    10.677%,  total =    12.140%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_20 (101 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =   205.050um, total =   442.011um
[05/28 17:54:25   1218s]     Routed length:  max path =   196.840um, total =   495.645um
[05/28 17:54:25   1218s]     Deviation:      max path =    -4.004%,  total =    12.134%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s]     Net I_SDRAM_TOP/I_SDRAM_IF/CTS_22 (100 terminals)
[05/28 17:54:25   1218s]     Guided length:  max path =   101.384um, total =   373.160um
[05/28 17:54:25   1218s]     Routed length:  max path =   104.083um, total =   416.493um
[05/28 17:54:25   1218s]     Deviation:      max path =     2.662%,  total =    11.612%
[05/28 17:54:25   1218s] 
[05/28 17:54:25   1218s] Set FIXED routing status on 249 net(s)
[05/28 17:54:25   1218s] Set FIXED placed status on 245 instance(s)
[05/28 17:54:25   1218s]       Route Remaining Unrouted Nets...
[05/28 17:54:25   1218s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/28 17:54:25   1218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2266.4M
[05/28 17:54:25   1218s] All LLGs are deleted
[05/28 17:54:25   1218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2266.4M
[05/28 17:54:25   1218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.021, MEM:2257.2M
[05/28 17:54:25   1218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.021, MEM:2257.2M
[05/28 17:54:25   1218s] ### Creating LA Mngr. totSessionCpu=0:20:19 mem=2257.2M
[05/28 17:54:25   1218s] LayerId::1 widthSet size::4
[05/28 17:54:25   1218s] LayerId::2 widthSet size::4
[05/28 17:54:25   1218s] LayerId::3 widthSet size::5
[05/28 17:54:25   1218s] LayerId::4 widthSet size::5
[05/28 17:54:25   1218s] LayerId::5 widthSet size::5
[05/28 17:54:25   1218s] LayerId::6 widthSet size::5
[05/28 17:54:25   1218s] LayerId::7 widthSet size::5
[05/28 17:54:25   1218s] LayerId::8 widthSet size::5
[05/28 17:54:25   1218s] LayerId::9 widthSet size::4
[05/28 17:54:25   1218s] LayerId::10 widthSet size::2
[05/28 17:54:25   1218s] Updating RC grid for preRoute extraction ...
[05/28 17:54:25   1218s] Initializing multi-corner capacitance tables ... 
[05/28 17:54:25   1219s] Initializing multi-corner resistance tables ...
[05/28 17:54:25   1219s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.337112 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.892100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:54:25   1219s] ### Creating LA Mngr, finished. totSessionCpu=0:20:19 mem=2253.2M
[05/28 17:54:26   1219s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2253.16 MB )
[05/28 17:54:26   1219s] (I)       Started Loading and Dumping File ( Curr Mem: 2253.16 MB )
[05/28 17:54:26   1219s] (I)       Reading DB...
[05/28 17:54:26   1219s] (I)       Read data from FE... (mem=2253.2M)
[05/28 17:54:26   1219s] (I)       Read nodes and places... (mem=2253.2M)
[05/28 17:54:26   1219s] (I)       Done Read nodes and places (cpu=0.050s, mem=2268.0M)
[05/28 17:54:26   1219s] (I)       Read nets... (mem=2268.0M)
[05/28 17:54:26   1219s] (I)       Done Read nets (cpu=0.180s, mem=2283.5M)
[05/28 17:54:26   1219s] (I)       Done Read data from FE (cpu=0.230s, mem=2283.5M)
[05/28 17:54:26   1219s] (I)       before initializing RouteDB syMemory usage = 2283.5 MB
[05/28 17:54:26   1219s] (I)       Honor MSV route constraint: false
[05/28 17:54:26   1219s] (I)       Maximum routing layer  : 127
[05/28 17:54:26   1219s] (I)       Minimum routing layer  : 2
[05/28 17:54:26   1219s] (I)       Supply scale factor H  : 1.00
[05/28 17:54:26   1219s] (I)       Supply scale factor V  : 1.00
[05/28 17:54:26   1219s] (I)       Tracks used by clock wire: 0
[05/28 17:54:26   1219s] (I)       Reverse direction      : 
[05/28 17:54:26   1219s] (I)       Honor partition pin guides: true
[05/28 17:54:26   1219s] (I)       Route selected nets only: false
[05/28 17:54:26   1219s] (I)       Route secondary PG pins: false
[05/28 17:54:26   1219s] (I)       Second PG max fanout   : 2147483647
[05/28 17:54:26   1219s] (I)       Apply function for special wires: true
[05/28 17:54:26   1219s] (I)       Layer by layer blockage reading: true
[05/28 17:54:26   1219s] (I)       Offset calculation fix : true
[05/28 17:54:26   1219s] (I)       Route stripe layer range: 
[05/28 17:54:26   1219s] (I)       Honor partition fences : 
[05/28 17:54:26   1219s] (I)       Honor partition pin    : 
[05/28 17:54:26   1219s] (I)       Honor partition fences with feedthrough: 
[05/28 17:54:26   1219s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:54:26   1219s] (I)       Use row-based GCell size
[05/28 17:54:26   1219s] (I)       Use row-based GCell align
[05/28 17:54:26   1219s] (I)       GCell unit size   : 1672
[05/28 17:54:26   1219s] (I)       GCell multiplier  : 1
[05/28 17:54:26   1219s] (I)       GCell row height  : 1672
[05/28 17:54:26   1219s] (I)       Actual row height : 1672
[05/28 17:54:26   1219s] (I)       GCell align ref   : 10032 10032
[05/28 17:54:26   1219s] [NR-eGR] Track table information for default rule: 
[05/28 17:54:26   1219s] [NR-eGR] M1 has no routable track
[05/28 17:54:26   1219s] [NR-eGR] M2 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M3 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M4 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M5 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M6 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M7 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M8 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] M9 has single uniform track structure
[05/28 17:54:26   1219s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:54:26   1219s] (I)       ===========================================================================
[05/28 17:54:26   1219s] (I)       == Report All Rule Vias ==
[05/28 17:54:26   1219s] (I)       ===========================================================================
[05/28 17:54:26   1219s] (I)        Via Rule : (Default)
[05/28 17:54:26   1219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:54:26   1219s] (I)       ---------------------------------------------------------------------------
[05/28 17:54:26   1219s] (I)        1    4 : VIA12SQ                     1 : VIA12SQ_C                
[05/28 17:54:26   1219s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:54:26   1219s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:54:26   1219s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:54:26   1219s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:54:26   1219s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:54:26   1219s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:54:26   1219s] (I)        8   43 : VIA89_C                    44 : VIA89                    
[05/28 17:54:26   1219s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:54:26   1219s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:54:26   1219s] (I)       ===========================================================================
[05/28 17:54:26   1219s] (I)        Via Rule : CTS_RULE
[05/28 17:54:26   1219s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:54:26   1219s] (I)       ---------------------------------------------------------------------------
[05/28 17:54:26   1219s] (I)        1    1 : VIA12SQ_C                 245 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/28 17:54:26   1219s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:54:26   1219s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     262 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/28 17:54:26   1219s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     267 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/28 17:54:26   1219s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     276 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/28 17:54:26   1219s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     281 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/28 17:54:26   1219s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     290 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/28 17:54:26   1219s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:54:26   1219s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:54:26   1219s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:54:26   1219s] (I)       ===========================================================================
[05/28 17:54:26   1219s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2283.54 MB )
[05/28 17:54:26   1219s] [NR-eGR] Read 94267 PG shapes
[05/28 17:54:26   1219s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2283.54 MB )
[05/28 17:54:26   1219s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:54:26   1219s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:54:26   1219s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:54:26   1219s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:54:26   1219s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:54:26   1219s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:54:26   1219s] [NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[05/28 17:54:26   1219s] (I)       readDataFromPlaceDB
[05/28 17:54:26   1219s] (I)       Read net information..
[05/28 17:54:26   1219s] [NR-eGR] Read numTotalNets=49959  numIgnoredNets=249
[05/28 17:54:26   1219s] (I)       Read testcase time = 0.030 seconds
[05/28 17:54:26   1219s] 
[05/28 17:54:26   1219s] (I)       early_global_route_priority property id does not exist.
[05/28 17:54:26   1219s] (I)       Start initializing grid graph
[05/28 17:54:26   1219s] (I)       End initializing grid graph
[05/28 17:54:26   1219s] (I)       Model blockages into capacity
[05/28 17:54:26   1219s] (I)       Read Num Blocks=117287  Num Prerouted Wires=20379  Num CS=0
[05/28 17:54:26   1219s] (I)       Started Modeling ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 1 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 2 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 8312
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 3 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 8402
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 4 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 2425
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 5 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 866
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 6 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 286
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 7 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 54
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 8 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 34
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 9 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Started Modeling Layer 10 ( Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:54:26   1219s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2294.54 MB )
[05/28 17:54:26   1219s] (I)       -- layer congestion ratio --
[05/28 17:54:26   1219s] (I)       Layer 1 : 0.100000
[05/28 17:54:26   1219s] (I)       Layer 2 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 3 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 4 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 5 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 6 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 7 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 8 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 9 : 0.700000
[05/28 17:54:26   1219s] (I)       Layer 10 : 0.700000
[05/28 17:54:26   1219s] (I)       ----------------------------
[05/28 17:54:26   1219s] (I)       Number of ignored nets = 249
[05/28 17:54:26   1219s] (I)       Number of fixed nets = 249.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 17:54:26   1219s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:54:26   1219s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:54:26   1219s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2294.5 MB
[05/28 17:54:26   1219s] (I)       Ndr track 0 does not exist
[05/28 17:54:26   1219s] (I)       Ndr track 0 does not exist
[05/28 17:54:26   1219s] (I)       Ndr track 0 does not exist
[05/28 17:54:26   1219s] (I)       Layer1  viaCost=200.00
[05/28 17:54:26   1219s] (I)       Layer2  viaCost=200.00
[05/28 17:54:26   1219s] (I)       Layer3  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer4  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer5  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer6  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer7  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer8  viaCost=100.00
[05/28 17:54:26   1219s] (I)       Layer9  viaCost=300.00
[05/28 17:54:26   1219s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:54:26   1219s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:54:26   1219s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:54:26   1219s] (I)       Site width          :   152  (dbu)
[05/28 17:54:26   1219s] (I)       Row height          :  1672  (dbu)
[05/28 17:54:26   1219s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:54:26   1219s] (I)       GCell width         :  1672  (dbu)
[05/28 17:54:26   1219s] (I)       GCell height        :  1672  (dbu)
[05/28 17:54:26   1219s] (I)       Grid                :   491   461    10
[05/28 17:54:26   1219s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:54:26   1219s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:54:26   1219s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:54:26   1219s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:54:26   1219s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:54:26   1219s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:54:26   1219s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:54:26   1219s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:54:26   1219s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:54:26   1219s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:54:26   1219s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:54:26   1219s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:54:26   1219s] (I)       --------------------------------------------------------
[05/28 17:54:26   1219s] 
[05/28 17:54:26   1219s] [NR-eGR] ============ Routing rule table ============
[05/28 17:54:26   1219s] [NR-eGR] Rule id: 0  Rule name: CTS_RULE  Nets: 0 
[05/28 17:54:26   1219s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:54:26   1219s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:54:26   1219s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:54:26   1219s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:54:26   1219s] [NR-eGR] Rule id: 1  Nets: 0 
[05/28 17:54:26   1219s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:54:26   1219s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:54:26   1219s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:54:26   1219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:54:26   1219s] [NR-eGR] Rule id: 2  Nets: 49710 
[05/28 17:54:26   1219s] (I)       ID:2  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:54:26   1219s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:54:26   1219s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:54:26   1219s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:54:26   1219s] [NR-eGR] ========================================
[05/28 17:54:26   1219s] [NR-eGR] 
[05/28 17:54:26   1219s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:54:26   1219s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:54:26   1219s] (I)       After initializing earlyGlobalRoute syMemory usage = 2303.6 MB
[05/28 17:54:26   1219s] (I)       Finished Loading and Dumping File ( CPU: 0.47 sec, Real: 0.48 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1219s] (I)       Started Global Routing ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1219s] (I)       ============= Initialization =============
[05/28 17:54:26   1220s] (I)       totalPins=176405  totalGlobalPin=172088 (97.55%)
[05/28 17:54:26   1220s] (I)       Started Build MST ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Generate topology with single threads
[05/28 17:54:26   1220s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:54:26   1220s] [NR-eGR] Layer group 1: route 49710 net(s) in layer range [2, 10]
[05/28 17:54:26   1220s] (I)       ============  Phase 1a Route ============
[05/28 17:54:26   1220s] (I)       Started Phase 1a ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:54:26   1220s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Usage: 592305 = (287395 H, 304910 V) = (18.08% H, 9.38% V) = (4.805e+05um H, 5.098e+05um V)
[05/28 17:54:26   1220s] (I)       
[05/28 17:54:26   1220s] (I)       ============  Phase 1b Route ============
[05/28 17:54:26   1220s] (I)       Started Phase 1b ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Usage: 592633 = (287508 H, 305125 V) = (18.09% H, 9.39% V) = (4.807e+05um H, 5.102e+05um V)
[05/28 17:54:26   1220s] (I)       
[05/28 17:54:26   1220s] (I)       earlyGlobalRoute overflow of layer group 1: 0.43% H + 0.03% V. EstWL: 9.908824e+05um
[05/28 17:54:26   1220s] (I)       Congestion metric : 0.43%H 0.03%V, 0.46%HV
[05/28 17:54:26   1220s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:54:26   1220s] (I)       ============  Phase 1c Route ============
[05/28 17:54:26   1220s] (I)       Started Phase 1c ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Level2 Grid: 99 x 93
[05/28 17:54:26   1220s] (I)       Started Two Level Routing ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:26   1220s] (I)       Usage: 592726 = (287508 H, 305218 V) = (18.09% H, 9.39% V) = (4.807e+05um H, 5.103e+05um V)
[05/28 17:54:26   1220s] (I)       
[05/28 17:54:26   1220s] (I)       ============  Phase 1d Route ============
[05/28 17:54:26   1220s] (I)       Started Phase 1d ( Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Usage: 592865 = (287527 H, 305338 V) = (18.09% H, 9.39% V) = (4.807e+05um H, 5.105e+05um V)
[05/28 17:54:27   1220s] (I)       
[05/28 17:54:27   1220s] (I)       ============  Phase 1e Route ============
[05/28 17:54:27   1220s] (I)       Started Phase 1e ( Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Usage: 592865 = (287527 H, 305338 V) = (18.09% H, 9.39% V) = (4.807e+05um H, 5.105e+05um V)
[05/28 17:54:27   1220s] (I)       
[05/28 17:54:27   1220s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 9.912703e+05um
[05/28 17:54:27   1220s] [NR-eGR] 
[05/28 17:54:27   1220s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       Running layer assignment with 1 threads
[05/28 17:54:27   1220s] (I)       Finished Phase 1l ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       ============  Phase 1l Route ============
[05/28 17:54:27   1220s] (I)       
[05/28 17:54:27   1220s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:54:27   1220s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:54:27   1220s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:54:27   1220s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/28 17:54:27   1220s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:54:27   1220s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:54:27   1220s] [NR-eGR]      M2  (2)       138( 0.10%)        69( 0.05%)        47( 0.03%)         3( 0.00%)   ( 0.18%) 
[05/28 17:54:27   1220s] [NR-eGR]      M3  (3)      1243( 0.87%)        76( 0.05%)        17( 0.01%)         0( 0.00%)   ( 0.93%) 
[05/28 17:54:27   1220s] [NR-eGR]      M4  (4)        46( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:54:27   1220s] [NR-eGR]      M5  (5)       424( 0.30%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/28 17:54:27   1220s] [NR-eGR]      M6  (6)        86( 0.04%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:54:27   1220s] [NR-eGR]      M7  (7)       226( 0.11%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[05/28 17:54:27   1220s] [NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:54:27   1220s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:54:27   1220s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:54:27   1220s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:54:27   1220s] [NR-eGR] Total             2167( 0.15%)       152( 0.01%)        64( 0.00%)         3( 0.00%)   ( 0.16%) 
[05/28 17:54:27   1220s] [NR-eGR] 
[05/28 17:54:27   1220s] (I)       Finished Global Routing ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1220s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:54:27   1221s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.09% H + 0.00% V
[05/28 17:54:27   1221s] [NR-eGR] Overflow after earlyGlobalRoute 0.09% H + 0.00% V
[05/28 17:54:27   1221s] (I)       ============= track Assignment ============
[05/28 17:54:27   1221s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2303.61 MB )
[05/28 17:54:27   1221s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1221s] (I)       Started Greedy Track Assignment ( Curr Mem: 2303.61 MB )
[05/28 17:54:27   1221s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:54:27   1221s] (I)       Running track assignment with 1 threads
[05/28 17:54:27   1221s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:27   1221s] (I)       Run Multi-thread track assignment
[05/28 17:54:28   1221s] (I)       Finished Greedy Track Assignment ( CPU: 0.68 sec, Real: 0.67 sec, Curr Mem: 2303.61 MB )
[05/28 17:54:28   1222s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:54:28   1222s] [NR-eGR]     M1  (1F) length: 2.117000e+00um, number of vias: 181900
[05/28 17:54:28   1222s] [NR-eGR]     M2  (2V) length: 2.834500e+05um, number of vias: 243851
[05/28 17:54:28   1222s] [NR-eGR]     M3  (3H) length: 3.365131e+05um, number of vias: 80106
[05/28 17:54:28   1222s] [NR-eGR]     M4  (4V) length: 1.864040e+05um, number of vias: 20274
[05/28 17:54:28   1222s] [NR-eGR]     M5  (5H) length: 1.185468e+05um, number of vias: 6718
[05/28 17:54:28   1222s] [NR-eGR]     M6  (6V) length: 1.149076e+05um, number of vias: 3028
[05/28 17:54:28   1222s] [NR-eGR]     M7  (7H) length: 5.855397e+04um, number of vias: 458
[05/28 17:54:28   1222s] [NR-eGR]     M8  (8V) length: 9.138292e+03um, number of vias: 173
[05/28 17:54:28   1222s] [NR-eGR]     M9  (9H) length: 5.931789e+03um, number of vias: 0
[05/28 17:54:28   1222s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:54:28   1222s] [NR-eGR] Total length: 1.113448e+06um, number of vias: 536508
[05/28 17:54:28   1222s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:54:28   1222s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/28 17:54:28   1222s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:54:28   1222s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.74 sec, Real: 2.74 sec, Curr Mem: 2272.61 MB )
[05/28 17:54:28   1222s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.3 real=0:00:03.3)
[05/28 17:54:28   1222s]     Routing using NR in eGR->NR Step done.
[05/28 17:54:28   1222s] Net route status summary:
[05/28 17:54:28   1222s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:54:28   1222s]   Non-clock: 53168 (unrouted=3458, trialRouted=49710, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:54:28   1222s] 
[05/28 17:54:28   1222s] CCOPT: Done with clock implementation routing.
[05/28 17:54:28   1222s] 
[05/28 17:54:28   1222s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:21 real=0:01:21)
[05/28 17:54:28   1222s]   Clock implementation routing done.
[05/28 17:54:28   1222s]   Leaving CCOpt scope - extractRC...
[05/28 17:54:28   1222s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/28 17:54:28   1222s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:54:28   1222s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:54:28   1222s] Extraction called for design 'ORCA_TOP' of instances=47374 and nets=53417 using extraction engine 'preRoute' .
[05/28 17:54:28   1222s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:54:28   1222s] RC Extraction called in multi-corner(2) mode.
[05/28 17:54:28   1222s] RCMode: PreRoute
[05/28 17:54:28   1222s]       RC Corner Indexes            0       1   
[05/28 17:54:28   1222s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:54:28   1222s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:54:28   1222s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:54:28   1222s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:54:28   1222s] Shrink Factor                : 1.00000
[05/28 17:54:28   1222s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:54:28   1222s] Using capacitance table file ...
[05/28 17:54:28   1222s] LayerId::1 widthSet size::4
[05/28 17:54:28   1222s] LayerId::2 widthSet size::4
[05/28 17:54:28   1222s] LayerId::3 widthSet size::5
[05/28 17:54:28   1222s] LayerId::4 widthSet size::5
[05/28 17:54:28   1222s] LayerId::5 widthSet size::5
[05/28 17:54:28   1222s] LayerId::6 widthSet size::5
[05/28 17:54:28   1222s] LayerId::7 widthSet size::5
[05/28 17:54:28   1222s] LayerId::8 widthSet size::5
[05/28 17:54:28   1222s] LayerId::9 widthSet size::4
[05/28 17:54:28   1222s] LayerId::10 widthSet size::2
[05/28 17:54:28   1222s] Updating RC grid for preRoute extraction ...
[05/28 17:54:28   1222s] Initializing multi-corner capacitance tables ... 
[05/28 17:54:29   1222s] Initializing multi-corner resistance tables ...
[05/28 17:54:29   1222s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.321142 ; uaWl: 1.000000 ; uaWlH: 0.419938 ; aWlH: 0.000000 ; Pmax: 0.892400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:54:29   1223s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2261.609M)
[05/28 17:54:29   1223s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/28 17:54:29   1223s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
[05/28 17:54:29   1223s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:54:29   1223s] End AAE Lib Interpolated Model. (MEM=2261.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:54:30   1223s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:54:30   1223s]   Clock DAG stats after routing clock trees:
[05/28 17:54:30   1223s]     cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:30   1223s]     cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:30   1223s]     cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:30   1223s]     sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:30   1223s]     wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:30   1223s]     wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:30   1223s]     hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:30   1223s]   Clock DAG net violations after routing clock trees:
[05/28 17:54:30   1223s]     Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:30   1223s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/28 17:54:30   1223s]     Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:30   1223s]     Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:30   1223s]     Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:30   1223s]     Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:30   1223s]     Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:30   1223s]     Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:30   1223s]     Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:30   1223s]     Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:30   1223s]     Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:30   1223s]     Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:30   1223s]     Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:30   1223s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/28 17:54:30   1223s]      Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:30   1223s]      ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:30   1223s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:30   1223s]   Primary reporting skew groups after routing clock trees:
[05/28 17:54:30   1223s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:30   1223s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:30   1223s]         max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:30   1223s]   Skew group summary after routing clock trees:
[05/28 17:54:30   1223s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:30   1223s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:30   1223s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:30   1223s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:30   1223s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:30   1223s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:30   1223s]   CCOpt::Phase::Routing done. (took cpu=0:01:23 real=0:01:23)
[05/28 17:54:30   1223s]   CCOpt::Phase::PostConditioning...
[05/28 17:54:30   1223s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/28 17:54:30   1223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2309.3M
[05/28 17:54:30   1223s] z: 2, totalTracks: 1
[05/28 17:54:30   1223s] z: 4, totalTracks: 1
[05/28 17:54:30   1223s] z: 6, totalTracks: 1
[05/28 17:54:30   1223s] z: 8, totalTracks: 1
[05/28 17:54:30   1223s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:54:30   1223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2309.3M
[05/28 17:54:30   1223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2309.3M
[05/28 17:54:30   1223s] Core basic site is unit
[05/28 17:54:30   1224s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:54:30   1224s] SiteArray: use 9,633,792 bytes
[05/28 17:54:30   1224s] SiteArray: current memory after site array memory allocation 2318.5M
[05/28 17:54:30   1224s] SiteArray: FP blocked sites are writable
[05/28 17:54:30   1224s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:54:30   1224s] SiteArray: use 2,625,536 bytes
[05/28 17:54:30   1224s] SiteArray: current memory after site array memory allocation 2321.0M
[05/28 17:54:30   1224s] SiteArray: FP blocked sites are writable
[05/28 17:54:30   1224s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:54:30   1224s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:54:30   1224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:54:30   1224s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2321.0M
[05/28 17:54:30   1224s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:54:30   1224s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:2321.0M
[05/28 17:54:30   1224s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2321.0M
[05/28 17:54:30   1224s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:54:30   1224s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:2321.0M
[05/28 17:54:30   1224s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.278, MEM:2321.0M
[05/28 17:54:30   1224s] OPERPROF:     Starting CMU at level 3, MEM:2321.0M
[05/28 17:54:30   1224s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2321.0M
[05/28 17:54:30   1224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.341, MEM:2321.0M
[05/28 17:54:30   1224s] 
[05/28 17:54:30   1224s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2321.0MB).
[05/28 17:54:30   1224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.460, REAL:0.471, MEM:2321.0M
[05/28 17:54:30   1224s]   Removing CTS place status from clock tree and sinks.
[05/28 17:54:30   1224s]   Removed CTS place status from 244 clock cells (out of 252 ) and 0 clock sinks (out of 0 ).
[05/28 17:54:30   1224s]   Switching to inst based legalization.
[05/28 17:54:30   1224s]   PostConditioning...
[05/28 17:54:30   1224s]     PostConditioning active optimizations:
[05/28 17:54:30   1224s]      - DRV fixing with cell sizing and buffering
[05/28 17:54:30   1224s]      - Skew fixing with cell sizing
[05/28 17:54:30   1224s]     
[05/28 17:54:30   1224s]     Currently running CTS, using active skew data
[05/28 17:54:30   1224s]     Reset bufferability constraints...
[05/28 17:54:30   1224s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/28 17:54:30   1224s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:54:30   1224s]     Upsizing to fix DRVs...
[05/28 17:54:30   1224s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:54:31   1224s]     CCOpt-PostConditioning: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/28 17:54:31   1224s]     
[05/28 17:54:31   1224s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/28 17:54:31   1224s]     ============================================
[05/28 17:54:31   1224s]     
[05/28 17:54:31   1224s]     Cell changes by Net Type:
[05/28 17:54:31   1224s]     
[05/28 17:54:31   1224s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1224s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/28 17:54:31   1224s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1224s]     top                0                    0           0            0                    0                  0
[05/28 17:54:31   1224s]     trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:54:31   1224s]     leaf               0                    0           0            0                    0                  0
[05/28 17:54:31   1224s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1224s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:54:31   1224s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1224s]     
[05/28 17:54:31   1224s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/28 17:54:31   1224s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/28 17:54:31   1224s]     
[05/28 17:54:31   1224s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/28 17:54:31   1224s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:31   1224s]       cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:31   1224s]       cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:31   1224s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:31   1224s]       wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:31   1224s]       wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:31   1224s]       hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:31   1224s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/28 17:54:31   1224s]       Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:31   1224s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/28 17:54:31   1224s]       Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:31   1224s]       Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:31   1224s]       Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:31   1224s]       Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:31   1224s]       Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:31   1224s]       Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:31   1224s]       Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:31   1224s]       Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:31   1224s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:31   1224s]       Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:31   1224s]       Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:31   1224s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/28 17:54:31   1224s]        Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:31   1224s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:31   1224s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:31   1224s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/28 17:54:31   1224s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1224s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:31   1224s]           max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:31   1224s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/28 17:54:31   1224s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:31   1224s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:31   1224s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1224s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1224s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:31   1224s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:31   1224s]     Upsizing to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:54:31   1224s]     Recomputing CTS skew targets...
[05/28 17:54:31   1224s]     Resolving skew group constraints...
[05/28 17:54:31   1225s]       Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
[05/28 17:54:31   1225s]     Resolving skew group constraints done.
[05/28 17:54:31   1225s]     Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 17:54:31   1225s]     Fixing DRVs...
[05/28 17:54:31   1225s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:54:31   1225s]     CCOpt-PostConditioning: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/28 17:54:31   1225s]     
[05/28 17:54:31   1225s]     PRO Statistics: Fix DRVs (cell sizing):
[05/28 17:54:31   1225s]     =======================================
[05/28 17:54:31   1225s]     
[05/28 17:54:31   1225s]     Cell changes by Net Type:
[05/28 17:54:31   1225s]     
[05/28 17:54:31   1225s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1225s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/28 17:54:31   1225s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1225s]     top                0                    0           0            0                    0                  0
[05/28 17:54:31   1225s]     trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:54:31   1225s]     leaf               0                    0           0            0                    0                  0
[05/28 17:54:31   1225s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1225s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 17:54:31   1225s]     -------------------------------------------------------------------------------------------------------------------
[05/28 17:54:31   1225s]     
[05/28 17:54:31   1225s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/28 17:54:31   1225s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/28 17:54:31   1225s]     
[05/28 17:54:31   1225s]     Clock DAG stats PostConditioning after DRV fixing:
[05/28 17:54:31   1225s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:31   1225s]       cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:31   1225s]       cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:31   1225s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:31   1225s]       wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:31   1225s]       wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:31   1225s]       hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:31   1225s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/28 17:54:31   1225s]       Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:31   1225s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/28 17:54:31   1225s]       Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:31   1225s]       Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:31   1225s]       Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:31   1225s]       Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:31   1225s]       Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:31   1225s]       Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:31   1225s]       Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:31   1225s]       Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:31   1225s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:31   1225s]       Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:31   1225s]       Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:31   1225s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/28 17:54:31   1225s]        Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:31   1225s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:31   1225s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:31   1225s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/28 17:54:31   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1225s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:31   1225s]           max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:31   1225s]     Skew group summary PostConditioning after DRV fixing:
[05/28 17:54:31   1225s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:31   1225s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:31   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1225s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:31   1225s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:31   1225s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:31   1225s]     Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:54:31   1225s]     Buffering to fix DRVs...
[05/28 17:54:31   1225s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/28 17:54:31   1225s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 17:54:32   1225s]     Inserted 0 buffers and inverters.
[05/28 17:54:32   1225s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/28 17:54:32   1225s]     CCOpt-PostConditioning: nets considered: 249, nets tested: 249, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[05/28 17:54:32   1225s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/28 17:54:32   1225s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:32   1225s]       cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:32   1225s]       cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:32   1225s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:32   1225s]       wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:32   1225s]       wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:32   1225s]       hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:32   1225s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/28 17:54:32   1225s]       Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:32   1225s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/28 17:54:32   1225s]       Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:32   1225s]       Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:32   1225s]       Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:32   1225s]       Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:32   1225s]       Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:32   1225s]       Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:32   1225s]       Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:32   1225s]       Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:32   1225s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:32   1225s]       Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:32   1225s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/28 17:54:32   1225s]        Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:32   1225s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:32   1225s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:32   1225s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:32   1225s]           max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:32   1225s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/28 17:54:32   1225s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:32   1225s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:32   1225s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:32   1225s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Slew Diagnostics: After DRV fixing
[05/28 17:54:32   1225s]     ==================================
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Global Causes:
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     -----
[05/28 17:54:32   1225s]     Cause
[05/28 17:54:32   1225s]     -----
[05/28 17:54:32   1225s]       (empty table)
[05/28 17:54:32   1225s]     -----
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Top 5 overslews:
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     Overslew    Causes                                          Driving Pin
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     0.078ns     1. Inst already optimally sized (AO22X1_HVT)    I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
[05/28 17:54:32   1225s]        -        2. Route buffering full search disabled                        -
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     Cause                                   Occurences
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     Inst already optimally sized                1
[05/28 17:54:32   1225s]     Route buffering full search disabled        1
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Violation diagnostics counts from the 1 nodes that have violations:
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     Cause                                   Occurences
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     Inst already optimally sized                1
[05/28 17:54:32   1225s]     Route buffering full search disabled        1
[05/28 17:54:32   1225s]     --------------------------------------------------
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Fixing Skew by cell sizing...
[05/28 17:54:32   1225s]     Path optimization required 0 stage delay updates 
[05/28 17:54:32   1225s]     Resized 0 clock insts to decrease delay.
[05/28 17:54:32   1225s]     Fixing short paths with downsize only
[05/28 17:54:32   1225s]     Path optimization required 0 stage delay updates 
[05/28 17:54:32   1225s]     Resized 0 clock insts to increase delay.
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     PRO Statistics: Fix Skew (cell sizing):
[05/28 17:54:32   1225s]     =======================================
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Cell changes by Net Type:
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     top                0            0           0            0                    0                0
[05/28 17:54:32   1225s]     trunk              0            0           0            0                    0                0
[05/28 17:54:32   1225s]     leaf               0            0           0            0                    0                0
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     Total              0            0           0            0                    0                0
[05/28 17:54:32   1225s]     -------------------------------------------------------------------------------------------------
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/28 17:54:32   1225s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/28 17:54:32   1225s]     
[05/28 17:54:32   1225s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/28 17:54:32   1225s]       cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:32   1225s]       cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:32   1225s]       cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:32   1225s]       sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:32   1225s]       wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:32   1225s]       wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:32   1225s]       hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:32   1225s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/28 17:54:32   1225s]       Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:32   1225s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/28 17:54:32   1225s]       Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:32   1225s]       Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:32   1225s]       Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:32   1225s]       Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:32   1225s]       Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:32   1225s]       Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:32   1225s]       Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:32   1225s]       Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:32   1225s]       Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:32   1225s]       Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:32   1225s]       Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:32   1225s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/28 17:54:32   1225s]        Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:32   1225s]        ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:32   1225s]      Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:32   1225s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]           min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:32   1225s]           max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:32   1225s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/28 17:54:32   1225s]       skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:32   1225s]       skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]       skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:32   1225s]       skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:32   1225s]       skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:32   1225s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 17:54:32   1225s]     Reconnecting optimized routes...
[05/28 17:54:32   1225s]     Reset timing graph...
[05/28 17:54:32   1225s] Ignoring AAE DB Resetting ...
[05/28 17:54:32   1225s]     Reset timing graph done.
[05/28 17:54:32   1225s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 17:54:32   1225s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2314.5M
[05/28 17:54:32   1226s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.220, REAL:0.162, MEM:2314.5M
[05/28 17:54:32   1226s]     Leaving CCOpt scope - ClockRefiner...
[05/28 17:54:32   1226s]     Assigned high priority to 0 cells.
[05/28 17:54:32   1226s]     Performing Single Pass Refine Place.
[05/28 17:54:32   1226s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/28 17:54:32   1226s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2314.5M
[05/28 17:54:32   1226s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2314.5M
[05/28 17:54:32   1226s] z: 2, totalTracks: 1
[05/28 17:54:32   1226s] z: 4, totalTracks: 1
[05/28 17:54:32   1226s] z: 6, totalTracks: 1
[05/28 17:54:32   1226s] z: 8, totalTracks: 1
[05/28 17:54:32   1226s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:54:32   1226s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2314.5M
[05/28 17:54:32   1226s] Info: 340 insts are soft-fixed.
[05/28 17:54:32   1226s] OPERPROF:       Starting CMU at level 4, MEM:2314.5M
[05/28 17:54:32   1226s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.014, MEM:2314.5M
[05/28 17:54:32   1226s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.190, REAL:0.198, MEM:2314.5M
[05/28 17:54:32   1226s] 
[05/28 17:54:32   1226s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2314.5MB).
[05/28 17:54:32   1226s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.306, MEM:2314.5M
[05/28 17:54:32   1226s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.306, MEM:2314.5M
[05/28 17:54:32   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.12
[05/28 17:54:32   1226s] OPERPROF: Starting RefinePlace at level 1, MEM:2314.5M
[05/28 17:54:32   1226s] *** Starting refinePlace (0:20:27 mem=2314.5M) ***
[05/28 17:54:32   1226s] Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
[05/28 17:54:33   1226s] Info: 340 insts are soft-fixed.
[05/28 17:54:33   1226s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:54:33   1226s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:54:33   1226s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:54:33   1226s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:54:33   1226s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2314.5M
[05/28 17:54:33   1226s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2314.5M
[05/28 17:54:33   1226s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2314.5M
[05/28 17:54:33   1226s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2314.5M
[05/28 17:54:33   1226s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2314.5M
[05/28 17:54:33   1226s] Starting refinePlace ...
[05/28 17:54:33   1226s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 17:54:33   1226s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2314.5MB) @(0:20:27 - 0:20:27).
[05/28 17:54:33   1226s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:54:33   1226s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 17:54:33   1226s] 
[05/28 17:54:33   1226s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:54:33   1227s] 
[05/28 17:54:33   1227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:54:35   1229s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:54:35   1229s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2314.5MB) @(0:20:27 - 0:20:29).
[05/28 17:54:35   1229s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:54:35   1229s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2314.5MB
[05/28 17:54:35   1229s] Statistics of distance of Instance movement in refine placement:
[05/28 17:54:35   1229s]   maximum (X+Y) =         0.00 um
[05/28 17:54:35   1229s]   mean    (X+Y) =         0.00 um
[05/28 17:54:35   1229s] Summary Report:
[05/28 17:54:35   1229s] Instances move: 0 (out of 47333 movable)
[05/28 17:54:35   1229s] Instances flipped: 0
[05/28 17:54:35   1229s] Mean displacement: 0.00 um
[05/28 17:54:35   1229s] Max displacement: 0.00 um 
[05/28 17:54:35   1229s] Total instances moved : 0
[05/28 17:54:35   1229s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.510, REAL:2.517, MEM:2314.5M
[05/28 17:54:35   1229s] Total net bbox length = 9.617e+05 (4.595e+05 5.022e+05) (ext = 4.011e+04)
[05/28 17:54:35   1229s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2314.5MB
[05/28 17:54:35   1229s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2314.5MB) @(0:20:27 - 0:20:29).
[05/28 17:54:35   1229s] *** Finished refinePlace (0:20:29 mem=2314.5M) ***
[05/28 17:54:35   1229s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.12
[05/28 17:54:35   1229s] OPERPROF: Finished RefinePlace at level 1, CPU:2.710, REAL:2.723, MEM:2314.5M
[05/28 17:54:35   1229s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2314.5M
[05/28 17:54:35   1229s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.160, REAL:0.154, MEM:2314.5M
[05/28 17:54:35   1229s]     Moved 0, flipped 0 and cell swapped 0 of 5438 clock instance(s) during refinement.
[05/28 17:54:35   1229s]     The largest move was 0 microns for .
[05/28 17:54:35   1229s]     Moved 0 and flipped 0 of 244 clock instances (excluding sinks) during refinement
[05/28 17:54:35   1229s]     The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/28 17:54:35   1229s]     Moved 0 and flipped 0 of 5194 clock sinks during refinement.
[05/28 17:54:35   1229s]     The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/28 17:54:35   1229s]     Revert refine place priority changes on 0 cells.
[05/28 17:54:35   1229s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.2 real=0:00:03.2)
[05/28 17:54:35   1229s]     Set dirty flag on 3 insts, 7 nets
[05/28 17:54:35   1229s]   PostConditioning done.
[05/28 17:54:35   1229s] Net route status summary:
[05/28 17:54:35   1229s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=249, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:54:35   1229s]   Non-clock: 53168 (unrouted=3458, trialRouted=49710, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3456, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 17:54:35   1229s]   Update timing and DAG stats after post-conditioning...
[05/28 17:54:35   1229s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 17:54:35   1229s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 17:54:35   1229s] End AAE Lib Interpolated Model. (MEM=2314.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:54:36   1229s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:54:36   1229s]   Clock DAG stats after post-conditioning:
[05/28 17:54:36   1229s]     cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:36   1229s]     cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:36   1229s]     cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:36   1229s]     sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:36   1229s]     wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:36   1229s]     wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:36   1229s]     hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:36   1229s]   Clock DAG net violations after post-conditioning:
[05/28 17:54:36   1229s]     Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:36   1229s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/28 17:54:36   1229s]     Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:36   1229s]     Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:36   1229s]     Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:36   1229s]     Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:36   1229s]     Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:36   1229s]     Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:36   1229s]     Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:36   1229s]     Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:36   1229s]     Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:36   1229s]     Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:36   1229s]     Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:36   1229s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/28 17:54:36   1229s]      Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:36   1229s]      ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:36   1229s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:36   1229s]   Primary reporting skew groups after post-conditioning:
[05/28 17:54:36   1229s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:36   1229s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:36   1229s]         max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:36   1229s]   Skew group summary after post-conditioning:
[05/28 17:54:36   1229s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:36   1229s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:36   1229s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:36   1229s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:36   1229s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:36   1230s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:36   1230s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.2 real=0:00:06.1)
[05/28 17:54:36   1230s]   Setting CTS place status to fixed for clock tree and sinks.
[05/28 17:54:36   1230s]   numClockCells = 252, numClockCellsFixed = 252, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/28 17:54:36   1230s]   Post-balance tidy up or trial balance steps...
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG stats at end of CTS:
[05/28 17:54:36   1230s]   ==============================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   --------------------------------------------------------------
[05/28 17:54:36   1230s]   Cell type                     Count    Area        Capacitance
[05/28 17:54:36   1230s]   --------------------------------------------------------------
[05/28 17:54:36   1230s]   Buffers                          0        0.000        0.000
[05/28 17:54:36   1230s]   Inverters                      176     1507.836      176.802
[05/28 17:54:36   1230s]   Integrated Clock Gates          31      197.978       21.678
[05/28 17:54:36   1230s]   Non-Integrated Clock Gates       0        0.000        0.000
[05/28 17:54:36   1230s]   Clock Logic                     37      102.674       32.840
[05/28 17:54:36   1230s]   All                            244     1808.489      231.320
[05/28 17:54:36   1230s]   --------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG wire lengths at end of CTS:
[05/28 17:54:36   1230s]   =====================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   --------------------
[05/28 17:54:36   1230s]   Type     Wire Length
[05/28 17:54:36   1230s]   --------------------
[05/28 17:54:36   1230s]   Top           0.000
[05/28 17:54:36   1230s]   Trunk     23854.954
[05/28 17:54:36   1230s]   Leaf      46651.097
[05/28 17:54:36   1230s]   Total     70506.051
[05/28 17:54:36   1230s]   --------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG hp wire lengths at end of CTS:
[05/28 17:54:36   1230s]   ========================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   -----------------------
[05/28 17:54:36   1230s]   Type     hp Wire Length
[05/28 17:54:36   1230s]   -----------------------
[05/28 17:54:36   1230s]   Top            0.000
[05/28 17:54:36   1230s]   Trunk      22217.840
[05/28 17:54:36   1230s]   Leaf       31082.074
[05/28 17:54:36   1230s]   Total      53299.914
[05/28 17:54:36   1230s]   -----------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG capacitances at end of CTS:
[05/28 17:54:36   1230s]   =====================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   ------------------------------------------
[05/28 17:54:36   1230s]   Type     Gate        Wire        Total
[05/28 17:54:36   1230s]   ------------------------------------------
[05/28 17:54:36   1230s]   Top         0.000       0.000        0.000
[05/28 17:54:36   1230s]   Trunk     217.652    2402.568     2620.220
[05/28 17:54:36   1230s]   Leaf     3798.065    4336.263     8134.328
[05/28 17:54:36   1230s]   Total    4015.717    6738.831    10754.548
[05/28 17:54:36   1230s]   ------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG sink capacitances at end of CTS:
[05/28 17:54:36   1230s]   ==========================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   ------------------------------------------------------------
[05/28 17:54:36   1230s]   Count    Total       Average    Std. Dev.    Min      Max
[05/28 17:54:36   1230s]   ------------------------------------------------------------
[05/28 17:54:36   1230s]   5228     3783.717     0.724       0.734      0.000    10.000
[05/28 17:54:36   1230s]   ------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG net violations at end of CTS:
[05/28 17:54:36   1230s]   =======================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   --------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[05/28 17:54:36   1230s]   --------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Unfixable Transition    ns         1       0.078       0.000      0.078    [0.078]
[05/28 17:54:36   1230s]   --------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/28 17:54:36   1230s]   ====================================================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Trunk       0.075       1       0.054       0.000      0.054    0.054    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.137       1       0.080       0.000      0.080    0.080    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.138       1       0.037       0.000      0.037    0.037    {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.145      66       0.066       0.018      0.041    0.111    {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
[05/28 17:54:36   1230s]   Trunk       0.177       5       0.107       0.046      0.062    0.176    {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.180       4       0.055       0.001      0.054    0.056    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.184       4       0.151       0.033      0.113    0.182    {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.185       9       0.087       0.023      0.059    0.129    {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.209       3       0.069       0.012      0.055    0.076    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                       -
[05/28 17:54:36   1230s]   Trunk       0.300      38       0.226       0.057      0.000    0.378    {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns}    {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:36   1230s]   Leaf        0.110       4       0.083       0.018      0.070    0.110    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}                                       -
[05/28 17:54:36   1230s]   Leaf        0.130      12       0.101       0.013      0.076    0.114    {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}                                       -
[05/28 17:54:36   1230s]   Leaf        0.140       1       0.126       0.000      0.126    0.126    {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}                                       -
[05/28 17:54:36   1230s]   Leaf        0.145      39       0.087       0.016      0.041    0.110    {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}                                      -
[05/28 17:54:36   1230s]   Leaf        0.180       2       0.099       0.002      0.098    0.100    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
[05/28 17:54:36   1230s]   Leaf        0.185      55       0.122       0.016      0.062    0.141    {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                      -
[05/28 17:54:36   1230s]   Leaf        0.300       5       0.269       0.018      0.247    0.293    {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}                                       -
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Clock DAG library cell distribution at end of CTS:
[05/28 17:54:36   1230s]   ==================================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   -----------------------------------------------
[05/28 17:54:36   1230s]   Name            Type        Inst     Inst Area 
[05/28 17:54:36   1230s]                               Count    (um^2)
[05/28 17:54:36   1230s]   -----------------------------------------------
[05/28 17:54:36   1230s]   IBUFFX32_RVT    inverter      69      806.653
[05/28 17:54:36   1230s]   IBUFFX16_LVT    inverter     105      693.813
[05/28 17:54:36   1230s]   IBUFFX8_HVT     inverter       1        4.320
[05/28 17:54:36   1230s]   IBUFFX4_HVT     inverter       1        3.050
[05/28 17:54:36   1230s]   CGLNPRX8_LVT    icg            4       31.514
[05/28 17:54:36   1230s]   CGLPPRX8_LVT    icg            4       29.481
[05/28 17:54:36   1230s]   CGLPPRX2_LVT    icg            6       35.072
[05/28 17:54:36   1230s]   CGLNPRX2_LVT    icg            5       31.768
[05/28 17:54:36   1230s]   CGLPPRX2_HVT    icg           12       70.144
[05/28 17:54:36   1230s]   LSUPX8_LVT      logic          1       11.182
[05/28 17:54:36   1230s]   AO21X1_LVT      logic          3        7.624
[05/28 17:54:36   1230s]   AO21X1_RVT      logic          1        2.541
[05/28 17:54:36   1230s]   AO22X1_HVT      logic         32       81.326
[05/28 17:54:36   1230s]   -----------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Primary reporting skew groups summary at end of CTS:
[05/28 17:54:36   1230s]   ====================================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Half-corner                Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/28 17:54:36   1230s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode    1.315     1.788     0.473       0.489         0.078           0.064           1.737        0.095     100% {1.315, 1.788}
[05/28 17:54:36   1230s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Skew group summary at end of CTS:
[05/28 17:54:36   1230s]   =================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/28 17:54:36   1230s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   worst_corner:setup.late    PCI_CLK/func_best_mode        0.740     1.117     0.376       0.489         0.054           0.016           1.098        0.057     100% {0.740, 1.117}
[05/28 17:54:36   1230s]   worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.027     1.497     0.470       0.489         0.064           0.038           1.434        0.076     100% {1.027, 1.497}
[05/28 17:54:36   1230s]   worst_corner:setup.late    SYS_2x_CLK/func_best_mode     1.315     1.788     0.473       0.489         0.078           0.064           1.737        0.095     100% {1.315, 1.788}
[05/28 17:54:36   1230s]   worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    1.315     1.788     0.473       0.489         0.078           0.064           1.761        0.064     100% {1.315, 1.788}
[05/28 17:54:36   1230s]   worst_corner:setup.late    ate_clk/test_best_mode        0.989     1.472     0.483       0.489         0.081           0.064           1.411        0.075     100% {0.989, 1.472}
[05/28 17:54:36   1230s]   worst_corner:setup.late    ate_clk/test_worst_mode       0.989     1.472     0.483       0.489         0.081           0.064           1.418        0.069     100% {0.989, 1.472}
[05/28 17:54:36   1230s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Found a total of 2 clock tree pins with a slew violation.
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Slew violation summary across all clock trees - Top 2 violating pins:
[05/28 17:54:36   1230s]   =====================================================================
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Target and measured clock slews (in ns):
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   Half corner              Violation  Slew    Slew      Dont   Ideal  Target    Pin
[05/28 17:54:36   1230s]                            amount     target  achieved  touch  net?   source    
[05/28 17:54:36   1230s]                                                         net?                    
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   worst_corner:setup.late    0.078    0.300    0.378    N      N      explicit  CTS_cmf_inv_02332/A
[05/28 17:54:36   1230s]   worst_corner:setup.late    0.078    0.300    0.378    N      N      explicit  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
[05/28 17:54:36   1230s]   -------------------------------------------------------------------------------------------------------------
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Target sources:
[05/28 17:54:36   1230s]   auto extracted - target was extracted from SDC.
[05/28 17:54:36   1230s]   auto computed - target was computed when balancing trees.
[05/28 17:54:36   1230s]   explicit - target is explicitly set via target_max_trans property.
[05/28 17:54:36   1230s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[05/28 17:54:36   1230s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/28 17:54:36   1230s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/28 17:54:36   1230s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/28 17:54:36   1230s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   
[05/28 17:54:36   1230s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 17:54:36   1230s] Synthesizing clock trees done.
[05/28 17:54:36   1230s] Tidy Up And Update Timing...
[05/28 17:54:36   1230s] External - Set all clocks to propagated mode...
[05/28 17:54:36   1230s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/28 17:54:36   1230s]  * CCOpt property update_io_latency is false
[05/28 17:54:36   1230s] 
[05/28 17:54:36   1230s] Setting all clocks to propagated mode.
[05/28 17:54:39   1232s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/28 17:54:39   1232s] Clock DAG stats after update timingGraph:
[05/28 17:54:39   1232s]   cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 17:54:39   1232s]   cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 17:54:39   1232s]   cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 17:54:39   1232s]   sink capacitance : count=5228, total=3783.717fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 17:54:39   1232s]   wire capacitance : top=0.000fF, trunk=2402.568fF, leaf=4336.263fF, total=6738.831fF
[05/28 17:54:39   1232s]   wire lengths     : top=0.000um, trunk=23854.954um, leaf=46651.097um, total=70506.051um
[05/28 17:54:39   1232s]   hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.074um, total=53299.914um
[05/28 17:54:39   1232s] Clock DAG net violations after update timingGraph:
[05/28 17:54:39   1232s]   Unfixable Transition : {count=1, worst=[0.078ns]} avg=0.078ns sd=0.000ns sum=0.078ns
[05/28 17:54:39   1232s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/28 17:54:39   1232s]   Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 17:54:39   1232s]   Trunk : target=0.137ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 17:54:39   1232s]   Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 17:54:39   1232s]   Trunk : target=0.145ns count=66 avg=0.066ns sd=0.018ns min=0.041ns max=0.111ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:39   1232s]   Trunk : target=0.177ns count=5 avg=0.107ns sd=0.046ns min=0.062ns max=0.176ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 17:54:39   1232s]   Trunk : target=0.180ns count=4 avg=0.055ns sd=0.001ns min=0.054ns max=0.056ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:39   1232s]   Trunk : target=0.184ns count=4 avg=0.151ns sd=0.033ns min=0.113ns max=0.182ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 2 <= 0.184ns}
[05/28 17:54:39   1232s]   Trunk : target=0.185ns count=9 avg=0.087ns sd=0.023ns min=0.059ns max=0.129ns {7 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:39   1232s]   Trunk : target=0.209ns count=3 avg=0.069ns sd=0.012ns min=0.055ns max=0.076ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 17:54:39   1232s]   Trunk : target=0.300ns count=38 avg=0.226ns sd=0.057ns min=0.000ns max=0.378ns {6 <= 0.180ns, 21 <= 0.240ns, 6 <= 0.270ns, 2 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.110ns count=4 avg=0.083ns sd=0.018ns min=0.070ns max=0.110ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.013ns min=0.076ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.140ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.145ns count=39 avg=0.087ns sd=0.016ns min=0.041ns max=0.110ns {5 <= 0.087ns, 34 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.180ns count=2 avg=0.099ns sd=0.002ns min=0.098ns max=0.100ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.185ns count=55 avg=0.122ns sd=0.016ns min=0.062ns max=0.141ns {4 <= 0.111ns, 51 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 17:54:39   1232s]   Leaf  : target=0.300ns count=5 avg=0.269ns sd=0.018ns min=0.247ns max=0.293ns {0 <= 0.180ns, 0 <= 0.240ns, 3 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}
[05/28 17:54:39   1232s] Clock DAG library cell distribution after update timingGraph {count}:
[05/28 17:54:39   1232s]    Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 17:54:39   1232s]    ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 17:54:39   1232s]  Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 17:54:39   1232s] Primary reporting skew groups after update timingGraph:
[05/28 17:54:39   1232s]   skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:39   1232s]       min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 17:54:39   1232s]       max path sink: I_BLENDER_1/R_544/CLK
[05/28 17:54:39   1232s] Skew group summary after update timingGraph:
[05/28 17:54:39   1232s]   skew_group PCI_CLK/func_best_mode: insertion delay [min=0.740, max=1.117, avg=1.098, sd=0.057], skew [0.376 vs 0.489], 100% {0.740, 1.117} (wid=0.058 ws=0.054) (gid=1.096 gs=0.414)
[05/28 17:54:39   1232s]   skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.027, max=1.497, avg=1.434, sd=0.076], skew [0.470 vs 0.489], 100% {1.027, 1.497} (wid=0.071 ws=0.064) (gid=1.469 gs=0.514)
[05/28 17:54:39   1232s]   skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.315, max=1.788, avg=1.737, sd=0.095], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:39   1232s]   skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.315, max=1.788, avg=1.761, sd=0.064], skew [0.473 vs 0.489], 100% {1.315, 1.788} (wid=0.081 ws=0.078) (gid=1.763 gs=0.501)
[05/28 17:54:39   1232s]   skew_group ate_clk/test_best_mode: insertion delay [min=0.989, max=1.472, avg=1.411, sd=0.075], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:39   1232s]   skew_group ate_clk/test_worst_mode: insertion delay [min=0.989, max=1.472, avg=1.418, sd=0.069], skew [0.483 vs 0.489], 100% {0.989, 1.472} (wid=0.084 ws=0.081) (gid=1.444 gs=0.458)
[05/28 17:54:39   1232s] Logging CTS constraint violations...
[05/28 17:54:39   1232s]   Clock tree SDRAM_CLK has 1 slew violation.
[05/28 17:54:39   1232s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell I_SDRAM_TOP/I_SDRAM_IF/U13010 (a lib_cell AO22X1_HVT) at (803.928,728.992), in power domain PD_ORCA_TOP with half corner worst_corner:setup.late. The worst violation was at the pin I_SDRAM_TOP/I_SDRAM_IF/U13010/Y with a slew time target of 0.300ns. Achieved a slew time of 0.378ns.
[05/28 17:54:39   1232s] 
[05/28 17:54:39   1232s] Type 'man IMPCCOPT-1007' for more detail.
[05/28 17:54:39   1232s] Logging CTS constraint violations done.
[05/28 17:54:39   1232s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
[05/28 17:54:39   1232s] Runtime done. (took cpu=0:03:25 real=0:03:25)
[05/28 17:54:39   1233s] Runtime Report Coverage % = 97.5
[05/28 17:54:39   1233s] Runtime Summary
[05/28 17:54:39   1233s] ===============
[05/28 17:54:39   1233s] Clock Runtime:  (43%) Core CTS          87.14 (Init 10.70, Construction 46.56, Implementation 21.34, eGRPC 3.88, PostConditioning 2.91, Other 1.75)
[05/28 17:54:39   1233s] Clock Runtime:  (50%) CTS services     100.90 (RefinePlace 12.43, EarlyGlobalClock 11.74, NanoRoute 73.84, ExtractRC 2.88, TimingAnalysis 0.00)
[05/28 17:54:39   1233s] Clock Runtime:   (5%) Other CTS         11.96 (Init 3.27, CongRepair/EGR-DP 6.36, TimingUpdate 2.33, Other 0.00)
[05/28 17:54:39   1233s] Clock Runtime: (100%) Total            200.00
[05/28 17:54:39   1233s] 
[05/28 17:54:39   1233s] 
[05/28 17:54:39   1233s] Runtime Summary:
[05/28 17:54:39   1233s] ================
[05/28 17:54:39   1233s] 
[05/28 17:54:39   1233s] ------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:39   1233s] wall    % time  children  called  name
[05/28 17:54:39   1233s] ------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:39   1233s] 205.09  100.00   205.09     0       
[05/28 17:54:39   1233s] 205.09  100.00   200.00     1     Runtime
[05/28 17:54:39   1233s]   3.89    1.90     3.89     1     CCOpt::Phase::Initialization
[05/28 17:54:39   1233s]   3.89    1.90     3.86     1       Check Prerequisites
[05/28 17:54:39   1233s]   0.49    0.24     0.00     1         Leaving CCOpt scope - CheckPlace
[05/28 17:54:39   1233s]   3.37    1.64     0.00     1         Validating CTS configuration
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1           Checking module port directions
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[05/28 17:54:39   1233s]   9.19    4.48     6.39     1     CCOpt::Phase::PreparingToBalance
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[05/28 17:54:39   1233s]   2.78    1.35     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/28 17:54:39   1233s]   0.60    0.29     0.00     1       Legalization setup
[05/28 17:54:39   1233s]   3.01    1.47     0.00     1       Validating CTS configuration
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1         Checking module port directions
[05/28 17:54:39   1233s]   0.90    0.44     0.00     1     Preparing To Balance
[05/28 17:54:39   1233s]  60.32   29.41    60.32     1     CCOpt::Phase::Construction
[05/28 17:54:39   1233s]  21.24   10.36    21.20     1       Stage::Clustering
[05/28 17:54:39   1233s]  11.29    5.50    10.98     1         Clustering
[05/28 17:54:39   1233s]   0.01    0.00     0.00     1           Initialize for clustering
[05/28 17:54:39   1233s]   5.01    2.44     0.04     1           Bottom-up phase
[05/28 17:54:39   1233s]   0.04    0.02     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   5.97    2.91     5.02     1           Legalizing clock trees
[05/28 17:54:39   1233s]   4.63    2.26     0.00     1             Leaving CCOpt scope - ClockRefiner
[05/28 17:54:39   1233s]   0.39    0.19     0.00     1             Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   9.91    4.83     9.51     1         CongRepair After Initial Clustering
[05/28 17:54:39   1233s]   8.17    3.99     7.20     1           Leaving CCOpt scope - Early Global Route
[05/28 17:54:39   1233s]   4.17    2.03     0.00     1             Early Global Route - eGR->NR step
[05/28 17:54:39   1233s]   3.03    1.48     0.00     1             Congestion Repair
[05/28 17:54:39   1233s]   0.96    0.47     0.00     1           Leaving CCOpt scope - extractRC
[05/28 17:54:39   1233s]   0.38    0.18     0.00     1           Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]  24.45   11.92    24.45     1       Stage::DRV Fixing
[05/28 17:54:39   1233s]  12.98    6.33     0.00     1         Fixing clock tree slew time and max cap violations
[05/28 17:54:39   1233s]  11.47    5.60     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[05/28 17:54:39   1233s]  14.63    7.13    14.61     1       Stage::Insertion Delay Reduction
[05/28 17:54:39   1233s]   0.06    0.03     0.00     1         Removing unnecessary root buffering
[05/28 17:54:39   1233s]   0.30    0.14     0.00     1         Removing unconstrained drivers
[05/28 17:54:39   1233s]   0.19    0.09     0.00     1         Reducing insertion delay 1
[05/28 17:54:39   1233s]   0.27    0.13     0.00     1         Removing longest path buffering
[05/28 17:54:39   1233s]  13.79    6.72     0.00     1         Reducing insertion delay 2
[05/28 17:54:39   1233s]  22.06   10.76    22.03     1     CCOpt::Phase::Implementation
[05/28 17:54:39   1233s]   3.35    1.63     3.33     1       Stage::Reducing Power
[05/28 17:54:39   1233s]   0.29    0.14     0.00     1         Improving clock tree routing
[05/28 17:54:39   1233s]   1.46    0.71     0.03     1         Reducing clock tree power 1
[05/28 17:54:39   1233s]   0.03    0.01     0.00     1           Legalizing clock trees
[05/28 17:54:39   1233s]   1.58    0.77     0.00     1         Reducing clock tree power 2
[05/28 17:54:39   1233s]   5.49    2.68     5.31     1       Stage::Balancing
[05/28 17:54:39   1233s]   2.51    1.22     2.45     1         Approximately balancing fragments step
[05/28 17:54:39   1233s]   0.86    0.42     0.00     1           Resolve constraints - Approximately balancing fragments
[05/28 17:54:39   1233s]   0.17    0.09     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/28 17:54:39   1233s]   0.08    0.04     0.00     1           Moving gates to improve sub-tree skew
[05/28 17:54:39   1233s]   0.53    0.26     0.00     1           Approximately balancing fragments bottom up
[05/28 17:54:39   1233s]   0.80    0.39     0.00     1           Approximately balancing fragments, wire and cell delays
[05/28 17:54:39   1233s]   1.69    0.83     0.00     1         Improving fragments clock skew
[05/28 17:54:39   1233s]   0.85    0.41     0.78     1         Approximately balancing step
[05/28 17:54:39   1233s]   0.49    0.24     0.00     1           Resolve constraints - Approximately balancing
[05/28 17:54:39   1233s]   0.29    0.14     0.00     1           Approximately balancing, wire and cell delays
[05/28 17:54:39   1233s]   0.07    0.03     0.00     1         Fixing clock tree overload
[05/28 17:54:39   1233s]   0.19    0.09     0.00     1         Approximately balancing paths
[05/28 17:54:39   1233s]  12.02    5.86    12.00     1       Stage::Polishing
[05/28 17:54:39   1233s]   0.57    0.28     0.35     1         Merging balancing drivers for power
[05/28 17:54:39   1233s]   0.35    0.17     0.00     1           Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   0.24    0.12     0.00     1         Improving clock skew
[05/28 17:54:39   1233s]   1.77    0.86     0.03     1         Reducing clock tree power 3
[05/28 17:54:39   1233s]   0.03    0.01     0.00     1           Legalizing clock trees
[05/28 17:54:39   1233s]   0.20    0.10     0.00     1         Improving insertion delay
[05/28 17:54:39   1233s]   9.22    4.49     8.59     1         Wire Opt OverFix
[05/28 17:54:39   1233s]   8.02    3.91     7.74     1           Wire Reduction extra effort
[05/28 17:54:39   1233s]   0.17    0.08     0.00     1             Artificially removing short and long paths
[05/28 17:54:39   1233s]   0.16    0.08     0.00     1             Global shorten wires A0
[05/28 17:54:39   1233s]   5.68    2.77     0.00     2             Move For Wirelength - core
[05/28 17:54:39   1233s]   0.04    0.02     0.00     1             Global shorten wires A1
[05/28 17:54:39   1233s]   1.46    0.71     0.00     1             Global shorten wires B
[05/28 17:54:39   1233s]   0.23    0.11     0.00     1             Move For Wirelength - branch
[05/28 17:54:39   1233s]   0.56    0.28     0.56     1           Optimizing orientation
[05/28 17:54:39   1233s]   0.56    0.28     0.00     1             FlipOpt
[05/28 17:54:39   1233s]   1.17    0.57     0.72     1       Stage::Updating netlist
[05/28 17:54:39   1233s]   0.72    0.35     0.00     1         Leaving CCOpt scope - ClockRefiner
[05/28 17:54:39   1233s]  12.00    5.85    10.72     1     CCOpt::Phase::eGRPC
[05/28 17:54:39   1233s]   3.38    1.65     3.27     1       Leaving CCOpt scope - Routing Tools
[05/28 17:54:39   1233s]   3.27    1.59     0.00     1         Early Global Route - eGR->NR step
[05/28 17:54:39   1233s]   0.97    0.47     0.00     1       Leaving CCOpt scope - extractRC
[05/28 17:54:39   1233s]   0.29    0.14     0.29     1       Reset bufferability constraints
[05/28 17:54:39   1233s]   0.29    0.14     0.00     1         Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   0.23    0.11     0.05     1       Moving buffers
[05/28 17:54:39   1233s]   0.05    0.02     0.00     1         Violation analysis
[05/28 17:54:39   1233s]   1.54    0.75     0.06     1       Initial Pass of Downsizing Clock Tree Cells
[05/28 17:54:39   1233s]   0.06    0.03     0.00     1         Artificially removing long paths
[05/28 17:54:39   1233s]   0.22    0.11     0.00     1       Fixing DRVs
[05/28 17:54:39   1233s]   0.05    0.03     0.00     1       Reconnecting optimized routes
[05/28 17:54:39   1233s]   0.15    0.07     0.00     1       Violation analysis
[05/28 17:54:39   1233s]   3.89    1.90     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/28 17:54:39   1233s]  82.59   40.27    82.20     1     CCOpt::Phase::Routing
[05/28 17:54:39   1233s]  80.94   39.47    80.50     1       Leaving CCOpt scope - Routing Tools
[05/28 17:54:39   1233s]   3.33    1.62     0.00     1         Early Global Route - eGR->NR step
[05/28 17:54:39   1233s]  73.84   36.01     0.00     1         NanoRoute
[05/28 17:54:39   1233s]   3.32    1.62     0.00     1         Route Remaining Unrouted Nets
[05/28 17:54:39   1233s]   0.96    0.47     0.00     1       Leaving CCOpt scope - extractRC
[05/28 17:54:39   1233s]   0.31    0.15     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   6.11    2.98     5.06     1     CCOpt::Phase::PostConditioning
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1       Reset bufferability constraints
[05/28 17:54:39   1233s]   0.33    0.16     0.00     1       Upsizing to fix DRVs
[05/28 17:54:39   1233s]   0.56    0.27     0.00     1       Recomputing CTS skew targets
[05/28 17:54:39   1233s]   0.20    0.10     0.00     1       Fixing DRVs
[05/28 17:54:39   1233s]   0.23    0.11     0.00     1       Buffering to fix DRVs
[05/28 17:54:39   1233s]   0.19    0.09     0.00     1       Fixing Skew by cell sizing
[05/28 17:54:39   1233s]   0.05    0.03     0.00     1       Reconnecting optimized routes
[05/28 17:54:39   1233s]   3.20    1.56     0.00     1       Leaving CCOpt scope - ClockRefiner
[05/28 17:54:39   1233s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[05/28 17:54:39   1233s]   0.30    0.15     0.00     1       Clock tree timing engine global stage delay update for worst_corner:setup.late
[05/28 17:54:39   1233s]   0.27    0.13     0.00     1     Post-balance tidy up or trial balance steps
[05/28 17:54:39   1233s]   2.68    1.31     2.33     1     Tidy Up And Update Timing
[05/28 17:54:39   1233s]   2.33    1.13     0.00     1       External - Set all clocks to propagated mode
[05/28 17:54:39   1233s] ------------------------------------------------------------------------------------------------------------------------
[05/28 17:54:39   1233s] 
[05/28 17:54:39   1233s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 17:54:39   1233s] Synthesizing clock trees with CCOpt done.
[05/28 17:54:39   1233s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/28 17:54:39   1233s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[05/28 17:54:39   1233s] DBG: sciUnitLenDelay = 0.123450
[05/28 17:54:39   1233s] Set analysis mode to hold.
[05/28 17:54:39   1233s] #################################################################################
[05/28 17:54:39   1233s] # Design Stage: PreRoute
[05/28 17:54:39   1233s] # Design Name: ORCA_TOP
[05/28 17:54:39   1233s] # Design Mode: 28nm
[05/28 17:54:39   1233s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:54:39   1233s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:54:39   1233s] # Signoff Settings: SI Off 
[05/28 17:54:39   1233s] #################################################################################
[05/28 17:54:42   1235s] Calculate delays in BcWc mode...
[05/28 17:54:42   1235s] Calculate delays in BcWc mode...
[05/28 17:54:42   1236s] Topological Sorting (REAL = 0:00:00.0, MEM = 2327.1M, InitMEM = 2327.1M)
[05/28 17:54:42   1236s] Start delay calculation (fullDC) (1 T). (MEM=2327.07)
[05/28 17:54:42   1236s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 17:54:42   1236s] End AAE Lib Interpolated Model. (MEM=2338.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:54:57   1251s] Total number of fetched objects 55129
[05/28 17:54:57   1251s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/28 17:54:57   1251s] End delay calculation. (MEM=2354.68 CPU=0:00:11.0 REAL=0:00:11.0)
[05/28 17:54:57   1251s] End delay calculation (fullDC). (MEM=2354.68 CPU=0:00:15.3 REAL=0:00:15.0)
[05/28 17:54:57   1251s] *** CDM Built up (cpu=0:00:17.9  real=0:00:18.0  mem= 2354.7M) ***
[05/28 17:54:59   1253s] DBG: scgNrActiveHoldView = 2
[05/28 17:54:59   1253s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 17:54:59   1253s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 17:54:59   1253s] Start applying DEF ordered sections ...
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
[05/28 17:54:59   1253s] Type 'man IMPSC-1138' for more detail.
[05/28 17:54:59   1253s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 17:54:59   1253s] To increase the message display limit, refer to the product command reference manual.
[05/28 17:54:59   1253s] Successfully applied all DEF ordered sections.
[05/28 17:54:59   1253s] *** Scan Sanity Check Summary:
[05/28 17:54:59   1253s] *** 5 scan chains passed sanity check.
[05/28 17:54:59   1253s] INFO: Auto effort scan reorder.
[05/28 17:54:59   1253s] chain 3 has no hold violation, so skip this chain.
[05/28 17:54:59   1253s] chain 4 has no hold violation, so skip this chain.
[05/28 17:54:59   1253s] chain 5_UPF2 has no hold violation, so skip this chain.
[05/28 17:54:59   1253s] chain 6 has no hold violation, so skip this chain.
[05/28 17:54:59   1253s] chain 7 has no hold violation, so skip this chain.
[05/28 17:54:59   1253s] *** Summary: Scan Reorder within scan chain
[05/28 17:54:59   1253s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[05/28 17:54:59   1253s] Successfully reordered 5 scan chains.
[05/28 17:54:59   1253s] Initial total scan wire length:    42720.512 (floating:    32502.768)
[05/28 17:54:59   1253s] Final   total scan wire length:    42720.512 (floating:    32502.768)
[05/28 17:54:59   1253s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[05/28 17:54:59   1253s] Current max long connection 500.536
[05/28 17:55:00   1253s] Restore timing analysis mode.
[05/28 17:55:00   1254s] #################################################################################
[05/28 17:55:00   1254s] # Design Stage: PreRoute
[05/28 17:55:00   1254s] # Design Name: ORCA_TOP
[05/28 17:55:00   1254s] # Design Mode: 28nm
[05/28 17:55:00   1254s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:55:00   1254s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:55:00   1254s] # Signoff Settings: SI Off 
[05/28 17:55:00   1254s] #################################################################################
[05/28 17:55:03   1256s] Calculate delays in BcWc mode...
[05/28 17:55:03   1256s] Calculate delays in BcWc mode...
[05/28 17:55:03   1256s] Topological Sorting (REAL = 0:00:00.0, MEM = 2535.1M, InitMEM = 2535.1M)
[05/28 17:55:03   1256s] Start delay calculation (fullDC) (1 T). (MEM=2535.07)
[05/28 17:55:03   1256s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/28 17:55:03   1257s] End AAE Lib Interpolated Model. (MEM=2546.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:55:18   1272s] Total number of fetched objects 55129
[05/28 17:55:18   1272s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 17:55:18   1272s] End delay calculation. (MEM=2546.68 CPU=0:00:11.2 REAL=0:00:11.0)
[05/28 17:55:18   1272s] End delay calculation (fullDC). (MEM=2546.68 CPU=0:00:15.8 REAL=0:00:15.0)
[05/28 17:55:18   1272s] *** CDM Built up (cpu=0:00:18.5  real=0:00:18.0  mem= 2546.7M) ***
[05/28 17:55:20   1274s] *** End of ScanReorder (cpu=0:00:41.6, real=0:00:41.0, mem=2546.7M) ***
[05/28 17:55:20   1274s] Total net length = 9.797e+05 (4.672e+05 5.125e+05) (ext = 4.216e+04)
[05/28 17:55:20   1274s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1905.3M, totSessionCpu=0:21:15 **
[05/28 17:55:20   1274s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 17:55:21   1274s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 17:55:21   1274s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/28 17:55:21   1274s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/28 17:55:21   1274s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/28 17:55:21   1274s] [GPS-MSV] Related mode (msv/opt) setting
[05/28 17:55:21   1274s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/28 17:55:21   1274s] GigaOpt running with 1 threads.
[05/28 17:55:21   1274s] Info: 1 threads available for lower-level modules during optimization.
[05/28 17:55:21   1274s] OPERPROF: Starting DPlace-Init at level 1, MEM:2296.7M
[05/28 17:55:21   1274s] z: 2, totalTracks: 1
[05/28 17:55:21   1274s] z: 4, totalTracks: 1
[05/28 17:55:21   1274s] z: 6, totalTracks: 1
[05/28 17:55:21   1274s] z: 8, totalTracks: 1
[05/28 17:55:21   1274s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:55:21   1275s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2296.7M
[05/28 17:55:21   1275s] OPERPROF:     Starting CMU at level 3, MEM:2296.7M
[05/28 17:55:21   1275s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2296.7M
[05/28 17:55:21   1275s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.214, MEM:2296.7M
[05/28 17:55:21   1275s] 
[05/28 17:55:21   1275s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2296.7MB).
[05/28 17:55:21   1275s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.327, MEM:2296.7M
[05/28 17:55:21   1275s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:55:21   1275s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/28 17:55:21   1275s] 	Cell FOOT2X16_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X16_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X16_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X2_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X2_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X2_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X32_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X32_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X32_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X4_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X4_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X4_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X8_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X8_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOT2X8_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOTX16_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOTX16_LVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOTX16_RVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOTX2_HVT, site unit.
[05/28 17:55:21   1275s] 	Cell FOOTX2_LVT, site unit.
[05/28 17:55:21   1275s] 	...
[05/28 17:55:21   1275s] 	Reporting only the 20 first cells found...
[05/28 17:55:21   1275s] .
[05/28 17:55:21   1275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2296.7M
[05/28 17:55:21   1275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:2296.7M
[05/28 17:55:21   1275s] 
[05/28 17:55:21   1275s] Creating Lib Analyzer ...
[05/28 17:55:21   1275s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:55:21   1275s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:55:21   1275s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:55:21   1275s] 
[05/28 17:55:22   1276s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:16 mem=2302.7M
[05/28 17:55:22   1276s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:16 mem=2302.7M
[05/28 17:55:22   1276s] Creating Lib Analyzer, finished. 
[05/28 17:55:25   1279s] OPERPROF: Starting DPlace-Init at level 1, MEM:2302.7M
[05/28 17:55:25   1279s] z: 2, totalTracks: 1
[05/28 17:55:25   1279s] z: 4, totalTracks: 1
[05/28 17:55:25   1279s] z: 6, totalTracks: 1
[05/28 17:55:25   1279s] z: 8, totalTracks: 1
[05/28 17:55:25   1279s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:55:25   1279s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2302.7M
[05/28 17:55:26   1279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.179, MEM:2302.7M
[05/28 17:55:26   1279s] 
[05/28 17:55:26   1279s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2302.7MB).
[05/28 17:55:26   1279s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.290, MEM:2302.7M
[05/28 17:55:26   1279s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.7M
[05/28 17:55:26   1280s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.156, MEM:2302.7M
[05/28 17:55:26   1280s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1908.0M, totSessionCpu=0:21:20 **
[05/28 17:55:26   1280s] *** optDesign -postCTS ***
[05/28 17:55:26   1280s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 17:55:26   1280s] Hold Target Slack: user slack 0
[05/28 17:55:26   1280s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 17:55:26   1280s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.7M
[05/28 17:55:26   1280s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.179, MEM:2302.7M
[05/28 17:55:26   1280s] 
[05/28 17:55:26   1280s] Deleting Cell Server ...
[05/28 17:55:26   1280s] Deleting Lib Analyzer.
[05/28 17:55:26   1280s] Multi-VT timing optimization disabled based on library information.
[05/28 17:55:26   1280s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:55:26   1280s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:55:26   1280s] Summary for sequential cells identification: 
[05/28 17:55:26   1280s]   Identified SBFF number: 126
[05/28 17:55:26   1280s]   Identified MBFF number: 0
[05/28 17:55:26   1280s]   Identified SB Latch number: 0
[05/28 17:55:26   1280s]   Identified MB Latch number: 0
[05/28 17:55:26   1280s]   Not identified SBFF number: 180
[05/28 17:55:26   1280s]   Not identified MBFF number: 0
[05/28 17:55:26   1280s]   Not identified SB Latch number: 0
[05/28 17:55:26   1280s]   Not identified MB Latch number: 0
[05/28 17:55:26   1280s]   Number of sequential cells which are not FFs: 78
[05/28 17:55:26   1280s]  Visiting view : test_worst_scenario
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]  Visiting view : func_worst_scenario
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]  Visiting view : test_best_scenario
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]  Visiting view : func_best_scenario
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:55:26   1280s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:55:26   1280s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:55:26   1280s]  Setting StdDelay to 10.90
[05/28 17:55:26   1280s] Creating Cell Server, finished. 
[05/28 17:55:26   1280s] 
[05/28 17:55:26   1280s] Deleting Cell Server ...
[05/28 17:55:27   1280s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2302.7M
[05/28 17:55:27   1280s] All LLGs are deleted
[05/28 17:55:27   1280s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2302.7M
[05/28 17:55:27   1280s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2293.5M
[05/28 17:55:27   1280s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:2293.5M
[05/28 17:55:27   1280s] Start to check current routing status for nets...
[05/28 17:55:27   1281s] All nets are already routed correctly.
[05/28 17:55:27   1281s] End to check current routing status for nets (mem=2293.5M)
[05/28 17:55:27   1281s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2293.5M
[05/28 17:55:27   1281s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2293.5M
[05/28 17:55:27   1281s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2305.2M
[05/28 17:55:27   1281s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.080, MEM:2305.2M
[05/28 17:55:27   1281s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2305.2M
[05/28 17:55:27   1281s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:2305.2M
[05/28 17:55:27   1281s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.271, MEM:2305.2M
[05/28 17:55:27   1281s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.307, MEM:2305.2M
[05/28 17:55:28   1281s] 
[05/28 17:55:33   1287s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.426  |
|           TNS (ns):|-113.834 |
|    Violating Paths:|   105   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     65 (65)      |   -0.082   |     65 (65)      |
|   max_tran     |     65 (129)     |   -2.511   |     65 (129)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.368%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1900.1M, totSessionCpu=0:21:27 **
[05/28 17:55:33   1287s] ** INFO : this run is activating low effort ccoptDesign flow
[05/28 17:55:33   1287s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:55:33   1287s] ### Creating PhyDesignMc. totSessionCpu=0:21:27 mem=2299.2M
[05/28 17:55:33   1287s] OPERPROF: Starting DPlace-Init at level 1, MEM:2299.2M
[05/28 17:55:33   1287s] z: 2, totalTracks: 1
[05/28 17:55:33   1287s] z: 4, totalTracks: 1
[05/28 17:55:33   1287s] z: 6, totalTracks: 1
[05/28 17:55:33   1287s] z: 8, totalTracks: 1
[05/28 17:55:33   1287s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:55:33   1287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2299.2M
[05/28 17:55:33   1287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.179, MEM:2299.2M
[05/28 17:55:33   1287s] 
[05/28 17:55:33   1287s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2299.2MB).
[05/28 17:55:33   1287s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.291, MEM:2299.2M
[05/28 17:55:34   1287s] TotalInstCnt at PhyDesignMc Initialization: 47,334
[05/28 17:55:34   1287s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:28 mem=2299.2M
[05/28 17:55:34   1287s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2299.2M
[05/28 17:55:34   1288s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.168, MEM:2299.2M
[05/28 17:55:34   1288s] TotalInstCnt at PhyDesignMc Destruction: 47,334
[05/28 17:55:34   1288s] #optDebug: fT-E <X 2 0 0 1>
[05/28 17:55:35   1289s] *** Starting optimizing excluded clock nets MEM= 2299.2M) ***
[05/28 17:55:35   1289s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2299.2M) ***
[05/28 17:55:35   1289s] *** Starting optimizing excluded clock nets MEM= 2299.2M) ***
[05/28 17:55:35   1289s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2299.2M) ***
[05/28 17:55:35   1289s] Info: Done creating the CCOpt slew target map.
[05/28 17:55:35   1289s] Begin: GigaOpt high fanout net optimization
[05/28 17:55:35   1289s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 17:55:35   1289s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 17:55:36   1289s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:55:36   1289s] *info: Marking 97 level shifter instances dont touch
[05/28 17:55:36   1289s] *info: Marking 0 isolation instances dont touch
[05/28 17:55:36   1289s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:55:36   1289s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:30.0/0:22:03.6 (1.0), mem = 2299.2M
[05/28 17:55:36   1289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.14
[05/28 17:55:36   1289s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:55:36   1289s] ### Creating PhyDesignMc. totSessionCpu=0:21:30 mem=2307.2M
[05/28 17:55:36   1289s] OPERPROF: Starting DPlace-Init at level 1, MEM:2307.2M
[05/28 17:55:36   1289s] z: 2, totalTracks: 1
[05/28 17:55:36   1289s] z: 4, totalTracks: 1
[05/28 17:55:36   1289s] z: 6, totalTracks: 1
[05/28 17:55:36   1289s] z: 8, totalTracks: 1
[05/28 17:55:36   1289s] #spOpts: N=28 autoPA mergeVia=F 
[05/28 17:55:36   1290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2307.2M
[05/28 17:55:36   1290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.164, MEM:2307.2M
[05/28 17:55:36   1290s] 
[05/28 17:55:36   1290s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2307.2MB).
[05/28 17:55:36   1290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.289, MEM:2307.2M
[05/28 17:55:36   1290s] TotalInstCnt at PhyDesignMc Initialization: 47,334
[05/28 17:55:36   1290s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:31 mem=2307.2M
[05/28 17:55:37   1290s] ### Creating RouteCongInterface, started
[05/28 17:55:37   1291s] ### Creating LA Mngr. totSessionCpu=0:21:31 mem=2469.7M
[05/28 17:55:38   1291s] ### Creating LA Mngr, finished. totSessionCpu=0:21:32 mem=2469.7M
[05/28 17:55:38   1292s] 
[05/28 17:55:38   1292s] Creating Lib Analyzer ...
[05/28 17:55:38   1292s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:55:38   1292s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:55:38   1292s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:55:38   1292s] 
[05/28 17:55:39   1292s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:33 mem=2469.7M
[05/28 17:55:39   1292s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:33 mem=2469.7M
[05/28 17:55:39   1292s] Creating Lib Analyzer, finished. 
[05/28 17:55:39   1292s] 
[05/28 17:55:39   1292s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:55:39   1292s] 
[05/28 17:55:39   1292s] #optDebug: {0, 1.200}
[05/28 17:55:39   1292s] ### Creating RouteCongInterface, finished
[05/28 17:55:39   1292s] ### Creating LA Mngr. totSessionCpu=0:21:33 mem=2469.7M
[05/28 17:55:39   1292s] ### Creating LA Mngr, finished. totSessionCpu=0:21:33 mem=2469.7M
[05/28 17:55:39   1292s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:55:39   1293s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:55:44   1298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:55:44   1298s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2469.7M
[05/28 17:55:44   1298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.162, MEM:2469.7M
[05/28 17:55:44   1298s] TotalInstCnt at PhyDesignMc Destruction: 47,334
[05/28 17:55:44   1298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.14
[05/28 17:55:44   1298s] *** DrvOpt [finish] : cpu/real = 0:00:08.6/0:00:08.7 (1.0), totSession cpu/real = 0:21:38.6/0:22:12.2 (1.0), mem = 2469.7M
[05/28 17:55:44   1298s] 
[05/28 17:55:44   1298s] =============================================================================================
[05/28 17:55:44   1298s]  Step TAT Report for DrvOpt #5
[05/28 17:55:44   1298s] =============================================================================================
[05/28 17:55:44   1298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:55:44   1298s] ---------------------------------------------------------------------------------------------
[05/28 17:55:44   1298s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:55:44   1298s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  17.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:55:44   1298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:55:44   1298s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   7.4 % )     0:00:00.7 /  0:00:00.6    1.0
[05/28 17:55:44   1298s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   3.0 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 17:55:44   1298s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   4.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:55:44   1298s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:55:44   1298s] [ MISC                   ]          0:00:05.9  (  67.2 % )     0:00:05.9 /  0:00:06.0    1.0
[05/28 17:55:44   1298s] ---------------------------------------------------------------------------------------------
[05/28 17:55:44   1298s]  DrvOpt #5 TOTAL                    0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.9    1.0
[05/28 17:55:44   1298s] ---------------------------------------------------------------------------------------------
[05/28 17:55:44   1298s] 
[05/28 17:55:44   1298s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 17:55:44   1298s] End: GigaOpt high fanout net optimization
[05/28 17:55:47   1300s] **INFO: Always on buffers available for drv fixing
[05/28 17:55:47   1300s] Deleting Lib Analyzer.
[05/28 17:55:47   1300s] Begin: GigaOpt DRV Optimization
[05/28 17:55:47   1300s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/28 17:55:47   1300s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:55:47   1300s] *info: Marking 97 level shifter instances dont touch
[05/28 17:55:47   1300s] *info: Marking 0 isolation instances dont touch
[05/28 17:55:47   1300s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:55:47   1301s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:41.0/0:22:14.6 (1.0), mem = 2469.7M
[05/28 17:55:47   1301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.15
[05/28 17:55:47   1301s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:55:47   1301s] ### Creating PhyDesignMc. totSessionCpu=0:21:41 mem=2469.7M
[05/28 17:55:47   1301s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:55:47   1301s] OPERPROF: Starting DPlace-Init at level 1, MEM:2469.7M
[05/28 17:55:47   1301s] z: 2, totalTracks: 1
[05/28 17:55:47   1301s] z: 4, totalTracks: 1
[05/28 17:55:47   1301s] z: 6, totalTracks: 1
[05/28 17:55:47   1301s] z: 8, totalTracks: 1
[05/28 17:55:47   1301s] #spOpts: N=28 autoPA mergeVia=F 
[05/28 17:55:47   1301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2469.7M
[05/28 17:55:47   1301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.162, MEM:2469.7M
[05/28 17:55:47   1301s] 
[05/28 17:55:47   1301s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2469.7MB).
[05/28 17:55:47   1301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.289, MEM:2469.7M
[05/28 17:55:47   1301s] TotalInstCnt at PhyDesignMc Initialization: 47,334
[05/28 17:55:47   1301s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:42 mem=2469.7M
[05/28 17:55:47   1301s] ### Creating RouteCongInterface, started
[05/28 17:55:48   1301s] 
[05/28 17:55:48   1301s] Creating Lib Analyzer ...
[05/28 17:55:48   1301s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:55:48   1301s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:55:48   1301s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:55:48   1301s] 
[05/28 17:55:48   1302s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:43 mem=2469.7M
[05/28 17:55:48   1302s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:43 mem=2469.7M
[05/28 17:55:48   1302s] Creating Lib Analyzer, finished. 
[05/28 17:55:48   1302s] 
[05/28 17:55:48   1302s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:55:48   1302s] 
[05/28 17:55:48   1302s] #optDebug: {0, 1.200}
[05/28 17:55:48   1302s] ### Creating RouteCongInterface, finished
[05/28 17:55:48   1302s] ### Creating LA Mngr. totSessionCpu=0:21:43 mem=2469.7M
[05/28 17:55:48   1302s] ### Creating LA Mngr, finished. totSessionCpu=0:21:43 mem=2469.7M
[05/28 17:55:48   1302s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:55:49   1303s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:55:52   1306s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2488.8M
[05/28 17:55:52   1306s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2488.8M
[05/28 17:55:52   1306s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:55:52   1306s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 17:55:52   1306s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:55:52   1306s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:55:52   1306s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:55:54   1307s] Info: violation cost 2322.494141 (cap = 1140.117920, tran = 1182.376831, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:55:54   1308s] |    75|   166|    -2.60|   103|   206|    -0.08|     0|     0|     0|     0|    -4.43|  -114.12|       0|       0|       0|  42.42|          |         |
[05/28 17:55:56   1310s] Info: violation cost 1.319901 (cap = 1.206529, tran = 0.113372, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:55:56   1310s] |     1|     1|    -0.02|    14|    28|    -0.00|     0|     0|     0|     0|    -1.56|   -50.34|      67|      93|      46|  42.58| 0:00:02.0|  2496.8M|
[05/28 17:55:57   1310s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:55:57   1311s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.56|   -50.13|       1|       0|      14|  42.59| 0:00:01.0|  2496.8M|
[05/28 17:55:57   1311s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:55:57   1311s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.56|   -50.13|       0|       0|       0|  42.59| 0:00:00.0|  2496.8M|
[05/28 17:55:57   1311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:55:57   1311s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:55:57   1311s] Layer 3 has 118 constrained nets 
[05/28 17:55:57   1311s] Layer 5 has 131 constrained nets 
[05/28 17:55:57   1311s] **** End NDR-Layer Usage Statistics ****
[05/28 17:55:57   1311s] 
[05/28 17:55:57   1311s] *** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=2496.8M) ***
[05/28 17:55:57   1311s] 
[05/28 17:55:57   1311s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2512.8M
[05/28 17:55:57   1311s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.174, MEM:2512.8M
[05/28 17:55:57   1311s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2512.8M
[05/28 17:55:57   1311s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2512.8M
[05/28 17:55:57   1311s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2512.8M
[05/28 17:55:58   1311s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.171, MEM:2512.8M
[05/28 17:55:58   1311s] 
[05/28 17:55:58   1312s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.281, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.282, MEM:2512.8M
[05/28 17:55:58   1312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.13
[05/28 17:55:58   1312s] OPERPROF: Starting RefinePlace at level 1, MEM:2512.8M
[05/28 17:55:58   1312s] *** Starting refinePlace (0:21:52 mem=2512.8M) ***
[05/28 17:55:58   1312s] Total net bbox length = 9.621e+05 (4.596e+05 5.025e+05) (ext = 4.011e+04)
[05/28 17:55:58   1312s] Info: 96 insts are soft-fixed.
[05/28 17:55:58   1312s] 
[05/28 17:55:58   1312s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:55:58   1312s] 
[05/28 17:55:58   1312s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:55:58   1312s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:55:58   1312s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:55:58   1312s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:55:58   1312s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:55:58   1312s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2512.8M
[05/28 17:55:58   1312s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2512.8M
[05/28 17:55:58   1312s] Starting refinePlace ...
[05/28 17:55:58   1312s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:55:58   1312s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:55:59   1313s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2512.8MB) @(0:21:52 - 0:21:53).
[05/28 17:55:59   1313s] Move report: preRPlace moves 410 insts, mean move: 0.80 um, max move: 3.50 um
[05/28 17:55:59   1313s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21): (395.20, 362.82) --> (393.38, 361.15)
[05/28 17:55:59   1313s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/28 17:55:59   1313s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 17:55:59   1313s] 
[05/28 17:55:59   1313s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:55:59   1313s] 
[05/28 17:55:59   1313s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:56:00   1314s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:00   1314s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2512.8MB) @(0:21:53 - 0:21:54).
[05/28 17:56:00   1314s] Move report: Detail placement moves 410 insts, mean move: 0.80 um, max move: 3.50 um
[05/28 17:56:00   1314s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21): (395.20, 362.82) --> (393.38, 361.15)
[05/28 17:56:00   1314s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2512.8MB
[05/28 17:56:00   1314s] Statistics of distance of Instance movement in refine placement:
[05/28 17:56:00   1314s]   maximum (X+Y) =         3.50 um
[05/28 17:56:00   1314s]   inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21) with max move: (395.2, 362.824) -> (393.376, 361.152)
[05/28 17:56:00   1314s]   mean    (X+Y) =         0.80 um
[05/28 17:56:00   1314s] Summary Report:
[05/28 17:56:00   1314s] Instances move: 410 (out of 47250 movable)
[05/28 17:56:00   1314s] Instances flipped: 0
[05/28 17:56:00   1314s] Mean displacement: 0.80 um
[05/28 17:56:00   1314s] Max displacement: 3.50 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6852_DQ_out_1_21) (395.2, 362.824) -> (393.376, 361.152)
[05/28 17:56:00   1314s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
[05/28 17:56:00   1314s] Total instances moved : 410
[05/28 17:56:00   1314s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.030, REAL:2.032, MEM:2512.8M
[05/28 17:56:00   1314s] Total net bbox length = 9.622e+05 (4.598e+05 5.025e+05) (ext = 4.011e+04)
[05/28 17:56:00   1314s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2512.8MB
[05/28 17:56:00   1314s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2512.8MB) @(0:21:52 - 0:21:54).
[05/28 17:56:00   1314s] *** Finished refinePlace (0:21:54 mem=2512.8M) ***
[05/28 17:56:00   1314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.13
[05/28 17:56:00   1314s] OPERPROF: Finished RefinePlace at level 1, CPU:2.240, REAL:2.227, MEM:2512.8M
[05/28 17:56:00   1314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2512.8M
[05/28 17:56:01   1314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.148, MEM:2512.8M
[05/28 17:56:01   1314s] *** maximum move = 3.50 um ***
[05/28 17:56:01   1314s] *** Finished re-routing un-routed nets (2512.8M) ***
[05/28 17:56:01   1314s] OPERPROF: Starting DPlace-Init at level 1, MEM:2512.8M
[05/28 17:56:01   1315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2512.8M
[05/28 17:56:01   1315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:2512.8M
[05/28 17:56:01   1315s] 
[05/28 17:56:01   1315s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2512.8M
[05/28 17:56:01   1315s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.001, MEM:2512.8M
[05/28 17:56:01   1315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.269, MEM:2512.8M
[05/28 17:56:01   1315s] 
[05/28 17:56:01   1315s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:04.0 mem=2512.8M) ***
[05/28 17:56:01   1315s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2477.7M
[05/28 17:56:02   1315s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.163, MEM:2477.7M
[05/28 17:56:02   1315s] TotalInstCnt at PhyDesignMc Destruction: 47,495
[05/28 17:56:02   1315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.15
[05/28 17:56:02   1315s] *** DrvOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 0:21:55.8/0:22:29.5 (1.0), mem = 2477.7M
[05/28 17:56:02   1315s] 
[05/28 17:56:02   1315s] =============================================================================================
[05/28 17:56:02   1315s]  Step TAT Report for DrvOpt #6
[05/28 17:56:02   1315s] =============================================================================================
[05/28 17:56:02   1315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:56:02   1315s] ---------------------------------------------------------------------------------------------
[05/28 17:56:02   1315s] [ RefinePlace            ]      1   0:00:04.4  (  29.4 % )     0:00:04.4 /  0:00:04.4    1.0
[05/28 17:56:02   1315s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:56:02   1315s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:56:02   1315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:02   1315s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   4.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:56:02   1315s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:56:02   1315s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:02   1315s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 17:56:02   1315s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:02   1315s] [ OptEval                ]      2   0:00:01.0  (   6.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:56:02   1315s] [ OptCommit              ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:56:02   1315s] [ IncrTimingUpdate       ]      2   0:00:01.3  (   8.4 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 17:56:02   1315s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 17:56:02   1315s] [ IncrDelayCalc          ]     11   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:56:02   1315s] [ DrvFindVioNets         ]      4   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 17:56:02   1315s] [ DrvComputeSummary      ]      4   0:00:00.6  (   4.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:56:02   1315s] [ MISC                   ]          0:00:04.1  (  27.2 % )     0:00:04.1 /  0:00:04.1    1.0
[05/28 17:56:02   1315s] ---------------------------------------------------------------------------------------------
[05/28 17:56:02   1315s]  DrvOpt #6 TOTAL                    0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:15.0    1.0
[05/28 17:56:02   1315s] ---------------------------------------------------------------------------------------------
[05/28 17:56:02   1315s] 
[05/28 17:56:02   1315s] End: GigaOpt DRV Optimization
[05/28 17:56:02   1315s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 17:56:02   1316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2400.7M
[05/28 17:56:02   1316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.153, MEM:2400.7M
[05/28 17:56:02   1316s] 
[05/28 17:56:05   1319s] 
------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=2400.7M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.558  |
|           TNS (ns):| -49.845 |
|    Violating Paths:|   101   |
|          All Paths:|  14715  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.534%
Routing Overflow: 0.09% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 2021.8M, totSessionCpu=0:21:59 **
[05/28 17:56:06   1320s] *** Timing NOT met, worst failing slack is -1.558
[05/28 17:56:06   1320s] *** Check timing (0:00:00.0)
[05/28 17:56:06   1320s] Deleting Lib Analyzer.
[05/28 17:56:06   1320s] Begin: GigaOpt Optimization in TNS mode
[05/28 17:56:06   1320s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/28 17:56:06   1320s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:06   1320s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:06   1320s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:06   1320s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:56:06   1320s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:00.8/0:22:34.4 (1.0), mem = 2400.7M
[05/28 17:56:06   1320s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.16
[05/28 17:56:06   1320s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:56:06   1320s] ### Creating PhyDesignMc. totSessionCpu=0:22:01 mem=2400.7M
[05/28 17:56:06   1320s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:56:06   1320s] OPERPROF: Starting DPlace-Init at level 1, MEM:2400.7M
[05/28 17:56:06   1320s] z: 2, totalTracks: 1
[05/28 17:56:06   1320s] z: 4, totalTracks: 1
[05/28 17:56:06   1320s] z: 6, totalTracks: 1
[05/28 17:56:06   1320s] z: 8, totalTracks: 1
[05/28 17:56:06   1320s] #spOpts: N=28 autoPA mergeVia=F 
[05/28 17:56:07   1320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2400.7M
[05/28 17:56:07   1321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.147, MEM:2400.7M
[05/28 17:56:07   1321s] 
[05/28 17:56:07   1321s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2400.7MB).
[05/28 17:56:07   1321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.262, MEM:2400.7M
[05/28 17:56:07   1321s] TotalInstCnt at PhyDesignMc Initialization: 47,495
[05/28 17:56:07   1321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:01 mem=2400.7M
[05/28 17:56:07   1321s] ### Creating RouteCongInterface, started
[05/28 17:56:07   1321s] 
[05/28 17:56:07   1321s] Creating Lib Analyzer ...
[05/28 17:56:07   1321s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:56:07   1321s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:56:07   1321s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:56:07   1321s] 
[05/28 17:56:08   1322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:02 mem=2400.7M
[05/28 17:56:08   1322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:02 mem=2400.7M
[05/28 17:56:08   1322s] Creating Lib Analyzer, finished. 
[05/28 17:56:08   1322s] 
[05/28 17:56:08   1322s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:56:08   1322s] 
[05/28 17:56:08   1322s] #optDebug: {0, 1.200}
[05/28 17:56:08   1322s] ### Creating RouteCongInterface, finished
[05/28 17:56:08   1322s] ### Creating LA Mngr. totSessionCpu=0:22:02 mem=2400.7M
[05/28 17:56:08   1322s] ### Creating LA Mngr, finished. totSessionCpu=0:22:02 mem=2400.7M
[05/28 17:56:08   1322s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:12   1326s] *info: 249 clock nets excluded
[05/28 17:56:12   1326s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:12   1326s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:12   1326s] *info: 3 special nets excluded.
[05/28 17:56:12   1326s] *info: 1024 no-driver nets excluded.
[05/28 17:56:12   1326s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:12   1326s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:14   1328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.6
[05/28 17:56:18   1331s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:56:18   1331s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:56:18   1331s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:56:18   1331s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:56:18   1331s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:56:20   1334s] ** GigaOpt Optimizer WNS Slack -1.558 TNS Slack -50.133 Density 42.59
[05/28 17:56:20   1334s] Optimizer TNS Opt
[05/28 17:56:20   1334s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.650| -1.531|
|reg2reg                      |-1.558|-20.325|
|HEPG                         |-1.558|-21.856|
|All Paths                    |-1.558|-50.133|
+-----------------------------+------+-------+

[05/28 17:56:20   1334s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.650ns TNS -1.531ns; reg2reg* WNS -1.558ns TNS -20.325ns; HEPG WNS -1.558ns TNS -20.325ns; all paths WNS -1.558ns TNS -49.845ns; Real time 0:05:06
[05/28 17:56:20   1334s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2419.8M
[05/28 17:56:20   1334s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2419.8M
[05/28 17:56:20   1334s] Active Path Group: reg2cgate reg2reg  
[05/28 17:56:20   1334s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:20   1334s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:20   1334s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:20   1334s] |  -1.558|   -1.558| -21.856|  -50.133|    42.59%|   0:00:00.0| 2435.8M|test_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:20   1334s] |  -1.113|   -1.113| -12.027|  -40.305|    42.59%|   0:00:00.0| 2474.0M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:20   1334s] |  -1.061|   -1.061| -10.614|  -38.891|    42.59%|   0:00:00.0| 2475.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:21   1334s] |  -1.031|   -1.031| -10.159|  -38.436|    42.59%|   0:00:01.0| 2475.5M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:21   1334s] |  -0.650|   -0.995|  -9.566|  -37.844|    42.59%|   0:00:00.0| 2475.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_1_clkgt/u_icg/EN                 |
[05/28 17:56:21   1335s] |  -0.552|   -0.995|  -8.917|  -37.194|    42.59%|   0:00:00.0| 2475.5M|test_worst_scenario|reg2cgate| I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/EN        |
[05/28 17:56:21   1335s] |  -0.498|   -0.995|  -8.365|  -36.642|    42.59%|   0:00:00.0| 2513.6M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.471|   -0.995|  -8.170|  -36.448|    42.59%|   0:00:00.0| 2519.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.466|   -0.995|  -8.137|  -36.414|    42.59%|   0:00:00.0| 2519.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.430|   -0.995|  -6.162|  -34.439|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.402|   -0.995|  -5.412|  -33.689|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.388|   -0.995|  -4.960|  -33.237|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.371|   -0.995|  -4.845|  -33.122|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.352|   -0.995|  -4.706|  -32.983|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.338|   -0.995|  -4.608|  -32.886|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/D   |
[05/28 17:56:21   1335s] |  -0.322|   -0.995|  -4.424|  -32.702|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:22   1335s] |  -0.312|   -0.995|  -3.763|  -32.040|    42.59%|   0:00:01.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:22   1336s] |  -0.296|   -0.995|  -3.729|  -32.006|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -3.453|  -31.730|    42.59%|   0:00:00.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -3.047|  -31.324|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -2.725|  -31.002|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D    |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -2.334|  -30.611|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -2.201|  -30.479|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -2.023|  -30.300|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -1.873|  -30.150|    42.59%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -1.768|  -30.045|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_PARSER/pci_w_mux_select_reg_1_/D                 |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -1.453|  -29.730|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D   |
[05/28 17:56:22   1336s] |  -0.278|   -0.995|  -1.248|  -29.525|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:56:23   1337s] |  -0.278|   -0.995|  -0.722|  -28.999|    42.60%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_23_/D                       |
[05/28 17:56:23   1337s] |  -0.278|   -0.995|  -0.524|  -28.802|    42.60%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_30_/D                       |
[05/28 17:56:24   1338s] |  -0.278|   -0.995|  -0.396|  -28.673|    42.60%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_598/D                                |
[05/28 17:56:24   1338s] |  -0.278|   -0.995|  -0.333|  -28.610|    42.61%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 17:56:25   1338s] |  -0.278|   -0.995|  -0.308|  -28.586|    42.61%|   0:00:01.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_422/D                                |
[05/28 17:56:25   1339s] |  -0.278|   -0.995|  -0.281|  -28.558|    42.61%|   0:00:00.0| 2520.2M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_422/D                                |
[05/28 17:56:25   1339s] |  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:00.0| 2520.2M|                 NA|       NA| NA                                                 |
[05/28 17:56:25   1339s] |  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:00.0| 2520.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:25   1339s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:25   1339s] 
[05/28 17:56:25   1339s] *** Finish Core Optimize Step (cpu=0:00:04.6 real=0:00:05.0 mem=2520.2M) ***
[05/28 17:56:25   1339s] 
[05/28 17:56:25   1339s] *** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=2520.2M) ***
[05/28 17:56:25   1339s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

[05/28 17:56:25   1339s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.278ns TNS -0.278ns; reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.278ns TNS -0.278ns; all paths WNS -0.995ns TNS -28.268ns; Real time 0:05:11
[05/28 17:56:25   1339s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61
[05/28 17:56:25   1339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.3
[05/28 17:56:25   1339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2520.2M
[05/28 17:56:26   1339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.169, MEM:2520.2M
[05/28 17:56:26   1339s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2520.2M
[05/28 17:56:26   1339s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2520.2M
[05/28 17:56:26   1339s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.168, MEM:2520.2M
[05/28 17:56:26   1340s] 
[05/28 17:56:26   1340s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.277, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.277, MEM:2520.2M
[05/28 17:56:26   1340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.14
[05/28 17:56:26   1340s] OPERPROF: Starting RefinePlace at level 1, MEM:2520.2M
[05/28 17:56:26   1340s] *** Starting refinePlace (0:22:20 mem=2520.2M) ***
[05/28 17:56:26   1340s] Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.011e+04)
[05/28 17:56:26   1340s] Info: 96 insts are soft-fixed.
[05/28 17:56:26   1340s] 
[05/28 17:56:26   1340s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:56:26   1340s] 
[05/28 17:56:26   1340s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:56:26   1340s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:26   1340s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:56:26   1340s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:56:26   1340s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:26   1340s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.039, MEM:2520.2M
[05/28 17:56:26   1340s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 16.94 % ( 366 / 2160 )
[05/28 17:56:26   1340s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.008, MEM:2520.2M
[05/28 17:56:26   1340s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.17 % ( 1 / 600 )
[05/28 17:56:26   1340s] Density distribution unevenness ratio = 39.880%
[05/28 17:56:26   1340s] RPlace IncrNP Skipped
[05/28 17:56:26   1340s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2520.2MB) @(0:22:20 - 0:22:20).
[05/28 17:56:26   1340s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.050, REAL:0.058, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2520.2M
[05/28 17:56:26   1340s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2520.2M
[05/28 17:56:26   1340s] Starting refinePlace ...
[05/28 17:56:26   1340s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:56:26   1340s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:56:27   1341s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=2535.5MB) @(0:22:20 - 0:22:21).
[05/28 17:56:27   1341s] Move report: preRPlace moves 138 insts, mean move: 0.47 um, max move: 2.43 um
[05/28 17:56:27   1341s] 	Max move on inst (I_CONTEXT_MEM/FE_OCPC6999_n322): (524.55, 501.60) --> (523.79, 499.93)
[05/28 17:56:27   1341s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
[05/28 17:56:27   1341s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 17:56:27   1341s] 
[05/28 17:56:27   1341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:56:27   1341s] 
[05/28 17:56:27   1341s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:56:28   1342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:28   1342s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2535.5MB) @(0:22:22 - 0:22:22).
[05/28 17:56:28   1342s] Move report: Detail placement moves 138 insts, mean move: 0.47 um, max move: 2.43 um
[05/28 17:56:28   1342s] 	Max move on inst (I_CONTEXT_MEM/FE_OCPC6999_n322): (524.55, 501.60) --> (523.79, 499.93)
[05/28 17:56:28   1342s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2535.5MB
[05/28 17:56:28   1342s] Statistics of distance of Instance movement in refine placement:
[05/28 17:56:28   1342s]   maximum (X+Y) =         2.43 um
[05/28 17:56:28   1342s]   inst (I_CONTEXT_MEM/FE_OCPC6999_n322) with max move: (524.552, 501.6) -> (523.792, 499.928)
[05/28 17:56:28   1342s]   mean    (X+Y) =         0.47 um
[05/28 17:56:28   1342s] Summary Report:
[05/28 17:56:28   1342s] Instances move: 138 (out of 47271 movable)
[05/28 17:56:28   1342s] Instances flipped: 0
[05/28 17:56:28   1342s] Mean displacement: 0.47 um
[05/28 17:56:28   1342s] Max displacement: 2.43 um (Instance: I_CONTEXT_MEM/FE_OCPC6999_n322) (524.552, 501.6) -> (523.792, 499.928)
[05/28 17:56:28   1342s] 	Length: 8 sites, height: 1 rows, site name: unit, cell type: INVX4_LVT
[05/28 17:56:28   1342s] Total instances moved : 138
[05/28 17:56:28   1342s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.100, REAL:2.108, MEM:2535.5M
[05/28 17:56:28   1342s] Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.011e+04)
[05/28 17:56:28   1342s] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2535.5MB
[05/28 17:56:28   1342s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=2535.5MB) @(0:22:20 - 0:22:23).
[05/28 17:56:28   1342s] *** Finished refinePlace (0:22:23 mem=2535.5M) ***
[05/28 17:56:28   1342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.14
[05/28 17:56:28   1342s] OPERPROF: Finished RefinePlace at level 1, CPU:2.360, REAL:2.369, MEM:2535.5M
[05/28 17:56:29   1343s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2535.5M
[05/28 17:56:29   1343s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.145, MEM:2535.5M
[05/28 17:56:29   1343s] *** maximum move = 2.43 um ***
[05/28 17:56:29   1343s] *** Finished re-routing un-routed nets (2535.5M) ***
[05/28 17:56:29   1343s] OPERPROF: Starting DPlace-Init at level 1, MEM:2535.5M
[05/28 17:56:29   1343s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2535.5M
[05/28 17:56:29   1343s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.166, MEM:2535.5M
[05/28 17:56:29   1343s] 
[05/28 17:56:29   1343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.277, MEM:2535.5M
[05/28 17:56:30   1343s] 
[05/28 17:56:30   1343s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2535.5M) ***
[05/28 17:56:30   1343s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.3
[05/28 17:56:30   1344s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61
[05/28 17:56:30   1344s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

[05/28 17:56:30   1344s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:56:30   1344s] Layer 3 has 118 constrained nets 
[05/28 17:56:30   1344s] Layer 5 has 131 constrained nets 
[05/28 17:56:30   1344s] **** End NDR-Layer Usage Statistics ****
[05/28 17:56:30   1344s] 
[05/28 17:56:30   1344s] *** Finish post-CTS Setup Fixing (cpu=0:00:16.1 real=0:00:16.0 mem=2535.5M) ***
[05/28 17:56:30   1344s] 
[05/28 17:56:30   1344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.6
[05/28 17:56:30   1344s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2500.5M
[05/28 17:56:30   1344s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.146, MEM:2500.5M
[05/28 17:56:30   1344s] TotalInstCnt at PhyDesignMc Destruction: 47,516
[05/28 17:56:30   1344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.16
[05/28 17:56:30   1344s] *** SetupOpt [finish] : cpu/real = 0:00:23.7/0:00:23.7 (1.0), totSession cpu/real = 0:22:24.5/0:22:58.1 (1.0), mem = 2500.5M
[05/28 17:56:30   1344s] 
[05/28 17:56:30   1344s] =============================================================================================
[05/28 17:56:30   1344s]  Step TAT Report for TnsOpt #4
[05/28 17:56:30   1344s] =============================================================================================
[05/28 17:56:30   1344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:56:30   1344s] ---------------------------------------------------------------------------------------------
[05/28 17:56:30   1344s] [ RefinePlace            ]      1   0:00:04.5  (  19.2 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 17:56:30   1344s] [ SlackTraversorInit     ]      2   0:00:02.5  (  10.4 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 17:56:30   1344s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   3.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:56:30   1344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:30   1344s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:56:30   1344s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 17:56:30   1344s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:30   1344s] [ TransformInit          ]      1   0:00:05.7  (  24.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:56:30   1344s] [ OptSingleIteration     ]     35   0:00:00.1  (   0.3 % )     0:00:04.4 /  0:00:04.3    1.0
[05/28 17:56:30   1344s] [ OptGetWeight           ]     35   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:56:30   1344s] [ OptEval                ]     35   0:00:02.0  (   8.5 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 17:56:30   1344s] [ OptCommit              ]     35   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:56:30   1344s] [ IncrTimingUpdate       ]     39   0:00:01.3  (   5.6 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 17:56:30   1344s] [ PostCommitDelayUpdate  ]     36   0:00:00.1  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:56:30   1344s] [ IncrDelayCalc          ]    158   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 17:56:30   1344s] [ SetupOptGetWorkingSet  ]     65   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.5
[05/28 17:56:30   1344s] [ SetupOptGetActiveNode  ]     65   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.8
[05/28 17:56:30   1344s] [ SetupOptSlackGraph     ]     35   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:56:30   1344s] [ MISC                   ]          0:00:04.9  (  20.9 % )     0:00:04.9 /  0:00:05.0    1.0
[05/28 17:56:30   1344s] ---------------------------------------------------------------------------------------------
[05/28 17:56:30   1344s]  TnsOpt #4 TOTAL                    0:00:23.7  ( 100.0 % )     0:00:23.7 /  0:00:23.7    1.0
[05/28 17:56:30   1344s] ---------------------------------------------------------------------------------------------
[05/28 17:56:30   1344s] 
[05/28 17:56:30   1344s] End: GigaOpt Optimization in TNS mode
[05/28 17:56:31   1345s] Deleting Lib Analyzer.
[05/28 17:56:31   1345s] Begin: GigaOpt Optimization in WNS mode
[05/28 17:56:31   1345s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto
[05/28 17:56:31   1345s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:31   1345s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:31   1345s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:31   1345s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:56:31   1345s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:25.5/0:22:59.1 (1.0), mem = 2405.5M
[05/28 17:56:31   1345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.17
[05/28 17:56:31   1345s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:56:31   1345s] ### Creating PhyDesignMc. totSessionCpu=0:22:26 mem=2405.5M
[05/28 17:56:31   1345s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:56:31   1345s] OPERPROF: Starting DPlace-Init at level 1, MEM:2405.5M
[05/28 17:56:31   1345s] z: 2, totalTracks: 1
[05/28 17:56:31   1345s] z: 4, totalTracks: 1
[05/28 17:56:31   1345s] z: 6, totalTracks: 1
[05/28 17:56:31   1345s] z: 8, totalTracks: 1
[05/28 17:56:31   1345s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:56:31   1345s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2405.5M
[05/28 17:56:31   1345s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2405.5M
[05/28 17:56:31   1345s] 
[05/28 17:56:31   1345s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2405.5MB).
[05/28 17:56:31   1345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.292, MEM:2405.5M
[05/28 17:56:32   1346s] TotalInstCnt at PhyDesignMc Initialization: 47,516
[05/28 17:56:32   1346s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:26 mem=2405.5M
[05/28 17:56:32   1346s] ### Creating RouteCongInterface, started
[05/28 17:56:32   1346s] 
[05/28 17:56:32   1346s] Creating Lib Analyzer ...
[05/28 17:56:32   1346s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:56:32   1346s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:56:32   1346s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:56:32   1346s] 
[05/28 17:56:33   1347s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:27 mem=2407.5M
[05/28 17:56:33   1347s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:27 mem=2407.5M
[05/28 17:56:33   1347s] Creating Lib Analyzer, finished. 
[05/28 17:56:33   1347s] 
[05/28 17:56:33   1347s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:56:33   1347s] 
[05/28 17:56:33   1347s] #optDebug: {0, 1.200}
[05/28 17:56:33   1347s] ### Creating RouteCongInterface, finished
[05/28 17:56:33   1347s] ### Creating LA Mngr. totSessionCpu=0:22:27 mem=2407.5M
[05/28 17:56:33   1347s] ### Creating LA Mngr, finished. totSessionCpu=0:22:27 mem=2407.5M
[05/28 17:56:33   1347s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:37   1351s] *info: 249 clock nets excluded
[05/28 17:56:37   1351s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:37   1351s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:37   1351s] *info: 3 special nets excluded.
[05/28 17:56:37   1351s] *info: 1024 no-driver nets excluded.
[05/28 17:56:37   1351s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:37   1351s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:39   1352s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.7
[05/28 17:56:39   1353s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/28 17:56:39   1353s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/28 17:56:39   1353s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/28 17:56:39   1353s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/28 17:56:39   1353s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/28 17:56:39   1353s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.555 Density 42.61
[05/28 17:56:39   1353s] Optimizer WNS Pass 0
[05/28 17:56:39   1353s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-28.277|
|reg2cgate                    |-0.278| -0.278|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.278| -0.278|
|All Paths                    |-0.995|-28.555|
+-----------------------------+------+-------+

[05/28 17:56:39   1353s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.278ns TNS -0.278ns; reg2reg* WNS -0.000ns TNS -0.000ns; HEPG WNS -0.278ns TNS -0.278ns; all paths WNS -0.995ns TNS -28.268ns; Real time 0:05:25
[05/28 17:56:39   1353s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2426.6M
[05/28 17:56:39   1353s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2426.6M
[05/28 17:56:39   1353s] Active Path Group: reg2cgate reg2reg  
[05/28 17:56:40   1354s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:40   1354s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:40   1354s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:40   1354s] |  -0.278|   -0.995|  -0.278|  -28.555|    42.61%|   0:00:01.0| 2442.6M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:40   1354s] |  -0.256|   -0.995|  -0.256|  -28.533|    42.61%|   0:00:00.0| 2486.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:40   1354s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:40   1354s] 
[05/28 17:56:40   1354s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2486.3M) ***
[05/28 17:56:40   1354s] Active Path Group: reg2reg  
[05/28 17:56:40   1354s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:40   1354s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:40   1354s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:40   1354s] |   0.000|   -0.995|   0.000|  -28.533|    42.61%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_427/D                                |
[05/28 17:56:43   1357s] |   0.005|   -0.995|   0.000|  -28.533|    42.62%|   0:00:03.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 17:56:44   1358s] |   0.007|   -0.995|   0.000|  -28.533|    42.62%|   0:00:01.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 17:56:44   1358s] |   0.013|   -0.995|   0.000|  -28.533|    42.62%|   0:00:00.0| 2486.3M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_745/D                                |
[05/28 17:56:44   1358s] |   0.013|   -0.995|   0.000|  -28.533|    42.62%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2reg| I_BLENDER_0/R_745/D                                |
[05/28 17:56:44   1358s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:44   1358s] 
[05/28 17:56:44   1358s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:04.0 mem=2486.3M) ***
[05/28 17:56:44   1358s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:56:44   1358s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:44   1358s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:44   1358s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:44   1358s] |  -0.995|   -0.995| -28.277|  -28.533|    42.62%|   0:00:00.0| 2486.3M|test_worst_scenario|  reg2out| sd_DQ_out[29]                                      |
[05/28 17:56:45   1359s] |  -0.919|   -0.919| -27.840|  -28.095|    42.62%|   0:00:01.0| 2486.3M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:56:45   1359s] |  -0.919|   -0.919| -27.764|  -28.020|    42.63%|   0:00:00.0| 2489.3M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:56:45   1359s] |  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2489.3M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:56:45   1359s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:45   1359s] 
[05/28 17:56:45   1359s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=2489.3M) ***
[05/28 17:56:45   1359s] 
[05/28 17:56:45   1359s] *** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=2489.3M) ***
[05/28 17:56:45   1359s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:56:45   1359s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:31
[05/28 17:56:45   1359s] ** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63
[05/28 17:56:45   1359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.4
[05/28 17:56:46   1360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.183, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.204, MEM:2489.3M
[05/28 17:56:46   1360s] 
[05/28 17:56:46   1360s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.315, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.315, MEM:2489.3M
[05/28 17:56:46   1360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.15
[05/28 17:56:46   1360s] OPERPROF: Starting RefinePlace at level 1, MEM:2489.3M
[05/28 17:56:46   1360s] *** Starting refinePlace (0:22:41 mem=2489.3M) ***
[05/28 17:56:46   1360s] Total net bbox length = 9.631e+05 (4.603e+05 5.028e+05) (ext = 4.005e+04)
[05/28 17:56:46   1360s] Info: 96 insts are soft-fixed.
[05/28 17:56:46   1360s] 
[05/28 17:56:46   1360s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:56:46   1360s] 
[05/28 17:56:46   1360s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:56:46   1360s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:46   1360s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:56:46   1360s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:56:46   1360s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:46   1360s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2489.3M
[05/28 17:56:46   1360s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:46   1360s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.039, MEM:2489.3M
[05/28 17:56:46   1360s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 17.04 % ( 368 / 2160 )
[05/28 17:56:46   1360s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.008, MEM:2489.3M
[05/28 17:56:46   1360s] powerDomain PD_RISC_CORE: bins with density > 0.750 =  0.17 % ( 1 / 600 )
[05/28 17:56:46   1360s] Density distribution unevenness ratio = 39.876%
[05/28 17:56:46   1360s] RPlace IncrNP Skipped
[05/28 17:56:46   1360s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2489.3MB) @(0:22:41 - 0:22:41).
[05/28 17:56:46   1360s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.059, MEM:2489.3M
[05/28 17:56:46   1360s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:56:46   1360s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2489.3MB
[05/28 17:56:46   1360s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2489.3M
[05/28 17:56:46   1360s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2489.3M
[05/28 17:56:46   1360s] Starting refinePlace ...
[05/28 17:56:47   1361s] ** Cut row section cpu time 0:00:00.0.
[05/28 17:56:47   1361s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 17:56:47   1361s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2499.7MB) @(0:22:41 - 0:22:42).
[05/28 17:56:47   1361s] Move report: preRPlace moves 227 insts, mean move: 0.51 um, max move: 3.19 um
[05/28 17:56:47   1361s] 	Max move on inst (I_BLENDER_1/FE_RC_387_0): (81.62, 322.70) --> (83.14, 321.02)
[05/28 17:56:47   1361s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
[05/28 17:56:47   1361s] Move report: Detail placement moves 227 insts, mean move: 0.51 um, max move: 3.19 um
[05/28 17:56:47   1361s] 	Max move on inst (I_BLENDER_1/FE_RC_387_0): (81.62, 322.70) --> (83.14, 321.02)
[05/28 17:56:47   1361s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2499.7MB
[05/28 17:56:47   1361s] Statistics of distance of Instance movement in refine placement:
[05/28 17:56:47   1361s]   maximum (X+Y) =         3.19 um
[05/28 17:56:47   1361s]   inst (I_BLENDER_1/FE_RC_387_0) with max move: (81.624, 322.696) -> (83.144, 321.024)
[05/28 17:56:47   1361s]   mean    (X+Y) =         0.51 um
[05/28 17:56:47   1361s] Summary Report:
[05/28 17:56:47   1361s] Instances move: 227 (out of 47295 movable)
[05/28 17:56:47   1361s] Instances flipped: 0
[05/28 17:56:47   1361s] Mean displacement: 0.51 um
[05/28 17:56:47   1361s] Max displacement: 3.19 um (Instance: I_BLENDER_1/FE_RC_387_0) (81.624, 322.696) -> (83.144, 321.024)
[05/28 17:56:47   1361s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_LVT
[05/28 17:56:47   1361s] Total instances moved : 227
[05/28 17:56:47   1361s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.960, REAL:0.967, MEM:2499.7M
[05/28 17:56:47   1361s] Total net bbox length = 9.632e+05 (4.603e+05 5.029e+05) (ext = 4.005e+04)
[05/28 17:56:47   1361s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2499.7MB
[05/28 17:56:47   1361s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2499.7MB) @(0:22:41 - 0:22:42).
[05/28 17:56:47   1361s] *** Finished refinePlace (0:22:42 mem=2499.7M) ***
[05/28 17:56:47   1361s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.15
[05/28 17:56:47   1361s] OPERPROF: Finished RefinePlace at level 1, CPU:1.250, REAL:1.255, MEM:2499.7M
[05/28 17:56:48   1362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2499.7M
[05/28 17:56:48   1362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.160, MEM:2499.7M
[05/28 17:56:48   1362s] *** maximum move = 3.19 um ***
[05/28 17:56:48   1362s] *** Finished re-routing un-routed nets (2499.7M) ***
[05/28 17:56:48   1362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2499.7M
[05/28 17:56:48   1362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2499.7M
[05/28 17:56:48   1362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2499.7M
[05/28 17:56:48   1362s] 
[05/28 17:56:48   1362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.295, MEM:2499.7M
[05/28 17:56:49   1363s] 
[05/28 17:56:49   1363s] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2499.7M) ***
[05/28 17:56:49   1363s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.4
[05/28 17:56:49   1363s] ** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63
[05/28 17:56:49   1363s] Optimizer WNS Pass 1
[05/28 17:56:49   1363s] OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:56:49   1363s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:35
[05/28 17:56:49   1363s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2499.7M
[05/28 17:56:49   1363s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2499.7M
[05/28 17:56:50   1364s] Active Path Group: reg2cgate reg2reg  
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] |  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:50   1364s] |  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] 
[05/28 17:56:50   1364s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2499.7M) ***
[05/28 17:56:50   1364s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] |  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:56:50   1364s] |  -0.918|   -0.918| -27.764|  -28.020|    42.63%|   0:00:00.0| 2499.7M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:56:50   1364s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:56:50   1364s] 
[05/28 17:56:50   1364s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2499.7M) ***
[05/28 17:56:51   1364s] 
[05/28 17:56:51   1364s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:00.0 mem=2499.7M) ***
[05/28 17:56:51   1364s] OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:56:51   1365s] CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:37
[05/28 17:56:51   1365s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:56:51   1365s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:56:51   1365s] Layer 3 has 118 constrained nets 
[05/28 17:56:51   1365s] Layer 5 has 131 constrained nets 
[05/28 17:56:51   1365s] Layer 9 has 1 constrained nets 
[05/28 17:56:51   1365s] **** End NDR-Layer Usage Statistics ****
[05/28 17:56:51   1365s] 
[05/28 17:56:51   1365s] *** Finish post-CTS Setup Fixing (cpu=0:00:12.1 real=0:00:12.0 mem=2499.7M) ***
[05/28 17:56:51   1365s] 
[05/28 17:56:51   1365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.7
[05/28 17:56:51   1365s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2464.6M
[05/28 17:56:51   1365s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.169, MEM:2464.6M
[05/28 17:56:51   1365s] TotalInstCnt at PhyDesignMc Destruction: 47,540
[05/28 17:56:51   1365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.17
[05/28 17:56:51   1365s] *** SetupOpt [finish] : cpu/real = 0:00:19.7/0:00:19.7 (1.0), totSession cpu/real = 0:22:45.2/0:23:18.8 (1.0), mem = 2464.6M
[05/28 17:56:51   1365s] 
[05/28 17:56:51   1365s] =============================================================================================
[05/28 17:56:51   1365s]  Step TAT Report for WnsOpt #3
[05/28 17:56:51   1365s] =============================================================================================
[05/28 17:56:51   1365s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:56:51   1365s] ---------------------------------------------------------------------------------------------
[05/28 17:56:51   1365s] [ RefinePlace            ]      1   0:00:03.5  (  17.7 % )     0:00:03.5 /  0:00:03.5    1.0
[05/28 17:56:51   1365s] [ SlackTraversorInit     ]      2   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:56:51   1365s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.1 % )     0:00:00.6 /  0:00:00.7    1.1
[05/28 17:56:51   1365s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[05/28 17:56:51   1365s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:56:51   1365s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.8 /  0:00:00.9    1.1
[05/28 17:56:51   1365s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:51   1365s] [ TransformInit          ]      1   0:00:06.0  (  30.3 % )     0:00:06.0 /  0:00:06.0    1.0
[05/28 17:56:51   1365s] [ OptSingleIteration     ]     23   0:00:00.1  (   0.3 % )     0:00:05.4 /  0:00:05.4    1.0
[05/28 17:56:51   1365s] [ OptGetWeight           ]     23   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:56:51   1365s] [ OptEval                ]     23   0:00:04.0  (  20.2 % )     0:00:04.0 /  0:00:04.0    1.0
[05/28 17:56:51   1365s] [ OptCommit              ]     23   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 17:56:51   1365s] [ IncrTimingUpdate       ]     26   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:56:51   1365s] [ PostCommitDelayUpdate  ]     24   0:00:00.1  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 17:56:51   1365s] [ IncrDelayCalc          ]     54   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:56:51   1365s] [ SetupOptGetWorkingSet  ]     69   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.3
[05/28 17:56:51   1365s] [ SetupOptGetActiveNode  ]     69   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:56:51   1365s] [ SetupOptSlackGraph     ]     23   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.7
[05/28 17:56:51   1365s] [ MISC                   ]          0:00:02.6  (  13.3 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 17:56:51   1365s] ---------------------------------------------------------------------------------------------
[05/28 17:56:51   1365s]  WnsOpt #3 TOTAL                    0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:19.8    1.0
[05/28 17:56:51   1365s] ---------------------------------------------------------------------------------------------
[05/28 17:56:51   1365s] 
[05/28 17:56:51   1365s] End: GigaOpt Optimization in WNS mode
[05/28 17:56:51   1365s] Deleting Lib Analyzer.
[05/28 17:56:51   1365s] Begin: GigaOpt Optimization in TNS mode
[05/28 17:56:51   1365s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/28 17:56:51   1365s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:51   1365s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:51   1365s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:51   1365s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:56:51   1365s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:45.5/0:23:19.1 (1.0), mem = 2407.6M
[05/28 17:56:51   1365s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.18
[05/28 17:56:51   1365s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:56:51   1365s] ### Creating PhyDesignMc. totSessionCpu=0:22:46 mem=2407.6M
[05/28 17:56:51   1365s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 17:56:51   1365s] OPERPROF: Starting DPlace-Init at level 1, MEM:2407.6M
[05/28 17:56:51   1365s] z: 2, totalTracks: 1
[05/28 17:56:51   1365s] z: 4, totalTracks: 1
[05/28 17:56:51   1365s] z: 6, totalTracks: 1
[05/28 17:56:51   1365s] z: 8, totalTracks: 1
[05/28 17:56:51   1365s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:56:51   1365s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2407.6M
[05/28 17:56:51   1365s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.200, MEM:2407.6M
[05/28 17:56:51   1365s] 
[05/28 17:56:51   1365s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2407.6MB).
[05/28 17:56:51   1365s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.320, MEM:2407.6M
[05/28 17:56:52   1366s] TotalInstCnt at PhyDesignMc Initialization: 47,540
[05/28 17:56:52   1366s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:46 mem=2407.6M
[05/28 17:56:52   1366s] ### Creating RouteCongInterface, started
[05/28 17:56:52   1366s] 
[05/28 17:56:52   1366s] Creating Lib Analyzer ...
[05/28 17:56:52   1366s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:56:52   1366s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:56:52   1366s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:56:52   1366s] 
[05/28 17:56:53   1367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:47 mem=2409.6M
[05/28 17:56:53   1367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:47 mem=2409.6M
[05/28 17:56:53   1367s] Creating Lib Analyzer, finished. 
[05/28 17:56:53   1367s] 
[05/28 17:56:53   1367s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:56:53   1367s] 
[05/28 17:56:53   1367s] #optDebug: {0, 1.200}
[05/28 17:56:53   1367s] ### Creating RouteCongInterface, finished
[05/28 17:56:53   1367s] ### Creating LA Mngr. totSessionCpu=0:22:47 mem=2409.6M
[05/28 17:56:53   1367s] ### Creating LA Mngr, finished. totSessionCpu=0:22:47 mem=2409.6M
[05/28 17:56:53   1367s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:56:57   1371s] *info: 249 clock nets excluded
[05/28 17:56:57   1371s] *info: Marking 97 level shifter instances dont touch
[05/28 17:56:57   1371s] *info: Marking 0 isolation instances dont touch
[05/28 17:56:57   1371s] *info: 3 special nets excluded.
[05/28 17:56:57   1371s] *info: 1024 no-driver nets excluded.
[05/28 17:56:57   1371s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:57   1371s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:56:59   1372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.8
[05/28 17:56:59   1372s] PathGroup :  in2out  TargetSlack : 0.0109 
[05/28 17:56:59   1372s] PathGroup :  in2reg  TargetSlack : 0.0109 
[05/28 17:56:59   1372s] PathGroup :  reg2cgate  TargetSlack : 0.0109 
[05/28 17:56:59   1372s] PathGroup :  reg2out  TargetSlack : 0.0109 
[05/28 17:56:59   1372s] PathGroup :  reg2reg  TargetSlack : 0.0109 
[05/28 17:56:59   1373s] ** GigaOpt Optimizer WNS Slack -0.918 TNS Slack -28.020 Density 42.63
[05/28 17:56:59   1373s] Optimizer TNS Opt
[05/28 17:56:59   1373s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:56:59   1373s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:45
[05/28 17:56:59   1373s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2428.7M
[05/28 17:56:59   1373s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2428.7M
[05/28 17:56:59   1373s] Active Path Group: reg2cgate  
[05/28 17:57:00   1374s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:57:00   1374s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:57:00   1374s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:57:00   1374s] |  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:01.0| 2444.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:57:00   1374s] |  -0.256|   -0.918|  -0.256|  -28.020|    42.63%|   0:00:00.0| 2490.4M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:57:00   1374s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2490.4M) ***
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2490.4M) ***
[05/28 17:57:00   1374s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:57:00   1374s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.256ns TNS -0.256ns; reg2reg* WNS 0.013ns TNS 0.000ns; HEPG WNS -0.256ns TNS -0.256ns; all paths WNS -0.918ns TNS -27.732ns; Real time 0:05:46
[05/28 17:57:00   1374s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.918|-27.764|
|reg2cgate                    |-0.256| -0.256|
|reg2reg                      | 0.013|  0.000|
|HEPG                         |-0.256| -0.256|
|All Paths                    |-0.918|-28.020|
+-----------------------------+------+-------+

[05/28 17:57:00   1374s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:57:00   1374s] NDR CTS_RULE has 131 constrained nets 
[05/28 17:57:00   1374s] Layer 3 has 118 constrained nets 
[05/28 17:57:00   1374s] Layer 9 has 1 constrained nets 
[05/28 17:57:00   1374s] **** End NDR-Layer Usage Statistics ****
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2490.4M) ***
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.8
[05/28 17:57:00   1374s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2455.3M
[05/28 17:57:00   1374s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.174, MEM:2455.3M
[05/28 17:57:00   1374s] TotalInstCnt at PhyDesignMc Destruction: 47,540
[05/28 17:57:00   1374s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.18
[05/28 17:57:00   1374s] *** SetupOpt [finish] : cpu/real = 0:00:09.0/0:00:09.0 (1.0), totSession cpu/real = 0:22:54.5/0:23:28.1 (1.0), mem = 2455.3M
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] =============================================================================================
[05/28 17:57:00   1374s]  Step TAT Report for TnsOpt #5
[05/28 17:57:00   1374s] =============================================================================================
[05/28 17:57:00   1374s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:57:00   1374s] ---------------------------------------------------------------------------------------------
[05/28 17:57:00   1374s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:57:00   1374s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:57:00   1374s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:57:00   1374s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:57:00   1374s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ TransformInit          ]      1   0:00:05.9  (  65.6 % )     0:00:05.9 /  0:00:05.9    1.0
[05/28 17:57:00   1374s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:57:00   1374s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ OptEval                ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:57:00   1374s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:00   1374s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    7.4
[05/28 17:57:00   1374s] [ MISC                   ]          0:00:01.1  (  11.8 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 17:57:00   1374s] ---------------------------------------------------------------------------------------------
[05/28 17:57:00   1374s]  TnsOpt #5 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:09.0    1.0
[05/28 17:57:00   1374s] ---------------------------------------------------------------------------------------------
[05/28 17:57:00   1374s] 
[05/28 17:57:00   1374s] End: GigaOpt Optimization in TNS mode
[05/28 17:57:01   1374s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 17:57:01   1375s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:57:01   1375s] *info: Marking 97 level shifter instances dont touch
[05/28 17:57:01   1375s] *info: Marking 0 isolation instances dont touch
[05/28 17:57:01   1375s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:57:01   1375s] ### Creating LA Mngr. totSessionCpu=0:22:55 mem=2409.3M
[05/28 17:57:01   1375s] ### Creating LA Mngr, finished. totSessionCpu=0:22:55 mem=2409.3M
[05/28 17:57:01   1375s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:57:01   1375s] ### Creating PhyDesignMc. totSessionCpu=0:22:55 mem=2428.4M
[05/28 17:57:01   1375s] OPERPROF: Starting DPlace-Init at level 1, MEM:2428.4M
[05/28 17:57:01   1375s] z: 2, totalTracks: 1
[05/28 17:57:01   1375s] z: 4, totalTracks: 1
[05/28 17:57:01   1375s] z: 6, totalTracks: 1
[05/28 17:57:01   1375s] z: 8, totalTracks: 1
[05/28 17:57:01   1375s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:57:01   1375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2428.4M
[05/28 17:57:01   1375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.197, MEM:2428.4M
[05/28 17:57:01   1375s] 
[05/28 17:57:01   1375s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2428.4MB).
[05/28 17:57:01   1375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.306, MEM:2428.4M
[05/28 17:57:01   1375s] TotalInstCnt at PhyDesignMc Initialization: 47,540
[05/28 17:57:01   1375s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:56 mem=2428.4M
[05/28 17:57:01   1375s] Begin: Area Reclaim Optimization
[05/28 17:57:01   1375s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:55.8/0:23:29.3 (1.0), mem = 2428.4M
[05/28 17:57:01   1375s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.19
[05/28 17:57:01   1375s] ### Creating RouteCongInterface, started
[05/28 17:57:02   1375s] 
[05/28 17:57:02   1375s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 17:57:02   1375s] 
[05/28 17:57:02   1375s] #optDebug: {0, 1.200}
[05/28 17:57:02   1375s] ### Creating RouteCongInterface, finished
[05/28 17:57:02   1375s] ### Creating LA Mngr. totSessionCpu=0:22:56 mem=2428.4M
[05/28 17:57:02   1375s] ### Creating LA Mngr, finished. totSessionCpu=0:22:56 mem=2428.4M
[05/28 17:57:02   1376s] Usable buffer cells for single buffer setup transform:
[05/28 17:57:02   1376s] NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT (always-on) AOBUFX2_LVT (always-on) AOBUFX1_LVT (always-on) AOBUFX4_RVT (always-on) AOBUFX2_RVT (always-on) AOBUFX1_RVT (always-on) AOBUFX4_HVT (always-on) AOBUFX2_HVT (always-on) AOBUFX1_HVT (always-on) 
[05/28 17:57:02   1376s] Number of usable buffer cells above: 14
[05/28 17:57:03   1376s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2428.4M
[05/28 17:57:03   1376s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2428.4M
[05/28 17:57:03   1377s] Reclaim Optimization WNS Slack -0.918  TNS Slack -28.020 Density 42.63
[05/28 17:57:03   1377s] +----------+---------+--------+--------+------------+--------+
[05/28 17:57:03   1377s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 17:57:03   1377s] +----------+---------+--------+--------+------------+--------+
[05/28 17:57:03   1377s] |    42.63%|        -|  -0.918| -28.020|   0:00:00.0| 2428.4M|
[05/28 17:57:07   1381s] |    42.63%|        4|  -0.919| -28.020|   0:00:04.0| 2469.1M|
[05/28 17:57:07   1381s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:57:07   1381s] |    42.63%|        0|  -0.919| -28.020|   0:00:00.0| 2469.1M|
[05/28 17:57:14   1388s] |    42.56%|      119|  -0.919| -28.020|   0:00:07.0| 2469.1M|
[05/28 17:57:19   1393s] |    42.52%|      278|  -0.919| -27.902|   0:00:05.0| 2469.1M|
[05/28 17:57:20   1394s] |    42.52%|        7|  -0.919| -27.902|   0:00:01.0| 2469.1M|
[05/28 17:57:21   1395s] |    42.52%|        0|  -0.919| -27.902|   0:00:01.0| 2469.1M|
[05/28 17:57:21   1395s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 17:57:21   1395s] |    42.52%|        0|  -0.919| -27.902|   0:00:00.0| 2469.1M|
[05/28 17:57:21   1395s] +----------+---------+--------+--------+------------+--------+
[05/28 17:57:21   1395s] Reclaim Optimization End WNS Slack -0.918  TNS Slack -27.902 Density 42.52
[05/28 17:57:21   1395s] 
[05/28 17:57:21   1395s] ** Summary: Restruct = 4 Buffer Deletion = 100 Declone = 21 Resize = 224 **
[05/28 17:57:21   1395s] --------------------------------------------------------------
[05/28 17:57:21   1395s] |                                   | Total     | Sequential |
[05/28 17:57:21   1395s] --------------------------------------------------------------
[05/28 17:57:21   1395s] | Num insts resized                 |     222  |       5    |
[05/28 17:57:21   1395s] | Num insts undone                  |      61  |       0    |
[05/28 17:57:21   1395s] | Num insts Downsized               |     222  |       5    |
[05/28 17:57:21   1395s] | Num insts Samesized               |       0  |       0    |
[05/28 17:57:21   1395s] | Num insts Upsized                 |       0  |       0    |
[05/28 17:57:21   1395s] | Num multiple commits+uncommits    |       2  |       -    |
[05/28 17:57:21   1395s] --------------------------------------------------------------
[05/28 17:57:21   1395s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:57:21   1395s] NDR CTS_RULE has 131 constrained nets 
[05/28 17:57:21   1395s] Layer 3 has 118 constrained nets 
[05/28 17:57:21   1395s] Layer 9 has 1 constrained nets 
[05/28 17:57:21   1395s] **** End NDR-Layer Usage Statistics ****
[05/28 17:57:21   1395s] End: Core Area Reclaim Optimization (cpu = 0:00:19.6) (real = 0:00:20.0) **
[05/28 17:57:21   1395s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2485.1M
[05/28 17:57:21   1395s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.177, MEM:2485.1M
[05/28 17:57:21   1395s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2485.1M
[05/28 17:57:21   1395s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2485.1M
[05/28 17:57:22   1395s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.205, MEM:2485.1M
[05/28 17:57:22   1396s] 
[05/28 17:57:22   1396s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.320, REAL:0.315, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.320, REAL:0.316, MEM:2485.1M
[05/28 17:57:22   1396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.16
[05/28 17:57:22   1396s] OPERPROF: Starting RefinePlace at level 1, MEM:2485.1M
[05/28 17:57:22   1396s] *** Starting refinePlace (0:23:16 mem=2485.1M) ***
[05/28 17:57:22   1396s] Total net bbox length = 9.625e+05 (4.600e+05 5.025e+05) (ext = 4.014e+04)
[05/28 17:57:22   1396s] Info: 96 insts are soft-fixed.
[05/28 17:57:22   1396s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:57:22   1396s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:57:22   1396s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:57:22   1396s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:57:22   1396s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2485.1M
[05/28 17:57:22   1396s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2485.1M
[05/28 17:57:22   1396s] Starting refinePlace ...
[05/28 17:57:22   1396s] 
[05/28 17:57:22   1396s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:57:22   1396s] 
[05/28 17:57:22   1396s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:57:24   1398s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:57:24   1398s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=2485.1MB) @(0:23:16 - 0:23:19).
[05/28 17:57:24   1398s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:57:24   1398s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2485.1MB
[05/28 17:57:24   1398s] Statistics of distance of Instance movement in refine placement:
[05/28 17:57:24   1398s]   maximum (X+Y) =         0.00 um
[05/28 17:57:24   1398s]   mean    (X+Y) =         0.00 um
[05/28 17:57:24   1398s] Total instances flipped for legalization: 8
[05/28 17:57:24   1398s] Summary Report:
[05/28 17:57:24   1398s] Instances move: 0 (out of 47167 movable)
[05/28 17:57:24   1398s] Instances flipped: 8
[05/28 17:57:24   1398s] Mean displacement: 0.00 um
[05/28 17:57:24   1398s] Max displacement: 0.00 um 
[05/28 17:57:24   1398s] Total instances moved : 0
[05/28 17:57:24   1398s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.320, REAL:2.305, MEM:2485.1M
[05/28 17:57:24   1398s] Total net bbox length = 9.625e+05 (4.600e+05 5.025e+05) (ext = 4.014e+04)
[05/28 17:57:24   1398s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2485.1MB
[05/28 17:57:24   1398s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2485.1MB) @(0:23:16 - 0:23:19).
[05/28 17:57:24   1398s] *** Finished refinePlace (0:23:19 mem=2485.1M) ***
[05/28 17:57:24   1398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.16
[05/28 17:57:24   1398s] OPERPROF: Finished RefinePlace at level 1, CPU:2.490, REAL:2.487, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.162, MEM:2485.1M
[05/28 17:57:25   1399s] *** maximum move = 0.00 um ***
[05/28 17:57:25   1399s] *** Finished re-routing un-routed nets (2485.1M) ***
[05/28 17:57:25   1399s] OPERPROF: Starting DPlace-Init at level 1, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.200, MEM:2485.1M
[05/28 17:57:25   1399s] 
[05/28 17:57:25   1399s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2485.1M
[05/28 17:57:25   1399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.313, MEM:2485.1M
[05/28 17:57:26   1400s] 
[05/28 17:57:26   1400s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2485.1M) ***
[05/28 17:57:26   1400s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.19
[05/28 17:57:26   1400s] *** AreaOpt [finish] : cpu/real = 0:00:24.3/0:00:24.3 (1.0), totSession cpu/real = 0:23:20.1/0:23:53.7 (1.0), mem = 2485.1M
[05/28 17:57:26   1400s] 
[05/28 17:57:26   1400s] =============================================================================================
[05/28 17:57:26   1400s]  Step TAT Report for AreaOpt #3
[05/28 17:57:26   1400s] =============================================================================================
[05/28 17:57:26   1400s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:57:26   1400s] ---------------------------------------------------------------------------------------------
[05/28 17:57:26   1400s] [ RefinePlace            ]      1   0:00:04.8  (  19.6 % )     0:00:04.8 /  0:00:04.8    1.0
[05/28 17:57:26   1400s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:57:26   1400s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:26   1400s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:57:26   1400s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:57:26   1400s] [ OptSingleIteration     ]      7   0:00:00.5  (   2.2 % )     0:00:16.4 /  0:00:16.3    1.0
[05/28 17:57:26   1400s] [ OptGetWeight           ]    290   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 17:57:26   1400s] [ OptEval                ]    290   0:00:11.7  (  48.1 % )     0:00:11.7 /  0:00:11.7    1.0
[05/28 17:57:26   1400s] [ OptCommit              ]    290   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 17:57:26   1400s] [ IncrTimingUpdate       ]     90   0:00:02.4  (  10.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 17:57:26   1400s] [ PostCommitDelayUpdate  ]    305   0:00:00.3  (   1.4 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 17:57:26   1400s] [ IncrDelayCalc          ]    353   0:00:01.1  (   4.5 % )     0:00:01.1 /  0:00:01.2    1.1
[05/28 17:57:26   1400s] [ MISC                   ]          0:00:02.6  (  10.6 % )     0:00:02.6 /  0:00:02.7    1.0
[05/28 17:57:26   1400s] ---------------------------------------------------------------------------------------------
[05/28 17:57:26   1400s]  AreaOpt #3 TOTAL                   0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:24.3    1.0
[05/28 17:57:26   1400s] ---------------------------------------------------------------------------------------------
[05/28 17:57:26   1400s] 
[05/28 17:57:26   1400s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.0M
[05/28 17:57:26   1400s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.191, MEM:2450.0M
[05/28 17:57:26   1400s] TotalInstCnt at PhyDesignMc Destruction: 47,412
[05/28 17:57:26   1400s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2412.04M, totSessionCpu=0:23:20).
[05/28 17:57:26   1400s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2412.0M
[05/28 17:57:26   1400s] All LLGs are deleted
[05/28 17:57:26   1400s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2412.0M
[05/28 17:57:26   1400s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.007, MEM:2402.8M
[05/28 17:57:26   1400s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:2402.8M
[05/28 17:57:26   1400s] ### Creating LA Mngr. totSessionCpu=0:23:21 mem=2402.8M
[05/28 17:57:26   1400s] ### Creating LA Mngr, finished. totSessionCpu=0:23:21 mem=2402.8M
[05/28 17:57:26   1400s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2402.85 MB )
[05/28 17:57:26   1400s] (I)       Started Loading and Dumping File ( Curr Mem: 2402.85 MB )
[05/28 17:57:26   1400s] (I)       Reading DB...
[05/28 17:57:26   1400s] (I)       Read data from FE... (mem=2402.8M)
[05/28 17:57:26   1400s] (I)       Read nodes and places... (mem=2402.8M)
[05/28 17:57:27   1400s] (I)       Done Read nodes and places (cpu=0.070s, mem=2417.7M)
[05/28 17:57:27   1400s] (I)       Read nets... (mem=2417.7M)
[05/28 17:57:27   1401s] (I)       Done Read nets (cpu=0.180s, mem=2428.2M)
[05/28 17:57:27   1401s] (I)       Done Read data from FE (cpu=0.250s, mem=2428.2M)
[05/28 17:57:27   1401s] (I)       before initializing RouteDB syMemory usage = 2428.2 MB
[05/28 17:57:27   1401s] (I)       Honor MSV route constraint: false
[05/28 17:57:27   1401s] (I)       Maximum routing layer  : 127
[05/28 17:57:27   1401s] (I)       Minimum routing layer  : 2
[05/28 17:57:27   1401s] (I)       Supply scale factor H  : 1.00
[05/28 17:57:27   1401s] (I)       Supply scale factor V  : 1.00
[05/28 17:57:27   1401s] (I)       Tracks used by clock wire: 0
[05/28 17:57:27   1401s] (I)       Reverse direction      : 
[05/28 17:57:27   1401s] (I)       Honor partition pin guides: true
[05/28 17:57:27   1401s] (I)       Route selected nets only: false
[05/28 17:57:27   1401s] (I)       Route secondary PG pins: false
[05/28 17:57:27   1401s] (I)       Second PG max fanout   : 2147483647
[05/28 17:57:27   1401s] (I)       Apply function for special wires: true
[05/28 17:57:27   1401s] (I)       Layer by layer blockage reading: true
[05/28 17:57:27   1401s] (I)       Offset calculation fix : true
[05/28 17:57:27   1401s] (I)       Route stripe layer range: 
[05/28 17:57:27   1401s] (I)       Honor partition fences : 
[05/28 17:57:27   1401s] (I)       Honor partition pin    : 
[05/28 17:57:27   1401s] (I)       Honor partition fences with feedthrough: 
[05/28 17:57:27   1401s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:57:27   1401s] (I)       Use row-based GCell size
[05/28 17:57:27   1401s] (I)       Use row-based GCell align
[05/28 17:57:27   1401s] (I)       GCell unit size   : 1672
[05/28 17:57:27   1401s] (I)       GCell multiplier  : 1
[05/28 17:57:27   1401s] (I)       GCell row height  : 1672
[05/28 17:57:27   1401s] (I)       Actual row height : 1672
[05/28 17:57:27   1401s] (I)       GCell align ref   : 10032 10032
[05/28 17:57:27   1401s] [NR-eGR] Track table information for default rule: 
[05/28 17:57:27   1401s] [NR-eGR] M1 has no routable track
[05/28 17:57:27   1401s] [NR-eGR] M2 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M3 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M4 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M5 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M6 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M7 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M8 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] M9 has single uniform track structure
[05/28 17:57:27   1401s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:57:27   1401s] (I)       ===========================================================================
[05/28 17:57:27   1401s] (I)       == Report All Rule Vias ==
[05/28 17:57:27   1401s] (I)       ===========================================================================
[05/28 17:57:27   1401s] (I)        Via Rule : (Default)
[05/28 17:57:27   1401s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:57:27   1401s] (I)       ---------------------------------------------------------------------------
[05/28 17:57:27   1401s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:57:27   1401s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:57:27   1401s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:57:27   1401s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:57:27   1401s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:57:27   1401s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:57:27   1401s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:57:27   1401s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:57:27   1401s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:57:27   1401s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:57:27   1401s] (I)       ===========================================================================
[05/28 17:57:27   1401s] (I)        Via Rule : CTS_RULE
[05/28 17:57:27   1401s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:57:27   1401s] (I)       ---------------------------------------------------------------------------
[05/28 17:57:27   1401s] (I)        1    1 : VIA12SQ_C                 245 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/28 17:57:27   1401s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:57:27   1401s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     262 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/28 17:57:27   1401s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     267 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/28 17:57:27   1401s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     276 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/28 17:57:27   1401s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     281 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/28 17:57:27   1401s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     290 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/28 17:57:27   1401s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:57:27   1401s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:57:27   1401s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:57:27   1401s] (I)       ===========================================================================
[05/28 17:57:27   1401s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2428.22 MB )
[05/28 17:57:27   1401s] [NR-eGR] Read 94267 PG shapes
[05/28 17:57:27   1401s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2428.22 MB )
[05/28 17:57:27   1401s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:57:27   1401s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:57:27   1401s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:57:27   1401s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:57:27   1401s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:57:27   1401s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:57:27   1401s] [NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[05/28 17:57:27   1401s] (I)       readDataFromPlaceDB
[05/28 17:57:27   1401s] (I)       Read net information..
[05/28 17:57:27   1401s] [NR-eGR] Read numTotalNets=50037  numIgnoredNets=249
[05/28 17:57:27   1401s] (I)       Read testcase time = 0.030 seconds
[05/28 17:57:27   1401s] 
[05/28 17:57:27   1401s] (I)       early_global_route_priority property id does not exist.
[05/28 17:57:27   1401s] (I)       Start initializing grid graph
[05/28 17:57:27   1401s] (I)       End initializing grid graph
[05/28 17:57:27   1401s] (I)       Model blockages into capacity
[05/28 17:57:27   1401s] (I)       Read Num Blocks=117287  Num Prerouted Wires=20379  Num CS=0
[05/28 17:57:27   1401s] (I)       Started Modeling ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 1 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 2 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 8312
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 3 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 8402
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 4 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 2425
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 5 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 866
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 6 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 286
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 7 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 54
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 8 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 34
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 9 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Started Modeling Layer 10 ( Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:57:27   1401s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2439.25 MB )
[05/28 17:57:27   1401s] (I)       -- layer congestion ratio --
[05/28 17:57:27   1401s] (I)       Layer 1 : 0.100000
[05/28 17:57:27   1401s] (I)       Layer 2 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 3 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 4 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 5 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 6 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 7 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 8 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 9 : 0.700000
[05/28 17:57:27   1401s] (I)       Layer 10 : 0.700000
[05/28 17:57:27   1401s] (I)       ----------------------------
[05/28 17:57:27   1401s] (I)       Number of ignored nets = 249
[05/28 17:57:27   1401s] (I)       Number of fixed nets = 249.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 17:57:27   1401s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:57:27   1401s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:57:27   1401s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2439.2 MB
[05/28 17:57:27   1401s] (I)       Ndr track 0 does not exist
[05/28 17:57:27   1401s] (I)       Ndr track 0 does not exist
[05/28 17:57:27   1401s] (I)       Ndr track 0 does not exist
[05/28 17:57:27   1401s] (I)       Layer1  viaCost=200.00
[05/28 17:57:27   1401s] (I)       Layer2  viaCost=200.00
[05/28 17:57:27   1401s] (I)       Layer3  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer4  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer5  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer6  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer7  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer8  viaCost=100.00
[05/28 17:57:27   1401s] (I)       Layer9  viaCost=300.00
[05/28 17:57:27   1401s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:57:27   1401s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:57:27   1401s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:57:27   1401s] (I)       Site width          :   152  (dbu)
[05/28 17:57:27   1401s] (I)       Row height          :  1672  (dbu)
[05/28 17:57:27   1401s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:57:27   1401s] (I)       GCell width         :  1672  (dbu)
[05/28 17:57:27   1401s] (I)       GCell height        :  1672  (dbu)
[05/28 17:57:27   1401s] (I)       Grid                :   491   461    10
[05/28 17:57:27   1401s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:57:27   1401s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:57:27   1401s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:57:27   1401s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:57:27   1401s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:57:27   1401s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:57:27   1401s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:57:27   1401s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:57:27   1401s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:57:27   1401s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:57:27   1401s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:57:27   1401s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:57:27   1401s] (I)       --------------------------------------------------------
[05/28 17:57:27   1401s] 
[05/28 17:57:27   1401s] [NR-eGR] ============ Routing rule table ============
[05/28 17:57:27   1401s] [NR-eGR] Rule id: 0  Nets: 49788 
[05/28 17:57:27   1401s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:57:27   1401s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:57:27   1401s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:57:27   1401s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:57:27   1401s] [NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[05/28 17:57:27   1401s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:57:27   1401s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:57:27   1401s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:57:27   1401s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:57:27   1401s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 17:57:27   1401s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:57:27   1401s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:57:27   1401s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:57:27   1401s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:57:27   1401s] [NR-eGR] ========================================
[05/28 17:57:27   1401s] [NR-eGR] 
[05/28 17:57:27   1401s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:57:27   1401s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:57:27   1401s] (I)       After initializing earlyGlobalRoute syMemory usage = 2451.8 MB
[05/28 17:57:27   1401s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.52 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Started Global Routing ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       ============= Initialization =============
[05/28 17:57:27   1401s] (I)       totalPins=176559  totalGlobalPin=172251 (97.56%)
[05/28 17:57:27   1401s] (I)       Started Build MST ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Generate topology with single threads
[05/28 17:57:27   1401s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:57:27   1401s] [NR-eGR] Layer group 1: route 49788 net(s) in layer range [2, 10]
[05/28 17:57:27   1401s] (I)       ============  Phase 1a Route ============
[05/28 17:57:27   1401s] (I)       Started Phase 1a ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Finished Phase 1a ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:57:27   1401s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Usage: 592753 = (287675 H, 305078 V) = (18.10% H, 9.39% V) = (4.810e+05um H, 5.101e+05um V)
[05/28 17:57:27   1401s] (I)       
[05/28 17:57:27   1401s] (I)       ============  Phase 1b Route ============
[05/28 17:57:27   1401s] (I)       Started Phase 1b ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Usage: 593138 = (287813 H, 305325 V) = (18.11% H, 9.39% V) = (4.812e+05um H, 5.105e+05um V)
[05/28 17:57:27   1401s] (I)       
[05/28 17:57:27   1401s] (I)       earlyGlobalRoute overflow of layer group 1: 0.41% H + 0.04% V. EstWL: 9.917267e+05um
[05/28 17:57:27   1401s] (I)       Congestion metric : 0.41%H 0.04%V, 0.45%HV
[05/28 17:57:27   1401s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:57:27   1401s] (I)       ============  Phase 1c Route ============
[05/28 17:57:27   1401s] (I)       Started Phase 1c ( Curr Mem: 2451.79 MB )
[05/28 17:57:27   1401s] (I)       Level2 Grid: 99 x 93
[05/28 17:57:27   1401s] (I)       Started Two Level Routing ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Usage: 593167 = (287813 H, 305354 V) = (18.11% H, 9.39% V) = (4.812e+05um H, 5.106e+05um V)
[05/28 17:57:28   1401s] (I)       
[05/28 17:57:28   1401s] (I)       ============  Phase 1d Route ============
[05/28 17:57:28   1401s] (I)       Started Phase 1d ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Usage: 593224 = (287829 H, 305395 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 17:57:28   1401s] (I)       
[05/28 17:57:28   1401s] (I)       ============  Phase 1e Route ============
[05/28 17:57:28   1401s] (I)       Started Phase 1e ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1401s] (I)       Usage: 593224 = (287829 H, 305395 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 17:57:28   1401s] (I)       
[05/28 17:57:28   1401s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.03% V. EstWL: 9.918705e+05um
[05/28 17:57:28   1401s] [NR-eGR] 
[05/28 17:57:28   1402s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       Running layer assignment with 1 threads
[05/28 17:57:28   1402s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       ============  Phase 1l Route ============
[05/28 17:57:28   1402s] (I)       
[05/28 17:57:28   1402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:57:28   1402s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/28 17:57:28   1402s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:57:28   1402s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/28 17:57:28   1402s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:57:28   1402s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:57:28   1402s] [NR-eGR]      M2  (2)       161( 0.11%)        35( 0.02%)        44( 0.03%)         3( 0.00%)   ( 0.17%) 
[05/28 17:57:28   1402s] [NR-eGR]      M3  (3)      1237( 0.86%)        65( 0.05%)        17( 0.01%)         0( 0.00%)   ( 0.92%) 
[05/28 17:57:28   1402s] [NR-eGR]      M4  (4)        44( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:57:28   1402s] [NR-eGR]      M5  (5)       428( 0.30%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/28 17:57:28   1402s] [NR-eGR]      M6  (6)        71( 0.03%)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:57:28   1402s] [NR-eGR]      M7  (7)       241( 0.11%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[05/28 17:57:28   1402s] [NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:57:28   1402s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:57:28   1402s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:57:28   1402s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/28 17:57:28   1402s] [NR-eGR] Total             2185( 0.15%)       110( 0.01%)        61( 0.00%)         3( 0.00%)   ( 0.16%) 
[05/28 17:57:28   1402s] [NR-eGR] 
[05/28 17:57:28   1402s] (I)       Finished Global Routing ( CPU: 0.99 sec, Real: 1.00 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:57:28   1402s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[05/28 17:57:28   1402s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[05/28 17:57:28   1402s] (I)       ============= track Assignment ============
[05/28 17:57:28   1402s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       Started Greedy Track Assignment ( Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 17:57:28   1402s] (I)       Running track assignment with 1 threads
[05/28 17:57:28   1402s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:28   1402s] (I)       Run Multi-thread track assignment
[05/28 17:57:29   1403s] (I)       Finished Greedy Track Assignment ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2451.79 MB )
[05/28 17:57:29   1403s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:57:29   1403s] [NR-eGR]     M1  (1F) length: 2.117000e+00um, number of vias: 182054
[05/28 17:57:29   1403s] [NR-eGR]     M2  (2V) length: 2.851223e+05um, number of vias: 244135
[05/28 17:57:29   1403s] [NR-eGR]     M3  (3H) length: 3.365663e+05um, number of vias: 80266
[05/28 17:57:29   1403s] [NR-eGR]     M4  (4V) length: 1.846342e+05um, number of vias: 20162
[05/28 17:57:29   1403s] [NR-eGR]     M5  (5H) length: 1.187299e+05um, number of vias: 6708
[05/28 17:57:29   1403s] [NR-eGR]     M6  (6V) length: 1.131591e+05um, number of vias: 2986
[05/28 17:57:29   1403s] [NR-eGR]     M7  (7H) length: 5.863591e+04um, number of vias: 469
[05/28 17:57:29   1403s] [NR-eGR]     M8  (8V) length: 1.107213e+04um, number of vias: 181
[05/28 17:57:29   1403s] [NR-eGR]     M9  (9H) length: 6.073603e+03um, number of vias: 0
[05/28 17:57:29   1403s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 17:57:29   1403s] [NR-eGR] Total length: 1.113996e+06um, number of vias: 536961
[05/28 17:57:29   1403s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:57:29   1403s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/28 17:57:29   1403s] [NR-eGR] --------------------------------------------------------------------------
[05/28 17:57:30   1404s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 3.33 sec, Curr Mem: 2379.18 MB )
[05/28 17:57:30   1404s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:57:30   1404s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:57:30   1404s] Extraction called for design 'ORCA_TOP' of instances=47452 and nets=51091 using extraction engine 'preRoute' .
[05/28 17:57:30   1404s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:57:30   1404s] RC Extraction called in multi-corner(2) mode.
[05/28 17:57:30   1404s] RCMode: PreRoute
[05/28 17:57:30   1404s]       RC Corner Indexes            0       1   
[05/28 17:57:30   1404s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:57:30   1404s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:57:30   1404s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:57:30   1404s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:57:30   1404s] Shrink Factor                : 1.00000
[05/28 17:57:30   1404s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:57:30   1404s] Using capacitance table file ...
[05/28 17:57:30   1404s] LayerId::1 widthSet size::4
[05/28 17:57:30   1404s] LayerId::2 widthSet size::4
[05/28 17:57:30   1404s] LayerId::3 widthSet size::5
[05/28 17:57:30   1404s] LayerId::4 widthSet size::5
[05/28 17:57:30   1404s] LayerId::5 widthSet size::5
[05/28 17:57:30   1404s] LayerId::6 widthSet size::5
[05/28 17:57:30   1404s] LayerId::7 widthSet size::5
[05/28 17:57:30   1404s] LayerId::8 widthSet size::5
[05/28 17:57:30   1404s] LayerId::9 widthSet size::4
[05/28 17:57:30   1404s] LayerId::10 widthSet size::2
[05/28 17:57:30   1404s] Updating RC grid for preRoute extraction ...
[05/28 17:57:30   1404s] Initializing multi-corner capacitance tables ... 
[05/28 17:57:30   1404s] Initializing multi-corner resistance tables ...
[05/28 17:57:31   1404s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320247 ; uaWl: 1.000000 ; uaWlH: 0.418589 ; aWlH: 0.000000 ; Pmax: 0.892100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:57:31   1405s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2368.176M)
[05/28 17:57:33   1407s] Compute RC Scale Done ...
[05/28 17:57:33   1407s] OPERPROF: Starting HotSpotCal at level 1, MEM:2368.2M
[05/28 17:57:33   1407s] [hotspot] +------------+---------------+---------------+
[05/28 17:57:33   1407s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:57:33   1407s] [hotspot] +------------+---------------+---------------+
[05/28 17:57:33   1407s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 17:57:33   1407s] [hotspot] +------------+---------------+---------------+
[05/28 17:57:33   1407s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:57:33   1407s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 17:57:33   1407s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2368.2M
[05/28 17:57:33   1407s] #################################################################################
[05/28 17:57:33   1407s] # Design Stage: PreRoute
[05/28 17:57:33   1407s] # Design Name: ORCA_TOP
[05/28 17:57:33   1407s] # Design Mode: 28nm
[05/28 17:57:33   1407s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:57:33   1407s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:57:33   1407s] # Signoff Settings: SI Off 
[05/28 17:57:33   1407s] #################################################################################
[05/28 17:57:36   1410s] Calculate delays in BcWc mode...
[05/28 17:57:36   1410s] Calculate delays in BcWc mode...
[05/28 17:57:36   1410s] Topological Sorting (REAL = 0:00:00.0, MEM = 2375.5M, InitMEM = 2368.2M)
[05/28 17:57:36   1410s] Start delay calculation (fullDC) (1 T). (MEM=2375.46)
[05/28 17:57:36   1410s] End AAE Lib Interpolated Model. (MEM=2387.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:57:51   1425s] Total number of fetched objects 55207
[05/28 17:57:51   1425s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 17:57:51   1425s] End delay calculation. (MEM=2434.77 CPU=0:00:11.0 REAL=0:00:11.0)
[05/28 17:57:51   1425s] End delay calculation (fullDC). (MEM=2434.77 CPU=0:00:15.4 REAL=0:00:15.0)
[05/28 17:57:51   1425s] *** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 2434.8M) ***
[05/28 17:57:54   1428s] Begin: GigaOpt postEco DRV Optimization
[05/28 17:57:54   1428s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[05/28 17:57:54   1428s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:57:54   1428s] *info: Marking 97 level shifter instances dont touch
[05/28 17:57:54   1428s] *info: Marking 0 isolation instances dont touch
[05/28 17:57:54   1428s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:57:54   1428s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:48.7/0:24:22.1 (1.0), mem = 2434.8M
[05/28 17:57:54   1428s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.20
[05/28 17:57:54   1428s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:57:54   1428s] ### Creating PhyDesignMc. totSessionCpu=0:23:49 mem=2434.8M
[05/28 17:57:54   1428s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.8M
[05/28 17:57:54   1428s] z: 2, totalTracks: 1
[05/28 17:57:54   1428s] z: 4, totalTracks: 1
[05/28 17:57:54   1428s] z: 6, totalTracks: 1
[05/28 17:57:54   1428s] z: 8, totalTracks: 1
[05/28 17:57:54   1428s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:57:54   1428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.8M
[05/28 17:57:54   1428s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2434.8M
[05/28 17:57:54   1428s] Core basic site is unit
[05/28 17:57:54   1428s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:57:54   1428s] SiteArray: use 9,633,792 bytes
[05/28 17:57:54   1428s] SiteArray: current memory after site array memory allocation 2444.0M
[05/28 17:57:54   1428s] SiteArray: FP blocked sites are writable
[05/28 17:57:54   1428s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:57:54   1428s] SiteArray: use 2,625,536 bytes
[05/28 17:57:54   1428s] SiteArray: current memory after site array memory allocation 2446.5M
[05/28 17:57:54   1428s] SiteArray: FP blocked sites are writable
[05/28 17:57:54   1428s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:57:54   1428s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:57:54   1428s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:57:54   1428s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2446.5M
[05/28 17:57:54   1429s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:57:54   1429s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.088, MEM:2446.5M
[05/28 17:57:54   1429s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2446.5M
[05/28 17:57:54   1429s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:57:54   1429s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.009, MEM:2446.5M
[05/28 17:57:55   1429s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.295, MEM:2446.5M
[05/28 17:57:55   1429s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.335, MEM:2446.5M
[05/28 17:57:55   1429s] 
[05/28 17:57:55   1429s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2446.5MB).
[05/28 17:57:55   1429s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.470, REAL:0.476, MEM:2446.5M
[05/28 17:57:55   1429s] TotalInstCnt at PhyDesignMc Initialization: 47,412
[05/28 17:57:55   1429s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:50 mem=2446.5M
[05/28 17:57:55   1429s] ### Creating RouteCongInterface, started
[05/28 17:57:55   1429s] 
[05/28 17:57:55   1429s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 17:57:55   1429s] 
[05/28 17:57:55   1429s] #optDebug: {0, 1.200}
[05/28 17:57:55   1429s] ### Creating RouteCongInterface, finished
[05/28 17:57:55   1429s] ### Creating LA Mngr. totSessionCpu=0:23:50 mem=2446.5M
[05/28 17:57:55   1429s] ### Creating LA Mngr, finished. totSessionCpu=0:23:50 mem=2446.5M
[05/28 17:57:55   1429s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:57:56   1430s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 17:58:02   1436s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2465.5M
[05/28 17:58:02   1436s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2465.5M
[05/28 17:58:03   1437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:58:03   1437s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 17:58:03   1437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:58:03   1437s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 17:58:03   1437s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:58:05   1439s] Info: violation cost 3.173492 (cap = 2.213188, tran = 0.960303, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:58:05   1439s] |    29|    29|    -0.02|    54|   108|    -0.00|     0|     0|     0|     0|    -0.96|   -28.07|       0|       0|       0|  42.52|          |         |
[05/28 17:58:06   1440s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:58:07   1441s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|   -28.02|      43|       0|      40|  42.55| 0:00:01.0|  2494.1M|
[05/28 17:58:07   1441s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 17:58:07   1441s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.96|   -28.02|       0|       0|       0|  42.55| 0:00:00.0|  2494.1M|
[05/28 17:58:07   1441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 17:58:07   1441s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:58:07   1441s] NDR CTS_RULE has 131 constrained nets 
[05/28 17:58:07   1441s] Layer 3 has 118 constrained nets 
[05/28 17:58:07   1441s] **** End NDR-Layer Usage Statistics ****
[05/28 17:58:07   1441s] 
[05/28 17:58:07   1441s] *** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:05.0 mem=2494.1M) ***
[05/28 17:58:07   1441s] 
[05/28 17:58:07   1441s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:07   1441s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.171, MEM:2510.1M
[05/28 17:58:07   1441s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2510.1M
[05/28 17:58:07   1441s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2510.1M
[05/28 17:58:07   1441s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2510.1M
[05/28 17:58:07   1442s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.215, MEM:2510.1M
[05/28 17:58:08   1442s] 
[05/28 17:58:08   1442s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.320, REAL:0.328, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.320, REAL:0.329, MEM:2510.1M
[05/28 17:58:08   1442s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.17
[05/28 17:58:08   1442s] OPERPROF: Starting RefinePlace at level 1, MEM:2510.1M
[05/28 17:58:08   1442s] *** Starting refinePlace (0:24:02 mem=2510.1M) ***
[05/28 17:58:08   1442s] Total net bbox length = 9.627e+05 (4.600e+05 5.026e+05) (ext = 4.014e+04)
[05/28 17:58:08   1442s] Info: 96 insts are soft-fixed.
[05/28 17:58:08   1442s] 
[05/28 17:58:08   1442s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:08   1442s] 
[05/28 17:58:08   1442s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:08   1442s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:08   1442s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:58:08   1442s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:58:08   1442s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:08   1442s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2510.1M
[05/28 17:58:08   1442s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2510.1M
[05/28 17:58:08   1442s] Starting refinePlace ...
[05/28 17:58:08   1442s] 
[05/28 17:58:08   1442s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:08   1442s] 
[05/28 17:58:08   1442s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:10   1444s] Move report: legalization moves 71 insts, mean move: 1.44 um, max move: 4.71 um
[05/28 17:58:10   1444s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10): (391.25, 232.41) --> (394.29, 230.74)
[05/28 17:58:10   1444s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=2510.1MB) @(0:24:02 - 0:24:05).
[05/28 17:58:10   1444s] Move report: Detail placement moves 71 insts, mean move: 1.44 um, max move: 4.71 um
[05/28 17:58:10   1444s] 	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10): (391.25, 232.41) --> (394.29, 230.74)
[05/28 17:58:10   1444s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:10   1444s] Statistics of distance of Instance movement in refine placement:
[05/28 17:58:10   1444s]   maximum (X+Y) =         4.71 um
[05/28 17:58:10   1444s]   inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10) with max move: (391.248, 232.408) -> (394.288, 230.736)
[05/28 17:58:10   1444s]   mean    (X+Y) =         1.44 um
[05/28 17:58:10   1444s] Summary Report:
[05/28 17:58:10   1444s] Instances move: 71 (out of 47210 movable)
[05/28 17:58:10   1444s] Instances flipped: 0
[05/28 17:58:10   1444s] Mean displacement: 1.44 um
[05/28 17:58:10   1444s] Max displacement: 4.71 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/FE_OFC6888_DQ_out_0_10) (391.248, 232.408) -> (394.288, 230.736)
[05/28 17:58:10   1444s] 	Length: 12 sites, height: 1 rows, site name: unit, cell type: INVX8_LVT
[05/28 17:58:10   1444s] Total instances moved : 71
[05/28 17:58:10   1444s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.380, REAL:2.385, MEM:2510.1M
[05/28 17:58:10   1444s] Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
[05/28 17:58:10   1444s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:10   1444s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=2510.1MB) @(0:24:02 - 0:24:05).
[05/28 17:58:10   1444s] *** Finished refinePlace (0:24:05 mem=2510.1M) ***
[05/28 17:58:10   1444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.17
[05/28 17:58:10   1444s] OPERPROF: Finished RefinePlace at level 1, CPU:2.600, REAL:2.607, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.171, MEM:2510.1M
[05/28 17:58:11   1445s] *** maximum move = 4.71 um ***
[05/28 17:58:11   1445s] *** Finished re-routing un-routed nets (2510.1M) ***
[05/28 17:58:11   1445s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.197, MEM:2510.1M
[05/28 17:58:11   1445s] 
[05/28 17:58:11   1445s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2510.1M
[05/28 17:58:11   1445s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.311, MEM:2510.1M
[05/28 17:58:12   1446s] 
[05/28 17:58:12   1446s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2510.1M) ***
[05/28 17:58:12   1446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.0M
[05/28 17:58:12   1446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.190, REAL:0.190, MEM:2475.0M
[05/28 17:58:12   1446s] TotalInstCnt at PhyDesignMc Destruction: 47,455
[05/28 17:58:12   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.20
[05/28 17:58:12   1446s] *** DrvOpt [finish] : cpu/real = 0:00:17.7/0:00:17.7 (1.0), totSession cpu/real = 0:24:06.4/0:24:39.8 (1.0), mem = 2475.0M
[05/28 17:58:12   1446s] 
[05/28 17:58:12   1446s] =============================================================================================
[05/28 17:58:12   1446s]  Step TAT Report for DrvOpt #7
[05/28 17:58:12   1446s] =============================================================================================
[05/28 17:58:12   1446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:58:12   1446s] ---------------------------------------------------------------------------------------------
[05/28 17:58:12   1446s] [ RefinePlace            ]      1   0:00:04.9  (  27.3 % )     0:00:04.9 /  0:00:04.9    1.0
[05/28 17:58:12   1446s] [ SlackTraversorInit     ]      1   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.1
[05/28 17:58:12   1446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:12   1446s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 17:58:12   1446s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:58:12   1446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:12   1446s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:58:12   1446s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:12   1446s] [ OptEval                ]      1   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:58:12   1446s] [ OptCommit              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:58:12   1446s] [ IncrTimingUpdate       ]      1   0:00:00.5  (   2.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:58:12   1446s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:58:12   1446s] [ IncrDelayCalc          ]      6   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 17:58:12   1446s] [ DrvFindVioNets         ]      3   0:00:01.6  (   9.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 17:58:12   1446s] [ DrvComputeSummary      ]      3   0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 17:58:12   1446s] [ MISC                   ]          0:00:07.5  (  42.1 % )     0:00:07.5 /  0:00:07.5    1.0
[05/28 17:58:12   1446s] ---------------------------------------------------------------------------------------------
[05/28 17:58:12   1446s]  DrvOpt #7 TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.9    1.0
[05/28 17:58:12   1446s] ---------------------------------------------------------------------------------------------
[05/28 17:58:12   1446s] 
[05/28 17:58:12   1446s] End: GigaOpt postEco DRV Optimization
[05/28 17:58:12   1446s] GigaOpt: WNS changes after routing: -0.169 -> -0.177 (bump = 0.008)
[05/28 17:58:12   1446s] GigaOpt: WNS bump threshold: -10.9
[05/28 17:58:12   1446s] Begin: GigaOpt postEco optimization
[05/28 17:58:12   1446s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/28 17:58:12   1446s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:12   1446s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:12   1446s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:12   1446s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:58:12   1446s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:06.9/0:24:40.3 (1.0), mem = 2475.0M
[05/28 17:58:12   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.21
[05/28 17:58:12   1446s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:58:12   1446s] ### Creating PhyDesignMc. totSessionCpu=0:24:07 mem=2475.0M
[05/28 17:58:12   1446s] OPERPROF: Starting DPlace-Init at level 1, MEM:2475.0M
[05/28 17:58:12   1446s] z: 2, totalTracks: 1
[05/28 17:58:12   1446s] z: 4, totalTracks: 1
[05/28 17:58:12   1446s] z: 6, totalTracks: 1
[05/28 17:58:12   1446s] z: 8, totalTracks: 1
[05/28 17:58:12   1446s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:58:12   1447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2475.0M
[05/28 17:58:13   1447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2475.0M
[05/28 17:58:13   1447s] 
[05/28 17:58:13   1447s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2475.0MB).
[05/28 17:58:13   1447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.295, MEM:2475.0M
[05/28 17:58:13   1447s] TotalInstCnt at PhyDesignMc Initialization: 47,455
[05/28 17:58:13   1447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:08 mem=2475.0M
[05/28 17:58:13   1447s] ### Creating RouteCongInterface, started
[05/28 17:58:13   1447s] 
[05/28 17:58:13   1447s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:58:13   1447s] 
[05/28 17:58:13   1447s] #optDebug: {0, 1.200}
[05/28 17:58:13   1447s] ### Creating RouteCongInterface, finished
[05/28 17:58:13   1447s] ### Creating LA Mngr. totSessionCpu=0:24:08 mem=2475.0M
[05/28 17:58:13   1447s] ### Creating LA Mngr, finished. totSessionCpu=0:24:08 mem=2475.0M
[05/28 17:58:13   1447s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:17   1451s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:17   1451s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:17   1451s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:17   1451s] *info: 249 clock nets excluded
[05/28 17:58:17   1451s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:17   1451s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:17   1451s] *info: 3 special nets excluded.
[05/28 17:58:17   1451s] *info: 1024 no-driver nets excluded.
[05/28 17:58:17   1451s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:18   1452s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:18   1452s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:18   1452s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:18   1452s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:18   1452s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:19   1453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.9
[05/28 17:58:19   1453s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:58:19   1453s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:58:19   1453s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:58:19   1453s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:58:19   1453s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:58:19   1453s] ** GigaOpt Optimizer WNS Slack -0.962 TNS Slack -28.019 Density 42.55
[05/28 17:58:19   1453s] Optimizer WNS Pass 0
[05/28 17:58:19   1453s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.962|-27.737|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      |-0.011| -0.025|
|HEPG                         |-0.257| -0.283|
|All Paths                    |-0.962|-28.019|
+-----------------------------+------+-------+

[05/28 17:58:20   1454s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS -0.011ns TNS -0.026ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.962ns TNS -27.731ns; Real time 0:07:06
[05/28 17:58:20   1454s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2494.1M
[05/28 17:58:20   1454s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2494.1M
[05/28 17:58:20   1454s] Active Path Group: reg2cgate reg2reg  
[05/28 17:58:20   1454s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1454s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:20   1454s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1454s] |  -0.257|   -0.962|  -0.283|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:20   1454s] |  -0.257|   -0.962|  -0.283|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:20   1454s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1454s] 
[05/28 17:58:20   1454s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***
[05/28 17:58:20   1454s] Active Path Group: reg2reg  
[05/28 17:58:20   1454s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1454s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:20   1454s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1454s] |  -0.011|   -0.962|  -0.025|  -28.019|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 17:58:20   1454s] |   0.000|   -0.962|   0.000|  -27.994|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|       NA| NA                                                 |
[05/28 17:58:20   1455s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:20   1455s] 
[05/28 17:58:20   1455s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***
[05/28 17:58:21   1455s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:58:21   1455s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:21   1455s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:21   1455s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:21   1455s] |  -0.962|   -0.962| -27.737|  -27.994|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:21   1455s] |  -0.953|   -0.953| -27.727|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:21   1455s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:21   1455s] 
[05/28 17:58:21   1455s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2510.1M) ***
[05/28 17:58:21   1455s] 
[05/28 17:58:21   1455s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2510.1M) ***
[05/28 17:58:21   1455s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

[05/28 17:58:21   1455s] CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.697ns; Real time 0:07:07
[05/28 17:58:21   1455s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55
[05/28 17:58:21   1455s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.5
[05/28 17:58:21   1455s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.168, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.201, MEM:2510.1M
[05/28 17:58:22   1456s] 
[05/28 17:58:22   1456s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.300, REAL:0.308, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.300, REAL:0.308, MEM:2510.1M
[05/28 17:58:22   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.18
[05/28 17:58:22   1456s] OPERPROF: Starting RefinePlace at level 1, MEM:2510.1M
[05/28 17:58:22   1456s] *** Starting refinePlace (0:24:16 mem=2510.1M) ***
[05/28 17:58:22   1456s] Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
[05/28 17:58:22   1456s] Info: 96 insts are soft-fixed.
[05/28 17:58:22   1456s] 
[05/28 17:58:22   1456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:22   1456s] 
[05/28 17:58:22   1456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:22   1456s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:22   1456s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:58:22   1456s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:58:22   1456s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:22   1456s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2510.1M
[05/28 17:58:22   1456s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2510.1M
[05/28 17:58:22   1456s] Starting refinePlace ...
[05/28 17:58:22   1456s] 
[05/28 17:58:22   1456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:22   1456s] 
[05/28 17:58:22   1456s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:24   1458s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:24   1458s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:02.0, mem=2510.1MB) @(0:24:17 - 0:24:19).
[05/28 17:58:24   1458s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:24   1458s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:24   1458s] Statistics of distance of Instance movement in refine placement:
[05/28 17:58:24   1458s]   maximum (X+Y) =         0.00 um
[05/28 17:58:24   1458s]   mean    (X+Y) =         0.00 um
[05/28 17:58:24   1458s] Summary Report:
[05/28 17:58:24   1458s] Instances move: 0 (out of 47211 movable)
[05/28 17:58:24   1458s] Instances flipped: 0
[05/28 17:58:24   1458s] Mean displacement: 0.00 um
[05/28 17:58:24   1458s] Max displacement: 0.00 um 
[05/28 17:58:24   1458s] Total instances moved : 0
[05/28 17:58:24   1458s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.190, REAL:2.198, MEM:2510.1M
[05/28 17:58:24   1458s] Total net bbox length = 9.627e+05 (4.601e+05 5.026e+05) (ext = 4.014e+04)
[05/28 17:58:24   1458s] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:24   1458s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=2510.1MB) @(0:24:16 - 0:24:19).
[05/28 17:58:24   1458s] *** Finished refinePlace (0:24:19 mem=2510.1M) ***
[05/28 17:58:24   1458s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.18
[05/28 17:58:24   1458s] OPERPROF: Finished RefinePlace at level 1, CPU:2.400, REAL:2.411, MEM:2510.1M
[05/28 17:58:25   1459s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:25   1459s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.161, MEM:2510.1M
[05/28 17:58:25   1459s] *** maximum move = 0.00 um ***
[05/28 17:58:25   1459s] *** Finished re-routing un-routed nets (2510.1M) ***
[05/28 17:58:25   1459s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.1M
[05/28 17:58:25   1459s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.1M
[05/28 17:58:25   1459s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.199, MEM:2510.1M
[05/28 17:58:25   1459s] 
[05/28 17:58:25   1459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.310, MEM:2510.1M
[05/28 17:58:26   1460s] 
[05/28 17:58:26   1460s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2510.1M) ***
[05/28 17:58:26   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.5
[05/28 17:58:26   1460s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55
[05/28 17:58:26   1460s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

[05/28 17:58:26   1460s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:58:26   1460s] Layer 3 has 118 constrained nets 
[05/28 17:58:26   1460s] Layer 5 has 131 constrained nets 
[05/28 17:58:26   1460s] **** End NDR-Layer Usage Statistics ****
[05/28 17:58:26   1460s] 
[05/28 17:58:26   1460s] *** Finish post-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=2510.1M) ***
[05/28 17:58:26   1460s] 
[05/28 17:58:26   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.9
[05/28 17:58:26   1460s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.0M
[05/28 17:58:26   1460s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.174, MEM:2475.0M
[05/28 17:58:26   1460s] TotalInstCnt at PhyDesignMc Destruction: 47,456
[05/28 17:58:26   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.21
[05/28 17:58:26   1460s] *** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:13.9 (1.0), totSession cpu/real = 0:24:20.8/0:24:54.2 (1.0), mem = 2475.0M
[05/28 17:58:26   1460s] 
[05/28 17:58:26   1460s] =============================================================================================
[05/28 17:58:26   1460s]  Step TAT Report for WnsOpt #4
[05/28 17:58:26   1460s] =============================================================================================
[05/28 17:58:26   1460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:58:26   1460s] ---------------------------------------------------------------------------------------------
[05/28 17:58:26   1460s] [ RefinePlace            ]      1   0:00:04.7  (  33.4 % )     0:00:04.7 /  0:00:04.7    1.0
[05/28 17:58:26   1460s] [ SlackTraversorInit     ]      2   0:00:00.7  (   5.4 % )     0:00:00.7 /  0:00:00.8    1.0
[05/28 17:58:26   1460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   4.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:58:26   1460s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:58:26   1460s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ TransformInit          ]      1   0:00:05.7  (  41.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:58:26   1460s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[05/28 17:58:26   1460s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ OptEval                ]      5   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:58:26   1460s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 17:58:26   1460s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:58:26   1460s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 17:58:26   1460s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[05/28 17:58:26   1460s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:26   1460s] [ MISC                   ]          0:00:01.5  (  10.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 17:58:26   1460s] ---------------------------------------------------------------------------------------------
[05/28 17:58:26   1460s]  WnsOpt #4 TOTAL                    0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:13.9    1.0
[05/28 17:58:26   1460s] ---------------------------------------------------------------------------------------------
[05/28 17:58:26   1460s] 
[05/28 17:58:26   1460s] End: GigaOpt postEco optimization
[05/28 17:58:27   1461s] GigaOpt: WNS changes after postEco optimization: -0.169 -> -0.172 (bump = 0.003)
[05/28 17:58:27   1461s] GigaOpt: Skipping nonLegal postEco optimization
[05/28 17:58:27   1461s] Design TNS changes after trial route: -27.902 -> -27.985
[05/28 17:58:27   1461s] Begin: GigaOpt TNS recovery
[05/28 17:58:27   1461s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[05/28 17:58:27   1461s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:27   1461s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:27   1461s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:27   1461s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:58:27   1461s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:21.9/0:24:55.3 (1.0), mem = 2475.0M
[05/28 17:58:27   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.22
[05/28 17:58:27   1461s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:58:27   1461s] ### Creating PhyDesignMc. totSessionCpu=0:24:22 mem=2475.0M
[05/28 17:58:27   1461s] OPERPROF: Starting DPlace-Init at level 1, MEM:2475.0M
[05/28 17:58:27   1461s] z: 2, totalTracks: 1
[05/28 17:58:27   1461s] z: 4, totalTracks: 1
[05/28 17:58:27   1461s] z: 6, totalTracks: 1
[05/28 17:58:27   1461s] z: 8, totalTracks: 1
[05/28 17:58:27   1461s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:58:27   1461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2475.0M
[05/28 17:58:28   1462s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2475.0M
[05/28 17:58:28   1462s] 
[05/28 17:58:28   1462s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2475.0MB).
[05/28 17:58:28   1462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.295, MEM:2475.0M
[05/28 17:58:28   1462s] TotalInstCnt at PhyDesignMc Initialization: 47,456
[05/28 17:58:28   1462s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:23 mem=2475.0M
[05/28 17:58:28   1462s] ### Creating RouteCongInterface, started
[05/28 17:58:28   1462s] 
[05/28 17:58:28   1462s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:58:28   1462s] 
[05/28 17:58:28   1462s] #optDebug: {0, 1.200}
[05/28 17:58:28   1462s] ### Creating RouteCongInterface, finished
[05/28 17:58:28   1462s] ### Creating LA Mngr. totSessionCpu=0:24:23 mem=2475.0M
[05/28 17:58:28   1462s] ### Creating LA Mngr, finished. totSessionCpu=0:24:23 mem=2475.0M
[05/28 17:58:28   1462s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:32   1466s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:32   1466s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:32   1466s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:32   1466s] *info: 249 clock nets excluded
[05/28 17:58:32   1466s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:32   1466s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:32   1466s] *info: 3 special nets excluded.
[05/28 17:58:32   1466s] *info: 1024 no-driver nets excluded.
[05/28 17:58:32   1466s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:33   1467s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:33   1467s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:33   1467s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:33   1467s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:33   1467s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:34   1468s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.10
[05/28 17:58:34   1468s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:58:34   1468s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:58:34   1468s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:58:34   1468s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:58:34   1468s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:58:34   1468s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.985 Density 42.55
[05/28 17:58:34   1468s] Optimizer TNS Opt
[05/28 17:58:34   1468s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.727|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.985|
+-----------------------------+------+-------+

[05/28 17:58:34   1469s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.697ns; Real time 0:07:20
[05/28 17:58:34   1469s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2494.1M
[05/28 17:58:34   1469s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2494.1M
[05/28 17:58:35   1469s] Active Path Group: reg2cgate  
[05/28 17:58:35   1469s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:35   1469s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:35   1469s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:35   1469s] |  -0.257|   -0.953|  -0.257|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:35   1469s] |  -0.257|   -0.953|  -0.257|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:35   1469s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:35   1469s] 
[05/28 17:58:35   1469s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2510.1M) ***
[05/28 17:58:35   1469s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:58:35   1469s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:35   1469s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:35   1469s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:35   1469s] |  -0.953|   -0.953| -27.727|  -27.985|    42.55%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:36   1470s] |  -0.953|   -0.953| -27.332|  -27.589|    42.56%|   0:00:01.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[16]                                      |
[05/28 17:58:36   1470s] |  -0.953|   -0.953| -27.292|  -27.550|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[0]                                       |
[05/28 17:58:36   1470s] |  -0.953|   -0.953| -27.260|  -27.517|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[22]                                      |
[05/28 17:58:36   1471s] |  -0.953|   -0.953| -27.257|  -27.514|    42.56%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[12]                                      |
[05/28 17:58:37   1471s] |  -0.953|   -0.953| -27.231|  -27.488|    42.56%|   0:00:01.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[4]                                       |
[05/28 17:58:37   1471s] |  -0.953|   -0.953| -27.215|  -27.472|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[10]                                      |
[05/28 17:58:37   1471s] |  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[21]                                      |
[05/28 17:58:37   1471s] |  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:37   1471s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:37   1471s] 
[05/28 17:58:37   1471s] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=2510.1M) ***
[05/28 17:58:37   1471s] 
[05/28 17:58:37   1471s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=2510.1M) ***
[05/28 17:58:37   1471s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

[05/28 17:58:37   1471s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:23
[05/28 17:58:37   1471s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57
[05/28 17:58:37   1471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.44576.6
[05/28 17:58:37   1472s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.178, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.200, REAL:0.200, MEM:2510.1M
[05/28 17:58:38   1472s] 
[05/28 17:58:38   1472s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.310, REAL:0.306, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.310, REAL:0.306, MEM:2510.1M
[05/28 17:58:38   1472s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.19
[05/28 17:58:38   1472s] OPERPROF: Starting RefinePlace at level 1, MEM:2510.1M
[05/28 17:58:38   1472s] *** Starting refinePlace (0:24:33 mem=2510.1M) ***
[05/28 17:58:38   1472s] Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.014e+04)
[05/28 17:58:38   1472s] Info: 96 insts are soft-fixed.
[05/28 17:58:38   1472s] 
[05/28 17:58:38   1472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:38   1472s] 
[05/28 17:58:38   1472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:38   1472s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:38   1472s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 17:58:38   1472s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 17:58:38   1472s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:38   1472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2510.1M
[05/28 17:58:38   1472s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2510.1M
[05/28 17:58:38   1472s] Starting refinePlace ...
[05/28 17:58:38   1472s] 
[05/28 17:58:38   1472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 17:58:38   1472s] 
[05/28 17:58:38   1472s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 17:58:40   1475s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:40   1475s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=2510.1MB) @(0:24:33 - 0:24:35).
[05/28 17:58:40   1475s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 17:58:40   1475s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:40   1475s] Statistics of distance of Instance movement in refine placement:
[05/28 17:58:40   1475s]   maximum (X+Y) =         0.00 um
[05/28 17:58:40   1475s]   mean    (X+Y) =         0.00 um
[05/28 17:58:40   1475s] Summary Report:
[05/28 17:58:40   1475s] Instances move: 0 (out of 47214 movable)
[05/28 17:58:40   1475s] Instances flipped: 0
[05/28 17:58:40   1475s] Mean displacement: 0.00 um
[05/28 17:58:40   1475s] Max displacement: 0.00 um 
[05/28 17:58:40   1475s] Total instances moved : 0
[05/28 17:58:40   1475s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.300, REAL:2.300, MEM:2510.1M
[05/28 17:58:40   1475s] Total net bbox length = 9.628e+05 (4.601e+05 5.027e+05) (ext = 4.014e+04)
[05/28 17:58:40   1475s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2510.1MB
[05/28 17:58:40   1475s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2510.1MB) @(0:24:33 - 0:24:35).
[05/28 17:58:40   1475s] *** Finished refinePlace (0:24:35 mem=2510.1M) ***
[05/28 17:58:40   1475s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.19
[05/28 17:58:40   1475s] OPERPROF: Finished RefinePlace at level 1, CPU:2.490, REAL:2.495, MEM:2510.1M
[05/28 17:58:41   1475s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2510.1M
[05/28 17:58:41   1475s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.163, MEM:2510.1M
[05/28 17:58:41   1475s] *** maximum move = 0.00 um ***
[05/28 17:58:41   1475s] *** Finished re-routing un-routed nets (2510.1M) ***
[05/28 17:58:41   1475s] OPERPROF: Starting DPlace-Init at level 1, MEM:2510.1M
[05/28 17:58:41   1475s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2510.1M
[05/28 17:58:41   1476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.196, MEM:2510.1M
[05/28 17:58:42   1476s] 
[05/28 17:58:42   1476s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.305, MEM:2510.1M
[05/28 17:58:42   1476s] 
[05/28 17:58:42   1476s] *** Finish Physical Update (cpu=0:00:04.7 real=0:00:05.0 mem=2510.1M) ***
[05/28 17:58:42   1476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.44576.6
[05/28 17:58:42   1476s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57
[05/28 17:58:42   1476s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

[05/28 17:58:42   1476s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:58:42   1476s] Layer 3 has 118 constrained nets 
[05/28 17:58:42   1476s] Layer 5 has 131 constrained nets 
[05/28 17:58:42   1476s] **** End NDR-Layer Usage Statistics ****
[05/28 17:58:42   1476s] 
[05/28 17:58:42   1476s] *** Finish post-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=2510.1M) ***
[05/28 17:58:42   1476s] 
[05/28 17:58:42   1476s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.10
[05/28 17:58:42   1476s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.0M
[05/28 17:58:42   1477s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.160, REAL:0.160, MEM:2475.0M
[05/28 17:58:42   1477s] TotalInstCnt at PhyDesignMc Destruction: 47,459
[05/28 17:58:42   1477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.22
[05/28 17:58:42   1477s] *** SetupOpt [finish] : cpu/real = 0:00:15.2/0:00:15.1 (1.0), totSession cpu/real = 0:24:37.0/0:25:10.4 (1.0), mem = 2475.0M
[05/28 17:58:42   1477s] 
[05/28 17:58:42   1477s] =============================================================================================
[05/28 17:58:42   1477s]  Step TAT Report for TnsOpt #6
[05/28 17:58:42   1477s] =============================================================================================
[05/28 17:58:42   1477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:58:42   1477s] ---------------------------------------------------------------------------------------------
[05/28 17:58:42   1477s] [ RefinePlace            ]      1   0:00:04.7  (  31.2 % )     0:00:04.7 /  0:00:04.7    1.0
[05/28 17:58:42   1477s] [ SlackTraversorInit     ]      2   0:00:00.7  (   4.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:58:42   1477s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:42   1477s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:58:42   1477s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:58:42   1477s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:42   1477s] [ TransformInit          ]      1   0:00:05.7  (  37.7 % )     0:00:05.7 /  0:00:05.8    1.0
[05/28 17:58:42   1477s] [ OptSingleIteration     ]     35   0:00:00.0  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 17:58:42   1477s] [ OptGetWeight           ]     35   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[05/28 17:58:42   1477s] [ OptEval                ]     35   0:00:01.3  (   8.9 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 17:58:42   1477s] [ OptCommit              ]     35   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 17:58:42   1477s] [ IncrTimingUpdate       ]     32   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.3
[05/28 17:58:42   1477s] [ PostCommitDelayUpdate  ]     36   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 17:58:42   1477s] [ IncrDelayCalc          ]     38   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[05/28 17:58:42   1477s] [ SetupOptGetWorkingSet  ]     70   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 17:58:42   1477s] [ SetupOptGetActiveNode  ]     70   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:42   1477s] [ SetupOptSlackGraph     ]     35   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.3
[05/28 17:58:42   1477s] [ MISC                   ]          0:00:01.4  (   9.2 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 17:58:42   1477s] ---------------------------------------------------------------------------------------------
[05/28 17:58:42   1477s]  TnsOpt #6 TOTAL                    0:00:15.1  ( 100.0 % )     0:00:15.1 /  0:00:15.2    1.0
[05/28 17:58:42   1477s] ---------------------------------------------------------------------------------------------
[05/28 17:58:42   1477s] 
[05/28 17:58:42   1477s] End: GigaOpt TNS recovery
[05/28 17:58:42   1477s] *** Steiner Routed Nets: 0.102%; Threshold: 100; Threshold for Hold: 100
[05/28 17:58:42   1477s] ### Creating LA Mngr. totSessionCpu=0:24:37 mem=2475.0M
[05/28 17:58:42   1477s] ### Creating LA Mngr, finished. totSessionCpu=0:24:37 mem=2475.0M
[05/28 17:58:42   1477s] Re-routed 0 nets
[05/28 17:58:43   1477s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/28 17:58:43   1477s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/28 17:58:43   1477s] Info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:43   1477s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:43   1477s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:43   1477s] Info: 249 clock nets excluded from IPO operation.
[05/28 17:58:43   1477s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:37.3/0:25:10.6 (1.0), mem = 2475.0M
[05/28 17:58:43   1477s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.23
[05/28 17:58:43   1477s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:58:43   1477s] ### Creating PhyDesignMc. totSessionCpu=0:24:37 mem=2475.0M
[05/28 17:58:43   1477s] OPERPROF: Starting DPlace-Init at level 1, MEM:2475.0M
[05/28 17:58:43   1477s] z: 2, totalTracks: 1
[05/28 17:58:43   1477s] z: 4, totalTracks: 1
[05/28 17:58:43   1477s] z: 6, totalTracks: 1
[05/28 17:58:43   1477s] z: 8, totalTracks: 1
[05/28 17:58:43   1477s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:58:43   1477s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2475.0M
[05/28 17:58:43   1477s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2475.0M
[05/28 17:58:43   1477s] 
[05/28 17:58:43   1477s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2475.0MB).
[05/28 17:58:43   1477s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.297, MEM:2475.0M
[05/28 17:58:43   1477s] TotalInstCnt at PhyDesignMc Initialization: 47,459
[05/28 17:58:43   1477s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:38 mem=2475.0M
[05/28 17:58:43   1477s] ### Creating RouteCongInterface, started
[05/28 17:58:44   1478s] 
[05/28 17:58:44   1478s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8500} {8, 0.072, 0.8500} {9, 0.004, 0.8500} {10, 0.004, 0.8500} 
[05/28 17:58:44   1478s] 
[05/28 17:58:44   1478s] #optDebug: {0, 1.200}
[05/28 17:58:44   1478s] ### Creating RouteCongInterface, finished
[05/28 17:58:44   1478s] ### Creating LA Mngr. totSessionCpu=0:24:38 mem=2475.0M
[05/28 17:58:44   1478s] ### Creating LA Mngr, finished. totSessionCpu=0:24:38 mem=2475.0M
[05/28 17:58:44   1478s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:47   1482s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:47   1482s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 17:58:48   1482s] *info: 249 clock nets excluded
[05/28 17:58:48   1482s] *info: Marking 97 level shifter instances dont touch
[05/28 17:58:48   1482s] *info: Marking 0 isolation instances dont touch
[05/28 17:58:48   1482s] *info: 3 special nets excluded.
[05/28 17:58:48   1482s] *info: 1024 no-driver nets excluded.
[05/28 17:58:48   1482s] *info: 249 nets with fixed/cover wires excluded.
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:48   1482s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 17:58:49   1483s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.11
[05/28 17:58:49   1483s] PathGroup :  in2out  TargetSlack : 0 
[05/28 17:58:49   1483s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 17:58:49   1483s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 17:58:49   1483s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 17:58:49   1483s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 17:58:50   1484s] ** GigaOpt Optimizer WNS Slack -0.953 TNS Slack -27.465 Density 42.57
[05/28 17:58:50   1484s] Optimizer TNS Opt
[05/28 17:58:50   1484s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

[05/28 17:58:50   1484s] CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:36
[05/28 17:58:50   1484s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2494.1M
[05/28 17:58:50   1484s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2494.1M
[05/28 17:58:50   1484s] Active Path Group: reg2cgate  
[05/28 17:58:50   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:50   1485s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:50   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:50   1485s] |  -0.257|   -0.953|  -0.257|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:50   1485s] |  -0.257|   -0.953|  -0.257|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 17:58:50   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:50   1485s] 
[05/28 17:58:50   1485s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2510.1M) ***
[05/28 17:58:50   1485s] Active Path Group: in2out in2reg reg2out default 
[05/28 17:58:51   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:51   1485s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 17:58:51   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:51   1485s] |  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:01.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:51   1485s] |  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|func_worst_scenario|  reg2out| sd_DQ_out[10]                                      |
[05/28 17:58:51   1485s] |  -0.953|   -0.953| -27.208|  -27.465|    42.57%|   0:00:00.0| 2510.1M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 17:58:51   1485s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2510.1M) ***
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2510.1M) ***
[05/28 17:58:51   1485s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

[05/28 17:58:51   1485s] CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.257ns TNS -0.257ns; reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS -0.257ns TNS -0.257ns; all paths WNS -0.953ns TNS -27.177ns; Real time 0:07:37
[05/28 17:58:51   1485s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.953|-27.208|
|reg2cgate                    |-0.257| -0.257|
|reg2reg                      | 0.000|  0.000|
|HEPG                         |-0.257| -0.257|
|All Paths                    |-0.953|-27.465|
+-----------------------------+------+-------+

[05/28 17:58:51   1485s] **** Begin NDR-Layer Usage Statistics ****
[05/28 17:58:51   1485s] Layer 3 has 118 constrained nets 
[05/28 17:58:51   1485s] Layer 5 has 131 constrained nets 
[05/28 17:58:51   1485s] **** End NDR-Layer Usage Statistics ****
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2510.1M) ***
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.11
[05/28 17:58:51   1485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2475.0M
[05/28 17:58:51   1485s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.190, REAL:0.183, MEM:2475.0M
[05/28 17:58:51   1485s] TotalInstCnt at PhyDesignMc Destruction: 47,459
[05/28 17:58:51   1485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.23
[05/28 17:58:51   1485s] *** SetupOpt [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:24:45.8/0:25:19.1 (1.0), mem = 2475.0M
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] =============================================================================================
[05/28 17:58:51   1485s]  Step TAT Report for TnsOpt #7
[05/28 17:58:51   1485s] =============================================================================================
[05/28 17:58:51   1485s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:58:51   1485s] ---------------------------------------------------------------------------------------------
[05/28 17:58:51   1485s] [ SlackTraversorInit     ]      1   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 17:58:51   1485s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   7.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 17:58:51   1485s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:58:51   1485s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ TransformInit          ]      1   0:00:05.7  (  67.6 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 17:58:51   1485s] [ OptSingleIteration     ]     15   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 17:58:51   1485s] [ OptGetWeight           ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 17:58:51   1485s] [ OptEval                ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ OptCommit              ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ IncrTimingUpdate       ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.0
[05/28 17:58:51   1485s] [ PostCommitDelayUpdate  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ SetupOptGetWorkingSet  ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 17:58:51   1485s] [ SetupOptGetActiveNode  ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 17:58:51   1485s] [ SetupOptSlackGraph     ]     15   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 17:58:51   1485s] [ MISC                   ]          0:00:01.4  (  16.0 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 17:58:51   1485s] ---------------------------------------------------------------------------------------------
[05/28 17:58:51   1485s]  TnsOpt #7 TOTAL                    0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.5    1.0
[05/28 17:58:51   1485s] ---------------------------------------------------------------------------------------------
[05/28 17:58:51   1485s] 
[05/28 17:58:51   1485s] End: GigaOpt Optimization in post-eco TNS mode
[05/28 17:58:51   1485s] #optDebug: fT-D <X 1 0 0 0>
[05/28 17:58:52   1486s] 
[05/28 17:58:52   1486s] Active setup views:
[05/28 17:58:52   1486s]  func_worst_scenario
[05/28 17:58:52   1486s]   Dominating endpoints: 9410
[05/28 17:58:52   1486s]   Dominating TNS: -27.208
[05/28 17:58:52   1486s] 
[05/28 17:58:52   1486s]  test_worst_scenario
[05/28 17:58:52   1486s]   Dominating endpoints: 2856
[05/28 17:58:52   1486s]   Dominating TNS: -0.257
[05/28 17:58:52   1486s] 
[05/28 17:58:52   1487s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 17:58:52   1487s] Type 'man IMPEXT-6191' for more detail.
[05/28 17:58:52   1487s] Extraction called for design 'ORCA_TOP' of instances=47499 and nets=51138 using extraction engine 'preRoute' .
[05/28 17:58:52   1487s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 17:58:52   1487s] RC Extraction called in multi-corner(2) mode.
[05/28 17:58:52   1487s] RCMode: PreRoute
[05/28 17:58:52   1487s]       RC Corner Indexes            0       1   
[05/28 17:58:52   1487s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 17:58:52   1487s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 17:58:52   1487s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 17:58:52   1487s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 17:58:52   1487s] Shrink Factor                : 1.00000
[05/28 17:58:52   1487s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 17:58:52   1487s] Using capacitance table file ...
[05/28 17:58:52   1487s] RC Grid backup saved.
[05/28 17:58:53   1487s] LayerId::1 widthSet size::4
[05/28 17:58:53   1487s] LayerId::2 widthSet size::4
[05/28 17:58:53   1487s] LayerId::3 widthSet size::5
[05/28 17:58:53   1487s] LayerId::4 widthSet size::5
[05/28 17:58:53   1487s] LayerId::5 widthSet size::5
[05/28 17:58:53   1487s] LayerId::6 widthSet size::5
[05/28 17:58:53   1487s] LayerId::7 widthSet size::5
[05/28 17:58:53   1487s] LayerId::8 widthSet size::5
[05/28 17:58:53   1487s] LayerId::9 widthSet size::4
[05/28 17:58:53   1487s] LayerId::10 widthSet size::2
[05/28 17:58:53   1487s] Skipped RC grid update for preRoute extraction.
[05/28 17:58:53   1487s] Initializing multi-corner capacitance tables ... 
[05/28 17:58:53   1487s] Initializing multi-corner resistance tables ...
[05/28 17:58:53   1487s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320247 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.892100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 17:58:53   1488s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2383.430M)
[05/28 17:58:53   1488s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2383.43 MB )
[05/28 17:58:53   1488s] (I)       Started Loading and Dumping File ( Curr Mem: 2383.43 MB )
[05/28 17:58:53   1488s] (I)       Reading DB...
[05/28 17:58:53   1488s] (I)       Read data from FE... (mem=2383.4M)
[05/28 17:58:53   1488s] (I)       Read nodes and places... (mem=2383.4M)
[05/28 17:58:53   1488s] (I)       Done Read nodes and places (cpu=0.070s, mem=2398.3M)
[05/28 17:58:53   1488s] (I)       Read nets... (mem=2398.3M)
[05/28 17:58:54   1488s] (I)       Done Read nets (cpu=0.180s, mem=2413.8M)
[05/28 17:58:54   1488s] (I)       Done Read data from FE (cpu=0.260s, mem=2413.8M)
[05/28 17:58:54   1488s] (I)       before initializing RouteDB syMemory usage = 2413.8 MB
[05/28 17:58:54   1488s] (I)       Build term to term wires: false
[05/28 17:58:54   1488s] (I)       Honor MSV route constraint: false
[05/28 17:58:54   1488s] (I)       Maximum routing layer  : 127
[05/28 17:58:54   1488s] (I)       Minimum routing layer  : 2
[05/28 17:58:54   1488s] (I)       Supply scale factor H  : 1.00
[05/28 17:58:54   1488s] (I)       Supply scale factor V  : 1.00
[05/28 17:58:54   1488s] (I)       Tracks used by clock wire: 0
[05/28 17:58:54   1488s] (I)       Reverse direction      : 
[05/28 17:58:54   1488s] (I)       Honor partition pin guides: true
[05/28 17:58:54   1488s] (I)       Route selected nets only: false
[05/28 17:58:54   1488s] (I)       Route secondary PG pins: false
[05/28 17:58:54   1488s] (I)       Second PG max fanout   : 2147483647
[05/28 17:58:54   1488s] (I)       Apply function for special wires: true
[05/28 17:58:54   1488s] (I)       Layer by layer blockage reading: true
[05/28 17:58:54   1488s] (I)       Offset calculation fix : true
[05/28 17:58:54   1488s] (I)       Route stripe layer range: 
[05/28 17:58:54   1488s] (I)       Honor partition fences : 
[05/28 17:58:54   1488s] (I)       Honor partition pin    : 
[05/28 17:58:54   1488s] (I)       Honor partition fences with feedthrough: 
[05/28 17:58:54   1488s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 17:58:54   1488s] (I)       Use row-based GCell size
[05/28 17:58:54   1488s] (I)       Use row-based GCell align
[05/28 17:58:54   1488s] (I)       GCell unit size   : 1672
[05/28 17:58:54   1488s] (I)       GCell multiplier  : 1
[05/28 17:58:54   1488s] (I)       GCell row height  : 1672
[05/28 17:58:54   1488s] (I)       Actual row height : 1672
[05/28 17:58:54   1488s] (I)       GCell align ref   : 10032 10032
[05/28 17:58:54   1488s] [NR-eGR] Track table information for default rule: 
[05/28 17:58:54   1488s] [NR-eGR] M1 has no routable track
[05/28 17:58:54   1488s] [NR-eGR] M2 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M3 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M4 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M5 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M6 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M7 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M8 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] M9 has single uniform track structure
[05/28 17:58:54   1488s] [NR-eGR] MRDL has single uniform track structure
[05/28 17:58:54   1488s] (I)       ===========================================================================
[05/28 17:58:54   1488s] (I)       == Report All Rule Vias ==
[05/28 17:58:54   1488s] (I)       ===========================================================================
[05/28 17:58:54   1488s] (I)        Via Rule : (Default)
[05/28 17:58:54   1488s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:58:54   1488s] (I)       ---------------------------------------------------------------------------
[05/28 17:58:54   1488s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 17:58:54   1488s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 17:58:54   1488s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 17:58:54   1488s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 17:58:54   1488s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 17:58:54   1488s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 17:58:54   1488s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 17:58:54   1488s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 17:58:54   1488s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 17:58:54   1488s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:58:54   1488s] (I)       ===========================================================================
[05/28 17:58:54   1488s] (I)        Via Rule : CTS_RULE
[05/28 17:58:54   1488s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 17:58:54   1488s] (I)       ---------------------------------------------------------------------------
[05/28 17:58:54   1488s] (I)        1    1 : VIA12SQ_C                 245 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/28 17:58:54   1488s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 17:58:54   1488s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     262 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/28 17:58:54   1488s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     267 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/28 17:58:54   1488s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     276 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/28 17:58:54   1488s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     281 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/28 17:58:54   1488s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     290 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/28 17:58:54   1488s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 17:58:54   1488s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 17:58:54   1488s] (I)       10    0 : ---                         0 : ---                      
[05/28 17:58:54   1488s] (I)       ===========================================================================
[05/28 17:58:54   1488s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2413.80 MB )
[05/28 17:58:54   1488s] [NR-eGR] Read 94267 PG shapes
[05/28 17:58:54   1488s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2413.80 MB )
[05/28 17:58:54   1488s] [NR-eGR] #Routing Blockages  : 0
[05/28 17:58:54   1488s] [NR-eGR] #Instance Blockages : 15484
[05/28 17:58:54   1488s] [NR-eGR] #PG Blockages       : 94267
[05/28 17:58:54   1488s] [NR-eGR] #Bump Blockages     : 0
[05/28 17:58:54   1488s] [NR-eGR] #Boundary Blockages : 0
[05/28 17:58:54   1488s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 17:58:54   1488s] [NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[05/28 17:58:54   1488s] (I)       readDataFromPlaceDB
[05/28 17:58:54   1488s] (I)       Read net information..
[05/28 17:58:54   1488s] [NR-eGR] Read numTotalNets=50084  numIgnoredNets=249
[05/28 17:58:54   1488s] (I)       Read testcase time = 0.040 seconds
[05/28 17:58:54   1488s] 
[05/28 17:58:54   1488s] (I)       early_global_route_priority property id does not exist.
[05/28 17:58:54   1488s] (I)       Start initializing grid graph
[05/28 17:58:54   1488s] (I)       End initializing grid graph
[05/28 17:58:54   1488s] (I)       Model blockages into capacity
[05/28 17:58:54   1488s] (I)       Read Num Blocks=117287  Num Prerouted Wires=20379  Num CS=0
[05/28 17:58:54   1488s] (I)       Started Modeling ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 1 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 2 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 8312
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 3 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 8402
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 4 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 2425
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 5 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 866
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 6 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 286
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 7 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 54
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 8 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 34
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 9 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Started Modeling Layer 10 ( Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 17:58:54   1488s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2424.84 MB )
[05/28 17:58:54   1488s] (I)       -- layer congestion ratio --
[05/28 17:58:54   1488s] (I)       Layer 1 : 0.100000
[05/28 17:58:54   1488s] (I)       Layer 2 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 3 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 4 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 5 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 6 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 7 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 8 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 9 : 0.700000
[05/28 17:58:54   1488s] (I)       Layer 10 : 0.700000
[05/28 17:58:54   1488s] (I)       ----------------------------
[05/28 17:58:54   1488s] (I)       Number of ignored nets = 249
[05/28 17:58:54   1488s] (I)       Number of fixed nets = 249.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 17:58:54   1488s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 17:58:54   1488s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 17:58:54   1488s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2424.8 MB
[05/28 17:58:54   1488s] (I)       Ndr track 0 does not exist
[05/28 17:58:54   1488s] (I)       Ndr track 0 does not exist
[05/28 17:58:54   1488s] (I)       Ndr track 0 does not exist
[05/28 17:58:54   1488s] (I)       Layer1  viaCost=200.00
[05/28 17:58:54   1488s] (I)       Layer2  viaCost=200.00
[05/28 17:58:54   1488s] (I)       Layer3  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer4  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer5  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer6  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer7  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer8  viaCost=100.00
[05/28 17:58:54   1488s] (I)       Layer9  viaCost=300.00
[05/28 17:58:54   1488s] (I)       ---------------------Grid Graph Info--------------------
[05/28 17:58:54   1488s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 17:58:54   1488s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 17:58:54   1488s] (I)       Site width          :   152  (dbu)
[05/28 17:58:54   1488s] (I)       Row height          :  1672  (dbu)
[05/28 17:58:54   1488s] (I)       GCell row height    :  1672  (dbu)
[05/28 17:58:54   1488s] (I)       GCell width         :  1672  (dbu)
[05/28 17:58:54   1488s] (I)       GCell height        :  1672  (dbu)
[05/28 17:58:54   1488s] (I)       Grid                :   491   461    10
[05/28 17:58:54   1488s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 17:58:54   1488s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 17:58:54   1488s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 17:58:54   1488s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 17:58:54   1488s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 17:58:54   1488s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 17:58:54   1488s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 17:58:54   1488s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 17:58:54   1488s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 17:58:54   1488s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 17:58:54   1488s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 17:58:54   1488s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 17:58:54   1488s] (I)       --------------------------------------------------------
[05/28 17:58:54   1488s] 
[05/28 17:58:54   1488s] [NR-eGR] ============ Routing rule table ============
[05/28 17:58:54   1488s] [NR-eGR] Rule id: 0  Nets: 49835 
[05/28 17:58:54   1488s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 17:58:54   1488s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:58:54   1488s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:58:54   1488s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:58:54   1488s] [NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[05/28 17:58:54   1488s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 17:58:54   1488s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 17:58:54   1488s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:58:54   1488s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:58:54   1488s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 17:58:54   1488s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 17:58:54   1488s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 17:58:54   1488s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 17:58:54   1488s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 17:58:54   1488s] [NR-eGR] ========================================
[05/28 17:58:54   1488s] [NR-eGR] 
[05/28 17:58:54   1488s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 17:58:54   1488s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 17:58:54   1488s] (I)       After initializing earlyGlobalRoute syMemory usage = 2433.9 MB
[05/28 17:58:54   1488s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Started Global Routing ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       ============= Initialization =============
[05/28 17:58:54   1488s] (I)       totalPins=176653  totalGlobalPin=172346 (97.56%)
[05/28 17:58:54   1488s] (I)       Started Build MST ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Generate topology with single threads
[05/28 17:58:54   1488s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 17:58:54   1488s] [NR-eGR] Layer group 1: route 49835 net(s) in layer range [2, 10]
[05/28 17:58:54   1488s] (I)       ============  Phase 1a Route ============
[05/28 17:58:54   1488s] (I)       Started Phase 1a ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Finished Phase 1a ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 17:58:54   1488s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1488s] (I)       Usage: 592823 = (287714 H, 305109 V) = (18.10% H, 9.39% V) = (4.811e+05um H, 5.101e+05um V)
[05/28 17:58:54   1488s] (I)       
[05/28 17:58:54   1488s] (I)       ============  Phase 1b Route ============
[05/28 17:58:54   1488s] (I)       Started Phase 1b ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Usage: 593177 = (287837 H, 305340 V) = (18.11% H, 9.39% V) = (4.813e+05um H, 5.105e+05um V)
[05/28 17:58:54   1489s] (I)       
[05/28 17:58:54   1489s] (I)       earlyGlobalRoute overflow of layer group 1: 0.35% H + 0.04% V. EstWL: 9.917919e+05um
[05/28 17:58:54   1489s] (I)       Congestion metric : 0.35%H 0.04%V, 0.39%HV
[05/28 17:58:54   1489s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 17:58:54   1489s] (I)       ============  Phase 1c Route ============
[05/28 17:58:54   1489s] (I)       Started Phase 1c ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Level2 Grid: 99 x 93
[05/28 17:58:54   1489s] (I)       Started Two Level Routing ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Usage: 593205 = (287841 H, 305364 V) = (18.11% H, 9.39% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 17:58:54   1489s] (I)       
[05/28 17:58:54   1489s] (I)       ============  Phase 1d Route ============
[05/28 17:58:54   1489s] (I)       Started Phase 1d ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Usage: 593266 = (287859 H, 305407 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 17:58:54   1489s] (I)       
[05/28 17:58:54   1489s] (I)       ============  Phase 1e Route ============
[05/28 17:58:54   1489s] (I)       Started Phase 1e ( Curr Mem: 2433.91 MB )
[05/28 17:58:54   1489s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       Usage: 593266 = (287859 H, 305407 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 17:58:55   1489s] (I)       
[05/28 17:58:55   1489s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.919408e+05um
[05/28 17:58:55   1489s] [NR-eGR] 
[05/28 17:58:55   1489s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       Running layer assignment with 1 threads
[05/28 17:58:55   1489s] (I)       Finished Phase 1l ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       ============  Phase 1l Route ============
[05/28 17:58:55   1489s] (I)       
[05/28 17:58:55   1489s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 17:58:55   1489s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 17:58:55   1489s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 17:58:55   1489s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[05/28 17:58:55   1489s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:58:55   1489s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:58:55   1489s] [NR-eGR]      M2  (2)       212( 0.15%)        46( 0.03%)         1( 0.00%)   ( 0.18%) 
[05/28 17:58:55   1489s] [NR-eGR]      M3  (3)      1340( 0.94%)        17( 0.01%)         0( 0.00%)   ( 0.95%) 
[05/28 17:58:55   1489s] [NR-eGR]      M4  (4)        42( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 17:58:55   1489s] [NR-eGR]      M5  (5)       433( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/28 17:58:55   1489s] [NR-eGR]      M6  (6)        92( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 17:58:55   1489s] [NR-eGR]      M7  (7)       241( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[05/28 17:58:55   1489s] [NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:58:55   1489s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:58:55   1489s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 17:58:55   1489s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 17:58:55   1489s] [NR-eGR] Total             2362( 0.16%)        63( 0.00%)         1( 0.00%)   ( 0.17%) 
[05/28 17:58:55   1489s] [NR-eGR] 
[05/28 17:58:55   1489s] (I)       Finished Global Routing ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 17:58:55   1489s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[05/28 17:58:55   1489s] [NR-eGR] Overflow after earlyGlobalRoute 0.10% H + 0.00% V
[05/28 17:58:55   1489s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.58 sec, Real: 1.58 sec, Curr Mem: 2433.91 MB )
[05/28 17:58:55   1489s] OPERPROF: Starting HotSpotCal at level 1, MEM:2433.9M
[05/28 17:58:55   1489s] [hotspot] +------------+---------------+---------------+
[05/28 17:58:55   1489s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 17:58:55   1489s] [hotspot] +------------+---------------+---------------+
[05/28 17:58:55   1489s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 17:58:55   1489s] [hotspot] +------------+---------------+---------------+
[05/28 17:58:55   1489s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 17:58:55   1489s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 17:58:55   1489s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2433.9M
[05/28 17:58:55   1489s] Starting delay calculation for Setup views
[05/28 17:58:55   1489s] #################################################################################
[05/28 17:58:55   1489s] # Design Stage: PreRoute
[05/28 17:58:55   1489s] # Design Name: ORCA_TOP
[05/28 17:58:55   1489s] # Design Mode: 28nm
[05/28 17:58:55   1489s] # Analysis Mode: MMMC Non-OCV 
[05/28 17:58:55   1489s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:58:55   1489s] # Signoff Settings: SI Off 
[05/28 17:58:55   1489s] #################################################################################
[05/28 17:58:58   1492s] Calculate delays in BcWc mode...
[05/28 17:58:58   1492s] Calculate delays in BcWc mode...
[05/28 17:58:58   1492s] Topological Sorting (REAL = 0:00:00.0, MEM = 2423.9M, InitMEM = 2423.9M)
[05/28 17:58:58   1492s] Start delay calculation (fullDC) (1 T). (MEM=2423.91)
[05/28 17:58:58   1492s] End AAE Lib Interpolated Model. (MEM=2435.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:59:13   1508s] Total number of fetched objects 55254
[05/28 17:59:14   1508s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/28 17:59:14   1508s] End delay calculation. (MEM=2473.67 CPU=0:00:11.6 REAL=0:00:12.0)
[05/28 17:59:14   1508s] End delay calculation (fullDC). (MEM=2473.67 CPU=0:00:16.1 REAL=0:00:16.0)
[05/28 17:59:14   1508s] *** CDM Built up (cpu=0:00:18.8  real=0:00:19.0  mem= 2473.7M) ***
[05/28 17:59:16   1511s] *** Done Building Timing Graph (cpu=0:00:21.4 real=0:00:21.0 totSessionCpu=0:25:11 mem=2473.7M)
[05/28 17:59:17   1512s] **WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
[05/28 17:59:17   1512s] Reported timing to dir ./timingReports
[05/28 17:59:17   1512s] **optDesign ... cpu = 0:03:58, real = 0:03:57, mem = 2028.9M, totSessionCpu=0:25:12 **
[05/28 17:59:18   1512s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2413.7M
[05/28 17:59:18   1512s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.199, MEM:2413.7M
[05/28 17:59:18   1512s] 
[05/28 17:59:25   1518s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.942  |  0.000  | -0.257  |  1.323  | -0.942  | -0.288  |  1.291  |
|           TNS (ns):| -26.799 |  0.000  | -0.257  |  0.000  | -26.541 | -4.657  |  0.000  |
|    Violating Paths:|   33    |    0    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.511%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:04, real = 0:04:05, mem = 2021.7M, totSessionCpu=0:25:18 **
[05/28 17:59:25   1518s] Deleting Cell Server ...
[05/28 17:59:25   1518s] Deleting Lib Analyzer.
[05/28 17:59:25   1518s] *** Finished optDesign ***
[05/28 17:59:25   1518s] 
[05/28 17:59:25   1518s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:47 real=  0:04:48)
[05/28 17:59:25   1518s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:33.0 real=0:00:33.0)
[05/28 17:59:25   1518s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:19.9 real=0:00:19.9)
[05/28 17:59:25   1518s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:25.4 real=0:00:25.4)
[05/28 17:59:25   1518s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:19 real=  0:01:18)
[05/28 17:59:25   1518s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 17:59:25   1518s] Info: pop threads available for lower-level modules during optimization.
[05/28 17:59:25   1518s] Info: Destroy the CCOpt slew target map.
[05/28 17:59:25   1518s] clean pInstBBox. size 0
[05/28 17:59:25   1518s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/28 17:59:25   1518s] Set place::cacheFPlanSiteMark to 0
[05/28 17:59:25   1518s] All LLGs are deleted
[05/28 17:59:25   1518s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2413.7M
[05/28 17:59:25   1518s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:2404.5M
[05/28 17:59:25   1518s] 
[05/28 17:59:25   1518s] *** Summary of all messages that are not suppressed in this session:
[05/28 17:59:25   1518s] Severity  ID               Count  Summary                                  
[05/28 17:59:25   1518s] WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
[05/28 17:59:25   1518s] WARNING   IMPEXT-6140      14451  The RC table is not interpolated for wir...
[05/28 17:59:25   1518s] WARNING   IMPSC-1138          55  In scan chain "%s" DEF ordered section, ...
[05/28 17:59:25   1518s] WARNING   IMPSC-1750           1  scanReorder is running on autoFlow mode,...
[05/28 17:59:25   1518s] WARNING   IMPOPT-3555          1  Final critical path includes at least on...
[05/28 17:59:25   1518s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-2342       20  Unfixable transition violation found at ...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-1361       30  Routing configuration for %s nets in clo...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-2387        2  CCOpt found %u clock tree hnets marked a...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-1183       20  The library has no usable balanced %ss f...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/28 17:59:25   1518s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/28 17:59:25   1518s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/28 17:59:25   1518s] *** Message Summary: 14607 warning(s), 0 error(s)
[05/28 17:59:25   1518s] 
[05/28 17:59:25   1518s] 
[05/28 17:59:25   1518s] =============================================================================================
[05/28 17:59:25   1518s]  Final TAT Report for ccopt_design
[05/28 17:59:25   1518s] =============================================================================================
[05/28 17:59:25   1518s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:59:25   1518s] ---------------------------------------------------------------------------------------------
[05/28 17:59:25   1518s] [ WnsOpt                 ]      2   0:00:25.5  (   5.2 % )     0:00:33.6 /  0:00:33.6    1.0
[05/28 17:59:25   1518s] [ TnsOpt                 ]      4   0:00:47.1  (   9.6 % )     0:00:56.3 /  0:00:56.3    1.0
[05/28 17:59:25   1518s] [ DrvOpt                 ]      3   0:00:32.4  (   6.6 % )     0:00:41.7 /  0:00:41.7    1.0
[05/28 17:59:25   1518s] [ AreaOpt                ]      1   0:00:19.6  (   4.0 % )     0:00:24.3 /  0:00:24.3    1.0
[05/28 17:59:25   1518s] [ ViewPruning            ]      7   0:00:03.0  (   0.6 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 17:59:25   1518s] [ IncrReplace            ]      1   0:00:03.0  (   0.6 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 17:59:25   1518s] [ RefinePlace            ]      7   0:00:31.4  (   6.4 % )     0:00:31.4 /  0:00:31.4    1.0
[05/28 17:59:25   1518s] [ TimingUpdate           ]      5   0:00:05.4  (   1.1 % )     0:00:24.1 /  0:00:24.2    1.0
[05/28 17:59:25   1518s] [ FullDelayCalc          ]      1   0:00:18.7  (   3.8 % )     0:00:18.7 /  0:00:18.9    1.0
[05/28 17:59:25   1518s] [ OptSummaryReport       ]      3   0:00:01.5  (   0.3 % )     0:00:16.6 /  0:00:15.3    0.9
[05/28 17:59:25   1518s] [ TimingReport           ]      3   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 17:59:25   1518s] [ DrvReport              ]      3   0:00:11.0  (   2.2 % )     0:00:11.0 /  0:00:09.8    0.9
[05/28 17:59:25   1518s] [ GenerateReports        ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    0.9
[05/28 17:59:25   1518s] [ MISC                   ]          0:04:51.4  (  59.3 % )     0:04:51.4 /  0:04:52.0    1.0
[05/28 17:59:25   1518s] ---------------------------------------------------------------------------------------------
[05/28 17:59:25   1518s]  ccopt_design TOTAL                 0:08:11.2  ( 100.0 % )     0:08:11.2 /  0:08:10.9    1.0
[05/28 17:59:25   1518s] ---------------------------------------------------------------------------------------------
[05/28 17:59:25   1518s] 
[05/28 17:59:25   1518s] #% End ccopt_design (date=05/28 17:59:25, total cpu=0:08:11, real=0:08:11, peak res=2114.1M, current mem=1909.9M)
[05/28 17:59:25   1518s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/28 17:59:25   1518s] Deleting AAE DB due to SOCV option changes -------------------------------
[05/28 17:59:26   1519s] <CMD> setAnalysisMode -cppr both
[05/28 17:59:26   1519s] <CMD> optDesign -postCTS -hold
[05/28 17:59:26   1519s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1786.8M, totSessionCpu=0:25:19 **
[05/28 17:59:26   1519s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 17:59:26   1519s] GigaOpt running with 1 threads.
[05/28 17:59:26   1519s] Info: 1 threads available for lower-level modules during optimization.
[05/28 17:59:28   1521s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:59:28   1521s] Summary for sequential cells identification: 
[05/28 17:59:28   1521s]   Identified SBFF number: 126
[05/28 17:59:28   1521s]   Identified MBFF number: 0
[05/28 17:59:28   1521s]   Identified SB Latch number: 0
[05/28 17:59:28   1521s]   Identified MB Latch number: 0
[05/28 17:59:28   1521s]   Not identified SBFF number: 180
[05/28 17:59:28   1521s]   Not identified MBFF number: 0
[05/28 17:59:28   1521s]   Not identified SB Latch number: 0
[05/28 17:59:28   1521s]   Not identified MB Latch number: 0
[05/28 17:59:28   1521s]   Number of sequential cells which are not FFs: 78
[05/28 17:59:28   1521s]  Visiting view : test_worst_scenario
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]  Visiting view : func_worst_scenario
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]  Visiting view : test_best_scenario
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]  Visiting view : func_best_scenario
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:28   1521s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:28   1521s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:28   1521s]  Setting StdDelay to 10.90
[05/28 17:59:28   1521s] Creating Cell Server, finished. 
[05/28 17:59:28   1521s] 
[05/28 17:59:28   1521s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 17:59:28   1521s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/28 17:59:28   1521s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/28 17:59:28   1521s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/28 17:59:28   1521s] [GPS-MSV] Related mode (msv/opt) setting
[05/28 17:59:28   1521s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/28 17:59:28   1521s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.8M
[05/28 17:59:28   1521s] z: 2, totalTracks: 1
[05/28 17:59:28   1521s] z: 4, totalTracks: 1
[05/28 17:59:28   1521s] z: 6, totalTracks: 1
[05/28 17:59:28   1521s] z: 8, totalTracks: 1
[05/28 17:59:28   1521s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:59:28   1521s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.8M
[05/28 17:59:28   1521s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2264.8M
[05/28 17:59:28   1521s] Core basic site is unit
[05/28 17:59:29   1521s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:59:29   1521s] SiteArray: use 9,633,792 bytes
[05/28 17:59:29   1521s] SiteArray: current memory after site array memory allocation 2273.9M
[05/28 17:59:29   1521s] SiteArray: FP blocked sites are writable
[05/28 17:59:29   1521s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:59:29   1521s] SiteArray: use 2,625,536 bytes
[05/28 17:59:29   1521s] SiteArray: current memory after site array memory allocation 2276.4M
[05/28 17:59:29   1521s] SiteArray: FP blocked sites are writable
[05/28 17:59:29   1521s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:59:29   1521s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:59:29   1521s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:59:29   1521s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2276.4M
[05/28 17:59:29   1521s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:59:29   1521s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.082, MEM:2276.4M
[05/28 17:59:29   1521s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2276.4M
[05/28 17:59:29   1521s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:59:29   1521s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:2276.4M
[05/28 17:59:29   1522s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.290, REAL:0.290, MEM:2276.4M
[05/28 17:59:29   1522s] OPERPROF:     Starting CMU at level 3, MEM:2276.4M
[05/28 17:59:29   1522s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.013, MEM:2276.4M
[05/28 17:59:29   1522s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.340, REAL:0.342, MEM:2276.4M
[05/28 17:59:29   1522s] 
[05/28 17:59:29   1522s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=2276.4MB).
[05/28 17:59:29   1522s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.480, REAL:0.490, MEM:2276.4M
[05/28 17:59:29   1522s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 17:59:29   1522s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/28 17:59:29   1522s] 	Cell FOOT2X16_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X16_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X16_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X2_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X2_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X2_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X32_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X32_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X32_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X4_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X4_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X4_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X8_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X8_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOT2X8_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOTX16_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOTX16_LVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOTX16_RVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOTX2_HVT, site unit.
[05/28 17:59:29   1522s] 	Cell FOOTX2_LVT, site unit.
[05/28 17:59:29   1522s] 	...
[05/28 17:59:29   1522s] 	Reporting only the 20 first cells found...
[05/28 17:59:29   1522s] .
[05/28 17:59:29   1522s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2276.4M
[05/28 17:59:29   1522s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.174, MEM:2276.4M
[05/28 17:59:29   1522s] 
[05/28 17:59:29   1522s] Creating Lib Analyzer ...
[05/28 17:59:29   1522s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:59:29   1522s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:59:29   1522s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:59:29   1522s] 
[05/28 17:59:30   1523s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:23 mem=2280.5M
[05/28 17:59:30   1523s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:23 mem=2280.5M
[05/28 17:59:30   1523s] Creating Lib Analyzer, finished. 
[05/28 17:59:30   1523s] OPERPROF: Starting DPlace-Init at level 1, MEM:2280.5M
[05/28 17:59:30   1523s] z: 2, totalTracks: 1
[05/28 17:59:30   1523s] z: 4, totalTracks: 1
[05/28 17:59:30   1523s] z: 6, totalTracks: 1
[05/28 17:59:30   1523s] z: 8, totalTracks: 1
[05/28 17:59:30   1523s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:59:30   1523s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2280.5M
[05/28 17:59:30   1523s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.199, MEM:2280.5M
[05/28 17:59:30   1523s] 
[05/28 17:59:30   1523s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2280.5MB).
[05/28 17:59:30   1523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.322, MEM:2280.5M
[05/28 17:59:30   1523s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2280.5M
[05/28 17:59:30   1523s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.180, REAL:0.174, MEM:2280.5M
[05/28 17:59:30   1523s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1838.0M, totSessionCpu=0:25:24 **
[05/28 17:59:30   1523s] *** optDesign -postCTS ***
[05/28 17:59:30   1523s] DRC Margin: user margin 0.0
[05/28 17:59:30   1523s] Hold Target Slack: user slack 0
[05/28 17:59:30   1523s] Setup Target Slack: user slack 0;
[05/28 17:59:30   1523s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2278.5M
[05/28 17:59:31   1523s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.194, MEM:2278.5M
[05/28 17:59:31   1523s] 
[05/28 17:59:31   1524s] Deleting Cell Server ...
[05/28 17:59:31   1524s] Deleting Lib Analyzer.
[05/28 17:59:31   1524s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 17:59:31   1524s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:59:31   1524s] Summary for sequential cells identification: 
[05/28 17:59:31   1524s]   Identified SBFF number: 126
[05/28 17:59:31   1524s]   Identified MBFF number: 0
[05/28 17:59:31   1524s]   Identified SB Latch number: 0
[05/28 17:59:31   1524s]   Identified MB Latch number: 0
[05/28 17:59:31   1524s]   Not identified SBFF number: 180
[05/28 17:59:31   1524s]   Not identified MBFF number: 0
[05/28 17:59:31   1524s]   Not identified SB Latch number: 0
[05/28 17:59:31   1524s]   Not identified MB Latch number: 0
[05/28 17:59:31   1524s]   Number of sequential cells which are not FFs: 78
[05/28 17:59:31   1524s]  Visiting view : test_worst_scenario
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]  Visiting view : func_worst_scenario
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]  Visiting view : test_best_scenario
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]  Visiting view : func_best_scenario
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:31   1524s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:31   1524s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:31   1524s]  Setting StdDelay to 10.90
[05/28 17:59:31   1524s] Creating Cell Server, finished. 
[05/28 17:59:31   1524s] 
[05/28 17:59:31   1524s] Deleting Cell Server ...
[05/28 17:59:31   1524s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2278.5M
[05/28 17:59:31   1524s] All LLGs are deleted
[05/28 17:59:31   1524s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2278.5M
[05/28 17:59:31   1524s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2269.3M
[05/28 17:59:31   1524s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2269.3M
[05/28 17:59:31   1524s] Start to check current routing status for nets...
[05/28 17:59:31   1524s] All nets are already routed correctly.
[05/28 17:59:31   1524s] End to check current routing status for nets (mem=2269.3M)
[05/28 17:59:31   1524s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 17:59:31   1524s] ### Creating PhyDesignMc. totSessionCpu=0:25:24 mem=2269.3M
[05/28 17:59:31   1524s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.3M
[05/28 17:59:31   1524s] z: 2, totalTracks: 1
[05/28 17:59:31   1524s] z: 4, totalTracks: 1
[05/28 17:59:31   1524s] z: 6, totalTracks: 1
[05/28 17:59:31   1524s] z: 8, totalTracks: 1
[05/28 17:59:31   1524s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 17:59:31   1524s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.3M
[05/28 17:59:31   1524s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.3M
[05/28 17:59:31   1524s] Core basic site is unit
[05/28 17:59:31   1524s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 17:59:31   1524s] SiteArray: use 9,633,792 bytes
[05/28 17:59:31   1524s] SiteArray: current memory after site array memory allocation 2278.5M
[05/28 17:59:31   1524s] SiteArray: FP blocked sites are writable
[05/28 17:59:31   1524s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 17:59:31   1524s] SiteArray: use 2,625,536 bytes
[05/28 17:59:31   1524s] SiteArray: current memory after site array memory allocation 2281.0M
[05/28 17:59:31   1524s] SiteArray: FP blocked sites are writable
[05/28 17:59:31   1524s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 17:59:31   1524s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 17:59:31   1524s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 17:59:31   1524s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2281.0M
[05/28 17:59:31   1524s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 17:59:31   1524s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.082, MEM:2281.0M
[05/28 17:59:31   1524s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2281.0M
[05/28 17:59:31   1524s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 17:59:31   1524s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.009, MEM:2281.0M
[05/28 17:59:32   1524s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.283, MEM:2281.0M
[05/28 17:59:32   1524s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.322, MEM:2281.0M
[05/28 17:59:32   1524s] 
[05/28 17:59:32   1524s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2281.0MB).
[05/28 17:59:32   1524s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.440, REAL:0.440, MEM:2281.0M
[05/28 17:59:32   1525s] TotalInstCnt at PhyDesignMc Initialization: 47,459
[05/28 17:59:32   1525s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:25 mem=2281.0M
[05/28 17:59:32   1525s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2281.0M
[05/28 17:59:32   1525s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.165, MEM:2281.0M
[05/28 17:59:32   1525s] TotalInstCnt at PhyDesignMc Destruction: 47,459
[05/28 17:59:32   1525s] GigaOpt Hold Optimizer is used
[05/28 17:59:32   1525s] AAE DB initialization (MEM=2309.59 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/28 17:59:32   1525s] Start AAE Lib Loading. (MEM=2309.59)
[05/28 17:59:33   1526s] End AAE Lib Loading. (MEM=2347.74 CPU=0:00:00.3 Real=0:00:01.0)
[05/28 17:59:33   1526s] End AAE Lib Interpolated Model. (MEM=2347.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:59:33   1526s] 
[05/28 17:59:33   1526s] Creating Lib Analyzer ...
[05/28 17:59:33   1526s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 17:59:33   1526s] Summary for sequential cells identification: 
[05/28 17:59:33   1526s]   Identified SBFF number: 126
[05/28 17:59:33   1526s]   Identified MBFF number: 0
[05/28 17:59:33   1526s]   Identified SB Latch number: 0
[05/28 17:59:33   1526s]   Identified MB Latch number: 0
[05/28 17:59:33   1526s]   Not identified SBFF number: 180
[05/28 17:59:33   1526s]   Not identified MBFF number: 0
[05/28 17:59:33   1526s]   Not identified SB Latch number: 0
[05/28 17:59:33   1526s]   Not identified MB Latch number: 0
[05/28 17:59:33   1526s]   Number of sequential cells which are not FFs: 78
[05/28 17:59:33   1526s]  Visiting view : test_worst_scenario
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]  Visiting view : func_worst_scenario
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]  Visiting view : test_best_scenario
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]  Visiting view : func_best_scenario
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:33   1526s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 17:59:33   1526s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 17:59:33   1526s]  Setting StdDelay to 10.90
[05/28 17:59:33   1526s] Creating Cell Server, finished. 
[05/28 17:59:33   1526s] 
[05/28 17:59:33   1526s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 17:59:33   1526s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 17:59:33   1526s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 17:59:33   1526s] 
[05/28 17:59:34   1526s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:25:27 mem=2347.7M
[05/28 17:59:34   1526s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:25:27 mem=2347.7M
[05/28 17:59:34   1526s] Creating Lib Analyzer, finished. 
[05/28 17:59:34   1526s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:27 mem=2347.7M ***
[05/28 17:59:34   1526s] End AAE Lib Interpolated Model. (MEM=2347.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:59:34   1527s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 17:59:34   1527s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 17:59:34   1527s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
[05/28 17:59:34   1527s] Starting delay calculation for Hold views
[05/28 17:59:34   1527s] #################################################################################
[05/28 17:59:34   1527s] # Design Stage: PreRoute
[05/28 17:59:34   1527s] # Design Name: ORCA_TOP
[05/28 17:59:34   1527s] # Design Mode: 28nm
[05/28 17:59:34   1527s] # Analysis Mode: MMMC OCV 
[05/28 17:59:34   1527s] # Parasitics Mode: No SPEF/RCDB
[05/28 17:59:34   1527s] # Signoff Settings: SI Off 
[05/28 17:59:34   1527s] #################################################################################
[05/28 17:59:34   1527s] AAE_INFO: 1 threads acquired from CTE.
[05/28 17:59:34   1527s] Calculate late delays in OCV mode...
[05/28 17:59:34   1527s] Calculate early delays in OCV mode...
[05/28 17:59:34   1527s] Calculate late delays in OCV mode...
[05/28 17:59:34   1527s] Calculate early delays in OCV mode...
[05/28 17:59:34   1527s] Topological Sorting (REAL = 0:00:00.0, MEM = 6.0M, InitMEM = 0.0M)
[05/28 17:59:34   1527s] Start delay calculation (fullDC) (1 T). (MEM=6)
[05/28 17:59:34   1527s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 17:59:34   1527s] End AAE Lib Interpolated Model. (MEM=26.0078 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 17:59:34   1527s] First Iteration Infinite Tw... 
[05/28 17:59:34   1527s] Total number of fetched objects 55254
[05/28 17:59:34   1527s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/28 17:59:34   1527s] End delay calculation. (MEM=0 CPU=0:00:12.0 REAL=0:00:12.0)
[05/28 17:59:34   1527s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.6 REAL=0:00:16.0)
[05/28 17:59:34   1527s] *** CDM Built up (cpu=0:00:17.4  real=0:00:17.0  mem= 0.0M) ***
[05/28 17:59:34   1527s] *** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:20.0 totSessionCpu=0:00:23.5 mem=0.0M)
[05/28 17:59:34   1527s] 
[05/28 17:59:34   1527s] Active hold views:
[05/28 17:59:34   1527s]  func_best_scenario
[05/28 17:59:34   1527s]   Dominating endpoints: 9883
[05/28 17:59:34   1527s]   Dominating TNS: -10.736
[05/28 17:59:34   1527s] 
[05/28 17:59:34   1527s]  test_best_scenario
[05/28 17:59:34   1527s]   Dominating endpoints: 4824
[05/28 17:59:34   1527s]   Dominating TNS: -1.089
[05/28 17:59:34   1527s] 
[05/28 17:59:34   1527s] Done building cte hold timing graph (fixHold) cpu=0:00:26.5 real=0:00:26.0 totSessionCpu=0:00:26.5 mem=0.0M ***
[05/28 17:59:34   1527s] Done building hold timer [4912 node(s), 5572 edge(s), 2 view(s)] (fixHold) cpu=0:00:28.8 real=0:00:28.0 totSessionCpu=0:00:28.8 mem=0.0M ***
[05/28 17:59:34   1527s] *** QThread HoldInit [finish] : cpu/real = 0:00:28.8/0:00:28.7 (1.0), mem = 0.0M
[05/28 17:59:34   1527s] 
[05/28 17:59:34   1527s] =============================================================================================
[05/28 17:59:34   1527s]  Step TAT Report for QThreadWorker #1
[05/28 17:59:34   1527s] =============================================================================================
[05/28 17:59:34   1527s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 17:59:34   1527s] ---------------------------------------------------------------------------------------------
[05/28 17:59:34   1527s] [ ViewPruning            ]      3   0:00:01.6  (   5.6 % )     0:00:03.0 /  0:00:02.9    1.0
[05/28 17:59:34   1527s] [ TimingUpdate           ]      2   0:00:03.1  (  10.6 % )     0:00:20.5 /  0:00:20.6    1.0
[05/28 17:59:34   1527s] [ FullDelayCalc          ]      1   0:00:17.5  (  60.7 % )     0:00:17.5 /  0:00:17.5    1.0
[05/28 17:59:34   1527s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:59:34   1527s] [ SlackTraversorInit     ]      3   0:00:01.7  (   5.9 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 17:59:34   1527s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 17:59:34   1527s] [ HoldTimerViewData      ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:59:34   1527s] [ HoldTimerSlackGraph    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 17:59:34   1527s] [ HoldTimerNodeList      ]      1   0:00:01.0  (   3.6 % )     0:00:01.0 /  0:00:01.1    1.0
[05/28 17:59:34   1527s] [ ReportAnalysisSummary  ]      2   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 17:59:34   1527s] [ MISC                   ]          0:00:02.9  (  10.2 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 17:59:34   1527s] ---------------------------------------------------------------------------------------------
[05/28 17:59:34   1527s]  QThreadWorker #1 TOTAL             0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:00:28.8    1.0
[05/28 17:59:34   1527s] ---------------------------------------------------------------------------------------------
[05/28 17:59:34   1527s] 
[05/28 18:00:03   1555s]  
_______________________________________________________________________
[05/28 18:00:04   1556s] Starting delay calculation for Setup views
[05/28 18:00:04   1556s] #################################################################################
[05/28 18:00:04   1556s] # Design Stage: PreRoute
[05/28 18:00:04   1556s] # Design Name: ORCA_TOP
[05/28 18:00:04   1556s] # Design Mode: 28nm
[05/28 18:00:04   1556s] # Analysis Mode: MMMC OCV 
[05/28 18:00:04   1556s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:00:04   1556s] # Signoff Settings: SI Off 
[05/28 18:00:04   1556s] #################################################################################
[05/28 18:00:04   1556s] Calculate early delays in OCV mode...
[05/28 18:00:04   1556s] Calculate late delays in OCV mode...
[05/28 18:00:04   1556s] Calculate early delays in OCV mode...
[05/28 18:00:04   1556s] Calculate late delays in OCV mode...
[05/28 18:00:04   1556s] Topological Sorting (REAL = 0:00:00.0, MEM = 2353.0M, InitMEM = 2345.7M)
[05/28 18:00:04   1556s] Start delay calculation (fullDC) (1 T). (MEM=2353)
[05/28 18:00:05   1556s] End AAE Lib Interpolated Model. (MEM=2373.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:00:05   1556s] First Iteration Infinite Tw... 
[05/28 18:00:20   1572s] Total number of fetched objects 55254
[05/28 18:00:21   1572s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/28 18:00:21   1572s] End delay calculation. (MEM=2457.32 CPU=0:00:12.0 REAL=0:00:12.0)
[05/28 18:00:21   1572s] End delay calculation (fullDC). (MEM=2392.09 CPU=0:00:16.5 REAL=0:00:17.0)
[05/28 18:00:21   1573s] *** CDM Built up (cpu=0:00:16.9  real=0:00:17.0  mem= 2392.1M) ***
[05/28 18:00:24   1576s] *** Done Building Timing Graph (cpu=0:00:20.4 real=0:00:20.0 totSessionCpu=0:26:16 mem=2392.1M)
[05/28 18:00:25   1577s] Done building cte setup timing graph (fixHold) cpu=0:00:50.4 real=0:00:51.0 totSessionCpu=0:26:17 mem=2392.1M ***
[05/28 18:00:27   1578s] *info: category slack lower bound [L -950.4] in2out in2reg reg2out default
[05/28 18:00:27   1578s] *info: category slack lower bound [H -259.2] reg2cgate 
[05/28 18:00:27   1578s] *info: category slack lower bound [H -47.9] reg2reg 
[05/28 18:00:27   1578s] --------------------------------------------------- 
[05/28 18:00:27   1578s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 18:00:27   1578s] --------------------------------------------------- 
[05/28 18:00:27   1578s]          WNS    reg2regWNS
[05/28 18:00:27   1578s]    -0.950 ns     -0.259 ns
[05/28 18:00:27   1578s] --------------------------------------------------- 
[05/28 18:00:27   1579s] Restoring Auto Hold Views:  func_best_scenario test_best_scenario
[05/28 18:00:27   1579s] Restoring Active Hold Views:  test_best_scenario func_best_scenario 
[05/28 18:00:27   1579s] Restoring Hold Target Slack: 0
[05/28 18:00:27   1579s] Deleting Cell Server ...
[05/28 18:00:27   1579s] Deleting Lib Analyzer.
[05/28 18:00:27   1579s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:00:27   1579s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:00:27   1579s] Summary for sequential cells identification: 
[05/28 18:00:27   1579s]   Identified SBFF number: 126
[05/28 18:00:27   1579s]   Identified MBFF number: 0
[05/28 18:00:27   1579s]   Identified SB Latch number: 0
[05/28 18:00:27   1579s]   Identified MB Latch number: 0
[05/28 18:00:27   1579s]   Not identified SBFF number: 180
[05/28 18:00:27   1579s]   Not identified MBFF number: 0
[05/28 18:00:27   1579s]   Not identified SB Latch number: 0
[05/28 18:00:27   1579s]   Not identified MB Latch number: 0
[05/28 18:00:27   1579s]   Number of sequential cells which are not FFs: 78
[05/28 18:00:27   1579s]  Visiting view : test_worst_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : func_worst_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : test_best_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : func_best_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Setting StdDelay to 10.90
[05/28 18:00:27   1579s] Creating Cell Server, finished. 
[05/28 18:00:27   1579s] 
[05/28 18:00:27   1579s] Deleting Cell Server ...
[05/28 18:00:27   1579s] 
[05/28 18:00:27   1579s] Creating Lib Analyzer ...
[05/28 18:00:27   1579s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:00:27   1579s] Summary for sequential cells identification: 
[05/28 18:00:27   1579s]   Identified SBFF number: 126
[05/28 18:00:27   1579s]   Identified MBFF number: 0
[05/28 18:00:27   1579s]   Identified SB Latch number: 0
[05/28 18:00:27   1579s]   Identified MB Latch number: 0
[05/28 18:00:27   1579s]   Not identified SBFF number: 180
[05/28 18:00:27   1579s]   Not identified MBFF number: 0
[05/28 18:00:27   1579s]   Not identified SB Latch number: 0
[05/28 18:00:27   1579s]   Not identified MB Latch number: 0
[05/28 18:00:27   1579s]   Number of sequential cells which are not FFs: 78
[05/28 18:00:27   1579s]  Visiting view : test_worst_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : func_worst_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : test_best_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Visiting view : func_best_scenario
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:27   1579s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:27   1579s]  Setting StdDelay to 10.90
[05/28 18:00:27   1579s] Creating Cell Server, finished. 
[05/28 18:00:27   1579s] 
[05/28 18:00:27   1579s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:00:27   1579s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:00:27   1579s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:00:27   1579s] 
[05/28 18:00:28   1580s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:20 mem=2392.1M
[05/28 18:00:28   1580s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:20 mem=2392.1M
[05/28 18:00:28   1580s] Creating Lib Analyzer, finished. 
[05/28 18:00:28   1580s] 
[05/28 18:00:28   1580s] *Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
[05/28 18:00:28   1580s] *Info: worst delay setup view: test_worst_scenario func_worst_scenario
[05/28 18:00:28   1580s] Footprint list for hold buffering (delay unit: ps)
[05/28 18:00:28   1580s] =================================================================
[05/28 18:00:28   1580s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/28 18:00:28   1580s] ------------------------------------------------------------------
[05/28 18:00:28   1580s] *Info:       12.3       4.68    8.0  38.50 NBUFFX2_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:       17.2       6.93    8.0  64.92 NBUFFX2_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:       23.3      12.27    8.0 114.13 NBUFFX2_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:       14.7       5.59   10.0  24.47 NBUFFX4_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:       16.7       7.10   10.0  33.46 NBUFFX4_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:       20.9      13.94   10.0  59.36 NBUFFX4_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:       14.6       5.23   15.0  11.97 NBUFFX8_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:       16.7       6.81   15.0  16.28 NBUFFX8_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:       20.8      13.17   15.0  29.02 NBUFFX8_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:       15.4       5.12   24.0   6.75 NBUFFX16_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:       17.4       7.06   24.0   9.26 NBUFFX16_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:       21.8      13.43   24.0  16.64 NBUFFX16_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      16.6       6.16   26.0  62.88 AOBUFX2_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      15.3       6.35   28.0 120.86 AOBUFX1_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      21.3       9.98   28.0 216.33 AOBUFX1_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      10.7       4.64   30.0  73.77 AOBUFX1_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      23.2      10.65   30.0 113.55 AOBUFX2_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      13.6       3.96   32.0  20.59 AOBUFX4_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      18.4       5.98   32.0  33.57 AOBUFX4_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      11.9       4.29   32.0  38.50 AOBUFX2_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:A      26.6      10.71   34.0  61.90 AOBUFX4_HVT (A,Y)
[05/28 18:00:28   1580s] *Info:       16.6       5.16   42.0   3.51 NBUFFX32_LVT (A,Y)
[05/28 18:00:28   1580s] *Info:       18.8       7.04   42.0   4.81 NBUFFX32_RVT (A,Y)
[05/28 18:00:28   1580s] *Info:       23.7      13.27   42.0   8.69 NBUFFX32_HVT (A,Y)
[05/28 18:00:28   1580s] =================================================================
[05/28 18:00:28   1580s] Hold Timer stdDelay = 10.9ps
[05/28 18:00:28   1580s]  Visiting view : func_best_scenario
[05/28 18:00:28   1580s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:28   1580s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:28   1580s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:28   1580s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:28   1580s]  Visiting view : test_best_scenario
[05/28 18:00:28   1580s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:28   1580s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:28   1580s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:28   1580s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:28   1580s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2392.1M
[05/28 18:00:28   1580s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.201, MEM:2392.1M
[05/28 18:00:28   1580s] 
[05/28 18:00:31   1582s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  1.318  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.300  |  0.002  |  0.144  | -0.300  |  0.028  |  0.297  | -0.081  |
|           TNS (ns):| -11.826 |  0.000  |  0.000  | -11.582 |  0.000  |  0.000  | -0.244  |
|    Violating Paths:|   91    |    0    |    0    |   86    |    0    |    0    |    5    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.511%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1884.4M, totSessionCpu=0:26:23 **
[05/28 18:00:31   1582s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:26:22.9/0:26:58.6 (1.0), mem = 2352.1M
[05/28 18:00:31   1582s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.24
[05/28 18:00:31   1583s] ### Creating LA Mngr. totSessionCpu=0:26:23 mem=2514.6M
[05/28 18:00:31   1583s] ### Creating LA Mngr, finished. totSessionCpu=0:26:23 mem=2514.6M
[05/28 18:00:31   1583s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/28 18:00:31   1583s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/28 18:00:31   1583s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/28 18:00:31   1583s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/28 18:00:31   1583s] *info: Run optDesign holdfix with 1 thread.
[05/28 18:00:31   1583s] Info: 249 nets with fixed/cover wires excluded.
[05/28 18:00:31   1583s] *info: Marking 97 level shifter instances dont touch
[05/28 18:00:31   1583s] *info: Marking 0 isolation instances dont touch
[05/28 18:00:31   1583s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:00:31   1583s] --------------------------------------------------- 
[05/28 18:00:31   1583s]    Hold Timing Summary  - Initial 
[05/28 18:00:31   1583s] --------------------------------------------------- 
[05/28 18:00:31   1583s]  Target slack:       0.0000 ns
[05/28 18:00:31   1583s]  View: func_best_scenario 
[05/28 18:00:31   1583s]    WNS:      -0.2997
[05/28 18:00:31   1583s]    TNS:     -10.7361
[05/28 18:00:31   1583s]    VP :           84
[05/28 18:00:31   1583s]    Worst hold path end point: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB 
[05/28 18:00:31   1583s]  View: test_best_scenario 
[05/28 18:00:31   1583s]    WNS:      -0.2997
[05/28 18:00:31   1583s]    TNS:      -8.4455
[05/28 18:00:31   1583s]    VP :           35
[05/28 18:00:31   1583s]    Worst hold path end point: I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/RSTB 
[05/28 18:00:31   1583s] --------------------------------------------------- 
[05/28 18:00:32   1584s] Info: Done creating the CCOpt slew target map.
[05/28 18:00:32   1584s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:00:32   1584s] ### Creating PhyDesignMc. totSessionCpu=0:26:24 mem=2533.7M
[05/28 18:00:32   1584s] OPERPROF: Starting DPlace-Init at level 1, MEM:2533.7M
[05/28 18:00:32   1584s] z: 2, totalTracks: 1
[05/28 18:00:32   1584s] z: 4, totalTracks: 1
[05/28 18:00:32   1584s] z: 6, totalTracks: 1
[05/28 18:00:32   1584s] z: 8, totalTracks: 1
[05/28 18:00:32   1584s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:00:32   1584s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2533.7M
[05/28 18:00:32   1584s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.187, MEM:2533.7M
[05/28 18:00:32   1584s] 
[05/28 18:00:32   1584s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2533.7MB).
[05/28 18:00:32   1584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.311, MEM:2533.7M
[05/28 18:00:32   1584s] TotalInstCnt at PhyDesignMc Initialization: 47,459
[05/28 18:00:32   1584s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:25 mem=2533.7M
[05/28 18:00:32   1584s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2533.7M
[05/28 18:00:32   1584s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2533.7M
[05/28 18:00:33   1584s] 
[05/28 18:00:33   1584s] *** Starting Core Fixing (fixHold) cpu=0:00:57.9 real=0:00:59.0 totSessionCpu=0:26:25 mem=2533.7M density=42.566% ***
[05/28 18:00:33   1584s] Optimizer Target Slack 0.000 StdDelay is 0.011  
[05/28 18:00:33   1585s] ### Creating RouteCongInterface, started
[05/28 18:00:33   1585s] 
[05/28 18:00:33   1585s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 18:00:33   1585s] 
[05/28 18:00:33   1585s] #optDebug: {0, 1.200}
[05/28 18:00:33   1585s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  1.318  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.566%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
[05/28 18:00:34   1586s] *info: Hold Batch Commit is enabled
[05/28 18:00:34   1586s] *info: Levelized Batch Commit is enabled
[05/28 18:00:34   1586s] 
[05/28 18:00:34   1586s] Phase I ......
[05/28 18:00:34   1586s] Executing transform: ECO Safe Resize
[05/28 18:00:34   1586s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:34   1586s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/28 18:00:34   1586s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:34   1586s] Worst hold path end point:
[05/28 18:00:34   1586s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:34   1586s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:34   1586s] |   0|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
[05/28 18:00:34   1586s] Worst hold path end point:
[05/28 18:00:34   1586s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:34   1586s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:34   1586s] |   1|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
[05/28 18:00:34   1586s] 
[05/28 18:00:34   1586s] Capturing REF for hold ...
[05/28 18:00:34   1586s]    Hold Timing Snapshot: (REF)
[05/28 18:00:34   1586s]              All PG WNS: -0.300
[05/28 18:00:34   1586s]              All PG TNS: -11.825
[05/28 18:00:34   1586s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:34   1586s] Executing transform: AddBuffer + LegalResize
[05/28 18:00:34   1586s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:34   1586s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/28 18:00:34   1586s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:34   1586s] Worst hold path end point:
[05/28 18:00:34   1586s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:34   1586s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:34   1586s] |   0|  -0.300|   -11.82|      91|          0|       0(     0)|    42.57%|   0:00:00.0|  2533.7M|
[05/28 18:00:35   1586s] Worst hold path end point:
[05/28 18:00:35   1586s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:35   1586s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:35   1586s] |   1|  -0.263|   -10.02|      53|         34|       0(     0)|    42.59%|   0:00:01.0|  2541.7M|
[05/28 18:00:35   1587s] Worst hold path end point:
[05/28 18:00:35   1587s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:35   1587s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:35   1587s] |   2|  -0.264|    -9.48|      49|          7|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
[05/28 18:00:35   1587s] Worst hold path end point:
[05/28 18:00:35   1587s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:35   1587s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:35   1587s] |   3|  -0.240|    -8.58|      48|          4|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1587s] Worst hold path end point:
[05/28 18:00:36   1587s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1587s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1587s] |   4|  -0.206|    -7.13|      46|          3|       0(     0)|    42.59%|   0:00:01.0|  2541.7M|
[05/28 18:00:36   1587s] Worst hold path end point:
[05/28 18:00:36   1587s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1587s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1587s] |   5|  -0.182|    -6.09|      44|          2|       0(     0)|    42.59%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1588s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1588s] |   6|  -0.159|    -5.07|      44|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1588s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1588s] |   7|  -0.135|    -4.07|      44|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1588s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1588s] |   8|  -0.112|    -3.07|      41|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1588s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1588s] |   9|  -0.088|    -2.17|      40|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg/RSTB
[05/28 18:00:36   1588s]     net: I_CLOCKING/occ_int1/U_clk_control_i_0/n17 (nrTerm=10)
[05/28 18:00:36   1588s] |  10|  -0.065|    -1.28|      37|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:00:36   1588s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:00:36   1588s] |  11|  -0.055|    -0.55|      23|          2|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:00:36   1588s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:00:36   1588s] |  12|  -0.055|    -0.19|       9|          1|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] Worst hold path end point:
[05/28 18:00:36   1588s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:00:36   1588s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:00:36   1588s] |  13|  -0.055|    -0.07|       2|          1|       0(     0)|    42.60%|   0:00:00.0|  2541.7M|
[05/28 18:00:36   1588s] 
[05/28 18:00:36   1588s] Capturing REF for hold ...
[05/28 18:00:36   1588s]    Hold Timing Snapshot: (REF)
[05/28 18:00:36   1588s]              All PG WNS: -0.055
[05/28 18:00:36   1588s]              All PG TNS: -0.071
[05/28 18:00:36   1588s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:00:37   1588s] 
[05/28 18:00:37   1588s] *info:    Total 64 cells added for Phase I
[05/28 18:00:37   1589s] --------------------------------------------------- 
[05/28 18:00:37   1589s]    Hold Timing Summary  - Phase I 
[05/28 18:00:37   1589s] --------------------------------------------------- 
[05/28 18:00:37   1589s]  Target slack:       0.0000 ns
[05/28 18:00:37   1589s]  View: func_best_scenario 
[05/28 18:00:37   1589s]    WNS:      -0.0550
[05/28 18:00:37   1589s]    TNS:      -0.0708
[05/28 18:00:37   1589s]    VP :            2
[05/28 18:00:37   1589s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A3 
[05/28 18:00:37   1589s]  View: test_best_scenario 
[05/28 18:00:37   1589s]    WNS:       0.0035
[05/28 18:00:37   1589s]    TNS:       0.0000
[05/28 18:00:37   1589s]    VP :            0
[05/28 18:00:37   1589s]    Worst hold path end point: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[2] 
[05/28 18:00:37   1589s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.190  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.603%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] =======================================================================
[05/28 18:00:37   1589s]                 Reasons for remaining hold violations
[05/28 18:00:37   1589s] =======================================================================
[05/28 18:00:37   1589s] *info: Total 2 net(s) have violated hold timing slacks.
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] Buffering failure reasons
[05/28 18:00:37   1589s] ------------------------------------------------
[05/28 18:00:37   1589s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] Resizing failure reasons
[05/28 18:00:37   1589s] ------------------------------------------------
[05/28 18:00:37   1589s] *info:     2 net(s): Could not be fixed because it is clock net.
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] *** Finished Core Fixing (fixHold) cpu=0:01:03 real=0:01:03 totSessionCpu=0:26:30 mem=2541.7M density=42.603% ***
[05/28 18:00:37   1589s] 
[05/28 18:00:37   1589s] *info:
[05/28 18:00:37   1589s] *info: Added a total of 64 cells to fix/reduce hold violation
[05/28 18:00:37   1589s] *info:          in which 50 termBuffering
[05/28 18:00:37   1589s] *info:          in which 0 dummyBuffering
[05/28 18:00:37   1589s] *info:
[05/28 18:00:37   1589s] *info: Summary: 
[05/28 18:00:37   1589s] *info:           32 cells of type 'NBUFFX2_HVT' (8.0, 	114.127) used
[05/28 18:00:37   1589s] *info:           28 cells of type 'NBUFFX2_LVT' (8.0, 	38.499) used
[05/28 18:00:37   1589s] *info:            4 cells of type 'NBUFFX2_RVT' (8.0, 	64.916) used
[05/28 18:00:37   1589s] 
[05/28 18:00:38   1590s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.172, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.210, REAL:0.208, MEM:2557.7M
[05/28 18:00:38   1590s] 
[05/28 18:00:38   1590s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.330, REAL:0.324, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.330, REAL:0.324, MEM:2557.7M
[05/28 18:00:38   1590s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.20
[05/28 18:00:38   1590s] OPERPROF: Starting RefinePlace at level 1, MEM:2557.7M
[05/28 18:00:38   1590s] *** Starting refinePlace (0:26:31 mem=2557.7M) ***
[05/28 18:00:38   1590s] Total net bbox length = 9.629e+05 (4.602e+05 5.027e+05) (ext = 4.010e+04)
[05/28 18:00:38   1590s] Info: 96 insts are soft-fixed.
[05/28 18:00:38   1590s] 
[05/28 18:00:38   1590s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:00:38   1590s] 
[05/28 18:00:38   1590s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:00:38   1590s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:00:38   1590s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 18:00:38   1590s] Skipping level-shifter placement due to all shifters are placed legally
[05/28 18:00:38   1590s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:00:38   1590s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.020, REAL:0.004, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.004, MEM:2557.7M
[05/28 18:00:38   1590s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2557.7M
[05/28 18:00:38   1590s] Starting refinePlace ...
[05/28 18:00:39   1590s]   Spread Effort: high, standalone mode, useDDP on.
[05/28 18:00:39   1590s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2557.7MB) @(0:26:31 - 0:26:31).
[05/28 18:00:39   1590s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:00:39   1590s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 18:00:39   1590s] 
[05/28 18:00:39   1590s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:00:39   1591s] 
[05/28 18:00:39   1591s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:00:41   1593s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:00:41   1593s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2557.7MB) @(0:26:31 - 0:26:33).
[05/28 18:00:41   1593s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:00:41   1593s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2557.7MB
[05/28 18:00:41   1593s] Statistics of distance of Instance movement in refine placement:
[05/28 18:00:41   1593s]   maximum (X+Y) =         0.00 um
[05/28 18:00:41   1593s]   mean    (X+Y) =         0.00 um
[05/28 18:00:41   1593s] Summary Report:
[05/28 18:00:41   1593s] Instances move: 0 (out of 47278 movable)
[05/28 18:00:41   1593s] Instances flipped: 0
[05/28 18:00:41   1593s] Mean displacement: 0.00 um
[05/28 18:00:41   1593s] Max displacement: 0.00 um 
[05/28 18:00:41   1593s] Total instances moved : 0
[05/28 18:00:41   1593s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.520, REAL:2.527, MEM:2557.7M
[05/28 18:00:41   1593s] Total net bbox length = 9.629e+05 (4.602e+05 5.027e+05) (ext = 4.010e+04)
[05/28 18:00:41   1593s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2557.7MB
[05/28 18:00:41   1593s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2557.7MB) @(0:26:31 - 0:26:33).
[05/28 18:00:41   1593s] *** Finished refinePlace (0:26:33 mem=2557.7M) ***
[05/28 18:00:41   1593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.20
[05/28 18:00:41   1593s] OPERPROF: Finished RefinePlace at level 1, CPU:2.740, REAL:2.728, MEM:2557.7M
[05/28 18:00:41   1593s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2557.7M
[05/28 18:00:42   1593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.150, REAL:0.158, MEM:2557.7M
[05/28 18:00:42   1593s] *** maximum move = 0.00 um ***
[05/28 18:00:42   1593s] *** Finished re-routing un-routed nets (2557.7M) ***
[05/28 18:00:42   1593s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.7M
[05/28 18:00:42   1594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2557.7M
[05/28 18:00:42   1594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.198, MEM:2557.7M
[05/28 18:00:42   1594s] 
[05/28 18:00:42   1594s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2557.7M
[05/28 18:00:42   1594s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2557.7M
[05/28 18:00:42   1594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.310, REAL:0.310, MEM:2557.7M
[05/28 18:00:42   1594s] 
[05/28 18:00:42   1594s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2557.7M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.190  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.603%
Routing Overflow: 0.10% H and 0.00% V
------------------------------------------------------------
[05/28 18:00:43   1595s] *** Finish Post CTS Hold Fixing (cpu=0:01:08 real=0:01:09 totSessionCpu=0:26:35 mem=2557.7M density=42.603%) ***
[05/28 18:00:43   1595s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.24
[05/28 18:00:43   1595s] *** HoldOpt [finish] : cpu/real = 0:00:12.3/0:00:12.2 (1.0), totSession cpu/real = 0:26:35.2/0:27:10.8 (1.0), mem = 2522.6M
[05/28 18:00:43   1595s] **INFO: total 64 insts, 0 nets marked don't touch
[05/28 18:00:43   1595s] **INFO: total 64 insts, 0 nets marked don't touch DB property
[05/28 18:00:43   1595s] **INFO: total 64 insts, 0 nets unmarked don't touch

[05/28 18:00:43   1595s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2522.6M
[05/28 18:00:43   1595s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.170, REAL:0.171, MEM:2522.6M
[05/28 18:00:43   1595s] TotalInstCnt at PhyDesignMc Destruction: 47,523
[05/28 18:00:43   1595s] 
[05/28 18:00:43   1595s] =============================================================================================
[05/28 18:00:43   1595s]  Step TAT Report for HoldOpt #1
[05/28 18:00:43   1595s] =============================================================================================
[05/28 18:00:43   1595s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:00:43   1595s] ---------------------------------------------------------------------------------------------
[05/28 18:00:43   1595s] [ ViewPruning            ]      2   0:00:00.9  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:00:43   1595s] [ RefinePlace            ]      1   0:00:04.9  (   6.9 % )     0:00:04.9 /  0:00:04.9    1.0
[05/28 18:00:43   1595s] [ TimingUpdate           ]      5   0:00:03.5  (   4.9 % )     0:00:20.4 /  0:00:20.5    1.0
[05/28 18:00:43   1595s] [ FullDelayCalc          ]      1   0:00:17.0  (  23.9 % )     0:00:17.0 /  0:00:17.0    1.0
[05/28 18:00:43   1595s] [ QThreadMaster          ]      1   0:00:29.2  (  41.0 % )     0:00:29.2 /  0:00:28.1    1.0
[05/28 18:00:43   1595s] [ OptSummaryReport       ]      4   0:00:00.4  (   0.6 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 18:00:43   1595s] [ TimingReport           ]      4   0:00:00.0  (   0.0 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 18:00:43   1595s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:02.3 /  0:00:02.4    1.0
[05/28 18:00:43   1595s] [ SlackTraversorInit     ]      3   0:00:01.6  (   2.3 % )     0:00:01.6 /  0:00:01.7    1.0
[05/28 18:00:43   1595s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 18:00:43   1595s] [ LibAnalyzerInit        ]      2   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:00:43   1595s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:00:43   1595s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:00:43   1595s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 18:00:43   1595s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.0 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 18:00:43   1595s] [ OptGetWeight           ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ OptEval                ]     14   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:00:43   1595s] [ OptCommit              ]     14   0:00:00.1  (   0.1 % )     0:00:02.0 /  0:00:01.9    1.0
[05/28 18:00:43   1595s] [ IncrTimingUpdate       ]     27   0:00:01.6  (   2.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 18:00:43   1595s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 18:00:43   1595s] [ IncrDelayCalc          ]     44   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 18:00:43   1595s] [ HoldTimerCalcSummary   ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ HoldReEval             ]     13   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 18:00:43   1595s] [ HoldCollectNode        ]     17   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.3
[05/28 18:00:43   1595s] [ HoldSortNodeList       ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ HoldBottleneckCount    ]     15   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:00:43   1595s] [ HoldCacheNodeWeight    ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 18:00:43   1595s] [ HoldBuildSlackGraph    ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ HoldDBCommit           ]     13   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 18:00:43   1595s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:43   1595s] [ GenerateDrvReportData  ]      1   0:00:02.3  (   3.3 % )     0:00:02.3 /  0:00:02.3    1.0
[05/28 18:00:43   1595s] [ ReportAnalysisSummary  ]      8   0:00:02.2  (   3.1 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 18:00:43   1595s] [ MISC                   ]          0:00:03.5  (   4.9 % )     0:00:03.5 /  0:00:03.5    1.0
[05/28 18:00:43   1595s] ---------------------------------------------------------------------------------------------
[05/28 18:00:43   1595s]  HoldOpt #1 TOTAL                   0:01:11.1  ( 100.0 % )     0:01:11.1 /  0:01:10.1    1.0
[05/28 18:00:43   1595s] ---------------------------------------------------------------------------------------------
[05/28 18:00:43   1595s] 
[05/28 18:00:43   1595s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2438.6M
[05/28 18:00:43   1595s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.195, MEM:2438.6M
[05/28 18:00:43   1595s] 
[05/28 18:00:43   1595s] *** Steiner Routed Nets: 0.299%; Threshold: 100; Threshold for Hold: 100
[05/28 18:00:43   1595s] ### Creating LA Mngr. totSessionCpu=0:26:36 mem=2438.6M
[05/28 18:00:43   1595s] ### Creating LA Mngr, finished. totSessionCpu=0:26:36 mem=2438.6M
[05/28 18:00:43   1595s] Re-routed 0 nets
[05/28 18:00:43   1595s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/28 18:00:43   1595s] Deleting Cell Server ...
[05/28 18:00:43   1595s] Deleting Lib Analyzer.
[05/28 18:00:43   1595s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:00:43   1595s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:00:43   1595s] Summary for sequential cells identification: 
[05/28 18:00:43   1595s]   Identified SBFF number: 126
[05/28 18:00:43   1595s]   Identified MBFF number: 0
[05/28 18:00:43   1595s]   Identified SB Latch number: 0
[05/28 18:00:43   1595s]   Identified MB Latch number: 0
[05/28 18:00:43   1595s]   Not identified SBFF number: 180
[05/28 18:00:43   1595s]   Not identified MBFF number: 0
[05/28 18:00:43   1595s]   Not identified SB Latch number: 0
[05/28 18:00:43   1595s]   Not identified MB Latch number: 0
[05/28 18:00:43   1595s]   Number of sequential cells which are not FFs: 78
[05/28 18:00:43   1595s]  Visiting view : test_worst_scenario
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]  Visiting view : func_worst_scenario
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]  Visiting view : test_best_scenario
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]  Visiting view : func_best_scenario
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:43   1595s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:43   1595s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:43   1595s]  Setting StdDelay to 10.90
[05/28 18:00:43   1595s] Creating Cell Server, finished. 
[05/28 18:00:43   1595s] 
[05/28 18:00:44   1595s] Deleting Cell Server ...
[05/28 18:00:44   1596s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:00:44   1596s] Summary for sequential cells identification: 
[05/28 18:00:44   1596s]   Identified SBFF number: 126
[05/28 18:00:44   1596s]   Identified MBFF number: 0
[05/28 18:00:44   1596s]   Identified SB Latch number: 0
[05/28 18:00:44   1596s]   Identified MB Latch number: 0
[05/28 18:00:44   1596s]   Not identified SBFF number: 180
[05/28 18:00:44   1596s]   Not identified MBFF number: 0
[05/28 18:00:44   1596s]   Not identified SB Latch number: 0
[05/28 18:00:44   1596s]   Not identified MB Latch number: 0
[05/28 18:00:44   1596s]   Number of sequential cells which are not FFs: 78
[05/28 18:00:44   1596s]  Visiting view : test_worst_scenario
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]  Visiting view : func_worst_scenario
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]  Visiting view : test_best_scenario
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]  Visiting view : func_best_scenario
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:44   1596s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:00:44   1596s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:00:44   1596s]  Setting StdDelay to 10.90
[05/28 18:00:44   1596s] Creating Cell Server, finished. 
[05/28 18:00:44   1596s] 
[05/28 18:00:44   1596s] GigaOpt: WNS changes after routing: -0.195 -> -0.195 (bump = 0.0)
[05/28 18:00:44   1596s] GigaOpt: WNS bump threshold: 0.00545
[05/28 18:00:44   1596s] GigaOpt: Skipping postEco optimization
[05/28 18:00:44   1596s] GigaOpt: WNS changes after postEco optimization: -0.195 -> -0.195 (bump = 0.0)
[05/28 18:00:44   1596s] GigaOpt: Skipping nonLegal postEco optimization
[05/28 18:00:44   1596s] *** Steiner Routed Nets: 0.299%; Threshold: 100; Threshold for Hold: 100
[05/28 18:00:44   1596s] ### Creating LA Mngr. totSessionCpu=0:26:37 mem=2436.6M
[05/28 18:00:44   1596s] ### Creating LA Mngr, finished. totSessionCpu=0:26:37 mem=2436.6M
[05/28 18:00:44   1596s] Re-routed 0 nets
[05/28 18:00:45   1597s] GigaOpt: WNS changes after postEco optimization: -0.195 -> -0.195 (bump = 0.0, threshold = 0.00545)
[05/28 18:00:45   1597s] GigaOpt: Skipping post-eco TNS optimization
[05/28 18:00:46   1597s] 
[05/28 18:00:46   1597s] Active setup views:
[05/28 18:00:46   1597s]  func_worst_scenario
[05/28 18:00:46   1597s]   Dominating endpoints: 9432
[05/28 18:00:46   1597s]   Dominating TNS: -27.444
[05/28 18:00:46   1597s] 
[05/28 18:00:46   1597s]  test_worst_scenario
[05/28 18:00:46   1597s]   Dominating endpoints: 2859
[05/28 18:00:46   1597s]   Dominating TNS: -0.259
[05/28 18:00:46   1597s] 
[05/28 18:00:46   1597s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2436.59 MB )
[05/28 18:00:46   1597s] (I)       Started Loading and Dumping File ( Curr Mem: 2436.59 MB )
[05/28 18:00:46   1597s] (I)       Reading DB...
[05/28 18:00:46   1597s] (I)       Read data from FE... (mem=2436.6M)
[05/28 18:00:46   1597s] (I)       Read nodes and places... (mem=2436.6M)
[05/28 18:00:46   1597s] (I)       Done Read nodes and places (cpu=0.070s, mem=2451.5M)
[05/28 18:00:46   1597s] (I)       Read nets... (mem=2451.5M)
[05/28 18:00:46   1598s] (I)       Done Read nets (cpu=0.190s, mem=2467.0M)
[05/28 18:00:46   1598s] (I)       Done Read data from FE (cpu=0.260s, mem=2467.0M)
[05/28 18:00:46   1598s] (I)       before initializing RouteDB syMemory usage = 2467.0 MB
[05/28 18:00:46   1598s] (I)       Build term to term wires: false
[05/28 18:00:46   1598s] (I)       Honor MSV route constraint: false
[05/28 18:00:46   1598s] (I)       Maximum routing layer  : 127
[05/28 18:00:46   1598s] (I)       Minimum routing layer  : 2
[05/28 18:00:46   1598s] (I)       Supply scale factor H  : 1.00
[05/28 18:00:46   1598s] (I)       Supply scale factor V  : 1.00
[05/28 18:00:46   1598s] (I)       Tracks used by clock wire: 0
[05/28 18:00:46   1598s] (I)       Reverse direction      : 
[05/28 18:00:46   1598s] (I)       Honor partition pin guides: true
[05/28 18:00:46   1598s] (I)       Route selected nets only: false
[05/28 18:00:46   1598s] (I)       Route secondary PG pins: false
[05/28 18:00:46   1598s] (I)       Second PG max fanout   : 2147483647
[05/28 18:00:46   1598s] (I)       Apply function for special wires: true
[05/28 18:00:46   1598s] (I)       Layer by layer blockage reading: true
[05/28 18:00:46   1598s] (I)       Offset calculation fix : true
[05/28 18:00:46   1598s] (I)       Route stripe layer range: 
[05/28 18:00:46   1598s] (I)       Honor partition fences : 
[05/28 18:00:46   1598s] (I)       Honor partition pin    : 
[05/28 18:00:46   1598s] (I)       Honor partition fences with feedthrough: 
[05/28 18:00:46   1598s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:00:46   1598s] (I)       Use row-based GCell size
[05/28 18:00:46   1598s] (I)       Use row-based GCell align
[05/28 18:00:46   1598s] (I)       GCell unit size   : 1672
[05/28 18:00:46   1598s] (I)       GCell multiplier  : 1
[05/28 18:00:46   1598s] (I)       GCell row height  : 1672
[05/28 18:00:46   1598s] (I)       Actual row height : 1672
[05/28 18:00:46   1598s] (I)       GCell align ref   : 10032 10032
[05/28 18:00:46   1598s] [NR-eGR] Track table information for default rule: 
[05/28 18:00:46   1598s] [NR-eGR] M1 has no routable track
[05/28 18:00:46   1598s] [NR-eGR] M2 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M3 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M4 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M5 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M6 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M7 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M8 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] M9 has single uniform track structure
[05/28 18:00:46   1598s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:00:46   1598s] (I)       ===========================================================================
[05/28 18:00:46   1598s] (I)       == Report All Rule Vias ==
[05/28 18:00:46   1598s] (I)       ===========================================================================
[05/28 18:00:46   1598s] (I)        Via Rule : (Default)
[05/28 18:00:46   1598s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:00:46   1598s] (I)       ---------------------------------------------------------------------------
[05/28 18:00:46   1598s] (I)        1    4 : VIA12SQ                     4 : VIA12SQ                  
[05/28 18:00:46   1598s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:00:46   1598s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:00:46   1598s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:00:46   1598s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:00:46   1598s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:00:46   1598s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:00:46   1598s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:00:46   1598s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:00:46   1598s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:00:46   1598s] (I)       ===========================================================================
[05/28 18:00:46   1598s] (I)        Via Rule : CTS_RULE
[05/28 18:00:46   1598s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:00:46   1598s] (I)       ---------------------------------------------------------------------------
[05/28 18:00:46   1598s] (I)        1    1 : VIA12SQ_C                 245 : CTS_RULE_VIA12SQ_C_1x2_HV_N
[05/28 18:00:46   1598s] (I)        2  247 : CTS_RULE_VIA23SQ_C_VH     254 : CTS_RULE_VIA23SQ_C_1x2_VH_N
[05/28 18:00:46   1598s] (I)        3  257 : CTS_RULE_VIA34SQ_C_HV     262 : CTS_RULE_VIA34SQ_C_1x2_HH_N
[05/28 18:00:46   1598s] (I)        4  264 : CTS_RULE_VIA45SQ_C_VH     267 : CTS_RULE_VIA45SQ_C_2x1_VV_E
[05/28 18:00:46   1598s] (I)        5  271 : CTS_RULE_VIA56SQ_C_HV     276 : CTS_RULE_VIA56SQ_C_1x2_HH_N
[05/28 18:00:46   1598s] (I)        6  278 : CTS_RULE_VIA67SQ_C_VH     281 : CTS_RULE_VIA67SQ_C_2x1_VV_E
[05/28 18:00:46   1598s] (I)        7  285 : CTS_RULE_VIA78SQ_C_HV     290 : CTS_RULE_VIA78SQ_C_1x2_HH_N
[05/28 18:00:46   1598s] (I)        8  292 : CTS_RULE_VIA89_C_VH       294 : CTS_RULE_VIA89_C_2x1_VH_E
[05/28 18:00:46   1598s] (I)        9   45 : VIA9RDL                   298 : CTS_RULE_VIA9RDL_2x1_HV_E
[05/28 18:00:46   1598s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:00:46   1598s] (I)       ===========================================================================
[05/28 18:00:46   1598s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2466.96 MB )
[05/28 18:00:46   1598s] [NR-eGR] Read 94267 PG shapes
[05/28 18:00:46   1598s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2466.96 MB )
[05/28 18:00:46   1598s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:00:46   1598s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:00:46   1598s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:00:46   1598s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:00:46   1598s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:00:46   1598s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:00:46   1598s] [NR-eGR] Num Prerouted Nets = 249  Num Prerouted Wires = 20379
[05/28 18:00:46   1598s] (I)       readDataFromPlaceDB
[05/28 18:00:46   1598s] (I)       Read net information..
[05/28 18:00:46   1598s] [NR-eGR] Read numTotalNets=50148  numIgnoredNets=249
[05/28 18:00:46   1598s] (I)       Read testcase time = 0.020 seconds
[05/28 18:00:46   1598s] 
[05/28 18:00:46   1598s] (I)       early_global_route_priority property id does not exist.
[05/28 18:00:46   1598s] (I)       Start initializing grid graph
[05/28 18:00:46   1598s] (I)       End initializing grid graph
[05/28 18:00:46   1598s] (I)       Model blockages into capacity
[05/28 18:00:46   1598s] (I)       Read Num Blocks=117287  Num Prerouted Wires=20379  Num CS=0
[05/28 18:00:46   1598s] (I)       Started Modeling ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 1 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 2 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 8312
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 3 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 8402
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 4 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 2425
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 5 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 866
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 6 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 286
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 7 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 54
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 8 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 34
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 9 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Started Modeling Layer 10 ( Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:00:46   1598s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2478.01 MB )
[05/28 18:00:46   1598s] (I)       -- layer congestion ratio --
[05/28 18:00:46   1598s] (I)       Layer 1 : 0.100000
[05/28 18:00:46   1598s] (I)       Layer 2 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 3 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 4 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 5 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 6 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 7 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 8 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 9 : 0.700000
[05/28 18:00:46   1598s] (I)       Layer 10 : 0.700000
[05/28 18:00:46   1598s] (I)       ----------------------------
[05/28 18:00:46   1598s] (I)       Number of ignored nets = 249
[05/28 18:00:46   1598s] (I)       Number of fixed nets = 249.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of clock nets = 249.  Ignored: No
[05/28 18:00:46   1598s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:00:46   1598s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:00:46   1598s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2478.0 MB
[05/28 18:00:46   1598s] (I)       Ndr track 0 does not exist
[05/28 18:00:46   1598s] (I)       Ndr track 0 does not exist
[05/28 18:00:46   1598s] (I)       Ndr track 0 does not exist
[05/28 18:00:46   1598s] (I)       Layer1  viaCost=200.00
[05/28 18:00:46   1598s] (I)       Layer2  viaCost=200.00
[05/28 18:00:46   1598s] (I)       Layer3  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer4  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer5  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer6  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer7  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer8  viaCost=100.00
[05/28 18:00:46   1598s] (I)       Layer9  viaCost=300.00
[05/28 18:00:46   1598s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:00:46   1598s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:00:46   1598s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:00:46   1598s] (I)       Site width          :   152  (dbu)
[05/28 18:00:46   1598s] (I)       Row height          :  1672  (dbu)
[05/28 18:00:46   1598s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:00:46   1598s] (I)       GCell width         :  1672  (dbu)
[05/28 18:00:46   1598s] (I)       GCell height        :  1672  (dbu)
[05/28 18:00:46   1598s] (I)       Grid                :   491   461    10
[05/28 18:00:46   1598s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:00:46   1598s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 18:00:46   1598s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 18:00:46   1598s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:00:46   1598s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:00:46   1598s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:00:46   1598s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:00:46   1598s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:00:46   1598s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 18:00:46   1598s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:00:46   1598s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:00:46   1598s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:00:46   1598s] (I)       --------------------------------------------------------
[05/28 18:00:46   1598s] 
[05/28 18:00:46   1598s] [NR-eGR] ============ Routing rule table ============
[05/28 18:00:46   1598s] [NR-eGR] Rule id: 0  Nets: 49899 
[05/28 18:00:46   1598s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:00:46   1598s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:00:46   1598s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:00:46   1598s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:00:46   1598s] [NR-eGR] Rule id: 1  Rule name: CTS_RULE  Nets: 0 
[05/28 18:00:46   1598s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[05/28 18:00:46   1598s] (I)       Pitch:  L1=300  L2=456  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:00:46   1598s] (I)       NumUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:00:46   1598s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:00:46   1598s] [NR-eGR] Rule id: 2  Nets: 0 
[05/28 18:00:46   1598s] (I)       ID:2  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/28 18:00:46   1598s] (I)       Pitch:  L1=200  L2=304  L3=608  L4=608  L5=1216  L6=1216  L7=2432  L8=2432  L9=4864  L10=9728
[05/28 18:00:46   1598s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2  L10=2
[05/28 18:00:46   1598s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:00:46   1598s] [NR-eGR] ========================================
[05/28 18:00:46   1598s] [NR-eGR] 
[05/28 18:00:46   1598s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 18:00:46   1598s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 18:00:46   1598s] (I)       After initializing earlyGlobalRoute syMemory usage = 2487.1 MB
[05/28 18:00:46   1598s] (I)       Finished Loading and Dumping File ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Started Global Routing ( Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       ============= Initialization =============
[05/28 18:00:46   1598s] (I)       totalPins=176781  totalGlobalPin=172446 (97.55%)
[05/28 18:00:46   1598s] (I)       Started Build MST ( Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Generate topology with single threads
[05/28 18:00:46   1598s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 18:00:46   1598s] [NR-eGR] Layer group 1: route 49899 net(s) in layer range [2, 10]
[05/28 18:00:46   1598s] (I)       ============  Phase 1a Route ============
[05/28 18:00:46   1598s] (I)       Started Phase 1a ( Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:00:46   1598s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:46   1598s] (I)       Usage: 592896 = (287754 H, 305142 V) = (18.11% H, 9.39% V) = (4.811e+05um H, 5.102e+05um V)
[05/28 18:00:46   1598s] (I)       
[05/28 18:00:47   1598s] (I)       ============  Phase 1b Route ============
[05/28 18:00:47   1598s] (I)       Started Phase 1b ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Usage: 593255 = (287874 H, 305381 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 18:00:47   1598s] (I)       
[05/28 18:00:47   1598s] (I)       earlyGlobalRoute overflow of layer group 1: 0.36% H + 0.04% V. EstWL: 9.919224e+05um
[05/28 18:00:47   1598s] (I)       Congestion metric : 0.36%H 0.04%V, 0.40%HV
[05/28 18:00:47   1598s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 18:00:47   1598s] (I)       ============  Phase 1c Route ============
[05/28 18:00:47   1598s] (I)       Started Phase 1c ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Level2 Grid: 99 x 93
[05/28 18:00:47   1598s] (I)       Started Two Level Routing ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Finished Phase 1c ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1598s] (I)       Usage: 593289 = (287878 H, 305411 V) = (18.11% H, 9.40% V) = (4.813e+05um H, 5.106e+05um V)
[05/28 18:00:47   1598s] (I)       
[05/28 18:00:47   1598s] (I)       ============  Phase 1d Route ============
[05/28 18:00:47   1598s] (I)       Started Phase 1d ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Usage: 593349 = (287896 H, 305453 V) = (18.11% H, 9.40% V) = (4.814e+05um H, 5.107e+05um V)
[05/28 18:00:47   1599s] (I)       
[05/28 18:00:47   1599s] (I)       ============  Phase 1e Route ============
[05/28 18:00:47   1599s] (I)       Started Phase 1e ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Usage: 593349 = (287896 H, 305453 V) = (18.11% H, 9.40% V) = (4.814e+05um H, 5.107e+05um V)
[05/28 18:00:47   1599s] (I)       
[05/28 18:00:47   1599s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 9.920795e+05um
[05/28 18:00:47   1599s] [NR-eGR] 
[05/28 18:00:47   1599s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       Running layer assignment with 1 threads
[05/28 18:00:47   1599s] (I)       Finished Phase 1l ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       ============  Phase 1l Route ============
[05/28 18:00:47   1599s] (I)       
[05/28 18:00:47   1599s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 18:00:47   1599s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 18:00:47   1599s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 18:00:47   1599s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[05/28 18:00:47   1599s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:00:47   1599s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:00:47   1599s] [NR-eGR]      M2  (2)       210( 0.15%)        44( 0.03%)         1( 0.00%)   ( 0.18%) 
[05/28 18:00:47   1599s] [NR-eGR]      M3  (3)      1348( 0.94%)        17( 0.01%)         0( 0.00%)   ( 0.95%) 
[05/28 18:00:47   1599s] [NR-eGR]      M4  (4)        40( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 18:00:47   1599s] [NR-eGR]      M5  (5)       430( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[05/28 18:00:47   1599s] [NR-eGR]      M6  (6)        87( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 18:00:47   1599s] [NR-eGR]      M7  (7)       251( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[05/28 18:00:47   1599s] [NR-eGR]      M8  (8)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:00:47   1599s] [NR-eGR]      M9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:00:47   1599s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:00:47   1599s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:00:47   1599s] [NR-eGR] Total             2369( 0.16%)        61( 0.00%)         1( 0.00%)   ( 0.17%) 
[05/28 18:00:47   1599s] [NR-eGR] 
[05/28 18:00:47   1599s] (I)       Finished Global Routing ( CPU: 1.01 sec, Real: 1.02 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 18:00:47   1599s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[05/28 18:00:47   1599s] [NR-eGR] Overflow after earlyGlobalRoute 0.11% H + 0.00% V
[05/28 18:00:47   1599s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.64 sec, Curr Mem: 2487.08 MB )
[05/28 18:00:47   1599s] OPERPROF: Starting HotSpotCal at level 1, MEM:2487.1M
[05/28 18:00:47   1599s] [hotspot] +------------+---------------+---------------+
[05/28 18:00:47   1599s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 18:00:47   1599s] [hotspot] +------------+---------------+---------------+
[05/28 18:00:47   1599s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 18:00:47   1599s] [hotspot] +------------+---------------+---------------+
[05/28 18:00:47   1599s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 18:00:47   1599s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 18:00:47   1599s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:2487.1M
[05/28 18:00:47   1599s] **WARN: (IMPOPT-3555):	Final critical path includes at least one clock net connected to an output port. This may limit optimization capabilities. To stop CTE clock phase propagation on these ports, you can use `set_global timing_set_clock_source_to_output_as_data true`.
[05/28 18:00:48   1600s] Reported timing to dir ./timingReports
[05/28 18:00:48   1600s] **optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1899.7M, totSessionCpu=0:26:40 **
[05/28 18:00:48   1600s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2382.1M
[05/28 18:00:48   1600s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.193, MEM:2382.1M
[05/28 18:00:48   1600s] 
[05/28 18:00:49   1600s] End AAE Lib Interpolated Model. (MEM=2382.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:00:49   1600s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 18:00:49   1600s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 18:00:49   1600s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[05/28 18:00:49   1600s] Starting delay calculation for Hold views
[05/28 18:00:49   1600s] #################################################################################
[05/28 18:00:49   1600s] # Design Stage: PreRoute
[05/28 18:00:49   1600s] # Design Name: ORCA_TOP
[05/28 18:00:49   1600s] # Design Mode: 28nm
[05/28 18:00:49   1600s] # Analysis Mode: MMMC OCV 
[05/28 18:00:49   1600s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:00:49   1600s] # Signoff Settings: SI Off 
[05/28 18:00:49   1600s] #################################################################################
[05/28 18:00:49   1600s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:00:49   1600s] Calculate late delays in OCV mode...
[05/28 18:00:49   1600s] Calculate early delays in OCV mode...
[05/28 18:00:49   1600s] Calculate late delays in OCV mode...
[05/28 18:00:49   1600s] Calculate early delays in OCV mode...
[05/28 18:00:49   1600s] Topological Sorting (REAL = 0:00:00.0, MEM = 13.4M, InitMEM = 6.1M)
[05/28 18:00:49   1600s] Start delay calculation (fullDC) (1 T). (MEM=13.4062)
[05/28 18:00:49   1600s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 18:00:49   1600s] End AAE Lib Interpolated Model. (MEM=33.4141 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:00:49   1600s] Total number of fetched objects 55318
[05/28 18:00:49   1600s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/28 18:00:49   1600s] End delay calculation. (MEM=0 CPU=0:00:11.5 REAL=0:00:12.0)
[05/28 18:00:49   1600s] End delay calculation (fullDC). (MEM=0 CPU=0:00:15.8 REAL=0:00:16.0)
[05/28 18:00:49   1600s] *** CDM Built up (cpu=0:00:16.1  real=0:00:16.0  mem= 0.0M) ***
[05/28 18:00:49   1600s] *** Done Building Timing Graph (cpu=0:00:19.5 real=0:00:20.0 totSessionCpu=0:00:50.3 mem=0.0M)
[05/28 18:00:49   1600s] *** QThread HoldRpt [finish] : cpu/real = 0:00:23.2/0:00:23.2 (1.0), mem = 0.0M
[05/28 18:00:49   1600s] 
[05/28 18:00:49   1600s] =============================================================================================
[05/28 18:00:49   1600s]  Step TAT Report for QThreadWorker #1
[05/28 18:00:49   1600s] =============================================================================================
[05/28 18:00:49   1600s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:00:49   1600s] ---------------------------------------------------------------------------------------------
[05/28 18:00:49   1600s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:00:49   1600s] [ TimingUpdate           ]      1   0:00:03.3  (  14.2 % )     0:00:19.5 /  0:00:19.5    1.0
[05/28 18:00:49   1600s] [ FullDelayCalc          ]      1   0:00:16.1  (  69.7 % )     0:00:16.1 /  0:00:16.2    1.0
[05/28 18:00:49   1600s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:00:49   1600s] [ GenerateReports        ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 18:00:49   1600s] [ ReportAnalysisSummary  ]      2   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:00:49   1600s] [ MISC                   ]          0:00:02.8  (  12.1 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 18:00:49   1600s] ---------------------------------------------------------------------------------------------
[05/28 18:00:49   1600s]  QThreadWorker #1 TOTAL             0:00:23.2  ( 100.0 % )     0:00:23.2 /  0:00:23.2    1.0
[05/28 18:00:49   1600s] ---------------------------------------------------------------------------------------------
[05/28 18:00:49   1600s] 
[05/28 18:01:12   1623s]  
_______________________________________________________________________
[05/28 18:01:12   1623s] Starting delay calculation for Setup views
[05/28 18:01:12   1623s] #################################################################################
[05/28 18:01:12   1623s] # Design Stage: PreRoute
[05/28 18:01:12   1623s] # Design Name: ORCA_TOP
[05/28 18:01:12   1623s] # Design Mode: 28nm
[05/28 18:01:12   1623s] # Analysis Mode: MMMC OCV 
[05/28 18:01:12   1623s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:01:12   1623s] # Signoff Settings: SI Off 
[05/28 18:01:12   1623s] #################################################################################
[05/28 18:01:15   1625s] Calculate early delays in OCV mode...
[05/28 18:01:15   1625s] Calculate late delays in OCV mode...
[05/28 18:01:15   1625s] Calculate early delays in OCV mode...
[05/28 18:01:15   1625s] Calculate late delays in OCV mode...
[05/28 18:01:15   1625s] Topological Sorting (REAL = 0:00:00.0, MEM = 2398.4M, InitMEM = 2391.1M)
[05/28 18:01:15   1625s] Start delay calculation (fullDC) (1 T). (MEM=2398.41)
[05/28 18:01:15   1626s] End AAE Lib Interpolated Model. (MEM=2418.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:01:30   1641s] Total number of fetched objects 55318
[05/28 18:01:31   1642s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/28 18:01:31   1642s] End delay calculation. (MEM=2466.12 CPU=0:00:11.8 REAL=0:00:12.0)
[05/28 18:01:31   1642s] End delay calculation (fullDC). (MEM=2466.12 CPU=0:00:16.1 REAL=0:00:16.0)
[05/28 18:01:31   1642s] *** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 2466.1M) ***
[05/28 18:01:34   1645s] *** Done Building Timing Graph (cpu=0:00:22.5 real=0:00:22.0 totSessionCpu=0:27:25 mem=2466.1M)
[05/28 18:01:41   1651s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.205  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|           TNS (ns):| -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|    Violating Paths:|    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:51.2, REAL=0:00:53.0, MEM=2428.2M
[05/28 18:01:41   1651s] **optDesign ... cpu = 0:02:12, real = 0:02:15, mem = 2037.1M, totSessionCpu=0:27:31 **
[05/28 18:01:41   1651s] Deleting Cell Server ...
[05/28 18:01:41   1651s] *** Finished optDesign ***
[05/28 18:01:41   1651s] 
[05/28 18:01:41   1651s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:09 real=  0:02:12)
[05/28 18:01:41   1651s] Info: pop threads available for lower-level modules during optimization.
[05/28 18:01:42   1651s] Info: Destroy the CCOpt slew target map.
[05/28 18:01:42   1651s] clean pInstBBox. size 0
[05/28 18:01:42   1651s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/28 18:01:42   1651s] All LLGs are deleted
[05/28 18:01:42   1651s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2428.2M
[05/28 18:01:42   1651s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2419.0M
[05/28 18:01:42   1651s] 
[05/28 18:01:42   1651s] =============================================================================================
[05/28 18:01:42   1651s]  Final TAT Report for optDesign
[05/28 18:01:42   1651s] =============================================================================================
[05/28 18:01:42   1651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:01:42   1651s] ---------------------------------------------------------------------------------------------
[05/28 18:01:42   1651s] [ HoldOpt                ]      1   0:00:10.7  (   8.0 % )     0:01:11.1 /  0:01:10.1    1.0
[05/28 18:01:42   1651s] [ ViewPruning            ]      3   0:00:01.7  (   1.2 % )     0:00:01.7 /  0:00:01.6    1.0
[05/28 18:01:42   1651s] [ RefinePlace            ]      1   0:00:04.9  (   3.7 % )     0:00:04.9 /  0:00:04.9    1.0
[05/28 18:01:42   1651s] [ TimingUpdate           ]      7   0:00:06.8  (   5.1 % )     0:00:42.8 /  0:00:43.0    1.0
[05/28 18:01:42   1651s] [ FullDelayCalc          ]      2   0:00:36.0  (  27.0 % )     0:00:36.0 /  0:00:36.1    1.0
[05/28 18:01:42   1651s] [ QThreadMaster          ]      2   0:00:52.5  (  39.4 % )     0:00:52.5 /  0:00:50.2    1.0
[05/28 18:01:42   1651s] [ OptSummaryReport       ]      5   0:00:01.2  (   0.9 % )     0:00:58.1 /  0:00:55.7    1.0
[05/28 18:01:42   1651s] [ TimingReport           ]      5   0:00:02.8  (   2.1 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 18:01:42   1651s] [ DrvReport              ]      2   0:00:08.5  (   6.3 % )     0:00:08.5 /  0:00:07.1    0.8
[05/28 18:01:42   1651s] [ GenerateReports        ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.4    0.9
[05/28 18:01:42   1651s] [ MISC                   ]          0:00:07.9  (   5.9 % )     0:00:07.9 /  0:00:07.9    1.0
[05/28 18:01:42   1651s] ---------------------------------------------------------------------------------------------
[05/28 18:01:42   1651s]  optDesign TOTAL                    0:02:13.3  ( 100.0 % )     0:02:13.3 /  0:02:09.9    1.0
[05/28 18:01:42   1651s] ---------------------------------------------------------------------------------------------
[05/28 18:01:42   1651s] 
[05/28 18:01:42   1651s] <CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
[05/28 18:01:42   1651s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/28 18:01:42   1651s] End AAE Lib Interpolated Model. (MEM=2418.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:01:42   1652s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 18:01:43   1652s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:01:43   1652s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:43   1653s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/28 18:01:43   1653s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:44   1653s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/28 18:01:44   1653s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:44   1653s] <CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
[05/28 18:01:44   1653s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/28 18:01:44   1653s] End AAE Lib Interpolated Model. (MEM=2457.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:01:44   1654s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 18:01:44   1654s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:01:44   1654s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:44   1654s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/28 18:01:45   1654s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:45   1654s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/28 18:01:45   1654s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:01:45   1654s] <CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:01:45   1655s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2348.1M
[05/28 18:01:45   1655s] All LLGs are deleted
[05/28 18:01:45   1655s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2348.1M
[05/28 18:01:45   1655s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2348.1M
[05/28 18:01:45   1655s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2348.1M
[05/28 18:01:45   1655s] Start to check current routing status for nets...
[05/28 18:01:46   1655s] All nets are already routed correctly.
[05/28 18:01:46   1655s] End to check current routing status for nets (mem=2348.1M)
[05/28 18:01:46   1655s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2348.1M
[05/28 18:01:46   1655s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2348.1M
[05/28 18:01:46   1655s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2359.8M
[05/28 18:01:46   1655s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2359.8M
[05/28 18:01:46   1655s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2359.8M
[05/28 18:01:46   1655s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:2359.8M
[05/28 18:01:46   1655s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.284, MEM:2359.8M
[05/28 18:01:46   1655s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.322, MEM:2359.8M
[05/28 18:01:46   1656s] 
[05/28 18:01:46   1656s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.8M
[05/28 18:01:46   1656s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2348.1M
[05/28 18:01:58   1666s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.950  | -0.048  | -0.259  |  0.205  | -0.950  | -0.293  |  1.287  |
|           TNS (ns):| -27.410 | -0.388  | -0.259  |  0.000  | -26.763 | -4.983  |  0.000  |
|    Violating Paths:|   67    |   34    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.259  |  0.230  | -0.259  |  0.406  | -0.000  |  0.165  | 14.362  |
|                    | -0.260  | -0.000  | -0.259  |  0.000  | -0.000  |  0.000  | -0.000  |
|                    |    2    |    0    |    1    |    0    |    1    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.950  | -0.048  |  0.473  |  0.205  | -0.950  | -0.293  |  1.287  |
|                    | -27.151 | -0.388  |  0.000  |  0.000  | -26.763 | -4.983  |  0.000  |
|                    |   66    |   34    |    0    |    0    |   32    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/28 18:01:58   1666s] Total CPU time: 11.29 sec
[05/28 18:01:58   1666s] Total Real time: 13.0 sec
[05/28 18:01:58   1666s] Total Memory Usage: 2348.296875 Mbytes
[05/28 18:01:58   1666s] 
[05/28 18:01:58   1666s] =============================================================================================
[05/28 18:01:58   1666s]  Final TAT Report for timeDesign
[05/28 18:01:58   1666s] =============================================================================================
[05/28 18:01:58   1666s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:01:58   1666s] ---------------------------------------------------------------------------------------------
[05/28 18:01:58   1666s] [ TimingUpdate           ]      1   0:00:03.0  (  24.2 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 18:01:58   1666s] [ OptSummaryReport       ]      1   0:00:00.7  (   5.2 % )     0:00:12.0 /  0:00:10.7    0.9
[05/28 18:01:58   1666s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:01:58   1666s] [ DrvReport              ]      1   0:00:01.3  (  10.4 % )     0:00:05.9 /  0:00:04.6    0.8
[05/28 18:01:58   1666s] [ GenerateReports        ]      1   0:00:01.0  (   7.8 % )     0:00:01.0 /  0:00:00.9    0.9
[05/28 18:01:58   1666s] [ ReportTranViolation    ]      1   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:01:58   1666s] [ ReportCapViolation     ]      1   0:00:01.0  (   8.4 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 18:01:58   1666s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:01:58   1666s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:01:58   1666s] [ GenerateDrvReportData  ]      1   0:00:02.8  (  22.2 % )     0:00:02.8 /  0:00:02.8    1.0
[05/28 18:01:58   1666s] [ ReportAnalysisSummary  ]      6   0:00:01.5  (  12.3 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:01:58   1666s] [ MISC                   ]          0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.5    1.0
[05/28 18:01:58   1666s] ---------------------------------------------------------------------------------------------
[05/28 18:01:58   1666s]  timeDesign TOTAL                   0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:11.1    0.9
[05/28 18:01:58   1666s] ---------------------------------------------------------------------------------------------
[05/28 18:01:58   1666s] 
[05/28 18:01:58   1666s] Info: pop threads available for lower-level modules during optimization.
[05/28 18:01:58   1666s] <CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:01:58   1666s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2295.3M
[05/28 18:01:58   1666s] All LLGs are deleted
[05/28 18:01:58   1666s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2295.3M
[05/28 18:01:58   1666s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2295.3M
[05/28 18:01:58   1666s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2295.3M
[05/28 18:01:58   1666s] Start to check current routing status for nets...
[05/28 18:01:59   1667s] All nets are already routed correctly.
[05/28 18:01:59   1667s] End to check current routing status for nets (mem=2295.3M)
[05/28 18:01:59   1667s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2295.3M
[05/28 18:01:59   1667s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2295.3M
[05/28 18:01:59   1667s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.088, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.288, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.320, REAL:0.327, MEM:2307.0M
[05/28 18:01:59   1667s] 
[05/28 18:01:59   1667s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2307.0M
[05/28 18:01:59   1667s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.004, MEM:2295.3M
[05/28 18:01:59   1667s] Starting delay calculation for Hold views
[05/28 18:01:59   1667s] #################################################################################
[05/28 18:01:59   1667s] # Design Stage: PreRoute
[05/28 18:01:59   1667s] # Design Name: ORCA_TOP
[05/28 18:01:59   1667s] # Design Mode: 28nm
[05/28 18:01:59   1667s] # Analysis Mode: MMMC OCV 
[05/28 18:01:59   1667s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:01:59   1667s] # Signoff Settings: SI Off 
[05/28 18:01:59   1667s] #################################################################################
[05/28 18:02:02   1670s] Calculate late delays in OCV mode...
[05/28 18:02:02   1670s] Calculate early delays in OCV mode...
[05/28 18:02:02   1670s] Calculate late delays in OCV mode...
[05/28 18:02:02   1670s] Calculate early delays in OCV mode...
[05/28 18:02:02   1670s] Topological Sorting (REAL = 0:00:00.0, MEM = 2316.6M, InitMEM = 2309.4M)
[05/28 18:02:02   1670s] Start delay calculation (fullDC) (1 T). (MEM=2316.62)
[05/28 18:02:02   1670s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 18:02:02   1670s] End AAE Lib Interpolated Model. (MEM=2336.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:02:17   1686s] Total number of fetched objects 55318
[05/28 18:02:18   1686s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/28 18:02:18   1686s] End delay calculation. (MEM=2384.32 CPU=0:00:11.8 REAL=0:00:12.0)
[05/28 18:02:18   1686s] End delay calculation (fullDC). (MEM=2384.32 CPU=0:00:16.1 REAL=0:00:16.0)
[05/28 18:02:18   1686s] *** CDM Built up (cpu=0:00:18.7  real=0:00:19.0  mem= 2384.3M) ***
[05/28 18:02:21   1689s] *** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:28:09 mem=2384.3M)
[05/28 18:02:23   1691s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|           TNS (ns):| -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|    Violating Paths:|    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.004  |  0.004  |  1.432  |  0.005  |  0.028  |  0.297  |  0.004  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.055  |  0.002  |  0.144  |  0.001  |  0.028  |  0.297  | -0.055  |
|                    | -0.071  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.071  |
|                    |    2    |    0    |    0    |    0    |    0    |    0    |    2    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.547%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/28 18:02:23   1691s] Total CPU time: 25.85 sec
[05/28 18:02:23   1691s] Total Real time: 25.0 sec
[05/28 18:02:23   1691s] Total Memory Usage: 2296.46875 Mbytes
[05/28 18:02:23   1691s] 
[05/28 18:02:23   1691s] =============================================================================================
[05/28 18:02:23   1691s]  Final TAT Report for timeDesign
[05/28 18:02:23   1691s] =============================================================================================
[05/28 18:02:23   1691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:02:23   1691s] ---------------------------------------------------------------------------------------------
[05/28 18:02:23   1691s] [ TimingUpdate           ]      1   0:00:02.7  (  10.7 % )     0:00:21.4 /  0:00:21.5    1.0
[05/28 18:02:23   1691s] [ FullDelayCalc          ]      1   0:00:18.7  (  72.8 % )     0:00:18.7 /  0:00:18.8    1.0
[05/28 18:02:23   1691s] [ OptSummaryReport       ]      1   0:00:00.6  (   2.5 % )     0:00:24.5 /  0:00:24.5    1.0
[05/28 18:02:23   1691s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 18:02:23   1691s] [ GenerateReports        ]      1   0:00:00.8  (   3.1 % )     0:00:00.8 /  0:00:00.7    0.9
[05/28 18:02:23   1691s] [ ReportAnalysisSummary  ]      6   0:00:01.6  (   6.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 18:02:23   1691s] [ MISC                   ]          0:00:01.2  (   4.6 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 18:02:23   1691s] ---------------------------------------------------------------------------------------------
[05/28 18:02:23   1691s]  timeDesign TOTAL                   0:00:25.6  ( 100.0 % )     0:00:25.6 /  0:00:25.7    1.0
[05/28 18:02:23   1691s] ---------------------------------------------------------------------------------------------
[05/28 18:02:23   1691s] 
[05/28 18:02:23   1691s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
[05/28 18:02:24   1692s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
[05/28 18:02:24   1692s] Start to collect the design information.
[05/28 18:02:24   1692s] Build netlist information for Cell ORCA_TOP.
[05/28 18:02:24   1692s] Finished collecting the design information.
[05/28 18:02:24   1692s] Generating macro cells used in the design report.
[05/28 18:02:24   1692s] Generating standard cells used in the design report.
[05/28 18:02:24   1692s] Analyze library ... 
[05/28 18:02:24   1692s] Analyze netlist ... 
[05/28 18:02:24   1692s] Generate no-driven nets information report.
[05/28 18:02:24   1692s] Analyze timing ... 
[05/28 18:02:24   1692s] Analyze floorplan/placement ... 
[05/28 18:02:25   1693s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2296.5M
[05/28 18:02:25   1693s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2296.5M
[05/28 18:02:25   1693s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2305.7M
[05/28 18:02:25   1693s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2305.7M
[05/28 18:02:25   1693s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.250, REAL:0.258, MEM:2305.7M
[05/28 18:02:25   1693s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.285, MEM:2305.7M
[05/28 18:02:25   1693s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.7M
[05/28 18:02:25   1693s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2296.5M
[05/28 18:02:25   1693s] Analysis Routing ...
[05/28 18:02:25   1693s] Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt.
[05/28 18:02:25   1693s] <CMD> saveDesign ORCA_TOP_postcts.innovus
[05/28 18:02:25   1693s] #% Begin save design ... (date=05/28 18:02:25, mem=1867.9M)
[05/28 18:02:25   1693s] % Begin Save ccopt configuration ... (date=05/28 18:02:25, mem=1867.9M)
[05/28 18:02:25   1693s] % End Save ccopt configuration ... (date=05/28 18:02:25, total cpu=0:00:00.3, real=0:00:00.0, peak res=1868.5M, current mem=1868.5M)
[05/28 18:02:25   1693s] % Begin Save netlist data ... (date=05/28 18:02:25, mem=1868.5M)
[05/28 18:02:25   1693s] Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 18:02:26   1693s] % End Save netlist data ... (date=05/28 18:02:25, total cpu=0:00:00.2, real=0:00:01.0, peak res=1868.5M, current mem=1868.5M)
[05/28 18:02:26   1694s] Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 18:02:26   1694s] % Begin Save AAE data ... (date=05/28 18:02:26, mem=1869.5M)
[05/28 18:02:26   1694s] Saving AAE Data ...
[05/28 18:02:26   1694s] % End Save AAE data ... (date=05/28 18:02:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.5M, current mem=1869.5M)
[05/28 18:02:28   1695s] % Begin Save clock tree data ... (date=05/28 18:02:28, mem=1869.5M)
[05/28 18:02:28   1695s] % End Save clock tree data ... (date=05/28 18:02:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.5M, current mem=1869.5M)
[05/28 18:02:28   1696s] Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
[05/28 18:02:28   1696s] Saving mode setting ...
[05/28 18:02:28   1696s] Saving global file ...
[05/28 18:02:29   1696s] % Begin Save floorplan data ... (date=05/28 18:02:29, mem=1869.6M)
[05/28 18:02:29   1696s] Saving floorplan file ...
[05/28 18:02:29   1696s] % End Save floorplan data ... (date=05/28 18:02:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=1869.7M, current mem=1869.7M)
[05/28 18:02:29   1696s] Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz
[05/28 18:02:29   1696s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2296.5M) ***
[05/28 18:02:29   1696s] Saving Drc markers ...
[05/28 18:02:29   1696s] ... No Drc file written since there is no markers found.
[05/28 18:02:29   1696s] % Begin Save placement data ... (date=05/28 18:02:29, mem=1869.7M)
[05/28 18:02:29   1696s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 18:02:29   1696s] Save Adaptive View Pruing View Names to Binary file
[05/28 18:02:29   1696s] func_worst_scenario
[05/28 18:02:29   1696s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2299.5M) ***
[05/28 18:02:29   1696s] % End Save placement data ... (date=05/28 18:02:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1869.7M, current mem=1869.7M)
[05/28 18:02:29   1696s] % Begin Save routing data ... (date=05/28 18:02:29, mem=1869.7M)
[05/28 18:02:29   1696s] Saving route file ...
[05/28 18:02:30   1696s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2296.5M) ***
[05/28 18:02:30   1697s] % End Save routing data ... (date=05/28 18:02:30, total cpu=0:00:00.6, real=0:00:01.0, peak res=1869.9M, current mem=1869.9M)
[05/28 18:02:30   1697s] Saving SCANDEF file ...
[05/28 18:02:30   1697s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:02:30   1697s] Summary for sequential cells identification: 
[05/28 18:02:30   1697s]   Identified SBFF number: 126
[05/28 18:02:30   1697s]   Identified MBFF number: 0
[05/28 18:02:30   1697s]   Identified SB Latch number: 0
[05/28 18:02:30   1697s]   Identified MB Latch number: 0
[05/28 18:02:30   1697s]   Not identified SBFF number: 180
[05/28 18:02:30   1697s]   Not identified MBFF number: 0
[05/28 18:02:30   1697s]   Not identified SB Latch number: 0
[05/28 18:02:30   1697s]   Not identified MB Latch number: 0
[05/28 18:02:30   1697s]   Number of sequential cells which are not FFs: 78
[05/28 18:02:30   1697s]  Visiting view : test_worst_scenario
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]  Visiting view : func_worst_scenario
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]  Visiting view : test_best_scenario
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]  Visiting view : func_best_scenario
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:02:30   1697s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:02:30   1697s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:02:30   1697s]  Setting StdDelay to 10.90
[05/28 18:02:30   1697s] Creating Cell Server, finished. 
[05/28 18:02:30   1697s] 
[05/28 18:02:30   1697s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:02:30   1697s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:02:30   1697s] Start applying DEF ordered sections ...
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_23_" are corrected to match the netlist.
[05/28 18:02:30   1697s] Type 'man IMPSC-1138' for more detail.
[05/28 18:02:30   1697s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 18:02:30   1697s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:02:30   1697s] Successfully applied all DEF ordered sections.
[05/28 18:02:30   1697s] *** Scan Sanity Check Summary:
[05/28 18:02:30   1697s] *** 5 scan chains passed sanity check.
[05/28 18:02:31   1697s] Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
[05/28 18:02:31   1697s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2299.5M) ***
[05/28 18:02:31   1697s] #Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
[05/28 18:02:31   1697s] #
[05/28 18:02:31   1697s] Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
[05/28 18:02:32   1697s] Saving power intent database ...
[05/28 18:02:32   1698s] % Begin Save power constraints data ... (date=05/28 18:02:32, mem=1870.5M)
[05/28 18:02:32   1698s] % End Save power constraints data ... (date=05/28 18:02:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.5M, current mem=1870.5M)
[05/28 18:02:35   1699s] Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
[05/28 18:02:35   1699s] #% End save design ... (date=05/28 18:02:35, total cpu=0:00:06.5, real=0:00:10.0, peak res=1870.9M, current mem=1870.9M)
[05/28 18:02:35   1699s] 
[05/28 18:02:35   1699s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:02:35   1699s] Severity  ID               Count  Summary                                  
[05/28 18:02:35   1699s] WARNING   IMPSC-1138          56  In scan chain "%s" DEF ordered section, ...
[05/28 18:02:35   1699s] *** Message Summary: 56 warning(s), 0 error(s)
[05/28 18:02:35   1699s] 
[05/28 18:02:35   1699s] <CMD> setOptMode -usefulSkew false
[05/28 18:02:35   1699s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 18:02:35   1699s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 18:02:35   1699s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 18:02:35   1699s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[05/28 18:02:35   1699s] <CMD> routeDesign
[05/28 18:02:36   1699s] #% Begin routeDesign (date=05/28 18:02:35, mem=1870.9M)
[05/28 18:02:36   1699s] ### Time Record (routeDesign) is installed.
[05/28 18:02:36   1699s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.88 (MB), peak = 2114.12 (MB)
[05/28 18:02:36   1700s] #cmax has no qx tech file defined
[05/28 18:02:36   1700s] #No active RC corner or QRC tech file is missing.
[05/28 18:02:36   1700s] #**INFO: setDesignMode -flowEffort standard
[05/28 18:02:36   1700s] #**INFO: multi-cut via swapping will be performed after routing.
[05/28 18:02:36   1700s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/28 18:02:36   1700s] OPERPROF: Starting checkPlace at level 1, MEM:2291.5M
[05/28 18:02:36   1700s] z: 2, totalTracks: 1
[05/28 18:02:36   1700s] z: 4, totalTracks: 1
[05/28 18:02:36   1700s] z: 6, totalTracks: 1
[05/28 18:02:36   1700s] z: 8, totalTracks: 1
[05/28 18:02:36   1700s] #spOpts: N=28 autoPA advPA 
[05/28 18:02:36   1700s] All LLGs are deleted
[05/28 18:02:36   1700s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2291.5M
[05/28 18:02:36   1700s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2291.5M
[05/28 18:02:36   1700s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2291.5M
[05/28 18:02:36   1700s] Info: 96 insts are soft-fixed.
[05/28 18:02:36   1700s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2291.5M
[05/28 18:02:36   1700s] Core basic site is unit
[05/28 18:02:36   1700s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:02:36   1700s] SiteArray: use 9,633,792 bytes
[05/28 18:02:36   1700s] SiteArray: current memory after site array memory allocation 2300.7M
[05/28 18:02:36   1700s] SiteArray: FP blocked sites are writable
[05/28 18:02:36   1700s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:02:36   1700s] SiteArray: use 2,625,536 bytes
[05/28 18:02:36   1700s] SiteArray: current memory after site array memory allocation 2303.2M
[05/28 18:02:36   1700s] SiteArray: FP blocked sites are writable
[05/28 18:02:36   1700s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:02:36   1700s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:02:36   1700s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.055, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.074, MEM:2303.2M
[05/28 18:02:36   1700s] 
[05/28 18:02:36   1700s] Begin checking placement ... (start mem=2291.5M, init mem=2303.2M)
[05/28 18:02:36   1700s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.019, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.200, REAL:0.189, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.026, MEM:2303.2M
[05/28 18:02:36   1700s] *info: Placed = 47563          (Fixed = 381)
[05/28 18:02:36   1700s] *info: Unplaced = 0           
[05/28 18:02:36   1700s] Placement Density:42.55%(153050/359717)
[05/28 18:02:36   1700s] Placement Density (including fixed std cells):42.64%(153634/360301)
[05/28 18:02:36   1700s] PowerDomain Density <PD_RISC_CORE>:5.42%(6003/110803)
[05/28 18:02:36   1700s] PowerDomain Density <PD_ORCA_TOP>:59.08%(147047/248915)
[05/28 18:02:36   1700s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2303.2M
[05/28 18:02:36   1700s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.022, MEM:2291.5M
[05/28 18:02:36   1700s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2291.5M)
[05/28 18:02:36   1700s] OPERPROF: Finished checkPlace at level 1, CPU:0.530, REAL:0.535, MEM:2291.5M
[05/28 18:02:36   1700s] 
[05/28 18:02:36   1700s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/28 18:02:36   1700s] *** Changed status on (249) nets in Clock.
[05/28 18:02:36   1700s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2291.5M) ***
[05/28 18:02:36   1700s] #Start route 249 clock and analog nets...
[05/28 18:02:36   1700s] % Begin globalDetailRoute (date=05/28 18:02:36, mem=1871.5M)
[05/28 18:02:36   1700s] 
[05/28 18:02:36   1700s] globalDetailRoute
[05/28 18:02:36   1700s] 
[05/28 18:02:36   1700s] #setNanoRouteMode -drouteEndIteration 5
[05/28 18:02:36   1700s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[05/28 18:02:36   1700s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/28 18:02:36   1700s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/28 18:02:36   1700s] #setNanoRouteMode -routeWithEco true
[05/28 18:02:36   1700s] #setNanoRouteMode -routeWithSiDriven true
[05/28 18:02:36   1700s] #setNanoRouteMode -routeWithTimingDriven true
[05/28 18:02:36   1700s] #setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
[05/28 18:02:36   1700s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
[05/28 18:02:36   1700s] ### Time Record (globalDetailRoute) is installed.
[05/28 18:02:36   1700s] #Start globalDetailRoute on Sun May 28 18:02:36 2023
[05/28 18:02:36   1700s] #
[05/28 18:02:36   1700s] ### Time Record (Pre Callback) is installed.
[05/28 18:02:36   1700s] ### Time Record (Pre Callback) is uninstalled.
[05/28 18:02:36   1700s] ### Time Record (DB Import) is installed.
[05/28 18:02:36   1700s] ### Time Record (Timing Data Generation) is installed.
[05/28 18:02:36   1700s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 18:02:36   1700s] LayerId::1 widthSet size::4
[05/28 18:02:36   1700s] LayerId::2 widthSet size::4
[05/28 18:02:36   1700s] LayerId::3 widthSet size::5
[05/28 18:02:36   1700s] LayerId::4 widthSet size::5
[05/28 18:02:36   1700s] LayerId::5 widthSet size::5
[05/28 18:02:36   1700s] LayerId::6 widthSet size::5
[05/28 18:02:36   1700s] LayerId::7 widthSet size::5
[05/28 18:02:36   1700s] LayerId::8 widthSet size::5
[05/28 18:02:36   1700s] LayerId::9 widthSet size::4
[05/28 18:02:36   1700s] LayerId::10 widthSet size::2
[05/28 18:02:36   1700s] Skipped RC grid update for preRoute extraction.
[05/28 18:02:36   1700s] Initializing multi-corner capacitance tables ... 
[05/28 18:02:37   1701s] Initializing multi-corner resistance tables ...
[05/28 18:02:37   1701s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.320247 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.892100 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 18:02:37   1701s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/28 18:02:38   1702s] ### Net info: total nets: 51202
[05/28 18:02:38   1702s] ### Net info: dirty nets: 150
[05/28 18:02:38   1702s] ### Net info: marked as disconnected nets: 0
[05/28 18:02:38   1702s] #num needed restored net=50953
[05/28 18:02:38   1702s] #need_extraction net=50953 (total=51202)
[05/28 18:02:38   1702s] ### Net info: fully routed nets: 249
[05/28 18:02:38   1702s] ### Net info: trivial (< 2 pins) nets: 1052
[05/28 18:02:38   1702s] ### Net info: unrouted nets: 49901
[05/28 18:02:38   1702s] ### Net info: re-extraction nets: 0
[05/28 18:02:38   1702s] ### Net info: ignored nets: 0
[05/28 18:02:38   1702s] ### Net info: skip routing nets: 50953
[05/28 18:02:39   1703s] ### Time Record (DB Import) is uninstalled.
[05/28 18:02:39   1703s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[05/28 18:02:39   1703s] #RTESIG:78da8dd2c10ac2300c0050cf7e45a81e26384dda754d3d0a5e5544bd8a429d83b1c15aff
[05/28 18:02:39   1703s] #       dfa9575dd76b1e499a64323d6f0e20c82e284f3d6a7521d81e24224b9392557649f6d285
[05/28 18:02:39   1703s] #       4e6b319e4c77fba394081a92b20eae70ed1c9edeb5e05d08655dccbe443103f613cd3988
[05/28 18:02:39   1703s] #       fbb5f24e40e243db457e3ace183e0c925bd3543f0da1b571a49402c285c5f783e45e35d7
[05/28 18:02:39   1703s] #       f0476a03a17df66733325e32933a8eb432201e65f1e81f0499ee93b1ae389771636880c9
[05/28 18:02:39   1703s] #       06183b6883c48cdd7dade82f1bbd00a9ecc176
[05/28 18:02:39   1703s] #
[05/28 18:02:39   1703s] #Skip comparing routing design signature in db-snapshot flow
[05/28 18:02:39   1703s] #RTESIG:78da8dd2c10ac2300c0660cf3e45a81e26384dda754d3d0a5e5544bd8a429d83b1c15adf
[05/28 18:02:39   1703s] #       dfa9575d976b3e92f093c9f4bc398020bba03cf5a8d585607b90882c4d4a56d925d94bd7
[05/28 18:02:39   1703s] #       3aadc57832dded8f52226848ca3ab8c2b573787ad7827721947531fb12c50cd84f34e720
[05/28 18:02:39   1703s] #       eed7ca3b01890f6dd7f9e93863f830486e4d53fd3484d6c691520a081716df05c9bd6aae
[05/28 18:02:39   1703s] #       e18fd40642fbec9f66647c6526751c6965403ccae2d11f04e5190d4a8c4c9746ec7cce65
[05/28 18:02:39   1703s] #       dc181a60b201c60e3b9c19bb475cd15f367a01b8face26
[05/28 18:02:39   1703s] #
[05/28 18:02:39   1703s] ### Time Record (Global Routing) is installed.
[05/28 18:02:39   1703s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:02:39   1703s] ### Time Record (Data Preparation) is installed.
[05/28 18:02:39   1703s] #Start routing data preparation on Sun May 28 18:02:39 2023
[05/28 18:02:39   1703s] #
[05/28 18:02:39   1703s] #Minimum voltage of a net in the design = 0.000.
[05/28 18:02:39   1703s] #Maximum voltage of a net in the design = 0.950.
[05/28 18:02:39   1703s] #Voltage range [0.000 - 0.000] has 581 nets.
[05/28 18:02:39   1703s] #Voltage range [0.000 - 0.750] has 50178 nets.
[05/28 18:02:39   1703s] #Voltage range [0.750 - 0.750] has 2 nets.
[05/28 18:02:39   1703s] #Voltage range [0.000 - 0.950] has 436 nets.
[05/28 18:02:39   1703s] #Voltage range [0.750 - 0.950] has 5 nets.
[05/28 18:02:39   1703s] ### Time Record (Cell Pin Access) is installed.
[05/28 18:02:39   1703s] #Initial pin access analysis.
[05/28 18:02:39   1703s] #Detail pin access analysis.
[05/28 18:02:39   1703s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 18:02:40   1704s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/28 18:02:40   1704s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:02:40   1704s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/28 18:02:40   1704s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/28 18:02:40   1704s] #Regenerating Ggrids automatically.
[05/28 18:02:40   1704s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/28 18:02:40   1704s] #Using automatically generated G-grids.
[05/28 18:02:40   1704s] #Done routing data preparation.
[05/28 18:02:40   1704s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1933.19 (MB), peak = 2114.12 (MB)
[05/28 18:02:40   1704s] ### Time Record (Data Preparation) is uninstalled.
[05/28 18:02:40   1704s] ### Time Record (Special Wire Merging) is installed.
[05/28 18:02:40   1704s] #Merging special wires: starts on Sun May 28 18:02:40 2023 with memory = 1934.96 (MB), peak = 2114.12 (MB)
[05/28 18:02:40   1704s] #
[05/28 18:02:40   1704s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:40   1704s] ### Time Record (Special Wire Merging) is uninstalled.
[05/28 18:02:40   1704s] #Start instance access analysis using 1 thread...
[05/28 18:02:40   1704s] ### Time Record (Instance Pin Access) is installed.
[05/28 18:02:43   1707s] #0 instance pins are hard to access
[05/28 18:02:43   1707s] #Instance access analysis statistics:
[05/28 18:02:43   1707s] #Cpu time = 00:00:02
[05/28 18:02:43   1707s] #Elapsed time = 00:00:02
[05/28 18:02:43   1707s] #Increased memory = 9.27 (MB)
[05/28 18:02:43   1707s] #Total memory = 1945.39 (MB)
[05/28 18:02:43   1707s] #Peak memory = 2114.12 (MB)
[05/28 18:02:43   1707s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Finished routing data preparation on Sun May 28 18:02:43 2023
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Cpu time = 00:00:04
[05/28 18:02:43   1707s] #Elapsed time = 00:00:04
[05/28 18:02:43   1707s] #Increased memory = 34.23 (MB)
[05/28 18:02:43   1707s] #Total memory = 1945.39 (MB)
[05/28 18:02:43   1707s] #Peak memory = 2114.12 (MB)
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] ### Time Record (Global Routing) is installed.
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Start global routing on Sun May 28 18:02:43 2023
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Start global routing initialization on Sun May 28 18:02:43 2023
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Number of eco nets is 23
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] #Start global routing data preparation on Sun May 28 18:02:43 2023
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] ### build_merged_routing_blockage_rect_list starts on Sun May 28 18:02:43 2023 with memory = 1945.39 (MB), peak = 2114.12 (MB)
[05/28 18:02:43   1707s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:43   1707s] #Start routing resource analysis on Sun May 28 18:02:43 2023
[05/28 18:02:43   1707s] #
[05/28 18:02:43   1707s] ### init_is_bin_blocked starts on Sun May 28 18:02:43 2023 with memory = 1945.40 (MB), peak = 2114.12 (MB)
[05/28 18:02:43   1707s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:43   1707s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun May 28 18:02:43 2023 with memory = 1951.23 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### adjust_flow_cap starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### adjust_partial_route_blockage starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### set_via_blocked starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### copy_flow starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] #Routing resource analysis is done on Sun May 28 18:02:44 2023
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] ### report_flow_cap starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] #  Resource Analysis:
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 18:02:44   1708s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 18:02:44   1708s] #  --------------------------------------------------------------
[05/28 18:02:44   1708s] #  M1             H        3212        1853       32190    56.15%
[05/28 18:02:44   1708s] #  M2             V        3413        1981       32190    35.95%
[05/28 18:02:44   1708s] #  M3             H        1608         925       32190    35.97%
[05/28 18:02:44   1708s] #  M4             V        1707         990       32190    36.21%
[05/28 18:02:44   1708s] #  M5             H         805         461       32190    35.68%
[05/28 18:02:44   1708s] #  M6             V        1348           0       32190     0.15%
[05/28 18:02:44   1708s] #  M7             H         586          47       32190     0.00%
[05/28 18:02:44   1708s] #  M8             V         621          53       32190     1.23%
[05/28 18:02:44   1708s] #  M9             H         316           0       32190     0.57%
[05/28 18:02:44   1708s] #  MRDL           V         165           0       32190    10.81%
[05/28 18:02:44   1708s] #  --------------------------------------------------------------
[05/28 18:02:44   1708s] #  Total                  13782      19.81%      321900    21.27%
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #  118 nets (0.23%) with 1 preferred extra spacing.
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### analyze_m2_tracks starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### report_initial_resource starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### mark_pg_pins_accessibility starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### set_net_region starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #Global routing data preparation is done on Sun May 28 18:02:44 2023
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] ### prepare_level starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init level 1 starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### Level 1 hgrid = 185 X 174
[05/28 18:02:44   1708s] ### init level 2 starts on Sun May 28 18:02:44 2023 with memory = 1951.77 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### Level 2 hgrid = 47 X 44
[05/28 18:02:44   1708s] ### init level 3 starts on Sun May 28 18:02:44 2023 with memory = 1953.26 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### Level 3 hgrid = 12 X 11  (large_net only)
[05/28 18:02:44   1708s] ### prepare_level_flow starts on Sun May 28 18:02:44 2023 with memory = 1953.62 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init_flow_edge starts on Sun May 28 18:02:44 2023 with memory = 1953.62 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### init_flow_edge starts on Sun May 28 18:02:44 2023 with memory = 1954.55 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### init_flow_edge starts on Sun May 28 18:02:44 2023 with memory = 1954.55 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #Global routing initialization is done on Sun May 28 18:02:44 2023
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1954.55 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] #
[05/28 18:02:44   1708s] ### routing large nets 
[05/28 18:02:44   1708s] #start global routing iteration 1...
[05/28 18:02:44   1708s] ### init_flow_edge starts on Sun May 28 18:02:44 2023 with memory = 1954.56 (MB), peak = 2114.12 (MB)
[05/28 18:02:44   1708s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:02:44   1708s] ### routing at level 3 (topmost level) iter 0
[05/28 18:02:44   1708s] ### routing at level 2 iter 0 for 0 hboxes
[05/28 18:02:44   1708s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:02:45   1708s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1999.24 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1708s] #
[05/28 18:02:45   1708s] #start global routing iteration 2...
[05/28 18:02:45   1709s] ### init_flow_edge starts on Sun May 28 18:02:45 2023 with memory = 1999.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_flow starts on Sun May 28 18:02:45 2023 with memory = 1999.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:02:45   1709s] ### measure_qor starts on Sun May 28 18:02:45 2023 with memory = 1999.43 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 1999.43 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1999.43 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #start global routing iteration 3...
[05/28 18:02:45   1709s] ### init_flow_edge starts on Sun May 28 18:02:45 2023 with memory = 1999.43 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_flow starts on Sun May 28 18:02:45 2023 with memory = 1999.43 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### routing at level 2 (topmost level) iter 0
[05/28 18:02:45   1709s] ### measure_qor starts on Sun May 28 18:02:45 2023 with memory = 1999.51 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 1999.51 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### routing at level 2 (topmost level) iter 1
[05/28 18:02:45   1709s] ### measure_qor starts on Sun May 28 18:02:45 2023 with memory = 1999.94 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 1999.94 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1999.94 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #start global routing iteration 4...
[05/28 18:02:45   1709s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:02:45   1709s] ### measure_qor starts on Sun May 28 18:02:45 2023 with memory = 2000.07 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 2000.07 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 2000.07 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### routing at level 1 iter 1 for 0 hboxes
[05/28 18:02:45   1709s] ### measure_qor starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] ### route_end starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
[05/28 18:02:45   1709s] #Total number of nets with skipped attribute = 49901 (skipped).
[05/28 18:02:45   1709s] #Total number of routable nets = 249.
[05/28 18:02:45   1709s] #Total number of nets in the design = 51202.
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #23 routable nets have only global wires.
[05/28 18:02:45   1709s] #226 routable nets have only detail routed wires.
[05/28 18:02:45   1709s] #49901 skipped nets have only detail routed wires.
[05/28 18:02:45   1709s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 18:02:45   1709s] #226 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Routed net constraints summary:
[05/28 18:02:45   1709s] #------------------------------------------------
[05/28 18:02:45   1709s] #        Rules   Pref Extra Space   Unconstrained  
[05/28 18:02:45   1709s] #------------------------------------------------
[05/28 18:02:45   1709s] #      Default                 23               0  
[05/28 18:02:45   1709s] #     CTS_RULE                  0               0  
[05/28 18:02:45   1709s] #------------------------------------------------
[05/28 18:02:45   1709s] #        Total                 23               0  
[05/28 18:02:45   1709s] #------------------------------------------------
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Routing constraints summary of the whole design:
[05/28 18:02:45   1709s] #----------------------------------------------------------------------------
[05/28 18:02:45   1709s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[05/28 18:02:45   1709s] #----------------------------------------------------------------------------
[05/28 18:02:45   1709s] #      Default                118            0              0           49901  
[05/28 18:02:45   1709s] #     CTS_RULE                  0          131            131               0  
[05/28 18:02:45   1709s] #----------------------------------------------------------------------------
[05/28 18:02:45   1709s] #        Total                118          131            131           49901  
[05/28 18:02:45   1709s] #----------------------------------------------------------------------------
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] ### cal_base_flow starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_flow starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### report_overcon starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #                 OverCon          
[05/28 18:02:45   1709s] #                  #Gcell    %Gcell
[05/28 18:02:45   1709s] #     Layer           (1)   OverCon  Flow/Cap
[05/28 18:02:45   1709s] #  ----------------------------------------------
[05/28 18:02:45   1709s] #  M1            0(0.00%)   (0.00%)     0.54  
[05/28 18:02:45   1709s] #  M2            0(0.00%)   (0.00%)     0.04  
[05/28 18:02:45   1709s] #  M3            0(0.00%)   (0.00%)     0.04  
[05/28 18:02:45   1709s] #  M4            0(0.00%)   (0.00%)     0.05  
[05/28 18:02:45   1709s] #  M5            0(0.00%)   (0.00%)     0.06  
[05/28 18:02:45   1709s] #  M6            0(0.00%)   (0.00%)     0.06  
[05/28 18:02:45   1709s] #  M7            0(0.00%)   (0.00%)     0.02  
[05/28 18:02:45   1709s] #  M8            0(0.00%)   (0.00%)     0.00  
[05/28 18:02:45   1709s] #  M9            0(0.00%)   (0.00%)     0.00  
[05/28 18:02:45   1709s] #  MRDL          0(0.00%)   (0.00%)     0.00  
[05/28 18:02:45   1709s] #  ----------------------------------------------
[05/28 18:02:45   1709s] #     Total      0(0.00%)   (0.00%)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/28 18:02:45   1709s] #  Overflow after GR: 0.00% H + 0.00% V
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_base_flow starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_flow starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### export_cong_map starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### PDZT_Export::export_cong_map starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### import_cong_map starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### update starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #Complete Global Routing.
[05/28 18:02:45   1709s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:02:45   1709s] #Total wire length = 70504 um.
[05/28 18:02:45   1709s] #Total half perimeter of net bounding box = 54652 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M1 = 2 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M2 = 735 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M3 = 14256 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M4 = 23005 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M5 = 10874 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M6 = 20795 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M7 = 793 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M8 = 43 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER M9 = 0 um.
[05/28 18:02:45   1709s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:02:45   1709s] #Total number of vias = 17116
[05/28 18:02:45   1709s] #Up-Via Summary (total 17116):
[05/28 18:02:45   1709s] #           
[05/28 18:02:45   1709s] #-----------------------
[05/28 18:02:45   1709s] # M1               5650
[05/28 18:02:45   1709s] # M2               5443
[05/28 18:02:45   1709s] # M3               4788
[05/28 18:02:45   1709s] # M4                700
[05/28 18:02:45   1709s] # M5                437
[05/28 18:02:45   1709s] # M6                 64
[05/28 18:02:45   1709s] # M7                 34
[05/28 18:02:45   1709s] #-----------------------
[05/28 18:02:45   1709s] #                 17116 
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Total number of involved priority nets 23
[05/28 18:02:45   1709s] #Maximum src to sink distance for priority net 376.2
[05/28 18:02:45   1709s] #Average of max src_to_sink distance for priority net 123.9
[05/28 18:02:45   1709s] #Average of ave src_to_sink distance for priority net 65.8
[05/28 18:02:45   1709s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### report_overcon starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### report_overcon starts on Sun May 28 18:02:45 2023 with memory = 2000.33 (MB), peak = 2114.12 (MB)
[05/28 18:02:45   1709s] #Max overcon = 0 track.
[05/28 18:02:45   1709s] #Total overcon = 0.00%.
[05/28 18:02:45   1709s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 18:02:45   1709s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Global routing statistics:
[05/28 18:02:45   1709s] #Cpu time = 00:00:03
[05/28 18:02:45   1709s] #Elapsed time = 00:00:03
[05/28 18:02:45   1709s] #Increased memory = 54.93 (MB)
[05/28 18:02:45   1709s] #Total memory = 2000.33 (MB)
[05/28 18:02:45   1709s] #Peak memory = 2114.12 (MB)
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #Finished global routing on Sun May 28 18:02:45 2023
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] #
[05/28 18:02:45   1709s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:02:45   1709s] ### Time Record (Track Assignment) is installed.
[05/28 18:02:46   1710s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:02:46   1710s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1960.25 (MB), peak = 2114.12 (MB)
[05/28 18:02:46   1710s] ### Time Record (Track Assignment) is installed.
[05/28 18:02:46   1710s] #Start Track Assignment.
[05/28 18:02:46   1710s] #Done with 5 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[05/28 18:02:47   1711s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[05/28 18:02:47   1711s] #Complete Track Assignment.
[05/28 18:02:47   1711s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:02:47   1711s] #Total wire length = 70535 um.
[05/28 18:02:47   1711s] #Total half perimeter of net bounding box = 54652 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M1 = 7 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M2 = 735 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M3 = 14283 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M4 = 23005 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M5 = 10874 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M6 = 20795 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M7 = 793 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M8 = 43 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER M9 = 0 um.
[05/28 18:02:47   1711s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:02:47   1711s] #Total number of vias = 17116
[05/28 18:02:47   1711s] #Up-Via Summary (total 17116):
[05/28 18:02:47   1711s] #           
[05/28 18:02:47   1711s] #-----------------------
[05/28 18:02:47   1711s] # M1               5650
[05/28 18:02:47   1711s] # M2               5443
[05/28 18:02:47   1711s] # M3               4788
[05/28 18:02:47   1711s] # M4                700
[05/28 18:02:47   1711s] # M5                437
[05/28 18:02:47   1711s] # M6                 64
[05/28 18:02:47   1711s] # M7                 34
[05/28 18:02:47   1711s] #-----------------------
[05/28 18:02:47   1711s] #                 17116 
[05/28 18:02:47   1711s] #
[05/28 18:02:47   1711s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:02:47   1711s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1982.95 (MB), peak = 2114.12 (MB)
[05/28 18:02:47   1711s] #
[05/28 18:02:47   1711s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 18:02:47   1711s] #Cpu time = 00:00:08
[05/28 18:02:47   1711s] #Elapsed time = 00:00:08
[05/28 18:02:47   1711s] #Increased memory = 71.99 (MB)
[05/28 18:02:47   1711s] #Total memory = 1983.16 (MB)
[05/28 18:02:47   1711s] #Peak memory = 2114.12 (MB)
[05/28 18:02:47   1711s] ### Time Record (Detail Routing) is installed.
[05/28 18:02:48   1712s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/28 18:02:48   1712s] #
[05/28 18:02:48   1712s] #Start Detail Routing..
[05/28 18:02:48   1712s] #start initial detail routing ...
[05/28 18:02:48   1712s] ### Design has 37 dirty nets, 1434 dirty-areas)
[05/28 18:03:14   1738s] # ECO: 24.4% of the total area was rechecked for DRC, and 3.9% required routing.
[05/28 18:03:14   1738s] #   number of violations = 0
[05/28 18:03:14   1738s] #1310 out of 47563 instances (2.8%) need to be verified(marked ipoed), dirty area = 0.8%.
[05/28 18:03:14   1738s] #21.8% of the total area is being checked for drcs
[05/28 18:03:21   1745s] #21.8% of the total area was checked
[05/28 18:03:21   1745s] #   number of violations = 0
[05/28 18:03:21   1745s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2123.73 (MB), peak = 2135.16 (MB)
[05/28 18:03:21   1745s] #Complete Detail Routing.
[05/28 18:03:21   1745s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:03:21   1745s] #Total wire length = 70592 um.
[05/28 18:03:21   1745s] #Total half perimeter of net bounding box = 54652 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M1 = 2 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M2 = 1094 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M3 = 14341 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M4 = 22718 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M5 = 10805 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M6 = 20795 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M7 = 793 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M8 = 43 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER M9 = 0 um.
[05/28 18:03:21   1745s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:03:21   1745s] #Total number of vias = 16850
[05/28 18:03:21   1745s] #Up-Via Summary (total 16850):
[05/28 18:03:21   1745s] #           
[05/28 18:03:21   1745s] #-----------------------
[05/28 18:03:21   1745s] # M1               5664
[05/28 18:03:21   1745s] # M2               5347
[05/28 18:03:21   1745s] # M3               4614
[05/28 18:03:21   1745s] # M4                690
[05/28 18:03:21   1745s] # M5                437
[05/28 18:03:21   1745s] # M6                 64
[05/28 18:03:21   1745s] # M7                 34
[05/28 18:03:21   1745s] #-----------------------
[05/28 18:03:21   1745s] #                 16850 
[05/28 18:03:21   1745s] #
[05/28 18:03:21   1745s] #Total number of DRC violations = 0
[05/28 18:03:21   1745s] ### Time Record (Detail Routing) is uninstalled.
[05/28 18:03:21   1745s] #Cpu time = 00:00:34
[05/28 18:03:21   1745s] #Elapsed time = 00:00:34
[05/28 18:03:21   1745s] #Increased memory = -12.36 (MB)
[05/28 18:03:21   1745s] #Total memory = 1970.80 (MB)
[05/28 18:03:21   1745s] #Peak memory = 2135.16 (MB)
[05/28 18:03:21   1745s] #detailRoute Statistics:
[05/28 18:03:21   1745s] #Cpu time = 00:00:34
[05/28 18:03:21   1745s] #Elapsed time = 00:00:34
[05/28 18:03:21   1745s] #Increased memory = -12.36 (MB)
[05/28 18:03:21   1745s] #Total memory = 1970.80 (MB)
[05/28 18:03:21   1745s] #Peak memory = 2135.16 (MB)
[05/28 18:03:21   1745s] #Skip updating routing design signature in db-snapshot flow
[05/28 18:03:21   1745s] ### Time Record (DB Export) is installed.
[05/28 18:03:22   1746s] ### Time Record (DB Export) is uninstalled.
[05/28 18:03:22   1746s] ### Time Record (Post Callback) is installed.
[05/28 18:03:22   1746s] ### Time Record (Post Callback) is uninstalled.
[05/28 18:03:22   1746s] #
[05/28 18:03:22   1746s] #globalDetailRoute statistics:
[05/28 18:03:22   1746s] #Cpu time = 00:00:46
[05/28 18:03:22   1746s] #Elapsed time = 00:00:46
[05/28 18:03:22   1746s] #Increased memory = 23.92 (MB)
[05/28 18:03:22   1746s] #Total memory = 1895.46 (MB)
[05/28 18:03:22   1746s] #Peak memory = 2135.16 (MB)
[05/28 18:03:22   1746s] #Number of warnings = 1
[05/28 18:03:22   1746s] #Total number of warnings = 9
[05/28 18:03:22   1746s] #Number of fails = 0
[05/28 18:03:22   1746s] #Total number of fails = 0
[05/28 18:03:22   1746s] #Complete globalDetailRoute on Sun May 28 18:03:22 2023
[05/28 18:03:22   1746s] #
[05/28 18:03:22   1746s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 18:03:22   1746s] % End globalDetailRoute (date=05/28 18:03:22, total cpu=0:00:45.6, real=0:00:46.0, peak res=2135.2M, current mem=1894.7M)
[05/28 18:03:22   1746s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/28 18:03:22   1746s] % Begin globalDetailRoute (date=05/28 18:03:22, mem=1894.7M)
[05/28 18:03:22   1746s] 
[05/28 18:03:22   1746s] globalDetailRoute
[05/28 18:03:22   1746s] 
[05/28 18:03:22   1746s] #setNanoRouteMode -drouteEndIteration 5
[05/28 18:03:22   1746s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[05/28 18:03:22   1746s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[05/28 18:03:22   1746s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/28 18:03:22   1746s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/28 18:03:22   1746s] #setNanoRouteMode -routeWithSiDriven true
[05/28 18:03:22   1746s] #setNanoRouteMode -routeWithTimingDriven true
[05/28 18:03:22   1746s] #setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
[05/28 18:03:22   1746s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
[05/28 18:03:22   1746s] ### Time Record (globalDetailRoute) is installed.
[05/28 18:03:22   1746s] #Start globalDetailRoute on Sun May 28 18:03:22 2023
[05/28 18:03:22   1746s] #
[05/28 18:03:22   1746s] ### Time Record (Pre Callback) is installed.
[05/28 18:03:22   1746s] Saved RC grid cleaned up.
[05/28 18:03:22   1746s] ### Time Record (Pre Callback) is uninstalled.
[05/28 18:03:22   1746s] ### Time Record (DB Import) is installed.
[05/28 18:03:22   1746s] ### Time Record (Timing Data Generation) is installed.
[05/28 18:03:22   1746s] #Generating timing data, please wait...
[05/28 18:03:22   1746s] #50164 total nets, 249 already routed, 249 will ignore in trialRoute
[05/28 18:03:22   1746s] ### run_trial_route starts on Sun May 28 18:03:22 2023 with memory = 1876.82 (MB), peak = 2135.16 (MB)
[05/28 18:03:25   1749s] ### run_trial_route cpu:00:00:03, real:00:00:03, mem:1.9 GB, peak:2.1 GB
[05/28 18:03:25   1749s] ### dump_timing_file starts on Sun May 28 18:03:25 2023 with memory = 1909.52 (MB), peak = 2135.16 (MB)
[05/28 18:03:25   1749s] ### extractRC starts on Sun May 28 18:03:25 2023 with memory = 1909.52 (MB), peak = 2135.16 (MB)
[05/28 18:03:25   1749s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 18:03:26   1750s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
[05/28 18:03:26   1750s] #Dump tif for version 2.1
[05/28 18:03:29   1753s] End AAE Lib Interpolated Model. (MEM=2381.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:03:44   1769s] Total number of fetched objects 55318
[05/28 18:03:45   1769s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/28 18:03:45   1769s] End delay calculation. (MEM=2428.82 CPU=0:00:12.4 REAL=0:00:12.0)
[05/28 18:03:53   1777s] #Generating timing data took: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1972.28 (MB), peak = 2135.16 (MB)
[05/28 18:03:53   1777s] ### dump_timing_file cpu:00:00:28, real:00:00:28, mem:1.9 GB, peak:2.1 GB
[05/28 18:03:53   1777s] #Done generating timing data.
[05/28 18:03:53   1777s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 18:03:53   1777s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/28 18:03:54   1778s] ### Net info: total nets: 51202
[05/28 18:03:54   1778s] ### Net info: dirty nets: 0
[05/28 18:03:54   1778s] ### Net info: marked as disconnected nets: 0
[05/28 18:03:54   1778s] #num needed restored net=0
[05/28 18:03:54   1778s] #need_extraction net=0 (total=51202)
[05/28 18:03:54   1778s] ### Net info: fully routed nets: 249
[05/28 18:03:54   1778s] ### Net info: trivial (< 2 pins) nets: 1052
[05/28 18:03:54   1778s] ### Net info: unrouted nets: 49901
[05/28 18:03:54   1778s] ### Net info: re-extraction nets: 0
[05/28 18:03:54   1778s] ### Net info: ignored nets: 0
[05/28 18:03:54   1778s] ### Net info: skip routing nets: 0
[05/28 18:03:55   1779s] #Start reading timing information from file .timing_file_44576.tif.gz ...
[05/28 18:03:56   1780s] #Read in timing information for 241 ports, 47563 instances from timing file .timing_file_44576.tif.gz.
[05/28 18:03:56   1780s] ### Time Record (DB Import) is uninstalled.
[05/28 18:03:56   1780s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[05/28 18:03:56   1780s] #RTESIG:78da8dd23d0bc230108061677fc5111d2af8719734e6e2a8b8aa88ba1685580bd54293fe
[05/28 18:03:56   1780s] #       7fabaef623eb3dbc24e446e3cbf60882ec9c96338f5a2504bba34464696664955d904dea
[05/28 18:03:56   1780s] #       d1792d86a3f1fe709212414394bd824b5d3985cabb12bc0b217ba5931f51cc80ed44f312
[05/28 18:03:56   1780s] #       c4fd9a7b2720f2a1ac270dce80785679c8365568a71c337c8b10dd8a22ff6b4829058473
[05/28 18:03:56   1780s] #       8b9f03d13d2faea1416ad39d8ba5ee465ad56f7864e9a3fdfe64ac855056ad2d46eed562
[05/28 18:03:56   1780s] #       43dd2d13f730b6d73f1133d65bb4a246367803ea03b99a
[05/28 18:03:56   1780s] #
[05/28 18:03:56   1780s] #RTESIG:78da8dd24d0bc2300c0660cffe8a503d4cf02369d735f5a8785511f52a0a750ea683b5fb
[05/28 18:03:56   1780s] #       ff4ebdba8f5cf3f026291d8dcf9b0308b2734a661eb5ba106c0f1291a59991557641f652
[05/28 18:03:56   1780s] #       b74e2b311c8d77fba394081aa2ec155ceaca2954de95e05d08d92b9dfc8862066c279a13
[05/28 18:03:56   1780s] #       10f76bee9d80c887b2ee343803e259e5215b57a19d72ccf04d84e85614f95f434a29209c
[05/28 18:03:56   1780s] #       5bfc1444f7bcb88606a94d775c2c7537d2aabee191a58ff6fd2989a9d79b90b1164259b5
[05/28 18:03:56   1780s] #       0e65e45e43d9507796897b18db6f7966acbfdb921ad9e00dbe1fc64a
[05/28 18:03:56   1780s] #
[05/28 18:03:56   1780s] ### Time Record (Global Routing) is installed.
[05/28 18:03:56   1780s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:03:56   1780s] ### Time Record (Data Preparation) is installed.
[05/28 18:03:56   1780s] #Start routing data preparation on Sun May 28 18:03:56 2023
[05/28 18:03:56   1780s] #
[05/28 18:03:56   1780s] #Minimum voltage of a net in the design = 0.000.
[05/28 18:03:56   1780s] #Maximum voltage of a net in the design = 0.950.
[05/28 18:03:56   1780s] #Voltage range [0.000 - 0.000] has 581 nets.
[05/28 18:03:56   1780s] #Voltage range [0.000 - 0.750] has 50178 nets.
[05/28 18:03:56   1780s] #Voltage range [0.750 - 0.750] has 2 nets.
[05/28 18:03:56   1780s] #Voltage range [0.000 - 0.950] has 436 nets.
[05/28 18:03:56   1780s] #Voltage range [0.750 - 0.950] has 5 nets.
[05/28 18:03:56   1780s] ### Time Record (Cell Pin Access) is installed.
[05/28 18:03:56   1780s] #Initial pin access analysis.
[05/28 18:03:56   1780s] #Detail pin access analysis.
[05/28 18:03:56   1780s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 18:03:56   1780s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/28 18:03:56   1780s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:03:56   1780s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/28 18:03:56   1780s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/28 18:03:57   1781s] #Regenerating Ggrids automatically.
[05/28 18:03:57   1781s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/28 18:03:57   1781s] #Using automatically generated G-grids.
[05/28 18:03:57   1781s] #Done routing data preparation.
[05/28 18:03:57   1781s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.07 (MB), peak = 2135.16 (MB)
[05/28 18:03:57   1781s] ### Time Record (Data Preparation) is uninstalled.
[05/28 18:03:57   1781s] ### Time Record (Special Wire Merging) is installed.
[05/28 18:03:57   1781s] #Merging special wires: starts on Sun May 28 18:03:57 2023 with memory = 1969.81 (MB), peak = 2135.16 (MB)
[05/28 18:03:57   1781s] #
[05/28 18:03:57   1781s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:03:57   1781s] ### Time Record (Special Wire Merging) is uninstalled.
[05/28 18:03:57   1781s] #
[05/28 18:03:57   1781s] #Connectivity extraction summary:
[05/28 18:03:57   1781s] #249 routed net(s) are imported.
[05/28 18:03:57   1781s] #49901 (97.46%) nets are without wires.
[05/28 18:03:57   1781s] #1052 nets are fixed|skipped|trivial (not extracted).
[05/28 18:03:57   1781s] #Total number of nets = 51202.
[05/28 18:03:57   1781s] #
[05/28 18:03:57   1781s] #Start instance access analysis using 1 thread...
[05/28 18:03:57   1781s] ### Time Record (Instance Pin Access) is installed.
[05/28 18:03:59   1783s] #0 instance pins are hard to access
[05/28 18:03:59   1783s] #Instance access analysis statistics:
[05/28 18:03:59   1783s] #Cpu time = 00:00:02
[05/28 18:03:59   1783s] #Elapsed time = 00:00:02
[05/28 18:03:59   1783s] #Increased memory = 9.17 (MB)
[05/28 18:03:59   1783s] #Total memory = 1980.14 (MB)
[05/28 18:03:59   1783s] #Peak memory = 2135.16 (MB)
[05/28 18:03:59   1783s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] #Finished routing data preparation on Sun May 28 18:03:59 2023
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] #Cpu time = 00:00:04
[05/28 18:03:59   1783s] #Elapsed time = 00:00:04
[05/28 18:03:59   1783s] #Increased memory = 32.37 (MB)
[05/28 18:03:59   1783s] #Total memory = 1980.14 (MB)
[05/28 18:03:59   1783s] #Peak memory = 2135.16 (MB)
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] ### Time Record (Global Routing) is installed.
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] #Start global routing on Sun May 28 18:03:59 2023
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1783s] #Start global routing initialization on Sun May 28 18:03:59 2023
[05/28 18:03:59   1783s] #
[05/28 18:03:59   1784s] #Number of eco nets is 0
[05/28 18:03:59   1784s] #
[05/28 18:03:59   1784s] #Start global routing data preparation on Sun May 28 18:03:59 2023
[05/28 18:03:59   1784s] #
[05/28 18:04:00   1784s] ### build_merged_routing_blockage_rect_list starts on Sun May 28 18:04:00 2023 with memory = 1980.23 (MB), peak = 2135.16 (MB)
[05/28 18:04:00   1784s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:00   1784s] #Start routing resource analysis on Sun May 28 18:04:00 2023
[05/28 18:04:00   1784s] #
[05/28 18:04:00   1784s] ### init_is_bin_blocked starts on Sun May 28 18:04:00 2023 with memory = 1980.23 (MB), peak = 2135.16 (MB)
[05/28 18:04:00   1784s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:00   1784s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun May 28 18:04:00 2023 with memory = 1986.06 (MB), peak = 2135.16 (MB)
[05/28 18:04:00   1785s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### adjust_flow_cap starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### adjust_partial_route_blockage starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### set_via_blocked starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### copy_flow starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] #Routing resource analysis is done on Sun May 28 18:04:01 2023
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] ### report_flow_cap starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] #  Resource Analysis:
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 18:04:01   1785s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 18:04:01   1785s] #  --------------------------------------------------------------
[05/28 18:04:01   1785s] #  M1             H        3212        1853       32190    56.15%
[05/28 18:04:01   1785s] #  M2             V        3413        1981       32190    35.95%
[05/28 18:04:01   1785s] #  M3             H        1608         925       32190    35.97%
[05/28 18:04:01   1785s] #  M4             V        1707         990       32190    36.21%
[05/28 18:04:01   1785s] #  M5             H         805         461       32190    35.68%
[05/28 18:04:01   1785s] #  M6             V        1348           0       32190     0.15%
[05/28 18:04:01   1785s] #  M7             H         586          47       32190     0.00%
[05/28 18:04:01   1785s] #  M8             V         621          53       32190     1.23%
[05/28 18:04:01   1785s] #  M9             H         316           0       32190     0.57%
[05/28 18:04:01   1785s] #  MRDL           V         165           0       32190    10.81%
[05/28 18:04:01   1785s] #  --------------------------------------------------------------
[05/28 18:04:01   1785s] #  Total                  13782      19.81%      321900    21.27%
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #  118 nets (0.23%) with 1 preferred extra spacing.
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### analyze_m2_tracks starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### report_initial_resource starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### mark_pg_pins_accessibility starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### set_net_region starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #Global routing data preparation is done on Sun May 28 18:04:01 2023
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] ### prepare_level starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init level 1 starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### Level 1 hgrid = 185 X 174
[05/28 18:04:01   1785s] ### init level 2 starts on Sun May 28 18:04:01 2023 with memory = 1986.59 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### Level 2 hgrid = 47 X 44
[05/28 18:04:01   1785s] ### init level 3 starts on Sun May 28 18:04:01 2023 with memory = 1988.01 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### Level 3 hgrid = 12 X 11  (large_net only)
[05/28 18:04:01   1785s] ### prepare_level_flow starts on Sun May 28 18:04:01 2023 with memory = 1988.43 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge starts on Sun May 28 18:04:01 2023 with memory = 1988.43 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### init_flow_edge starts on Sun May 28 18:04:01 2023 with memory = 1989.53 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### init_flow_edge starts on Sun May 28 18:04:01 2023 with memory = 1989.53 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #Global routing initialization is done on Sun May 28 18:04:01 2023
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1989.53 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] ### routing large nets 
[05/28 18:04:01   1785s] #start global routing iteration 1...
[05/28 18:04:01   1785s] ### init_flow_edge starts on Sun May 28 18:04:01 2023 with memory = 1989.54 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### routing at level 3 (topmost level) iter 0
[05/28 18:04:01   1785s] ### routing at level 2 iter 0 for 0 hboxes
[05/28 18:04:01   1785s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:04:01   1785s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2022.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] #
[05/28 18:04:01   1785s] #start global routing iteration 2...
[05/28 18:04:01   1785s] ### init_flow_edge starts on Sun May 28 18:04:01 2023 with memory = 2022.29 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### cal_flow starts on Sun May 28 18:04:01 2023 with memory = 2022.29 (MB), peak = 2135.16 (MB)
[05/28 18:04:01   1785s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:01   1785s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:04:08   1793s] ### measure_qor starts on Sun May 28 18:04:08 2023 with memory = 2091.24 (MB), peak = 2135.16 (MB)
[05/28 18:04:08   1793s] ### measure_congestion starts on Sun May 28 18:04:08 2023 with memory = 2091.24 (MB), peak = 2135.16 (MB)
[05/28 18:04:08   1793s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:08   1793s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:08   1793s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2091.24 (MB), peak = 2135.16 (MB)
[05/28 18:04:08   1793s] #
[05/28 18:04:08   1793s] #start global routing iteration 3...
[05/28 18:04:09   1793s] ### init_flow_edge starts on Sun May 28 18:04:09 2023 with memory = 2091.24 (MB), peak = 2135.16 (MB)
[05/28 18:04:09   1793s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:09   1793s] ### cal_flow starts on Sun May 28 18:04:09 2023 with memory = 2091.24 (MB), peak = 2135.16 (MB)
[05/28 18:04:09   1793s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:09   1793s] ### routing at level 2 (topmost level) iter 0
[05/28 18:04:10   1794s] ### measure_qor starts on Sun May 28 18:04:10 2023 with memory = 2091.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:10   1794s] ### measure_congestion starts on Sun May 28 18:04:10 2023 with memory = 2091.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:10   1794s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:10   1794s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:10   1794s] ### routing at level 2 (topmost level) iter 1
[05/28 18:04:10   1794s] ### measure_qor starts on Sun May 28 18:04:10 2023 with memory = 2091.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:10   1794s] ### measure_congestion starts on Sun May 28 18:04:10 2023 with memory = 2091.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:10   1794s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:10   1794s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:10   1794s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2091.25 (MB), peak = 2135.16 (MB)
[05/28 18:04:10   1794s] #
[05/28 18:04:10   1794s] #start global routing iteration 4...
[05/28 18:04:10   1794s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:04:12   1796s] ### measure_qor starts on Sun May 28 18:04:12 2023 with memory = 2097.57 (MB), peak = 2135.16 (MB)
[05/28 18:04:12   1796s] ### measure_congestion starts on Sun May 28 18:04:12 2023 with memory = 2097.57 (MB), peak = 2135.16 (MB)
[05/28 18:04:12   1796s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:12   1796s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:12   1796s] ### measure_congestion starts on Sun May 28 18:04:12 2023 with memory = 2097.57 (MB), peak = 2135.16 (MB)
[05/28 18:04:12   1796s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[05/28 18:04:12   1796s] ### routing at level 1 iter 1 for 0 hboxes
[05/28 18:04:59   1843s] ### measure_qor starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1843s] ### measure_congestion starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1843s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:04:59   1843s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:04:59   1843s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1843s] #
[05/28 18:04:59   1843s] ### route_end starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1844s] #
[05/28 18:04:59   1844s] #Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
[05/28 18:04:59   1844s] #Total number of routable nets = 50150.
[05/28 18:04:59   1844s] #Total number of nets in the design = 51202.
[05/28 18:04:59   1844s] #
[05/28 18:04:59   1844s] #49901 routable nets have only global wires.
[05/28 18:04:59   1844s] #249 routable nets have only detail routed wires.
[05/28 18:04:59   1844s] #249 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 18:04:59   1844s] #
[05/28 18:04:59   1844s] #Routed nets constraints summary:
[05/28 18:04:59   1844s] #-----------------------------
[05/28 18:04:59   1844s] #        Rules   Unconstrained  
[05/28 18:04:59   1844s] #-----------------------------
[05/28 18:04:59   1844s] #      Default           49901  
[05/28 18:04:59   1844s] #     CTS_RULE               0  
[05/28 18:04:59   1844s] #-----------------------------
[05/28 18:04:59   1844s] #        Total           49901  
[05/28 18:04:59   1844s] #-----------------------------
[05/28 18:04:59   1844s] #
[05/28 18:04:59   1844s] #Routing constraints summary of the whole design:
[05/28 18:04:59   1844s] #-------------------------------------------------------------
[05/28 18:04:59   1844s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/28 18:04:59   1844s] #-------------------------------------------------------------
[05/28 18:04:59   1844s] #      Default                118            0           49901  
[05/28 18:04:59   1844s] #     CTS_RULE                  0          131               0  
[05/28 18:04:59   1844s] #-------------------------------------------------------------
[05/28 18:04:59   1844s] #        Total                118          131           49901  
[05/28 18:04:59   1844s] #-------------------------------------------------------------
[05/28 18:04:59   1844s] #
[05/28 18:04:59   1844s] ### cal_base_flow starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1844s] ### init_flow_edge starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:04:59   1844s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:04:59   1844s] ### cal_flow starts on Sun May 28 18:04:59 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### report_overcon starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] #
[05/28 18:05:00   1844s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 18:05:00   1844s] #
[05/28 18:05:00   1844s] #                 OverCon       OverCon       OverCon       OverCon          
[05/28 18:05:00   1844s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/28 18:05:00   1844s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon  Flow/Cap
[05/28 18:05:00   1844s] #  ----------------------------------------------------------------------------------------
[05/28 18:05:00   1844s] #  M1           46(0.24%)     11(0.06%)      1(0.01%)      0(0.00%)   (0.30%)     0.56  
[05/28 18:05:00   1844s] #  M2          103(0.49%)     11(0.05%)      1(0.00%)      1(0.00%)   (0.56%)     0.35  
[05/28 18:05:00   1844s] #  M3          167(0.80%)     13(0.06%)      1(0.00%)      1(0.00%)   (0.88%)     0.47  
[05/28 18:05:00   1844s] #  M4            4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)     0.26  
[05/28 18:05:00   1844s] #  M5           11(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)     0.32  
[05/28 18:05:00   1844s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.17  
[05/28 18:05:00   1844s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[05/28 18:05:00   1844s] #  M8            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[05/28 18:05:00   1844s] #  M9            1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[05/28 18:05:00   1844s] #  MRDL          0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 18:05:00   1844s] #  ----------------------------------------------------------------------------------------
[05/28 18:05:00   1844s] #     Total    333(0.13%)     35(0.01%)      3(0.00%)      2(0.00%)   (0.14%)
[05/28 18:05:00   1844s] #
[05/28 18:05:00   1844s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[05/28 18:05:00   1844s] #  Overflow after GR: 0.10% H + 0.05% V
[05/28 18:05:00   1844s] #
[05/28 18:05:00   1844s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### cal_base_flow starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### init_flow_edge starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### cal_flow starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### export_cong_map starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### PDZT_Export::export_cong_map starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### import_cong_map starts on Sun May 28 18:05:00 2023 with memory = 2126.71 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] #Hotspot report including placement blocked areas
[05/28 18:05:00   1844s] OPERPROF: Starting HotSpotCal at level 1, MEM:2472.1M
[05/28 18:05:00   1844s] [hotspot] +------------+---------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/28 18:05:00   1844s] [hotspot] +------------+---------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |    M1(H)   |       3481.22 |       3642.89 |
[05/28 18:05:00   1844s] [hotspot] |    M2(V)   |          5.56 |         17.56 |
[05/28 18:05:00   1844s] [hotspot] |    M3(H)   |         16.67 |        123.56 |
[05/28 18:05:00   1844s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[05/28 18:05:00   1844s] [hotspot] |    M5(H)   |          4.00 |          6.67 |
[05/28 18:05:00   1844s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[05/28 18:05:00   1844s] [hotspot] |    M7(H)   |          0.89 |          3.56 |
[05/28 18:05:00   1844s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[05/28 18:05:00   1844s] [hotspot] |    M9(H)   |          0.00 |          0.00 |
[05/28 18:05:00   1844s] [hotspot] |   MRDL(V)   |          0.89 |          3.11 |
[05/28 18:05:00   1844s] [hotspot] +------------+---------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |   worst    | (M1)  3481.22 | (M1)  3642.89 |
[05/28 18:05:00   1844s] [hotspot] +------------+---------------+---------------+
[05/28 18:05:00   1844s] [hotspot] | all layers |         14.33 |         30.56 |
[05/28 18:05:00   1844s] [hotspot] +------------+---------------+---------------+
[05/28 18:05:00   1844s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 14.33, normalized total congestion hotspot area = 30.56 (area is in unit of 4 std-cell row bins)
[05/28 18:05:00   1844s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 14.33/30.56 (area is in unit of 4 std-cell row bins)
[05/28 18:05:00   1844s] [hotspot] max/total 14.33/30.56, big hotspot (>10) total 14.33
[05/28 18:05:00   1844s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |  1  |    80.25   267.52   100.32   307.65 |       14.33   |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |  2  |   274.21   494.91   287.58   514.98 |        4.22   |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |  3  |   147.13   187.26   160.51   200.64 |        3.11   |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |  4  |   147.13    46.81   160.51    60.19 |        0.89   |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] [hotspot] |  5  |   127.07   173.89   140.45   187.26 |        0.89   |
[05/28 18:05:00   1844s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:05:00   1844s] Top 5 hotspots total area: 23.44
[05/28 18:05:00   1844s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.100, REAL:0.095, MEM:2472.1M
[05/28 18:05:00   1844s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1844s] ### update starts on Sun May 28 18:05:00 2023 with memory = 2126.73 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1844s] #Complete Global Routing.
[05/28 18:05:00   1845s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:05:00   1845s] #Total wire length = 1184358 um.
[05/28 18:05:00   1845s] #Total half perimeter of net bounding box = 1016806 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M1 = 41902 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M2 = 368421 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M3 = 250747 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M4 = 189479 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M5 = 125198 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M6 = 116054 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M7 = 65818 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M8 = 12989 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER M9 = 13513 um.
[05/28 18:05:00   1845s] #Total wire length on LAYER MRDL = 237 um.
[05/28 18:05:00   1845s] #Total number of vias = 314711
[05/28 18:05:00   1845s] #Up-Via Summary (total 314711):
[05/28 18:05:00   1845s] #           
[05/28 18:05:00   1845s] #-----------------------
[05/28 18:05:00   1845s] # M1             171600
[05/28 18:05:00   1845s] # M2              82593
[05/28 18:05:00   1845s] # M3              28387
[05/28 18:05:00   1845s] # M4              19429
[05/28 18:05:00   1845s] # M5               6385
[05/28 18:05:00   1845s] # M6               4307
[05/28 18:05:00   1845s] # M7               1140
[05/28 18:05:00   1845s] # M8                818
[05/28 18:05:00   1845s] # M9                 52
[05/28 18:05:00   1845s] #-----------------------
[05/28 18:05:00   1845s] #                314711 
[05/28 18:05:00   1845s] #
[05/28 18:05:00   1845s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1845s] ### report_overcon starts on Sun May 28 18:05:00 2023 with memory = 2126.75 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1845s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:00   1845s] ### report_overcon starts on Sun May 28 18:05:00 2023 with memory = 2126.75 (MB), peak = 2135.16 (MB)
[05/28 18:05:00   1845s] #Max overcon = 11 tracks.
[05/28 18:05:00   1845s] #Total overcon = 0.14%.
[05/28 18:05:00   1845s] #Worst layer Gcell overcon rate = 0.88%.
[05/28 18:05:00   1845s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:01   1845s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.1 GB
[05/28 18:05:01   1845s] #
[05/28 18:05:01   1845s] #Global routing statistics:
[05/28 18:05:01   1845s] #Cpu time = 00:01:01
[05/28 18:05:01   1845s] #Elapsed time = 00:01:01
[05/28 18:05:01   1845s] #Increased memory = 146.61 (MB)
[05/28 18:05:01   1845s] #Total memory = 2126.75 (MB)
[05/28 18:05:01   1845s] #Peak memory = 2135.16 (MB)
[05/28 18:05:01   1845s] #
[05/28 18:05:01   1845s] #Finished global routing on Sun May 28 18:05:01 2023
[05/28 18:05:01   1845s] #
[05/28 18:05:01   1845s] #
[05/28 18:05:01   1845s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:05:01   1845s] ### Time Record (Track Assignment) is installed.
[05/28 18:05:01   1845s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:05:01   1845s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2034.70 (MB), peak = 2135.16 (MB)
[05/28 18:05:01   1845s] ### Time Record (Track Assignment) is installed.
[05/28 18:05:01   1846s] #Start Track Assignment.
[05/28 18:05:10   1855s] #Done with 52979 horizontal wires in 2 hboxes and 82594 vertical wires in 2 hboxes.
[05/28 18:05:20   1864s] #Done with 8123 horizontal wires in 2 hboxes and 19434 vertical wires in 2 hboxes.
[05/28 18:05:22   1866s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[05/28 18:05:22   1866s] #
[05/28 18:05:22   1866s] #Track assignment summary:
[05/28 18:05:22   1866s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/28 18:05:22   1866s] #------------------------------------------------------------------------
[05/28 18:05:22   1866s] # M1         41373.14 	  6.09%  	  0.00% 	  6.08%
[05/28 18:05:22   1866s] # M2        351786.97 	  0.43%  	  0.00% 	  0.38%
[05/28 18:05:22   1866s] # M3        220205.33 	  0.35%  	  0.00% 	  0.19%
[05/28 18:05:22   1866s] # M4        160814.28 	  0.56%  	  0.00% 	  0.53%
[05/28 18:05:22   1866s] # M5        110363.02 	  0.21%  	  0.00% 	  0.05%
[05/28 18:05:22   1866s] # M6         93784.24 	  0.03%  	  0.00% 	  0.00%
[05/28 18:05:22   1866s] # M7         64027.44 	  0.03%  	  0.00% 	  0.00%
[05/28 18:05:22   1866s] # M8         12564.57 	  0.00%  	  0.00% 	  0.00%
[05/28 18:05:22   1866s] # M9         13350.09 	  0.01%  	  0.00% 	  0.00%
[05/28 18:05:22   1866s] # MRDL         273.32 	  0.00%  	  0.00% 	  0.00%
[05/28 18:05:22   1866s] #------------------------------------------------------------------------
[05/28 18:05:22   1866s] # All     1068542.41  	  0.56% 	  0.00% 	  0.00%
[05/28 18:05:22   1866s] #Complete Track Assignment.
[05/28 18:05:22   1866s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:05:22   1866s] #Total wire length = 1215410 um.
[05/28 18:05:22   1866s] #Total half perimeter of net bounding box = 1016806 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M1 = 78323 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M2 = 362207 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M3 = 255047 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M4 = 187188 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M5 = 124757 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M6 = 115772 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M7 = 65589 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M8 = 12828 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER M9 = 13475 um.
[05/28 18:05:22   1866s] #Total wire length on LAYER MRDL = 225 um.
[05/28 18:05:22   1866s] #Total number of vias = 314711
[05/28 18:05:22   1866s] #Up-Via Summary (total 314711):
[05/28 18:05:22   1866s] #           
[05/28 18:05:22   1866s] #-----------------------
[05/28 18:05:22   1866s] # M1             171600
[05/28 18:05:22   1866s] # M2              82593
[05/28 18:05:22   1866s] # M3              28387
[05/28 18:05:22   1866s] # M4              19429
[05/28 18:05:22   1866s] # M5               6385
[05/28 18:05:22   1866s] # M6               4307
[05/28 18:05:22   1866s] # M7               1140
[05/28 18:05:22   1866s] # M8                818
[05/28 18:05:22   1866s] # M9                 52
[05/28 18:05:22   1866s] #-----------------------
[05/28 18:05:22   1866s] #                314711 
[05/28 18:05:22   1866s] #
[05/28 18:05:22   1866s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:05:22   1866s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2080.07 (MB), peak = 2135.16 (MB)
[05/28 18:05:22   1866s] #
[05/28 18:05:22   1866s] #number of short segments in preferred routing layers
[05/28 18:05:22   1866s] #	
[05/28 18:05:22   1866s] #	
[05/28 18:05:22   1866s] #
[05/28 18:05:22   1866s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 18:05:22   1866s] #Cpu time = 00:01:27
[05/28 18:05:22   1866s] #Elapsed time = 00:01:27
[05/28 18:05:22   1866s] #Increased memory = 133.50 (MB)
[05/28 18:05:22   1866s] #Total memory = 2081.27 (MB)
[05/28 18:05:22   1866s] #Peak memory = 2135.16 (MB)
[05/28 18:05:22   1867s] ### Time Record (Detail Routing) is installed.
[05/28 18:05:23   1867s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/28 18:05:24   1868s] #
[05/28 18:05:24   1868s] #Start Detail Routing..
[05/28 18:05:24   1868s] #start initial detail routing ...
[05/28 18:05:24   1868s] ### Design has 0 dirty nets, 53016 dirty-areas), has valid drcs
[05/28 18:12:42   2307s] #   number of violations = 199
[05/28 18:12:42   2307s] #
[05/28 18:12:42   2307s] #    By Layer and Type :
[05/28 18:12:42   2307s] #	         MetSpc    Short   Totals
[05/28 18:12:42   2307s] #	M1            8       50       58
[05/28 18:12:42   2307s] #	M2            3       15       18
[05/28 18:12:42   2307s] #	M3            0        0        0
[05/28 18:12:42   2307s] #	M4           61       45      106
[05/28 18:12:42   2307s] #	M5            0        4        4
[05/28 18:12:42   2307s] #	M6            2       10       12
[05/28 18:12:42   2307s] #	M7            0        1        1
[05/28 18:12:42   2307s] #	Totals       74      125      199
[05/28 18:12:42   2307s] #cpu time = 00:07:19, elapsed time = 00:07:18, memory = 2698.73 (MB), peak = 2700.25 (MB)
[05/28 18:12:42   2307s] #start 1st optimization iteration ...
[05/28 18:12:49   2314s] #   number of violations = 10
[05/28 18:12:49   2314s] #
[05/28 18:12:49   2314s] #    By Layer and Type :
[05/28 18:12:49   2314s] #	         MetSpc    Short   Totals
[05/28 18:12:49   2314s] #	M1            0        0        0
[05/28 18:12:49   2314s] #	M2            1        5        6
[05/28 18:12:49   2314s] #	M3            0        0        0
[05/28 18:12:49   2314s] #	M4            1        3        4
[05/28 18:12:49   2314s] #	Totals        2        8       10
[05/28 18:12:49   2314s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2700.93 (MB), peak = 2701.67 (MB)
[05/28 18:12:49   2314s] #start 2nd optimization iteration ...
[05/28 18:12:50   2315s] #   number of violations = 7
[05/28 18:12:50   2315s] #
[05/28 18:12:50   2315s] #    By Layer and Type :
[05/28 18:12:50   2315s] #	         MetSpc    Short   Totals
[05/28 18:12:50   2315s] #	M1            0        0        0
[05/28 18:12:50   2315s] #	M2            1        5        6
[05/28 18:12:50   2315s] #	M3            1        0        1
[05/28 18:12:50   2315s] #	Totals        2        5        7
[05/28 18:12:50   2315s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2700.21 (MB), peak = 2701.67 (MB)
[05/28 18:12:50   2315s] #start 3rd optimization iteration ...
[05/28 18:12:52   2317s] #   number of violations = 0
[05/28 18:12:52   2317s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2699.86 (MB), peak = 2701.67 (MB)
[05/28 18:12:53   2318s] #Complete Detail Routing.
[05/28 18:12:53   2318s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:12:53   2318s] #Total wire length = 1137915 um.
[05/28 18:12:53   2318s] #Total half perimeter of net bounding box = 1016806 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M1 = 40790 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M2 = 363980 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M3 = 305709 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M4 = 160066 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M5 = 79212 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M6 = 104198 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M7 = 58400 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M8 = 12715 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER M9 = 12845 um.
[05/28 18:12:53   2318s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:12:53   2318s] #Total number of vias = 367017
[05/28 18:12:53   2318s] #Up-Via Summary (total 367017):
[05/28 18:12:53   2318s] #           
[05/28 18:12:53   2318s] #-----------------------
[05/28 18:12:53   2318s] # M1             186857
[05/28 18:12:53   2318s] # M2             137364
[05/28 18:12:53   2318s] # M3              25834
[05/28 18:12:53   2318s] # M4               8563
[05/28 18:12:53   2318s] # M5               4283
[05/28 18:12:53   2318s] # M6               2835
[05/28 18:12:53   2318s] # M7                820
[05/28 18:12:53   2318s] # M8                461
[05/28 18:12:53   2318s] #-----------------------
[05/28 18:12:53   2318s] #                367017 
[05/28 18:12:53   2318s] #
[05/28 18:12:53   2318s] #Total number of DRC violations = 0
[05/28 18:12:53   2318s] ### Time Record (Detail Routing) is uninstalled.
[05/28 18:12:53   2318s] #Cpu time = 00:07:32
[05/28 18:12:53   2318s] #Elapsed time = 00:07:31
[05/28 18:12:53   2318s] #Increased memory = -33.54 (MB)
[05/28 18:12:53   2318s] #Total memory = 2047.88 (MB)
[05/28 18:12:53   2318s] #Peak memory = 2701.67 (MB)
[05/28 18:12:54   2319s] ### Time Record (Post Route Via Swapping) is installed.
[05/28 18:12:54   2319s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/28 18:12:54   2319s] #
[05/28 18:12:54   2319s] #Start Post Route via swapping...
[05/28 18:12:54   2319s] #83.40% of area are rerouted by ECO routing.
[05/28 18:13:33   2358s] #   number of violations = 0
[05/28 18:13:33   2358s] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 2050.45 (MB), peak = 2701.67 (MB)
[05/28 18:13:33   2358s] #CELL_VIEW ORCA_TOP,init has no DRC violation.
[05/28 18:13:33   2358s] #Total number of DRC violations = 0
[05/28 18:13:33   2358s] #Post Route via swapping is done.
[05/28 18:13:33   2358s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/28 18:13:33   2358s] #Total number of nets with non-default rule or having extra spacing = 249
[05/28 18:13:33   2358s] #Total wire length = 1137915 um.
[05/28 18:13:33   2358s] #Total half perimeter of net bounding box = 1016806 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M1 = 40790 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M2 = 363980 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M3 = 305709 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M4 = 160066 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M5 = 79212 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M6 = 104198 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M7 = 58400 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M8 = 12715 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER M9 = 12845 um.
[05/28 18:13:33   2358s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:13:33   2358s] #Total number of vias = 367017
[05/28 18:13:33   2358s] #Total number of multi-cut vias = 1692 (  0.5%)
[05/28 18:13:33   2358s] #Total number of single cut vias = 365325 ( 99.5%)
[05/28 18:13:33   2358s] #Up-Via Summary (total 367017):
[05/28 18:13:33   2358s] #                   single-cut          multi-cut      Total
[05/28 18:13:33   2358s] #-----------------------------------------------------------
[05/28 18:13:33   2358s] # M1            186554 ( 99.8%)       303 (  0.2%)     186857
[05/28 18:13:33   2358s] # M2            136994 ( 99.7%)       370 (  0.3%)     137364
[05/28 18:13:33   2358s] # M3             25484 ( 98.6%)       350 (  1.4%)      25834
[05/28 18:13:33   2358s] # M4              8229 ( 96.1%)       334 (  3.9%)       8563
[05/28 18:13:33   2358s] # M5              3950 ( 92.2%)       333 (  7.8%)       4283
[05/28 18:13:33   2358s] # M6              2833 ( 99.9%)         2 (  0.1%)       2835
[05/28 18:13:33   2358s] # M7               820 (100.0%)         0 (  0.0%)        820
[05/28 18:13:33   2358s] # M8               461 (100.0%)         0 (  0.0%)        461
[05/28 18:13:33   2358s] #-----------------------------------------------------------
[05/28 18:13:33   2358s] #               365325 ( 99.5%)      1692 (  0.5%)     367017 
[05/28 18:13:33   2358s] #
[05/28 18:13:34   2359s] #detailRoute Statistics:
[05/28 18:13:34   2359s] #Cpu time = 00:08:12
[05/28 18:13:34   2359s] #Elapsed time = 00:08:11
[05/28 18:13:34   2359s] #Increased memory = -33.03 (MB)
[05/28 18:13:34   2359s] #Total memory = 2048.39 (MB)
[05/28 18:13:34   2359s] #Peak memory = 2701.67 (MB)
[05/28 18:13:34   2359s] ### Time Record (DB Export) is installed.
[05/28 18:13:35   2360s] ### Time Record (DB Export) is uninstalled.
[05/28 18:13:35   2360s] ### Time Record (Post Callback) is installed.
[05/28 18:13:35   2361s] ### Time Record (Post Callback) is uninstalled.
[05/28 18:13:35   2361s] #
[05/28 18:13:35   2361s] #globalDetailRoute statistics:
[05/28 18:13:35   2361s] #Cpu time = 00:10:15
[05/28 18:13:35   2361s] #Elapsed time = 00:10:14
[05/28 18:13:35   2361s] #Increased memory = 23.21 (MB)
[05/28 18:13:35   2361s] #Total memory = 1917.94 (MB)
[05/28 18:13:35   2361s] #Peak memory = 2701.67 (MB)
[05/28 18:13:35   2361s] #Number of warnings = 1
[05/28 18:13:35   2361s] #Total number of warnings = 11
[05/28 18:13:35   2361s] #Number of fails = 0
[05/28 18:13:35   2361s] #Total number of fails = 0
[05/28 18:13:35   2361s] #Complete globalDetailRoute on Sun May 28 18:13:35 2023
[05/28 18:13:35   2361s] #
[05/28 18:13:35   2361s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 18:13:36   2361s] % End globalDetailRoute (date=05/28 18:13:35, total cpu=0:10:15, real=0:10:14, peak res=2701.7M, current mem=1916.6M)
[05/28 18:13:36   2361s] #Default setup view is reset to test_worst_scenario.
[05/28 18:13:36   2361s] #Default setup view is reset to test_worst_scenario.
[05/28 18:13:36   2361s] #routeDesign: cpu time = 00:11:02, elapsed time = 00:11:00, memory = 1858.91 (MB), peak = 2701.67 (MB)
[05/28 18:13:36   2361s] 
[05/28 18:13:36   2361s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:13:36   2361s] Severity  ID               Count  Summary                                  
[05/28 18:13:36   2361s] WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
[05/28 18:13:36   2361s] *** Message Summary: 1 warning(s), 0 error(s)
[05/28 18:13:36   2361s] 
[05/28 18:13:36   2361s] ### Time Record (routeDesign) is uninstalled.
[05/28 18:13:36   2361s] ### 
[05/28 18:13:36   2361s] ###   Scalability Statistics
[05/28 18:13:36   2361s] ### 
[05/28 18:13:36   2361s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:13:36   2361s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/28 18:13:36   2361s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:13:36   2361s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/28 18:13:36   2361s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/28 18:13:36   2361s] ###   Timing Data Generation        |        00:00:31|        00:00:31|             1.0|
[05/28 18:13:36   2361s] ###   DB Import                     |        00:00:05|        00:00:05|             1.0|
[05/28 18:13:36   2361s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[05/28 18:13:36   2361s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/28 18:13:36   2361s] ###   Instance Pin Access           |        00:00:05|        00:00:05|             1.0|
[05/28 18:13:36   2361s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/28 18:13:36   2361s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/28 18:13:36   2361s] ###   Global Routing                |        00:01:04|        00:01:04|             1.0|
[05/28 18:13:36   2361s] ###   Track Assignment              |        00:00:22|        00:00:22|             1.0|
[05/28 18:13:36   2361s] ###   Detail Routing                |        00:08:06|        00:08:05|             1.0|
[05/28 18:13:36   2361s] ###   Post Route Via Swapping       |        00:00:39|        00:00:39|             1.0|
[05/28 18:13:36   2361s] ###   Entire Command                |        00:11:02|        00:11:00|             1.0|
[05/28 18:13:36   2361s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:13:36   2361s] ### 
[05/28 18:13:36   2361s] #% End routeDesign (date=05/28 18:13:36, total cpu=0:11:02, real=0:11:01, peak res=2701.7M, current mem=1858.9M)
[05/28 18:13:36   2361s] <CMD> optDesign -postRoute -setup -hold
[05/28 18:13:36   2361s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1858.9M, totSessionCpu=0:39:22 **
[05/28 18:13:36   2361s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 18:13:36   2361s] Enable merging buffers from different footprints for postRoute code for MSV designs
[05/28 18:13:38   2363s] Need call spDPlaceInit before registerPrioInstLoc.
[05/28 18:13:39   2364s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/28 18:13:39   2364s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/28 18:13:39   2364s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/28 18:13:39   2364s] [GPS-MSV] Related mode (msv/opt) setting
[05/28 18:13:39   2364s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/28 18:13:39   2364s] Switching SI Aware to true by default in postroute mode   
[05/28 18:13:39   2364s] GigaOpt running with 1 threads.
[05/28 18:13:39   2364s] Info: 1 threads available for lower-level modules during optimization.
[05/28 18:13:39   2364s] OPERPROF: Starting DPlace-Init at level 1, MEM:2452.1M
[05/28 18:13:39   2364s] z: 2, totalTracks: 1
[05/28 18:13:39   2364s] z: 4, totalTracks: 1
[05/28 18:13:39   2364s] z: 6, totalTracks: 1
[05/28 18:13:39   2364s] z: 8, totalTracks: 1
[05/28 18:13:39   2364s] #spOpts: N=28 autoPA advPA 
[05/28 18:13:39   2364s] All LLGs are deleted
[05/28 18:13:39   2364s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2452.1M
[05/28 18:13:39   2364s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2452.1M
[05/28 18:13:39   2364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2452.1M
[05/28 18:13:39   2364s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2452.1M
[05/28 18:13:39   2364s] Core basic site is unit
[05/28 18:13:39   2364s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:13:39   2364s] SiteArray: use 9,633,792 bytes
[05/28 18:13:39   2364s] SiteArray: current memory after site array memory allocation 2461.3M
[05/28 18:13:39   2364s] SiteArray: FP blocked sites are writable
[05/28 18:13:39   2364s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:13:39   2364s] SiteArray: use 2,625,536 bytes
[05/28 18:13:39   2364s] SiteArray: current memory after site array memory allocation 2463.8M
[05/28 18:13:39   2364s] SiteArray: FP blocked sites are writable
[05/28 18:13:39   2364s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:13:39   2364s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:13:39   2364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:13:39   2364s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2463.8M
[05/28 18:13:39   2364s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:13:39   2364s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2463.8M
[05/28 18:13:39   2364s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:13:39   2364s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.280, REAL:0.284, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF:     Starting CMU at level 3, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.014, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.330, REAL:0.336, MEM:2463.8M
[05/28 18:13:39   2364s] 
[05/28 18:13:39   2364s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2463.8MB).
[05/28 18:13:39   2364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.480, REAL:0.483, MEM:2463.8M
[05/28 18:13:39   2364s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:13:39   2364s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/28 18:13:39   2364s] 	Cell FOOT2X16_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X16_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X16_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X2_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X2_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X2_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X32_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X32_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X32_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X4_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X4_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X4_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X8_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X8_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOT2X8_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOTX16_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOTX16_LVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOTX16_RVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOTX2_HVT, site unit.
[05/28 18:13:39   2364s] 	Cell FOOTX2_LVT, site unit.
[05/28 18:13:39   2364s] 	...
[05/28 18:13:39   2364s] 	Reporting only the 20 first cells found...
[05/28 18:13:39   2364s] .
[05/28 18:13:39   2364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2463.8M
[05/28 18:13:39   2364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.260, REAL:0.263, MEM:2463.8M
[05/28 18:13:39   2364s] 
[05/28 18:13:39   2364s] Creating Lib Analyzer ...
[05/28 18:13:39   2365s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[05/28 18:13:39   2365s] Type 'man IMPOPT-7077' for more detail.
[05/28 18:13:39   2365s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:13:39   2365s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:13:39   2365s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:13:39   2365s] 
[05/28 18:13:40   2365s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:26 mem=2469.8M
[05/28 18:13:40   2365s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:26 mem=2469.8M
[05/28 18:13:40   2365s] Creating Lib Analyzer, finished. 
[05/28 18:13:40   2365s] OPERPROF: Starting DPlace-Init at level 1, MEM:2469.8M
[05/28 18:13:40   2365s] z: 2, totalTracks: 1
[05/28 18:13:40   2365s] z: 4, totalTracks: 1
[05/28 18:13:40   2365s] z: 6, totalTracks: 1
[05/28 18:13:40   2365s] z: 8, totalTracks: 1
[05/28 18:13:40   2365s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:13:40   2366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2469.8M
[05/28 18:13:41   2366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.178, MEM:2469.8M
[05/28 18:13:41   2366s] 
[05/28 18:13:41   2366s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2469.8MB).
[05/28 18:13:41   2366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.292, MEM:2469.8M
[05/28 18:13:41   2366s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2469.8M
[05/28 18:13:41   2366s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.242, MEM:2469.8M
[05/28 18:13:41   2366s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1914.7M, totSessionCpu=0:39:27 **
[05/28 18:13:41   2366s] Existing Dirty Nets : 0
[05/28 18:13:41   2366s] New Signature Flow (optDesignCheckOptions) ....
[05/28 18:13:41   2366s] #Taking db snapshot
[05/28 18:13:41   2366s] #Taking db snapshot ... done
[05/28 18:13:41   2366s] OPERPROF: Starting checkPlace at level 1, MEM:2469.8M
[05/28 18:13:41   2366s] z: 2, totalTracks: 1
[05/28 18:13:41   2366s] z: 4, totalTracks: 1
[05/28 18:13:41   2366s] z: 6, totalTracks: 1
[05/28 18:13:41   2366s] z: 8, totalTracks: 1
[05/28 18:13:41   2366s] #spOpts: N=28 autoPA advPA 
[05/28 18:13:41   2366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2469.8M
[05/28 18:13:41   2366s] Info: 96 insts are soft-fixed.
[05/28 18:13:41   2366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.135, MEM:2469.8M
[05/28 18:13:41   2366s] 
[05/28 18:13:41   2366s] Begin checking placement ... (start mem=2469.8M, init mem=2469.8M)
[05/28 18:13:41   2366s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2469.8M
[05/28 18:13:41   2366s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:2469.8M
[05/28 18:13:41   2366s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.220, REAL:0.218, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.024, MEM:2469.8M
[05/28 18:13:42   2367s] *info: Placed = 47563          (Fixed = 381)
[05/28 18:13:42   2367s] *info: Unplaced = 0           
[05/28 18:13:42   2367s] Placement Density:42.48%(153050/360301)
[05/28 18:13:42   2367s] Placement Density (including fixed std cells):42.57%(153634/360885)
[05/28 18:13:42   2367s] PowerDomain Density <PD_RISC_CORE>:5.40%(6003/111155)
[05/28 18:13:42   2367s] PowerDomain Density <PD_ORCA_TOP>:59.02%(147047/249146)
[05/28 18:13:42   2367s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.021, MEM:2458.1M
[05/28 18:13:42   2367s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2458.1M)
[05/28 18:13:42   2367s] OPERPROF: Finished checkPlace at level 1, CPU:0.580, REAL:0.570, MEM:2458.1M
[05/28 18:13:42   2367s]  Initial DC engine is -> aae
[05/28 18:13:42   2367s]  
[05/28 18:13:42   2367s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/28 18:13:42   2367s]  
[05/28 18:13:42   2367s]  
[05/28 18:13:42   2367s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/28 18:13:42   2367s]  
[05/28 18:13:42   2367s] Reset EOS DB
[05/28 18:13:42   2367s] Ignoring AAE DB Resetting ...
[05/28 18:13:42   2367s]  Set Options for AAE Based Opt flow 
[05/28 18:13:42   2367s] *** optDesign -postRoute ***
[05/28 18:13:42   2367s] DRC Margin: user margin 0.0; extra margin 0
[05/28 18:13:42   2367s] Setup Target Slack: user slack 0
[05/28 18:13:42   2367s] Hold Target Slack: user slack 0
[05/28 18:13:42   2367s] Opt: RC extraction mode changed to 'detail'
[05/28 18:13:42   2367s] All LLGs are deleted
[05/28 18:13:42   2367s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2458.1M
[05/28 18:13:42   2367s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2458.1M
[05/28 18:13:42   2367s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2458.1M
[05/28 18:13:42   2367s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2458.1M
[05/28 18:13:42   2367s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.082, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.008, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.270, REAL:0.272, MEM:2469.8M
[05/28 18:13:42   2367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.309, MEM:2469.8M
[05/28 18:13:42   2367s] 
[05/28 18:13:42   2367s] Deleting Cell Server ...
[05/28 18:13:42   2367s] Deleting Lib Analyzer.
[05/28 18:13:42   2367s] Multi-VT timing optimization disabled based on library information.
[05/28 18:13:42   2367s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 18:13:42   2367s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:13:42   2367s] Summary for sequential cells identification: 
[05/28 18:13:42   2367s]   Identified SBFF number: 126
[05/28 18:13:42   2367s]   Identified MBFF number: 0
[05/28 18:13:42   2367s]   Identified SB Latch number: 0
[05/28 18:13:42   2367s]   Identified MB Latch number: 0
[05/28 18:13:42   2367s]   Not identified SBFF number: 180
[05/28 18:13:42   2367s]   Not identified MBFF number: 0
[05/28 18:13:42   2367s]   Not identified SB Latch number: 0
[05/28 18:13:42   2367s]   Not identified MB Latch number: 0
[05/28 18:13:42   2367s]   Number of sequential cells which are not FFs: 78
[05/28 18:13:42   2367s]  Visiting view : test_worst_scenario
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]  Visiting view : func_worst_scenario
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]  Visiting view : test_best_scenario
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]  Visiting view : func_best_scenario
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:13:42   2367s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:13:42   2367s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:13:42   2367s]  Setting StdDelay to 10.90
[05/28 18:13:42   2367s] Creating Cell Server, finished. 
[05/28 18:13:42   2367s] 
[05/28 18:13:42   2368s] Deleting Cell Server ...
[05/28 18:13:42   2368s] ** INFO : this run is activating 'postRoute' automaton
[05/28 18:13:42   2368s] #USet: Electrify Fences = 1
[05/28 18:13:42   2368s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 18:13:42   2368s] Type 'man IMPEXT-6191' for more detail.
[05/28 18:13:42   2368s] Extraction called for design 'ORCA_TOP' of instances=47563 and nets=51202 using extraction engine 'postRoute' at effort level 'low' .
[05/28 18:13:42   2368s] PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
[05/28 18:13:42   2368s] RC Extraction called in multi-corner(2) mode.
[05/28 18:13:43   2368s] Process corner(s) are loaded.
[05/28 18:13:43   2368s]  Corner: cmax
[05/28 18:13:43   2368s]  Corner: cmin
[05/28 18:13:43   2368s] extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d  -extended
[05/28 18:13:43   2368s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/28 18:13:43   2368s]       RC Corner Indexes            0       1   
[05/28 18:13:43   2368s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:13:43   2368s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[05/28 18:13:43   2368s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:13:43   2368s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:13:43   2368s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:13:43   2368s] Shrink Factor                : 1.00000
[05/28 18:13:44   2369s] LayerId::1 widthSet size::4
[05/28 18:13:44   2369s] LayerId::2 widthSet size::4
[05/28 18:13:44   2369s] LayerId::3 widthSet size::5
[05/28 18:13:44   2369s] LayerId::4 widthSet size::5
[05/28 18:13:44   2369s] LayerId::5 widthSet size::5
[05/28 18:13:44   2369s] LayerId::6 widthSet size::5
[05/28 18:13:44   2369s] LayerId::7 widthSet size::5
[05/28 18:13:44   2369s] LayerId::8 widthSet size::5
[05/28 18:13:44   2369s] LayerId::9 widthSet size::4
[05/28 18:13:44   2369s] LayerId::10 widthSet size::2
[05/28 18:13:44   2369s] Initializing multi-corner capacitance tables ... 
[05/28 18:13:44   2369s] Initializing multi-corner resistance tables ...
[05/28 18:13:44   2369s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332245 ; uaWl: 1.000000 ; uaWlH: 0.348100 ; aWlH: 0.000000 ; Pmax: 0.873900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:13:45   2370s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2463.8M)
[05/28 18:13:45   2370s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for storing RC.
[05/28 18:13:45   2371s] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 2675.0M)
[05/28 18:13:46   2371s] Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2675.0M)
[05/28 18:13:46   2372s] Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 2675.0M)
[05/28 18:13:47   2372s] Extracted 40.0003% (CPU Time= 0:00:03.5  MEM= 2675.0M)
[05/28 18:13:47   2373s] Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 2675.0M)
[05/28 18:13:48   2373s] Extracted 60.0004% (CPU Time= 0:00:04.4  MEM= 2679.0M)
[05/28 18:13:49   2374s] Extracted 70.0002% (CPU Time= 0:00:05.5  MEM= 2679.0M)
[05/28 18:13:50   2376s] Extracted 80.0003% (CPU Time= 0:00:06.8  MEM= 2679.0M)
[05/28 18:13:53   2378s] Extracted 90.0004% (CPU Time= 0:00:09.2  MEM= 2679.0M)
[05/28 18:13:55   2381s] Extracted 100% (CPU Time= 0:00:11.8  MEM= 2679.0M)
[05/28 18:13:56   2381s] Number of Extracted Resistors     : 829783
[05/28 18:13:56   2381s] Number of Extracted Ground Cap.   : 860983
[05/28 18:13:56   2381s] Number of Extracted Coupling Cap. : 2771904
[05/28 18:13:56   2381s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2639.023M)
[05/28 18:13:56   2381s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/28 18:13:56   2381s]  Corner: cmax
[05/28 18:13:56   2381s]  Corner: cmin
[05/28 18:13:56   2381s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2639.0M)
[05/28 18:13:56   2381s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb_Filter.rcdb.d' for storing RC.
[05/28 18:13:57   2382s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50148 access done (mem: 2639.023M)
[05/28 18:13:57   2382s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2639.023M)
[05/28 18:13:57   2382s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2639.023M)
[05/28 18:13:57   2382s] processing rcdb (/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d) for hinst (top) of cell (ORCA_TOP);
[05/28 18:13:58   2384s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 0 access done (mem: 2639.023M)
[05/28 18:13:58   2384s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=2639.023M)
[05/28 18:13:58   2384s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.3  Real Time: 0:00:16.0  MEM: 2639.023M)
[05/28 18:13:58   2384s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2639.023M)
[05/28 18:13:58   2384s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2639.0M)
[05/28 18:13:58   2384s] LayerId::1 widthSet size::4
[05/28 18:13:58   2384s] LayerId::2 widthSet size::4
[05/28 18:13:58   2384s] LayerId::3 widthSet size::5
[05/28 18:13:58   2384s] LayerId::4 widthSet size::5
[05/28 18:13:58   2384s] LayerId::5 widthSet size::5
[05/28 18:13:58   2384s] LayerId::6 widthSet size::5
[05/28 18:13:58   2384s] LayerId::7 widthSet size::5
[05/28 18:13:58   2384s] LayerId::8 widthSet size::5
[05/28 18:13:58   2384s] LayerId::9 widthSet size::4
[05/28 18:13:58   2384s] LayerId::10 widthSet size::2
[05/28 18:13:58   2384s] Initializing multi-corner capacitance tables ... 
[05/28 18:13:58   2384s] Initializing multi-corner resistance tables ...
[05/28 18:13:58   2385s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332245 ; uaWl: 1.000000 ; uaWlH: 0.348100 ; aWlH: 0.000000 ; Pmax: 0.873900 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:13:59   2385s] Starting delay calculation for Setup views
[05/28 18:13:59   2385s] AAE DB initialization (MEM=2637.02 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/28 18:13:59   2385s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:13:59   2386s] #################################################################################
[05/28 18:13:59   2386s] # Design Stage: PostRoute
[05/28 18:13:59   2386s] # Design Name: ORCA_TOP
[05/28 18:13:59   2386s] # Design Mode: 28nm
[05/28 18:13:59   2386s] # Analysis Mode: MMMC OCV 
[05/28 18:13:59   2386s] # Parasitics Mode: SPEF/RCDB
[05/28 18:13:59   2386s] # Signoff Settings: SI On 
[05/28 18:13:59   2386s] #################################################################################
[05/28 18:14:00   2386s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:14:00   2386s] Setting infinite Tws ...
[05/28 18:14:00   2386s] First Iteration Infinite Tw... 
[05/28 18:14:00   2386s] Calculate early delays in OCV mode...
[05/28 18:14:00   2386s] Calculate late delays in OCV mode...
[05/28 18:14:00   2386s] Calculate early delays in OCV mode...
[05/28 18:14:00   2387s] Calculate late delays in OCV mode...
[05/28 18:14:01   2387s] Topological Sorting (REAL = 0:00:01.0, MEM = 2637.0M, InitMEM = 2637.0M)
[05/28 18:14:01   2387s] Start delay calculation (fullDC) (1 T). (MEM=2637.02)
[05/28 18:14:01   2387s] Start AAE Lib Loading. (MEM=2648.82)
[05/28 18:14:01   2388s] End AAE Lib Loading. (MEM=2686.98 CPU=0:00:00.3 Real=0:00:00.0)
[05/28 18:14:01   2388s] End AAE Lib Interpolated Model. (MEM=2686.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:14:28   2414s] Total number of fetched objects 55318
[05/28 18:14:28   2414s] AAE_INFO-618: Total number of nets in the design is 51202,  100.0 percent of the nets selected for SI analysis
[05/28 18:14:29   2415s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/28 18:14:29   2415s] End delay calculation. (MEM=2714.04 CPU=0:00:25.8 REAL=0:00:26.0)
[05/28 18:14:29   2415s] End delay calculation (fullDC). (MEM=2648.81 CPU=0:00:28.5 REAL=0:00:28.0)
[05/28 18:14:29   2415s] *** CDM Built up (cpu=0:00:29.7  real=0:00:30.0  mem= 2648.8M) ***
[05/28 18:14:33   2420s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2648.8M)
[05/28 18:14:33   2420s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:14:34   2420s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2648.8M)
[05/28 18:14:34   2420s] 
[05/28 18:14:34   2420s] Executing IPO callback for view pruning ..
[05/28 18:14:35   2422s] Starting SI iteration 2
[05/28 18:14:36   2422s] Calculate early delays in OCV mode...
[05/28 18:14:36   2423s] Calculate late delays in OCV mode...
[05/28 18:14:36   2423s] Calculate early delays in OCV mode...
[05/28 18:14:36   2423s] Calculate late delays in OCV mode...
[05/28 18:14:36   2423s] Start delay calculation (fullDC) (1 T). (MEM=2542.02)
[05/28 18:14:36   2423s] End AAE Lib Interpolated Model. (MEM=2542.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:14:40   2426s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
[05/28 18:14:40   2426s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55318. 
[05/28 18:14:40   2426s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 853. 
[05/28 18:14:40   2426s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1462. 
[05/28 18:14:40   2426s] Total number of fetched objects 55318
[05/28 18:14:40   2426s] AAE_INFO-618: Total number of nets in the design is 51202,  7.4 percent of the nets selected for SI analysis
[05/28 18:14:40   2426s] End delay calculation. (MEM=2548.17 CPU=0:00:03.4 REAL=0:00:03.0)
[05/28 18:14:40   2426s] End delay calculation (fullDC). (MEM=2548.17 CPU=0:00:03.7 REAL=0:00:04.0)
[05/28 18:14:40   2426s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 2548.2M) ***
[05/28 18:14:44   2430s] *** Done Building Timing Graph (cpu=0:00:45.5 real=0:00:45.0 totSessionCpu=0:40:31 mem=2548.2M)
[05/28 18:14:44   2430s] End AAE Lib Interpolated Model. (MEM=2548.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:14:45   2431s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2548.2M
[05/28 18:14:45   2431s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.203, MEM:2548.2M
[05/28 18:14:45   2431s] 
[05/28 18:14:47   2433s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.007  | -0.369  | -0.259  |  0.158  | -1.007  | -0.290  |  1.275  |
|           TNS (ns):| -39.811 | -12.422 | -0.259  |  0.000  | -27.130 | -4.288  |  0.000  |
|    Violating Paths:|   152   |   119   |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.013   |     48 (48)      |
|   max_tran     |      6 (6)       |   -0.108   |      6 (6)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.547%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:11, mem = 2103.0M, totSessionCpu=0:40:34 **
[05/28 18:14:47   2434s] Setting latch borrow mode to budget during optimization.
[05/28 18:14:53   2439s] Info: Done creating the CCOpt slew target map.
[05/28 18:14:53   2439s] Glitch fixing enabled
[05/28 18:14:53   2439s] Running CCOpt-PRO on entire clock network
[05/28 18:14:53   2439s] Net route status summary:
[05/28 18:14:53   2439s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 18:14:53   2439s]   Non-clock: 50953 (unrouted=1052, trialRouted=0, noStatus=0, routed=49901, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1052, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 18:14:53   2439s] Clock tree cells fixed by user: 1 out of 244 (0.41%)
[05/28 18:14:53   2439s] PRO...
[05/28 18:14:53   2439s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/28 18:14:53   2439s] Initializing clock structures...
[05/28 18:14:53   2439s]   Creating own balancer
[05/28 18:14:53   2439s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/28 18:14:53   2439s]   Removing CTS place status from clock tree and sinks.
[05/28 18:14:53   2439s]   Removed CTS place status from 244 clock cells (out of 252 ) and 0 clock sinks (out of 0 ).
[05/28 18:14:53   2439s]   Initializing legalizer
[05/28 18:14:53   2439s]   Using cell based legalization.
[05/28 18:14:53   2439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2535.0M
[05/28 18:14:53   2439s] z: 2, totalTracks: 1
[05/28 18:14:53   2439s] z: 4, totalTracks: 1
[05/28 18:14:53   2439s] z: 6, totalTracks: 1
[05/28 18:14:53   2439s] z: 8, totalTracks: 1
[05/28 18:14:53   2439s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:14:53   2440s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2535.0M
[05/28 18:14:53   2440s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.193, MEM:2535.0M
[05/28 18:14:53   2440s] 
[05/28 18:14:53   2440s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2535.0MB).
[05/28 18:14:53   2440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.319, MEM:2535.0M
[05/28 18:14:53   2440s] (I)       Load db... (mem=2535.0M)
[05/28 18:14:53   2440s] (I)       Read data from FE... (mem=2535.0M)
[05/28 18:14:53   2440s] (I)       Read nodes and places... (mem=2535.0M)
[05/28 18:14:53   2440s] (I)       Number of ignored instance 0
[05/28 18:14:53   2440s] (I)       Number of inbound cells 0
[05/28 18:14:53   2440s] (I)       numMoveCells=47346, numMacros=40  numPads=241  numMultiRowHeightInsts=79
[05/28 18:14:53   2440s] (I)       cell height: 1672, count: 47346
[05/28 18:14:53   2440s] (I)       Done Read nodes and places (cpu=0.080s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Read rows... (mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Read rows (cpu=0.000s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Read module constraints... (mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Read module constraints (cpu=0.000s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Read data from FE (cpu=0.080s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Load db (cpu=0.080s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Constructing placeable region... (mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Constructing bin map
[05/28 18:14:53   2440s] (I)       Initialize bin information with width=16720 height=16720
[05/28 18:14:53   2440s] (I)       Done constructing bin map
[05/28 18:14:53   2440s] (I)       Removing 560 blocked bin with high fixed inst density
[05/28 18:14:53   2440s] (I)       Compute region effective width... (mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Compute region effective width (cpu=0.000s, mem=2549.9M)
[05/28 18:14:53   2440s] (I)       Done Constructing placeable region (cpu=0.030s, mem=2549.9M)
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.03
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.03
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.03
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Accumulated time to calculate placeable region: 0.04
[05/28 18:14:53   2440s]   Reconstructing clock tree datastructures...
[05/28 18:14:53   2440s]     Validating CTS configuration...
[05/28 18:14:53   2440s]     Checking module port directions...
[05/28 18:14:53   2440s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/28 18:14:53   2440s]     Non-default CCOpt properties:
[05/28 18:14:53   2440s]     adjacent_rows_legal: true (default: false)
[05/28 18:14:53   2440s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/28 18:14:54   2440s]     cannot_merge_reason is set for at least one key
[05/28 18:14:54   2440s]     cell_density is set for at least one key
[05/28 18:14:54   2440s]     cell_halo_rows: 0 (default: 1)
[05/28 18:14:54   2440s]     cell_halo_sites: 0 (default: 4)
[05/28 18:14:54   2440s]     clock_nets_detailed_routed: 1 (default: false)
[05/28 18:14:54   2440s]     force_design_routing_status: 1 (default: auto)
[05/28 18:14:54   2440s]     primary_delay_corner: worst_corner (default: )
[05/28 18:14:54   2440s]     route_type is set for at least one key
[05/28 18:14:54   2440s]     routing_top_min_fanout is set for at least one key
[05/28 18:14:54   2440s]     source_driver is set for at least one key
[05/28 18:14:54   2440s]     target_insertion_delay is set for at least one key
[05/28 18:14:54   2440s]     target_max_trans is set for at least one key
[05/28 18:14:54   2440s]     target_max_trans_sdc is set for at least one key
[05/28 18:14:54   2440s]     target_skew is set for at least one key
[05/28 18:14:54   2440s]     target_skew_wire is set for at least one key
[05/28 18:14:54   2440s]     update_io_latency: 0 (default: true)
[05/28 18:14:54   2440s]     Route type trimming info:
[05/28 18:14:54   2440s]       No route type modifications were made.
[05/28 18:14:54   2440s]     Accumulated time to calculate placeable region: 0.04
[05/28 18:14:54   2440s]     Accumulated time to calculate placeable region: 0.04
[05/28 18:14:54   2440s]     Accumulated time to calculate placeable region: 0.04
[05/28 18:14:54   2440s]     Accumulated time to calculate placeable region: 0.04
[05/28 18:14:54   2440s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:54   2440s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:54   2440s] (I)       Initializing Steiner engine. 
[05/28 18:14:54   2440s] End AAE Lib Interpolated Model. (MEM=2582.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:14:54   2441s]     Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
[05/28 18:14:54   2441s]     Original list had 7 cells:
[05/28 18:14:54   2441s]     IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 18:14:54   2441s]     New trimmed list has 4 cells:
[05/28 18:14:54   2441s]     IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 18:14:54   2441s]     Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
[05/28 18:14:54   2441s]     Original list had 7 cells:
[05/28 18:14:54   2441s]     IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
[05/28 18:14:54   2441s]     New trimmed list has 2 cells:
[05/28 18:14:54   2441s]     IBUFFX32_RVT IBUFFX16_LVT 
[05/28 18:14:54   2441s]     Accumulated time to calculate placeable region: 0.05
[05/28 18:14:54   2441s]     Accumulated time to calculate placeable region: 0.05
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s]     Accumulated time to calculate placeable region: 0.05
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s]     Accumulated time to calculate placeable region: 0.05
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[05/28 18:14:56   2442s]     Clock tree balancer configuration for clock_tree SYS_CLK:
[05/28 18:14:56   2442s]     Non-default CCOpt properties:
[05/28 18:14:56   2442s]       cell_density: 1 (default: 0.75)
[05/28 18:14:56   2442s]       route_type (leaf): default_route_type_leaf (default: default)
[05/28 18:14:56   2442s]       route_type (trunk): trunk_type (default: default)
[05/28 18:14:56   2442s]       route_type (top): top_type (default: default)
[05/28 18:14:56   2442s]       routing_top_min_fanout: 10000 (default: unset)
[05/28 18:14:56   2442s]     For power domain PD_RISC_CORE:
[05/28 18:14:56   2442s]       Buffers:     
[05/28 18:14:56   2442s]       Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 18:14:56   2442s]       Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 18:14:56   2442s]     For power domain PD_ORCA_TOP:
[05/28 18:14:56   2442s]       Buffers:     
[05/28 18:14:56   2442s]       Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 18:14:56   2442s]       Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 18:14:56   2442s]       Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 18:14:56   2442s]       Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 18:14:56   2442s]     Top Routing info:
[05/28 18:14:56   2442s]       Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 18:14:56   2442s]       Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     Trunk Routing info:
[05/28 18:14:56   2442s]       Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 18:14:56   2442s]       Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     Leaf Routing info:
[05/28 18:14:56   2442s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 18:14:56   2442s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 18:14:56   2442s]       Slew time target (leaf):    0.300ns
[05/28 18:14:56   2442s]       Slew time target (trunk):   0.300ns
[05/28 18:14:56   2442s]       Slew time target (top):     0.300ns
[05/28 18:14:56   2442s]       Buffer unit delay: 0.488ns
[05/28 18:14:56   2442s]       Buffer max distance: 1320.000um
[05/28 18:14:56   2442s]     Fastest wire driving cells and distances:
[05/28 18:14:56   2442s]       For nets routed with trunk routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/28 18:14:56   2442s]       For nets routed with top routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/28 18:14:56   2442s]     For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 18:14:56   2442s]       Slew time target (leaf):    0.300ns
[05/28 18:14:56   2442s]       Slew time target (trunk):   0.300ns
[05/28 18:14:56   2442s]       Slew time target (top):     0.300ns
[05/28 18:14:56   2442s]       Buffer unit delay: 0.211ns
[05/28 18:14:56   2442s]       Buffer max distance: 1320.000um
[05/28 18:14:56   2442s]     Fastest wire driving cells and distances:
[05/28 18:14:56   2442s]       For nets routed with trunk routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/28 18:14:56   2442s]       For nets routed with top routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
[05/28 18:14:56   2442s]     Non-default CCOpt properties:
[05/28 18:14:56   2442s]       cell_density: 1 (default: 0.75)
[05/28 18:14:56   2442s]       route_type (leaf): default_route_type_leaf (default: default)
[05/28 18:14:56   2442s]       route_type (trunk): trunk_type (default: default)
[05/28 18:14:56   2442s]       route_type (top): top_type (default: default)
[05/28 18:14:56   2442s]       routing_top_min_fanout: 10000 (default: unset)
[05/28 18:14:56   2442s]       source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
[05/28 18:14:56   2442s]     For power domain PD_RISC_CORE:
[05/28 18:14:56   2442s]       Buffers:     
[05/28 18:14:56   2442s]       Inverters:   {IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT}
[05/28 18:14:56   2442s]       Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[05/28 18:14:56   2442s]     For power domain PD_ORCA_TOP:
[05/28 18:14:56   2442s]       Buffers:     
[05/28 18:14:56   2442s]       Inverters:   {IBUFFX32_RVT IBUFFX16_LVT}
[05/28 18:14:56   2442s]       Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT 
[05/28 18:14:56   2442s]       Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 111130.055um^2
[05/28 18:14:56   2442s]       Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 245464.982um^2
[05/28 18:14:56   2442s]     Top Routing info:
[05/28 18:14:56   2442s]       Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[05/28 18:14:56   2442s]       Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     Trunk Routing info:
[05/28 18:14:56   2442s]       Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[05/28 18:14:56   2442s]       Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     Leaf Routing info:
[05/28 18:14:56   2442s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/28 18:14:56   2442s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/28 18:14:56   2442s]     For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
[05/28 18:14:56   2442s]       Slew time target (leaf):    0.300ns
[05/28 18:14:56   2442s]       Slew time target (trunk):   0.300ns
[05/28 18:14:56   2442s]       Slew time target (top):     0.300ns
[05/28 18:14:56   2442s]       Buffer unit delay: 0.488ns
[05/28 18:14:56   2442s]       Buffer max distance: 1320.000um
[05/28 18:14:56   2442s]     Fastest wire driving cells and distances:
[05/28 18:14:56   2442s]       For nets routed with trunk routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.222ns, speed=3018.523um per ns, cellArea=8.857um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=480.000um, saturatedSlew=0.239ns, speed=872.093um per ns, cellArea=17.472um^2 per 1000um}
[05/28 18:14:56   2442s]       For nets routed with top routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.239ns, speed=3209.020um per ns, cellArea=7.899um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.249ns, speed=996.264um per ns, cellArea=14.976um^2 per 1000um}
[05/28 18:14:56   2442s]     For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
[05/28 18:14:56   2442s]       Slew time target (leaf):    0.300ns
[05/28 18:14:56   2442s]       Slew time target (trunk):   0.300ns
[05/28 18:14:56   2442s]       Slew time target (top):     0.300ns
[05/28 18:14:56   2442s]       Buffer unit delay: 0.211ns
[05/28 18:14:56   2442s]       Buffer max distance: 1320.000um
[05/28 18:14:56   2442s]     Fastest wire driving cells and distances:
[05/28 18:14:56   2442s]       For nets routed with trunk routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.142ns, speed=5962.060um per ns, cellArea=8.857um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.146ns, speed=2094.241um per ns, cellArea=16.281um^2 per 1000um}
[05/28 18:14:56   2442s]       For nets routed with top routing rules:
[05/28 18:14:56   2442s]         Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1480.000um, saturatedSlew=0.160ns, speed=6183.413um per ns, cellArea=7.899um^2 per 1000um}
[05/28 18:14:56   2442s]         Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=560.000um, saturatedSlew=0.117ns, speed=2363.867um per ns, cellArea=14.976um^2 per 1000um}
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Logic Sizing Table:
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     Cell          Instance count    Source         Eligible library cells
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     AO21X1_LVT           3          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 18:14:56   2442s]     AO21X1_RVT           1          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
[05/28 18:14:56   2442s]     AO22X1_HVT          32          library set    {AO22X2_HVT AO22X1_HVT}
[05/28 18:14:56   2442s]     LSUPX8_LVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin pclk
[05/28 18:14:56   2442s]       Total number of sinks:       394
[05/28 18:14:56   2442s]       Delay constrained sinks:     394
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin pclk
[05/28 18:14:56   2442s]       Total number of sinks:       394
[05/28 18:14:56   2442s]       Delay constrained sinks:     394
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin pclk
[05/28 18:14:56   2442s]       Total number of sinks:       394
[05/28 18:14:56   2442s]       Delay constrained sinks:     394
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin pclk
[05/28 18:14:56   2442s]       Total number of sinks:       394
[05/28 18:14:56   2442s]       Delay constrained sinks:     394
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sdram_clk
[05/28 18:14:56   2442s]       Total number of sinks:       2894
[05/28 18:14:56   2442s]       Delay constrained sinks:     2860
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sdram_clk
[05/28 18:14:56   2442s]       Total number of sinks:       2894
[05/28 18:14:56   2442s]       Delay constrained sinks:     2860
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sdram_clk
[05/28 18:14:56   2442s]       Total number of sinks:       2894
[05/28 18:14:56   2442s]       Delay constrained sinks:     2860
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sdram_clk
[05/28 18:14:56   2442s]       Total number of sinks:       2894
[05/28 18:14:56   2442s]       Delay constrained sinks:     2860
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sys_2x_clk
[05/28 18:14:56   2442s]       Total number of sinks:       1928
[05/28 18:14:56   2442s]       Delay constrained sinks:     1928
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sys_2x_clk
[05/28 18:14:56   2442s]       Total number of sinks:       1928
[05/28 18:14:56   2442s]       Delay constrained sinks:     1734
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 1
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sys_2x_clk
[05/28 18:14:56   2442s]       Total number of sinks:       1928
[05/28 18:14:56   2442s]       Delay constrained sinks:     1928
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin sys_2x_clk
[05/28 18:14:56   2442s]       Total number of sinks:       1928
[05/28 18:14:56   2442s]       Delay constrained sinks:     1734
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 1
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
[05/28 18:14:56   2442s]       Sources:                     pin ate_clk
[05/28 18:14:56   2442s]       Total number of sinks:       5196
[05/28 18:14:56   2442s]       Delay constrained sinks:     5162
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 0
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s]     Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
[05/28 18:14:56   2442s]       Sources:                     pin ate_clk
[05/28 18:14:56   2442s]       Total number of sinks:       5196
[05/28 18:14:56   2442s]       Delay constrained sinks:     4968
[05/28 18:14:56   2442s]       Non-leaf sinks:              0
[05/28 18:14:56   2442s]       Ignore pins:                 1
[05/28 18:14:56   2442s]      Timing corner worst_corner:setup.late:
[05/28 18:14:56   2442s]       Skew target:                 0.488ns
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree PCI_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree PCI_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree PCI_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SDRAM_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SDRAM_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SDRAM_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree SYS_2x_CLK: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree SYS_2x_CLK: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree SYS_2x_CLK: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ate_clk: preferred layers M7-M8 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ate_clk: preferred layers M5-M6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ate_clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/28 18:14:56   2442s]     Primary reporting skew groups are:
[05/28 18:14:56   2442s]     skew_group SYS_2x_CLK/func_best_mode with 1928 clock sinks
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Distribution of half-perimeter wire length by ICG depth:
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     Min ICG    Max ICG    Count    HPWL
[05/28 18:14:56   2442s]     Depth      Depth               (um)
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------
[05/28 18:14:56   2442s]        0          0        219     [min=3, max=1169, avg=227, sd=223, total=49775]
[05/28 18:14:56   2442s]        0          1         18     [min=4, max=663, avg=174, sd=203, total=3124]
[05/28 18:14:56   2442s]        0          2          9     [min=16, max=240, avg=138, sd=90, total=1244]
[05/28 18:14:56   2442s]        1          1          1     [min=66, max=66, avg=66, sd=0, total=66]
[05/28 18:14:56   2442s]        1          2          2     [min=4, max=7, avg=6, sd=2, total=12]
[05/28 18:14:56   2442s]     ------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Via Selection for Estimated Routes (rule default):
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ---------------------------------------------------------------
[05/28 18:14:56   2442s]     Layer      Via Cell     Res.     Cap.     RC       Top of Stack
[05/28 18:14:56   2442s]     Range                   (Ohm)    (fF)     (fs)     Only
[05/28 18:14:56   2442s]     ---------------------------------------------------------------
[05/28 18:14:56   2442s]     M1-M2      VIA12SQ_C    0.500    0.019    0.010    false
[05/28 18:14:56   2442s]     M2-M3      VIA23SQ_C    0.500    0.015    0.008    false
[05/28 18:14:56   2442s]     M3-M4      VIA34SQ_C    0.500    0.011    0.005    false
[05/28 18:14:56   2442s]     M4-M5      VIA45SQ_C    0.500    0.015    0.008    false
[05/28 18:14:56   2442s]     M5-M6      VIA56SQ_C    0.500    0.011    0.005    false
[05/28 18:14:56   2442s]     M6-M7      VIA67SQ_C    0.500    0.015    0.008    false
[05/28 18:14:56   2442s]     M7-M8      VIA78SQ_C    0.500    0.011    0.005    false
[05/28 18:14:56   2442s]     M8-M9      VIA89        0.100    0.045    0.004    false
[05/28 18:14:56   2442s]     M9-MRDL    VIA9RDL      0.050    4.398    0.220    false
[05/28 18:14:56   2442s]     ---------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Via Selection for Estimated Routes (rule CTS_RULE):
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------
[05/28 18:14:56   2442s]     Layer      Via Cell                   Res.     Cap.     RC       Top of Stack
[05/28 18:14:56   2442s]     Range                                 (Ohm)    (fF)     (fs)     Only
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------
[05/28 18:14:56   2442s]     M1-M2      VIA12SQ_C                  0.500    0.019    0.010    false
[05/28 18:14:56   2442s]     M2-M3      CTS_RULE_VIA23SQ_C_VH      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M2-M3      CTS_RULE_VIA23SQ_C_M_NH    0.500    0.019    0.009    true
[05/28 18:14:56   2442s]     M3-M4      CTS_RULE_VIA34SQ_C_HV      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M3-M4      CTS_RULE_VIA34SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 18:14:56   2442s]     M4-M5      CTS_RULE_VIA45SQ_C_VH      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M4-M5      CTS_RULE_VIA45SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 18:14:56   2442s]     M5-M6      CTS_RULE_VIA56SQ_C_HV      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M5-M6      CTS_RULE_VIA56SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 18:14:56   2442s]     M6-M7      CTS_RULE_VIA67SQ_C_VH      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M6-M7      CTS_RULE_VIA67SQ_C_M_NH    0.500    0.011    0.006    true
[05/28 18:14:56   2442s]     M7-M8      CTS_RULE_VIA78SQ_C_HV      0.500    0.010    0.005    false
[05/28 18:14:56   2442s]     M7-M8      CTS_RULE_VIA78SQ_C_M_EV    0.500    0.011    0.006    true
[05/28 18:14:56   2442s]     M8-M9      CTS_RULE_VIA89_C_VH        0.100    0.025    0.002    false
[05/28 18:14:56   2442s]     M9-MRDL    VIA9RDL                    0.050    4.398    0.220    false
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     No ideal or dont_touch nets found in the clock tree
[05/28 18:14:56   2442s] **WARN: (IMPCCOPT-2387):	CCOpt found 1 clock tree hnets marked as dont_touch. These will not be buffered.
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     dont_touch hnet fanout counts:
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ------------------------------------------------------
[05/28 18:14:56   2442s]     Min fanout    Max fanout    Number of dont_touch hnets
[05/28 18:14:56   2442s]     ------------------------------------------------------
[05/28 18:14:56   2442s]           1            10                   1
[05/28 18:14:56   2442s]          11           100                   0
[05/28 18:14:56   2442s]         101          1000                   0
[05/28 18:14:56   2442s]        1001         10000                   0
[05/28 18:14:56   2442s]       10001           +                     0
[05/28 18:14:56   2442s]     ------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Top dont_touch hnets by fanout:
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ----------------------------
[05/28 18:14:56   2442s]     HNet name          Fanout ()
[05/28 18:14:56   2442s]     ----------------------------
[05/28 18:14:56   2442s]     I_RISC_CORE/clk        1
[05/28 18:14:56   2442s]     ----------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Filtering reasons for cell type: buffer
[05/28 18:14:56   2442s]     =======================================
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     Clock trees    Power domain    Reason                         Library cells
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 18:14:56   2442s]                                                                     AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 18:14:56   2442s]                                                                     NBUFFX4_LVT NBUFFX8_LVT }
[05/28 18:14:56   2442s]     all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX1_LVT AOBUFX1_RVT AOBUFX2_HVT AOBUFX2_LVT AOBUFX2_RVT
[05/28 18:14:56   2442s]                                                                     AOBUFX4_HVT AOBUFX4_LVT AOBUFX4_RVT NBUFFX16_LVT NBUFFX2_LVT NBUFFX32_LVT
[05/28 18:14:56   2442s]                                                                     NBUFFX4_LVT NBUFFX8_LVT }
[05/28 18:14:56   2442s]     -----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Filtering reasons for cell type: inverter
[05/28 18:14:56   2442s]     =========================================
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     Clock trees    Power domain    Reason                         Library cells
[05/28 18:14:56   2442s]     ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     all            PD_ORCA_TOP     Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 18:14:56   2442s]                                                                     AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 18:14:56   2442s]                                                                     IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 18:14:56   2442s]                                                                     INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 18:14:56   2442s]                                                                     INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 18:14:56   2442s]                                                                     INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 18:14:56   2442s]     all            PD_RISC_CORE    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_LVT AOINVX1_RVT AOINVX2_HVT AOINVX2_LVT AOINVX2_RVT
[05/28 18:14:56   2442s]                                                                     AOINVX4_HVT AOINVX4_LVT AOINVX4_RVT IBUFFX2_HVT IBUFFX2_LVT IBUFFX2_RVT
[05/28 18:14:56   2442s]                                                                     IBUFFX32_LVT IBUFFX4_LVT IBUFFX4_RVT IBUFFX8_LVT IBUFFX8_RVT INVX0_HVT
[05/28 18:14:56   2442s]                                                                     INVX0_LVT INVX0_RVT INVX16_HVT INVX16_LVT INVX16_RVT INVX1_HVT INVX1_LVT
[05/28 18:14:56   2442s]                                                                     INVX1_RVT INVX2_HVT INVX2_LVT INVX2_RVT INVX32_HVT INVX32_LVT INVX32_RVT
[05/28 18:14:56   2442s]                                                                     INVX4_HVT INVX4_LVT INVX4_RVT INVX8_HVT INVX8_LVT INVX8_RVT }
[05/28 18:14:56   2442s]     all            PD_ORCA_TOP     Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX4_HVT IBUFFX8_HVT }
[05/28 18:14:56   2442s]     all            PD_RISC_CORE    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX32_HVT }
[05/28 18:14:56   2442s]     ----------------------------------------------------------------------------------------------------------------------------------------
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     
[05/28 18:14:56   2442s]     Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
[05/28 18:14:56   2442s]     CCOpt configuration status: all checks passed.
[05/28 18:14:56   2442s]   Reconstructing clock tree datastructures done.
[05/28 18:14:56   2442s] Initializing clock structures done.
[05/28 18:14:56   2442s] PRO...
[05/28 18:14:56   2442s]   PRO active optimizations:
[05/28 18:14:56   2442s]    - DRV fixing with cell sizing
[05/28 18:14:56   2442s]   
[05/28 18:14:56   2442s]   Detected clock skew data from CTS
[05/28 18:14:56   2442s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:14:56   2443s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 18:14:56   2443s]   Clock DAG stats PRO initial state:
[05/28 18:14:56   2443s]     cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 18:14:56   2443s]     cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 18:14:56   2443s]     cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 18:14:56   2443s]     sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 18:14:56   2443s]     wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
[05/28 18:14:56   2443s]     wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
[05/28 18:14:56   2443s]     hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
[05/28 18:14:56   2443s]   Clock DAG net violations PRO initial state:
[05/28 18:14:56   2443s]     Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
[05/28 18:14:56   2443s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/28 18:14:56   2443s]     Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 18:14:56   2443s]     Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 18:14:56   2443s]     Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 18:14:56   2443s]     Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:56   2443s]     Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 18:14:56   2443s]     Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:56   2443s]     Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
[05/28 18:14:56   2443s]     Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:56   2443s]     Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 18:14:56   2443s]     Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:56   2443s]     Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 18:14:56   2443s]   Clock DAG library cell distribution PRO initial state {count}:
[05/28 18:14:56   2443s]      Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 18:14:56   2443s]      ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 18:14:56   2443s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 18:14:56   2443s]   Primary reporting skew groups PRO initial state:
[05/28 18:14:56   2443s]     skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
[05/28 18:14:56   2443s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 18:14:56   2443s]         max path sink: I_BLENDER_1/R_544/CLK
[05/28 18:14:56   2443s]   Skew group summary PRO initial state:
[05/28 18:14:56   2443s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.489], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
[05/28 18:14:57   2443s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.489*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
[05/28 18:14:57   2443s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.489], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:57   2443s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.489], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:57   2443s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.489], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:57   2443s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.489], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:57   2443s]   Recomputing CTS skew targets...
[05/28 18:14:57   2443s]   Resolving skew group constraints...
[05/28 18:14:57   2444s]     Solving LP: 6 skew groups; 121 fragments, 130 fraglets and 97 vertices; 303 variables and 888 constraints; tolerance 1
[05/28 18:14:57   2444s]   Resolving skew group constraints done.
[05/28 18:14:57   2444s]   Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/28 18:14:57   2444s]   Fixing DRVs...
[05/28 18:14:57   2444s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/28 18:14:57   2444s]   CCOpt-PRO: considered: 249, tested: 249, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/28 18:14:57   2444s]   
[05/28 18:14:57   2444s]   PRO Statistics: Fix DRVs (cell sizing):
[05/28 18:14:57   2444s]   =======================================
[05/28 18:14:57   2444s]   
[05/28 18:14:57   2444s]   Cell changes by Net Type:
[05/28 18:14:57   2444s]   
[05/28 18:14:57   2444s]   -------------------------------------------------------------------------------------------------------------------
[05/28 18:14:57   2444s]   Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/28 18:14:57   2444s]   -------------------------------------------------------------------------------------------------------------------
[05/28 18:14:57   2444s]   top                0                    0           0            0                    0                  0
[05/28 18:14:57   2444s]   trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 18:14:57   2444s]   leaf               0                    0           0            0                    0                  0
[05/28 18:14:57   2444s]   -------------------------------------------------------------------------------------------------------------------
[05/28 18:14:57   2444s]   Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/28 18:14:57   2444s]   -------------------------------------------------------------------------------------------------------------------
[05/28 18:14:57   2444s]   
[05/28 18:14:57   2444s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/28 18:14:57   2444s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/28 18:14:57   2444s]   
[05/28 18:14:57   2444s]   Clock DAG stats PRO after DRV fixing:
[05/28 18:14:57   2444s]     cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 18:14:57   2444s]     cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 18:14:57   2444s]     cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 18:14:57   2444s]     sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 18:14:57   2444s]     wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
[05/28 18:14:57   2444s]     wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
[05/28 18:14:57   2444s]     hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
[05/28 18:14:57   2444s]   Clock DAG net violations PRO after DRV fixing:
[05/28 18:14:57   2444s]     Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
[05/28 18:14:57   2444s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/28 18:14:57   2444s]     Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 18:14:57   2444s]     Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 18:14:57   2444s]     Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 18:14:57   2444s]     Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:57   2444s]     Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 18:14:57   2444s]     Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:57   2444s]     Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
[05/28 18:14:57   2444s]     Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:57   2444s]     Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 18:14:57   2444s]     Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:57   2444s]     Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 18:14:57   2444s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/28 18:14:57   2444s]      Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 18:14:57   2444s]      ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 18:14:57   2444s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 18:14:57   2444s]   Primary reporting skew groups PRO after DRV fixing:
[05/28 18:14:57   2444s]     skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
[05/28 18:14:57   2444s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 18:14:57   2444s]         max path sink: I_BLENDER_1/R_544/CLK
[05/28 18:14:57   2444s]   Skew group summary PRO after DRV fixing:
[05/28 18:14:57   2444s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.488], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
[05/28 18:14:57   2444s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.488*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
[05/28 18:14:57   2444s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:57   2444s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:57   2444s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:58   2444s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:58   2444s]   Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Slew Diagnostics: After DRV fixing
[05/28 18:14:58   2444s]   ==================================
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Global Causes:
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   -------------------------------------
[05/28 18:14:58   2444s]   Cause
[05/28 18:14:58   2444s]   -------------------------------------
[05/28 18:14:58   2444s]   DRV fixing with buffering is disabled
[05/28 18:14:58   2444s]   -------------------------------------
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Top 5 overslews:
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   ----------------------------------------------------------------------------------------
[05/28 18:14:58   2444s]   Overslew    Causes                                       Driving Pin
[05/28 18:14:58   2444s]   ----------------------------------------------------------------------------------------
[05/28 18:14:58   2444s]   0.076ns     Inst already optimally sized (AO22X1_HVT)    I_SDRAM_TOP/I_SDRAM_IF/U13010/Y
[05/28 18:14:58   2444s]   ----------------------------------------------------------------------------------------
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   Cause                           Occurences
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   Inst already optimally sized        1
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Violation diagnostics counts from the 1 nodes that have violations:
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   Cause                           Occurences
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   Inst already optimally sized        1
[05/28 18:14:58   2444s]   ------------------------------------------
[05/28 18:14:58   2444s]   
[05/28 18:14:58   2444s]   Reconnecting optimized routes...
[05/28 18:14:58   2444s]   Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/28 18:14:58   2444s]   Set dirty flag on 3 insts, 9 nets
[05/28 18:14:58   2444s]   Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:14:58   2444s] End AAE Lib Interpolated Model. (MEM=2620.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:14:58   2444s]   Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 18:14:58   2444s]   Clock DAG stats PRO final:
[05/28 18:14:58   2444s]     cell counts      : b=0, i=176, icg=31, nicg=0, l=37, total=244
[05/28 18:14:58   2444s]     cell areas       : b=0.000um^2, i=1507.836um^2, icg=197.978um^2, nicg=0.000um^2, l=102.674um^2, total=1808.489um^2
[05/28 18:14:58   2444s]     cell capacitance : b=0.000fF, i=176.802fF, icg=21.678fF, nicg=0.000fF, l=32.840fF, total=231.320fF
[05/28 18:14:58   2444s]     sink capacitance : count=5228, total=3783.860fF, avg=0.724fF, sd=0.734fF, min=0.000fF, max=10.000fF
[05/28 18:14:58   2444s]     wire capacitance : top=0.000fF, trunk=2266.641fF, leaf=4220.580fF, total=6487.221fF
[05/28 18:14:58   2444s]     wire lengths     : top=0.000um, trunk=23854.954um, leaf=46739.330um, total=70594.284um
[05/28 18:14:58   2444s]     hp wire lengths  : top=0.000um, trunk=22217.840um, leaf=31082.226um, total=53300.066um
[05/28 18:14:58   2444s]   Clock DAG net violations PRO final:
[05/28 18:14:58   2444s]     Unfixable Transition : {count=1, worst=[0.076ns]} avg=0.076ns sd=0.000ns sum=0.076ns
[05/28 18:14:58   2444s]   Clock DAG primary half-corner transition distribution PRO final:
[05/28 18:14:58   2444s]     Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
[05/28 18:14:58   2444s]     Trunk : target=0.137ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}
[05/28 18:14:58   2444s]     Trunk : target=0.138ns count=1 avg=0.037ns sd=0.000ns min=0.037ns max=0.037ns {1 <= 0.083ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.131ns, 0 <= 0.138ns}
[05/28 18:14:58   2444s]     Trunk : target=0.145ns count=66 avg=0.065ns sd=0.017ns min=0.041ns max=0.106ns {59 <= 0.087ns, 7 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:58   2444s]     Trunk : target=0.177ns count=5 avg=0.105ns sd=0.044ns min=0.062ns max=0.171ns {2 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 1 <= 0.177ns}
[05/28 18:14:58   2444s]     Trunk : target=0.180ns count=4 avg=0.056ns sd=0.001ns min=0.055ns max=0.057ns {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:58   2444s]     Trunk : target=0.184ns count=4 avg=0.149ns sd=0.032ns min=0.113ns max=0.179ns {0 <= 0.111ns, 2 <= 0.148ns, 0 <= 0.166ns, 1 <= 0.175ns, 1 <= 0.184ns}
[05/28 18:14:58   2444s]     Trunk : target=0.185ns count=9 avg=0.086ns sd=0.022ns min=0.059ns max=0.123ns {8 <= 0.111ns, 1 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:58   2444s]     Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.056ns max=0.078ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
[05/28 18:14:58   2444s]     Trunk : target=0.300ns count=38 avg=0.227ns sd=0.058ns min=0.000ns max=0.376ns {6 <= 0.180ns, 22 <= 0.240ns, 4 <= 0.270ns, 3 <= 0.285ns, 2 <= 0.300ns} {0 <= 0.315ns, 0 <= 0.330ns, 0 <= 0.360ns, 1 <= 0.450ns, 0 > 0.450ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.110ns count=4 avg=0.082ns sd=0.018ns min=0.069ns max=0.109ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.130ns count=12 avg=0.101ns sd=0.012ns min=0.077ns max=0.114ns {2 <= 0.078ns, 4 <= 0.104ns, 6 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.140ns count=1 avg=0.119ns sd=0.000ns min=0.119ns max=0.119ns {0 <= 0.084ns, 0 <= 0.112ns, 1 <= 0.126ns, 0 <= 0.133ns, 0 <= 0.140ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.145ns count=39 avg=0.086ns sd=0.016ns min=0.041ns max=0.108ns {13 <= 0.087ns, 26 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.180ns count=2 avg=0.100ns sd=0.002ns min=0.099ns max=0.101ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.185ns count=58 avg=0.121ns sd=0.015ns min=0.062ns max=0.140ns {4 <= 0.111ns, 54 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
[05/28 18:14:58   2444s]     Leaf  : target=0.300ns count=2 avg=0.278ns sd=0.014ns min=0.268ns max=0.288ns {0 <= 0.180ns, 0 <= 0.240ns, 1 <= 0.270ns, 0 <= 0.285ns, 1 <= 0.300ns}
[05/28 18:14:58   2444s]   Clock DAG library cell distribution PRO final {count}:
[05/28 18:14:58   2444s]      Invs: IBUFFX32_RVT: 69 IBUFFX16_LVT: 105 IBUFFX8_HVT: 1 IBUFFX4_HVT: 1 
[05/28 18:14:58   2444s]      ICGs: CGLNPRX8_LVT: 4 CGLPPRX8_LVT: 4 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 5 CGLPPRX2_HVT: 12 
[05/28 18:14:58   2444s]    Logics: LSUPX8_LVT: 1 AO21X1_LVT: 3 AO21X1_RVT: 1 AO22X1_HVT: 32 
[05/28 18:14:58   2444s]   Primary reporting skew groups PRO final:
[05/28 18:14:58   2444s]     skew_group default.SYS_2x_CLK/func_best_mode: unconstrained
[05/28 18:14:58   2444s]         min path sink: occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
[05/28 18:14:58   2444s]         max path sink: I_BLENDER_1/R_544/CLK
[05/28 18:14:58   2444s]   Skew group summary PRO final:
[05/28 18:14:58   2444s]     skew_group PCI_CLK/func_best_mode: insertion delay [min=0.734, max=1.114, avg=1.096, sd=0.058], skew [0.380 vs 0.488], 100% {0.734, 1.114} (wid=0.056 ws=0.052) (gid=1.095 gs=0.417)
[05/28 18:14:58   2445s]     skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.001, max=1.497, avg=1.433, sd=0.077], skew [0.496 vs 0.488*], 99.7% {1.150, 1.497} (wid=0.060 ws=0.053) (gid=1.468 gs=0.527)
[05/28 18:14:58   2445s]     skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=1.301, max=1.780, avg=1.729, sd=0.096], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:58   2445s]     skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=1.301, max=1.780, avg=1.753, sd=0.066], skew [0.479 vs 0.488], 100% {1.301, 1.780} (wid=0.077 ws=0.073) (gid=1.757 gs=0.505)
[05/28 18:14:58   2445s]     skew_group ate_clk/test_best_mode: insertion delay [min=0.983, max=1.469, avg=1.406, sd=0.075], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:58   2445s]     skew_group ate_clk/test_worst_mode: insertion delay [min=0.983, max=1.469, avg=1.412, sd=0.069], skew [0.486 vs 0.488], 100% {0.983, 1.469} (wid=0.080 ws=0.076) (gid=1.440 gs=0.463)
[05/28 18:14:58   2445s] PRO done.
[05/28 18:14:58   2445s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/28 18:14:58   2445s] numClockCells = 252, numClockCellsFixed = 0, numClockCellsRestored = 244, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/28 18:14:58   2445s] Net route status summary:
[05/28 18:14:58   2445s]   Clock:       249 (unrouted=0, trialRouted=0, noStatus=0, routed=249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 18:14:58   2445s]   Non-clock: 50953 (unrouted=1052, trialRouted=0, noStatus=0, routed=49901, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1052, (crossesIlmBoundary AND tooFewTerms=0)])
[05/28 18:14:58   2445s] Updating delays...
[05/28 18:15:12   2459s] Updating delays done.
[05/28 18:15:12   2459s] PRO done. (took cpu=0:00:19.5 real=0:00:19.5)
[05/28 18:15:12   2459s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2658.4M
[05/28 18:15:13   2459s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.260, REAL:0.268, MEM:2658.4M
[05/28 18:15:16   2462s] **INFO: Start fixing DRV (Mem = 2536.35M) ...
[05/28 18:15:16   2462s] Begin: GigaOpt DRV Optimization
[05/28 18:15:16   2462s] Glitch fixing enabled
[05/28 18:15:16   2462s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[05/28 18:15:16   2463s] *info: Marking 97 level shifter instances dont touch
[05/28 18:15:16   2463s] *info: Marking 0 isolation instances dont touch
[05/28 18:15:16   2463s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:15:16   2463s] End AAE Lib Interpolated Model. (MEM=2536.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:15:16   2463s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:03.2/0:41:44.2 (1.0), mem = 2536.4M
[05/28 18:15:16   2463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.25
[05/28 18:15:16   2463s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:15:16   2463s] ### Creating PhyDesignMc. totSessionCpu=0:41:03 mem=2536.4M
[05/28 18:15:16   2463s] OPERPROF: Starting DPlace-Init at level 1, MEM:2536.4M
[05/28 18:15:16   2463s] z: 2, totalTracks: 1
[05/28 18:15:16   2463s] z: 4, totalTracks: 1
[05/28 18:15:16   2463s] z: 6, totalTracks: 1
[05/28 18:15:16   2463s] z: 8, totalTracks: 1
[05/28 18:15:16   2463s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:15:16   2463s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2536.4M
[05/28 18:15:17   2463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.206, MEM:2536.4M
[05/28 18:15:17   2463s] 
[05/28 18:15:17   2463s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2536.4MB).
[05/28 18:15:17   2463s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.331, MEM:2536.4M
[05/28 18:15:17   2463s] TotalInstCnt at PhyDesignMc Initialization: 47,523
[05/28 18:15:17   2463s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:04 mem=2536.4M
[05/28 18:15:17   2464s] ### Creating RouteCongInterface, started
[05/28 18:15:17   2464s] ### Creating LA Mngr. totSessionCpu=0:41:04 mem=2700.4M
[05/28 18:15:18   2465s] ### Creating LA Mngr, finished. totSessionCpu=0:41:05 mem=2716.4M
[05/28 18:15:19   2466s] ### Creating RouteCongInterface, finished
[05/28 18:15:19   2466s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 18:15:19   2466s] 
[05/28 18:15:19   2466s] Creating Lib Analyzer ...
[05/28 18:15:19   2466s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:15:19   2466s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:15:19   2466s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:15:19   2466s] 
[05/28 18:15:20   2467s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:07 mem=2716.4M
[05/28 18:15:20   2467s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:07 mem=2716.4M
[05/28 18:15:20   2467s] Creating Lib Analyzer, finished. 
[05/28 18:15:23   2469s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/28 18:15:23   2469s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2735.5M
[05/28 18:15:23   2469s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2735.5M
[05/28 18:15:23   2470s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:15:23   2470s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/28 18:15:23   2470s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:15:23   2470s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 18:15:23   2470s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:15:24   2471s] Info: violation cost 28.235342 (cap = 25.362585, tran = 2.872760, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 18:15:25   2472s] |    10|    10|    -0.12|    61|   122|    -0.01|     0|     0|     0|     0|     0|     0|    -1.01|   -40.39|       0|       0|       0|  42.60|          |         |
[05/28 18:15:32   2479s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 18:15:33   2479s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|   -37.55|      13|       0|      48|  42.62| 0:00:07.0|  2763.6M|
[05/28 18:15:33   2479s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 18:15:33   2480s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.01|   -37.55|       0|       0|       0|  42.62| 0:00:00.0|  2763.6M|
[05/28 18:15:33   2480s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:15:33   2480s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:15:33   2480s] Layer 3 has 118 constrained nets 
[05/28 18:15:33   2480s] Layer 5 has 131 constrained nets 
[05/28 18:15:33   2480s] **** End NDR-Layer Usage Statistics ****
[05/28 18:15:33   2480s] 
[05/28 18:15:33   2480s] *** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=2763.6M) ***
[05/28 18:15:33   2480s] 
[05/28 18:15:33   2480s] Begin: glitch net info
[05/28 18:15:33   2480s] glitch slack range: number of glitch nets
[05/28 18:15:33   2480s] glitch slack < -0.32 : 0
[05/28 18:15:33   2480s] -0.32 < glitch slack < -0.28 : 0
[05/28 18:15:33   2480s] -0.28 < glitch slack < -0.24 : 0
[05/28 18:15:33   2480s] -0.24 < glitch slack < -0.2 : 0
[05/28 18:15:33   2480s] -0.2 < glitch slack < -0.16 : 0
[05/28 18:15:33   2480s] -0.16 < glitch slack < -0.12 : 0
[05/28 18:15:33   2480s] -0.12 < glitch slack < -0.08 : 0
[05/28 18:15:33   2480s] -0.08 < glitch slack < -0.04 : 0
[05/28 18:15:33   2480s] -0.04 < glitch slack : 0
[05/28 18:15:33   2480s] End: glitch net info
[05/28 18:15:33   2480s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2744.5M
[05/28 18:15:34   2480s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.256, MEM:2744.5M
[05/28 18:15:34   2480s] TotalInstCnt at PhyDesignMc Destruction: 47,536
[05/28 18:15:34   2480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.25
[05/28 18:15:34   2480s] *** DrvOpt [finish] : cpu/real = 0:00:17.3/0:00:17.3 (1.0), totSession cpu/real = 0:41:20.6/0:42:01.6 (1.0), mem = 2744.5M
[05/28 18:15:34   2480s] 
[05/28 18:15:34   2480s] =============================================================================================
[05/28 18:15:34   2480s]  Step TAT Report for DrvOpt #8
[05/28 18:15:34   2480s] =============================================================================================
[05/28 18:15:34   2480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:15:34   2480s] ---------------------------------------------------------------------------------------------
[05/28 18:15:34   2480s] [ SlackTraversorInit     ]      1   0:00:00.5  (   3.0 % )     0:00:00.5 /  0:00:00.6    1.0
[05/28 18:15:34   2480s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 18:15:34   2480s] [ LibAnalyzerInit        ]      2   0:00:01.5  (   8.7 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:15:34   2480s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:15:34   2480s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:15:34   2480s] [ RouteCongInterfaceInit ]      1   0:00:01.1  (   6.3 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 18:15:34   2480s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:15:34   2480s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:07.0 /  0:00:07.0    1.0
[05/28 18:15:34   2480s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:15:34   2480s] [ OptEval                ]      2   0:00:05.9  (  33.5 % )     0:00:05.9 /  0:00:05.9    1.0
[05/28 18:15:34   2480s] [ OptCommit              ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:15:34   2480s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:15:34   2480s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:15:34   2480s] [ IncrDelayCalc          ]     21   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:15:34   2480s] [ AAESlewUpdate          ]      1   0:00:00.2  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:15:34   2480s] [ DrvFindVioNets         ]      3   0:00:00.9  (   5.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:15:34   2480s] [ DrvComputeSummary      ]      3   0:00:01.5  (   8.6 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:15:34   2480s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:15:34   2480s] [ MISC                   ]          0:00:03.4  (  19.3 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 18:15:34   2480s] ---------------------------------------------------------------------------------------------
[05/28 18:15:34   2480s]  DrvOpt #8 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.7    1.0
[05/28 18:15:34   2480s] ---------------------------------------------------------------------------------------------
[05/28 18:15:34   2480s] 
[05/28 18:15:34   2480s] Running refinePlace -preserveRouting true
[05/28 18:15:34   2480s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2744.5M
[05/28 18:15:34   2480s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2744.5M
[05/28 18:15:34   2480s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2744.5M
[05/28 18:15:34   2480s] z: 2, totalTracks: 1
[05/28 18:15:34   2480s] z: 4, totalTracks: 1
[05/28 18:15:34   2480s] z: 6, totalTracks: 1
[05/28 18:15:34   2480s] z: 8, totalTracks: 1
[05/28 18:15:34   2480s] #spOpts: N=28 autoPA advPA 
[05/28 18:15:34   2480s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2744.5M
[05/28 18:15:34   2480s] Info: 96 insts are soft-fixed.
[05/28 18:15:34   2480s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.210, REAL:0.203, MEM:2744.5M
[05/28 18:15:34   2480s] 
[05/28 18:15:34   2480s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2744.5MB).
[05/28 18:15:34   2480s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.310, REAL:0.315, MEM:2744.5M
[05/28 18:15:34   2480s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.310, REAL:0.315, MEM:2744.5M
[05/28 18:15:34   2480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.21
[05/28 18:15:34   2480s] OPERPROF:   Starting RefinePlace at level 2, MEM:2744.5M
[05/28 18:15:34   2480s] *** Starting refinePlace (0:41:21 mem=2744.5M) ***
[05/28 18:15:34   2480s] Total net bbox length = 9.635e+05 (4.602e+05 5.033e+05) (ext = 4.010e+04)
[05/28 18:15:34   2481s] Info: 96 insts are soft-fixed.
[05/28 18:15:34   2481s] 
[05/28 18:15:34   2481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:15:34   2481s] 
[05/28 18:15:34   2481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:15:34   2481s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:15:34   2481s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2744.5M
[05/28 18:15:34   2481s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.004, MEM:2744.5M
[05/28 18:15:34   2481s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2744.5M
[05/28 18:15:34   2481s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.004, MEM:2744.5M
[05/28 18:15:34   2481s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2744.5M
[05/28 18:15:34   2481s] Starting refinePlace ...
[05/28 18:15:34   2481s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 18:15:34   2481s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2744.5MB) @(0:41:21 - 0:41:21).
[05/28 18:15:34   2481s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:15:34   2481s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 18:15:34   2481s] 
[05/28 18:15:34   2481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:15:35   2481s] 
[05/28 18:15:35   2481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:15:37   2483s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:15:37   2483s] [CPU] RefinePlace/Legalization (cpu=0:00:02.4, real=0:00:03.0, mem=2744.5MB) @(0:41:21 - 0:41:24).
[05/28 18:15:37   2483s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:15:37   2483s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2744.5MB
[05/28 18:15:37   2483s] Statistics of distance of Instance movement in refine placement:
[05/28 18:15:37   2483s]   maximum (X+Y) =         0.00 um
[05/28 18:15:37   2483s]   mean    (X+Y) =         0.00 um
[05/28 18:15:37   2483s] Summary Report:
[05/28 18:15:37   2483s] Instances move: 0 (out of 47291 movable)
[05/28 18:15:37   2483s] Instances flipped: 0
[05/28 18:15:37   2483s] Mean displacement: 0.00 um
[05/28 18:15:37   2483s] Max displacement: 0.00 um 
[05/28 18:15:37   2483s] Total instances moved : 0
[05/28 18:15:37   2483s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.670, REAL:2.611, MEM:2744.5M
[05/28 18:15:37   2483s] Total net bbox length = 9.635e+05 (4.602e+05 5.033e+05) (ext = 4.010e+04)
[05/28 18:15:37   2483s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2744.5MB
[05/28 18:15:37   2483s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=2744.5MB) @(0:41:21 - 0:41:24).
[05/28 18:15:37   2483s] *** Finished refinePlace (0:41:24 mem=2744.5M) ***
[05/28 18:15:37   2483s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.21
[05/28 18:15:37   2483s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.880, REAL:2.823, MEM:2744.5M
[05/28 18:15:37   2483s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2744.5M
[05/28 18:15:37   2484s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.230, REAL:0.237, MEM:2744.5M
[05/28 18:15:37   2484s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.440, REAL:3.389, MEM:2744.5M
[05/28 18:15:37   2484s] End: GigaOpt DRV Optimization
[05/28 18:15:37   2484s] **optDesign ... cpu = 0:02:02, real = 0:02:01, mem = 2285.5M, totSessionCpu=0:41:24 **
[05/28 18:15:37   2484s] *info:
[05/28 18:15:37   2484s] **INFO: Completed fixing DRV (CPU Time = 0:00:21, Mem = 2669.50M).
[05/28 18:15:37   2484s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2669.5M
[05/28 18:15:37   2484s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.201, MEM:2669.5M
[05/28 18:15:38   2484s] 
[05/28 18:15:40   2486s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.35min real=0.35min mem=2669.5M)                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.009  | -0.243  | -0.258  |  0.156  | -1.009  | -0.300  |  1.273  |
|           TNS (ns):| -37.251 | -9.733  | -0.258  |  0.000  | -27.260 | -4.507  |  0.000  |
|    Violating Paths:|   156   |   123   |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.563%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:05, real = 0:02:04, mem = 2277.2M, totSessionCpu=0:41:27 **
[05/28 18:15:41   2488s]   DRV Snapshot: (REF)
[05/28 18:15:41   2488s]          Tran DRV: 0
[05/28 18:15:41   2488s]           Cap DRV: 0
[05/28 18:15:41   2488s]        Fanout DRV: 0
[05/28 18:15:41   2488s]            Glitch: 0
[05/28 18:15:42   2488s] *** Timing NOT met, worst failing slack is -1.009
[05/28 18:15:42   2488s] *** Check timing (0:00:00.0)
[05/28 18:15:42   2488s] Deleting Lib Analyzer.
[05/28 18:15:42   2488s] Begin: GigaOpt Optimization in WNS mode
[05/28 18:15:42   2488s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -nativePathGroupFlow
[05/28 18:15:42   2488s] *info: Marking 97 level shifter instances dont touch
[05/28 18:15:42   2488s] *info: Marking 0 isolation instances dont touch
[05/28 18:15:42   2488s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:15:42   2488s] End AAE Lib Interpolated Model. (MEM=2659.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:15:42   2488s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:41:28.8/0:42:09.8 (1.0), mem = 2660.0M
[05/28 18:15:42   2488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.26
[05/28 18:15:42   2488s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:15:42   2488s] ### Creating PhyDesignMc. totSessionCpu=0:41:29 mem=2660.0M
[05/28 18:15:42   2488s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 18:15:42   2488s] OPERPROF: Starting DPlace-Init at level 1, MEM:2660.0M
[05/28 18:15:42   2488s] z: 2, totalTracks: 1
[05/28 18:15:42   2488s] z: 4, totalTracks: 1
[05/28 18:15:42   2488s] z: 6, totalTracks: 1
[05/28 18:15:42   2488s] z: 8, totalTracks: 1
[05/28 18:15:42   2488s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:15:42   2488s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2660.0M
[05/28 18:15:42   2489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.180, MEM:2660.0M
[05/28 18:15:42   2489s] 
[05/28 18:15:42   2489s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2660.0MB).
[05/28 18:15:42   2489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.295, MEM:2660.0M
[05/28 18:15:42   2489s] TotalInstCnt at PhyDesignMc Initialization: 47,536
[05/28 18:15:42   2489s] ### Creating PhyDesignMc, finished. totSessionCpu=0:41:29 mem=2660.0M
[05/28 18:15:42   2489s] ### Creating RouteCongInterface, started
[05/28 18:15:43   2490s] ### Creating RouteCongInterface, finished
[05/28 18:15:43   2490s] 
[05/28 18:15:43   2490s] Creating Lib Analyzer ...
[05/28 18:15:44   2490s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:15:44   2490s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:15:44   2490s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:15:44   2490s] 
[05/28 18:15:44   2491s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:31 mem=2660.0M
[05/28 18:15:44   2491s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:31 mem=2660.0M
[05/28 18:15:44   2491s] Creating Lib Analyzer, finished. 
[05/28 18:15:44   2491s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:15:48   2494s] *info: 249 clock nets excluded
[05/28 18:15:48   2494s] *info: Marking 97 level shifter instances dont touch
[05/28 18:15:48   2494s] *info: Marking 0 isolation instances dont touch
[05/28 18:15:48   2494s] *info: 3 special nets excluded.
[05/28 18:15:48   2494s] *info: 1024 no-driver nets excluded.
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:15:48   2494s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:15:51   2498s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.12
[05/28 18:15:51   2498s] PathGroup :  in2out  TargetSlack : 0 
[05/28 18:15:51   2498s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 18:15:51   2498s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 18:15:51   2498s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 18:15:51   2498s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 18:15:51   2498s] ** GigaOpt Optimizer WNS Slack -1.009 TNS Slack -37.551 Density 42.62
[05/28 18:15:51   2498s] Optimizer WNS Pass 0
[05/28 18:15:51   2498s] OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-1.009|-27.560|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.243| -9.733|
|HEPG                         |-0.258| -9.991|
|All Paths                    |-1.009|-37.551|
+-----------------------------+------+-------+

[05/28 18:15:51   2498s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2701.1M
[05/28 18:15:51   2498s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2702.1M
[05/28 18:15:52   2498s] Active Path Group: reg2cgate reg2reg  
[05/28 18:15:52   2498s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:15:52   2498s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:15:52   2498s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:15:52   2498s] |  -0.258|   -1.009|  -9.991|  -37.551|    42.62%|   0:00:00.0| 2710.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:15:52   2498s] |  -0.258|   -1.009|  -9.991|  -37.551|    42.62%|   0:00:00.0| 2760.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:15:52   2498s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:15:52   2498s] 
[05/28 18:15:52   2498s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2760.3M) ***
[05/28 18:15:52   2499s] Active Path Group: reg2reg  
[05/28 18:15:52   2499s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:15:52   2499s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:15:52   2499s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:15:52   2499s] |  -0.243|   -1.009|  -9.733|  -37.551|    42.62%|   0:00:00.0| 2760.3M|test_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:52   2499s] |  -0.187|   -1.009|  -7.585|  -35.404|    42.62%|   0:00:00.0| 2760.3M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:52   2499s] |  -0.176|   -1.009|  -7.288|  -35.106|    42.62%|   0:00:00.0| 2760.3M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op2_reg_26_/D                       |
[05/28 18:15:53   2499s] |  -0.161|   -1.009|  -7.102|  -34.921|    42.62%|   0:00:01.0| 2798.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
[05/28 18:15:53   2499s] |  -0.153|   -1.009|  -6.772|  -34.590|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
[05/28 18:15:53   2499s] |  -0.142|   -1.009|  -6.578|  -34.396|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
[05/28 18:15:53   2499s] |  -0.134|   -1.009|  -5.994|  -33.812|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
[05/28 18:15:53   2500s] |  -0.126|   -1.009|  -5.823|  -33.642|    42.62%|   0:00:00.0| 2800.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_464/D                                |
[05/28 18:15:54   2500s] |  -0.114|   -1.009|  -5.596|  -33.415|    42.63%|   0:00:01.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:54   2501s] |  -0.107|   -1.009|  -5.456|  -33.275|    42.63%|   0:00:00.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:55   2501s] |  -0.102|   -1.009|  -5.324|  -33.142|    42.63%|   0:00:01.0| 2802.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
[05/28 18:15:55   2502s] |  -0.096|   -1.009|  -5.032|  -32.850|    42.63%|   0:00:00.0| 2821.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:15:56   2503s] |  -0.089|   -1.009|  -4.899|  -32.718|    42.63%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:57   2504s] |  -0.088|   -1.009|  -4.681|  -32.499|    42.64%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 18:15:57   2504s] |  -0.082|   -1.009|  -4.506|  -32.324|    42.64%|   0:00:00.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
[05/28 18:15:58   2504s] |  -0.076|   -1.009|  -4.421|  -32.239|    42.64%|   0:00:01.0| 2819.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 18:15:58   2505s] |  -0.073|   -1.009|  -4.202|  -32.020|    42.64%|   0:00:00.0| 2817.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:15:59   2506s] |  -0.067|   -1.009|  -3.818|  -31.637|    42.65%|   0:00:01.0| 2815.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_559/D                                |
[05/28 18:16:01   2507s] |  -0.062|   -1.009|  -3.501|  -31.319|    42.65%|   0:00:02.0| 2804.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_488/D                                |
[05/28 18:16:02   2508s] |  -0.056|   -1.009|  -3.128|  -30.947|    42.66%|   0:00:01.0| 2804.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
[05/28 18:16:03   2510s] |  -0.053|   -1.009|  -2.810|  -30.628|    42.67%|   0:00:01.0| 2805.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 18:16:05   2511s] |  -0.049|   -1.009|  -2.500|  -30.319|    42.67%|   0:00:02.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:06   2512s] |  -0.045|   -1.009|  -2.335|  -30.153|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:07   2513s] |  -0.043|   -1.009|  -2.245|  -30.063|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_432/D                                |
[05/28 18:16:08   2514s] |  -0.039|   -1.009|  -1.891|  -29.710|    42.68%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_476/D                                |
[05/28 18:16:09   2516s] |  -0.037|   -1.009|  -1.559|  -29.378|    42.69%|   0:00:01.0| 2806.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/s4_op1_reg_29_/D                       |
[05/28 18:16:10   2517s] |  -0.034|   -1.009|  -1.294|  -29.113|    42.69%|   0:00:01.0| 2807.0M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_235/D                                |
[05/28 18:16:11   2518s] |  -0.031|   -1.009|  -1.121|  -28.939|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:12   2519s] |  -0.030|   -1.009|  -0.941|  -28.759|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:13   2520s] |  -0.030|   -1.009|  -0.832|  -28.651|    42.70%|   0:00:01.0| 2808.0M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:14   2520s] |  -0.030|   -1.009|  -0.807|  -28.625|    42.70%|   0:00:01.0| 2807.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:14   2520s] |  -0.030|   -1.009|  -0.800|  -28.618|    42.71%|   0:00:00.0| 2807.5M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:14   2520s] |  -0.030|   -1.009|  -0.800|  -28.618|    42.71%|   0:00:00.0| 2807.5M|test_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:14   2520s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:14   2520s] 
[05/28 18:16:14   2520s] *** Finish Core Optimize Step (cpu=0:00:21.8 real=0:00:22.0 mem=2807.5M) ***
[05/28 18:16:14   2520s] Active Path Group: in2out in2reg reg2out default 
[05/28 18:16:14   2521s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:14   2521s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:16:14   2521s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:14   2521s] |  -1.009|   -1.009| -27.560|  -28.618|    42.71%|   0:00:00.0| 2807.5M|test_worst_scenario|  reg2out| sd_DQ_out[29]                                      |
[05/28 18:16:14   2521s] |  -0.995|   -0.995| -27.530|  -28.587|    42.71%|   0:00:00.0| 2807.5M|func_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 18:16:15   2522s] |  -0.995|   -0.995| -27.530|  -28.587|    42.71%|   0:00:01.0| 2807.5M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 18:16:15   2522s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:15   2522s] 
[05/28 18:16:15   2522s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2807.5M) ***
[05/28 18:16:15   2522s] 
[05/28 18:16:15   2522s] *** Finished Optimize Step Cumulative (cpu=0:00:23.4 real=0:00:23.0 mem=2807.5M) ***
[05/28 18:16:15   2522s] OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.030| -0.800|
|HEPG                         |-0.258| -1.058|
|All Paths                    |-0.995|-28.587|
+-----------------------------+------+-------+

[05/28 18:16:15   2522s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.587 Density 42.71
[05/28 18:16:15   2522s] Update Timing Windows (Threshold 0.011) ...
[05/28 18:16:15   2522s] Re Calculate Delays on 52 Nets
[05/28 18:16:15   2522s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.803|
|HEPG                         |-0.258| -1.061|
|All Paths                    |-0.995|-28.591|
+-----------------------------+------+-------+

[05/28 18:16:15   2522s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:16:15   2522s] Layer 3 has 118 constrained nets 
[05/28 18:16:15   2522s] Layer 5 has 131 constrained nets 
[05/28 18:16:15   2522s] **** End NDR-Layer Usage Statistics ****
[05/28 18:16:15   2522s] 
[05/28 18:16:15   2522s] *** Finish Post Route Setup Fixing (cpu=0:00:24.5 real=0:00:24.0 mem=2807.5M) ***
[05/28 18:16:15   2522s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.12
[05/28 18:16:15   2522s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2788.4M
[05/28 18:16:16   2522s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.270, REAL:0.274, MEM:2788.4M
[05/28 18:16:16   2522s] TotalInstCnt at PhyDesignMc Destruction: 47,656
[05/28 18:16:16   2522s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.26
[05/28 18:16:16   2522s] *** SetupOpt [finish] : cpu/real = 0:00:34.0/0:00:34.0 (1.0), totSession cpu/real = 0:42:02.8/0:42:43.7 (1.0), mem = 2788.4M
[05/28 18:16:16   2522s] 
[05/28 18:16:16   2522s] =============================================================================================
[05/28 18:16:16   2522s]  Step TAT Report for WnsOpt #5
[05/28 18:16:16   2522s] =============================================================================================
[05/28 18:16:16   2522s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:16:16   2522s] ---------------------------------------------------------------------------------------------
[05/28 18:16:16   2522s] [ SlackTraversorInit     ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:16:16   2522s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   2.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:16:16   2522s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.7
[05/28 18:16:16   2522s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:16:16   2522s] [ RouteCongInterfaceInit ]      1   0:00:01.0  (   3.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 18:16:16   2522s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:16:16   2522s] [ TransformInit          ]      1   0:00:04.9  (  14.3 % )     0:00:05.6 /  0:00:05.6    1.0
[05/28 18:16:16   2522s] [ SpefRCNetCheck         ]      1   0:00:01.8  (   5.3 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 18:16:16   2522s] [ OptSingleIteration     ]     42   0:00:00.1  (   0.3 % )     0:00:22.6 /  0:00:22.7    1.0
[05/28 18:16:16   2522s] [ OptGetWeight           ]     42   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 18:16:16   2522s] [ OptEval                ]     42   0:00:16.5  (  48.7 % )     0:00:16.5 /  0:00:16.6    1.0
[05/28 18:16:16   2522s] [ OptCommit              ]     42   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.1
[05/28 18:16:16   2522s] [ IncrTimingUpdate       ]     43   0:00:02.0  (   6.0 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 18:16:16   2522s] [ PostCommitDelayUpdate  ]     43   0:00:00.2  (   0.7 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 18:16:16   2522s] [ IncrDelayCalc          ]    202   0:00:02.7  (   7.9 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 18:16:16   2522s] [ AAESlewUpdate          ]      1   0:00:00.2  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:16:16   2522s] [ SetupOptGetWorkingSet  ]    109   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 18:16:16   2522s] [ SetupOptGetActiveNode  ]    109   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.4
[05/28 18:16:16   2522s] [ SetupOptSlackGraph     ]     42   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 18:16:16   2522s] [ MISC                   ]          0:00:01.4  (   4.3 % )     0:00:01.4 /  0:00:01.5    1.0
[05/28 18:16:16   2522s] ---------------------------------------------------------------------------------------------
[05/28 18:16:16   2522s]  WnsOpt #5 TOTAL                    0:00:34.0  ( 100.0 % )     0:00:34.0 /  0:00:34.0    1.0
[05/28 18:16:16   2522s] ---------------------------------------------------------------------------------------------
[05/28 18:16:16   2522s] 
[05/28 18:16:16   2522s] Running refinePlace -preserveRouting true
[05/28 18:16:16   2522s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2788.4M
[05/28 18:16:16   2522s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2788.4M
[05/28 18:16:16   2522s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2788.4M
[05/28 18:16:16   2522s] z: 2, totalTracks: 1
[05/28 18:16:16   2522s] z: 4, totalTracks: 1
[05/28 18:16:16   2522s] z: 6, totalTracks: 1
[05/28 18:16:16   2522s] z: 8, totalTracks: 1
[05/28 18:16:16   2522s] #spOpts: N=28 autoPA advPA 
[05/28 18:16:16   2522s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2788.4M
[05/28 18:16:16   2522s] Info: 96 insts are soft-fixed.
[05/28 18:16:16   2523s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.220, REAL:0.221, MEM:2788.4M
[05/28 18:16:16   2523s] 
[05/28 18:16:16   2523s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2788.4MB).
[05/28 18:16:16   2523s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.330, REAL:0.339, MEM:2788.4M
[05/28 18:16:16   2523s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.330, REAL:0.339, MEM:2788.4M
[05/28 18:16:16   2523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.22
[05/28 18:16:16   2523s] OPERPROF:   Starting RefinePlace at level 2, MEM:2788.4M
[05/28 18:16:16   2523s] *** Starting refinePlace (0:42:03 mem=2788.4M) ***
[05/28 18:16:16   2523s] Total net bbox length = 9.643e+05 (4.606e+05 5.037e+05) (ext = 4.010e+04)
[05/28 18:16:16   2523s] Info: 96 insts are soft-fixed.
[05/28 18:16:16   2523s] 
[05/28 18:16:16   2523s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:16:16   2523s] 
[05/28 18:16:16   2523s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:16:16   2523s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:16   2523s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2788.4M
[05/28 18:16:16   2523s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.004, MEM:2788.4M
[05/28 18:16:16   2523s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2788.4M
[05/28 18:16:16   2523s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.004, MEM:2788.4M
[05/28 18:16:16   2523s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2788.4M
[05/28 18:16:16   2523s] Starting refinePlace ...
[05/28 18:16:16   2523s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 18:16:16   2523s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2788.4MB) @(0:42:03 - 0:42:04).
[05/28 18:16:16   2523s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:17   2523s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 18:16:17   2523s] 
[05/28 18:16:17   2523s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:16:17   2523s] 
[05/28 18:16:17   2523s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:16:19   2525s] Move report: legalization moves 4 insts, mean move: 2.66 um, max move: 5.17 um
[05/28 18:16:19   2525s] 	Max move on inst (I_BLENDER_0/U6775): (395.81, 479.86) --> (395.96, 474.85)
[05/28 18:16:19   2525s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2788.4MB) @(0:42:04 - 0:42:06).
[05/28 18:16:19   2525s] Move report: Detail placement moves 4 insts, mean move: 2.66 um, max move: 5.17 um
[05/28 18:16:19   2525s] 	Max move on inst (I_BLENDER_0/U6775): (395.81, 479.86) --> (395.96, 474.85)
[05/28 18:16:19   2525s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2788.4MB
[05/28 18:16:19   2525s] Statistics of distance of Instance movement in refine placement:
[05/28 18:16:19   2525s]   maximum (X+Y) =         5.17 um
[05/28 18:16:19   2525s]   inst (I_BLENDER_0/U6775) with max move: (395.808, 479.864) -> (395.96, 474.848)
[05/28 18:16:19   2525s]   mean    (X+Y) =         2.66 um
[05/28 18:16:19   2525s] Summary Report:
[05/28 18:16:19   2525s] Instances move: 4 (out of 47411 movable)
[05/28 18:16:19   2525s] Instances flipped: 0
[05/28 18:16:19   2525s] Mean displacement: 2.66 um
[05/28 18:16:19   2525s] Max displacement: 5.17 um (Instance: I_BLENDER_0/U6775) (395.808, 479.864) -> (395.96, 474.848)
[05/28 18:16:19   2525s] 	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_LVT
[05/28 18:16:19   2525s] Total instances moved : 4
[05/28 18:16:19   2525s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.530, REAL:2.525, MEM:2788.4M
[05/28 18:16:19   2525s] Total net bbox length = 9.643e+05 (4.606e+05 5.037e+05) (ext = 4.010e+04)
[05/28 18:16:19   2525s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2788.4MB
[05/28 18:16:19   2525s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2788.4MB) @(0:42:03 - 0:42:06).
[05/28 18:16:19   2525s] *** Finished refinePlace (0:42:06 mem=2788.4M) ***
[05/28 18:16:19   2525s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.22
[05/28 18:16:19   2525s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.730, REAL:2.731, MEM:2788.4M
[05/28 18:16:19   2525s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2788.4M
[05/28 18:16:19   2526s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.240, REAL:0.241, MEM:2788.4M
[05/28 18:16:19   2526s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.320, REAL:3.322, MEM:2788.4M
[05/28 18:16:19   2526s] End: GigaOpt Optimization in WNS mode
[05/28 18:16:19   2526s] Skipping post route harden opt
[05/28 18:16:19   2526s] Deleting Lib Analyzer.
[05/28 18:16:19   2526s] Begin: GigaOpt Optimization in TNS mode
[05/28 18:16:19   2526s] *info: Marking 97 level shifter instances dont touch
[05/28 18:16:19   2526s] *info: Marking 0 isolation instances dont touch
[05/28 18:16:20   2526s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:16:20   2526s] End AAE Lib Interpolated Model. (MEM=2707.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:16:20   2526s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:42:06.6/0:42:47.5 (1.0), mem = 2707.4M
[05/28 18:16:20   2526s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.27
[05/28 18:16:20   2526s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:16:20   2526s] ### Creating PhyDesignMc. totSessionCpu=0:42:07 mem=2707.4M
[05/28 18:16:20   2526s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 18:16:20   2526s] OPERPROF: Starting DPlace-Init at level 1, MEM:2707.4M
[05/28 18:16:20   2526s] z: 2, totalTracks: 1
[05/28 18:16:20   2526s] z: 4, totalTracks: 1
[05/28 18:16:20   2526s] z: 6, totalTracks: 1
[05/28 18:16:20   2526s] z: 8, totalTracks: 1
[05/28 18:16:20   2526s] #spOpts: N=28 autoPA advPA 
[05/28 18:16:20   2526s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2707.4M
[05/28 18:16:20   2526s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.218, MEM:2707.4M
[05/28 18:16:20   2526s] 
[05/28 18:16:20   2526s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2707.4MB).
[05/28 18:16:20   2526s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.357, MEM:2707.4M
[05/28 18:16:20   2527s] TotalInstCnt at PhyDesignMc Initialization: 47,656
[05/28 18:16:20   2527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:42:07 mem=2707.4M
[05/28 18:16:20   2527s] ### Creating RouteCongInterface, started
[05/28 18:16:21   2528s] ### Creating RouteCongInterface, finished
[05/28 18:16:21   2528s] 
[05/28 18:16:21   2528s] Creating Lib Analyzer ...
[05/28 18:16:21   2528s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:16:21   2528s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:16:21   2528s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:16:21   2528s] 
[05/28 18:16:22   2529s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:09 mem=2709.4M
[05/28 18:16:22   2529s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:09 mem=2709.4M
[05/28 18:16:22   2529s] Creating Lib Analyzer, finished. 
[05/28 18:16:22   2529s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:16:25   2532s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:16:25   2532s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:16:25   2532s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:16:25   2532s] *info: 249 clock nets excluded
[05/28 18:16:25   2532s] *info: Marking 97 level shifter instances dont touch
[05/28 18:16:25   2532s] *info: Marking 0 isolation instances dont touch
[05/28 18:16:25   2532s] *info: 3 special nets excluded.
[05/28 18:16:26   2532s] *info: 1024 no-driver nets excluded.
[05/28 18:16:26   2532s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:16:26   2532s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:16:26   2532s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:16:26   2532s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:16:26   2532s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:16:28   2535s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.13
[05/28 18:16:28   2535s] PathGroup :  in2out  TargetSlack : 0 
[05/28 18:16:28   2535s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 18:16:28   2535s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 18:16:28   2535s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 18:16:28   2535s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 18:16:28   2535s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.591 Density 42.71
[05/28 18:16:28   2535s] Optimizer TNS Opt
[05/28 18:16:28   2535s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.530|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.803|
|HEPG                         |-0.258| -1.061|
|All Paths                    |-0.995|-28.591|
+-----------------------------+------+-------+

[05/28 18:16:28   2535s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2728.5M
[05/28 18:16:28   2535s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2728.5M
[05/28 18:16:29   2535s] Active Path Group: reg2cgate reg2reg  
[05/28 18:16:29   2535s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:29   2535s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:16:29   2535s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:29   2535s] |  -0.258|   -0.995|  -1.061|  -28.591|    42.71%|   0:00:00.0| 2728.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:16:31   2538s] |  -0.258|   -0.995|  -0.808|  -28.337|    42.71%|   0:00:02.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:31   2538s] |  -0.258|   -0.995|  -0.771|  -28.300|    42.71%|   0:00:00.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:32   2538s] |  -0.258|   -0.995|  -0.750|  -28.279|    42.71%|   0:00:01.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_391/D                                |
[05/28 18:16:33   2539s] |  -0.258|   -0.995|  -0.673|  -28.202|    42.71%|   0:00:01.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
[05/28 18:16:33   2539s] |  -0.258|   -0.995|  -0.668|  -28.197|    42.71%|   0:00:00.0| 2809.4M|func_worst_scenario|  reg2reg| I_BLENDER_0/R_248/D                                |
[05/28 18:16:33   2540s] |  -0.258|   -0.995|  -0.643|  -28.172|    42.71%|   0:00:00.0| 2810.9M|func_worst_scenario|  reg2reg| I_BLENDER_1/R_414/D                                |
[05/28 18:16:33   2540s] |  -0.258|   -0.995|  -0.643|  -28.172|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:16:33   2540s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:33   2540s] 
[05/28 18:16:33   2540s] *** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=2810.9M) ***
[05/28 18:16:33   2540s] Active Path Group: in2out in2reg reg2out default 
[05/28 18:16:33   2540s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:33   2540s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:16:33   2540s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:33   2540s] |  -0.995|   -0.995| -27.530|  -28.172|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 18:16:36   2542s] |  -0.995|   -0.995| -27.435|  -28.078|    42.71%|   0:00:03.0| 2810.9M|func_worst_scenario|  reg2out| sd_DQ_out[2]                                       |
[05/28 18:16:36   2542s] |  -0.995|   -0.995| -27.436|  -28.078|    42.71%|   0:00:00.0| 2810.9M|test_worst_scenario|  reg2out| sd_DQ_out[31]                                      |
[05/28 18:16:36   2542s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:16:36   2542s] 
[05/28 18:16:36   2542s] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=2810.9M) ***
[05/28 18:16:36   2542s] 
[05/28 18:16:36   2542s] *** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:07.0 mem=2810.9M) ***
[05/28 18:16:36   2542s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.436|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.385|
|HEPG                         |-0.258| -0.643|
|All Paths                    |-0.995|-28.078|
+-----------------------------+------+-------+

[05/28 18:16:36   2542s] ** GigaOpt Optimizer WNS Slack -0.995 TNS Slack -28.078 Density 42.71
[05/28 18:16:36   2542s] Update Timing Windows (Threshold 0.011) ...
[05/28 18:16:36   2543s] Re Calculate Delays on 2 Nets
[05/28 18:16:36   2543s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.995|-27.436|
|reg2cgate                    |-0.258| -0.258|
|reg2reg                      |-0.031| -0.385|
|HEPG                         |-0.258| -0.643|
|All Paths                    |-0.995|-28.078|
+-----------------------------+------+-------+

[05/28 18:16:36   2543s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:16:36   2543s] Layer 3 has 118 constrained nets 
[05/28 18:16:36   2543s] Layer 5 has 131 constrained nets 
[05/28 18:16:36   2543s] **** End NDR-Layer Usage Statistics ****
[05/28 18:16:36   2543s] 
[05/28 18:16:36   2543s] *** Finish Post Route Setup Fixing (cpu=0:00:08.1 real=0:00:08.0 mem=2810.9M) ***
[05/28 18:16:36   2543s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.13
[05/28 18:16:36   2543s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2791.8M
[05/28 18:16:36   2543s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.242, MEM:2791.8M
[05/28 18:16:36   2543s] TotalInstCnt at PhyDesignMc Destruction: 47,653
[05/28 18:16:36   2543s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.27
[05/28 18:16:36   2543s] *** SetupOpt [finish] : cpu/real = 0:00:16.8/0:00:16.8 (1.0), totSession cpu/real = 0:42:23.4/0:43:04.2 (1.0), mem = 2791.8M
[05/28 18:16:36   2543s] 
[05/28 18:16:36   2543s] =============================================================================================
[05/28 18:16:36   2543s]  Step TAT Report for TnsOpt #8
[05/28 18:16:36   2543s] =============================================================================================
[05/28 18:16:36   2543s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:16:36   2543s] ---------------------------------------------------------------------------------------------
[05/28 18:16:36   2543s] [ SlackTraversorInit     ]      1   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:16:36   2543s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   4.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:16:36   2543s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:16:36   2543s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   4.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:16:36   2543s] [ RouteCongInterfaceInit ]      1   0:00:01.1  (   6.3 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 18:16:36   2543s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:16:36   2543s] [ TransformInit          ]      1   0:00:04.9  (  29.4 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 18:16:36   2543s] [ SpefRCNetCheck         ]      1   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:16:36   2543s] [ OptSingleIteration     ]     32   0:00:00.0  (   0.3 % )     0:00:06.5 /  0:00:06.5    1.0
[05/28 18:16:36   2543s] [ OptGetWeight           ]     32   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 18:16:36   2543s] [ OptEval                ]     32   0:00:05.0  (  29.8 % )     0:00:05.0 /  0:00:05.0    1.0
[05/28 18:16:36   2543s] [ OptCommit              ]     32   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.1
[05/28 18:16:36   2543s] [ IncrTimingUpdate       ]     32   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:16:36   2543s] [ PostCommitDelayUpdate  ]     33   0:00:00.1  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:16:36   2543s] [ IncrDelayCalc          ]     47   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.6    1.0
[05/28 18:16:36   2543s] [ AAESlewUpdate          ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:16:36   2543s] [ SetupOptGetWorkingSet  ]     36   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:16:36   2543s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:16:36   2543s] [ SetupOptSlackGraph     ]     32   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.0
[05/28 18:16:36   2543s] [ MISC                   ]          0:00:01.2  (   7.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 18:16:36   2543s] ---------------------------------------------------------------------------------------------
[05/28 18:16:36   2543s]  TnsOpt #8 TOTAL                    0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:16.8    1.0
[05/28 18:16:36   2543s] ---------------------------------------------------------------------------------------------
[05/28 18:16:36   2543s] 
[05/28 18:16:36   2543s] Running refinePlace -preserveRouting true
[05/28 18:16:36   2543s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2791.8M
[05/28 18:16:36   2543s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2791.8M
[05/28 18:16:36   2543s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2791.8M
[05/28 18:16:36   2543s] z: 2, totalTracks: 1
[05/28 18:16:36   2543s] z: 4, totalTracks: 1
[05/28 18:16:36   2543s] z: 6, totalTracks: 1
[05/28 18:16:36   2543s] z: 8, totalTracks: 1
[05/28 18:16:36   2543s] #spOpts: N=28 autoPA advPA 
[05/28 18:16:36   2543s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2791.8M
[05/28 18:16:36   2543s] Info: 96 insts are soft-fixed.
[05/28 18:16:37   2543s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.220, REAL:0.220, MEM:2791.8M
[05/28 18:16:37   2543s] 
[05/28 18:16:37   2543s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2791.8MB).
[05/28 18:16:37   2543s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.330, REAL:0.337, MEM:2791.8M
[05/28 18:16:37   2543s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.330, REAL:0.337, MEM:2791.8M
[05/28 18:16:37   2543s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.23
[05/28 18:16:37   2543s] OPERPROF:   Starting RefinePlace at level 2, MEM:2791.8M
[05/28 18:16:37   2543s] *** Starting refinePlace (0:42:24 mem=2791.8M) ***
[05/28 18:16:37   2543s] Total net bbox length = 9.643e+05 (4.606e+05 5.037e+05) (ext = 4.010e+04)
[05/28 18:16:37   2543s] Info: 96 insts are soft-fixed.
[05/28 18:16:37   2543s] 
[05/28 18:16:37   2543s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:16:37   2543s] 
[05/28 18:16:37   2543s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:16:37   2543s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:37   2543s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2791.8M
[05/28 18:16:37   2543s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.004, MEM:2791.8M
[05/28 18:16:37   2543s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2791.8M
[05/28 18:16:37   2543s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.004, MEM:2791.8M
[05/28 18:16:37   2543s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2791.8M
[05/28 18:16:37   2543s] Starting refinePlace ...
[05/28 18:16:37   2544s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 18:16:37   2544s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2791.8MB) @(0:42:24 - 0:42:24).
[05/28 18:16:37   2544s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:37   2544s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 18:16:37   2544s] 
[05/28 18:16:37   2544s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:16:37   2544s] 
[05/28 18:16:37   2544s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:16:39   2546s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:39   2546s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:02.0, mem=2791.8MB) @(0:42:24 - 0:42:26).
[05/28 18:16:39   2546s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:16:39   2546s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2791.8MB
[05/28 18:16:39   2546s] Statistics of distance of Instance movement in refine placement:
[05/28 18:16:39   2546s]   maximum (X+Y) =         0.00 um
[05/28 18:16:39   2546s]   mean    (X+Y) =         0.00 um
[05/28 18:16:39   2546s] Summary Report:
[05/28 18:16:39   2546s] Instances move: 0 (out of 47408 movable)
[05/28 18:16:39   2546s] Instances flipped: 0
[05/28 18:16:39   2546s] Mean displacement: 0.00 um
[05/28 18:16:39   2546s] Max displacement: 0.00 um 
[05/28 18:16:39   2546s] Total instances moved : 0
[05/28 18:16:39   2546s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.520, REAL:2.523, MEM:2791.8M
[05/28 18:16:39   2546s] Total net bbox length = 9.643e+05 (4.606e+05 5.037e+05) (ext = 4.010e+04)
[05/28 18:16:39   2546s] Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 2791.8MB
[05/28 18:16:39   2546s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:02.0, mem=2791.8MB) @(0:42:24 - 0:42:26).
[05/28 18:16:39   2546s] *** Finished refinePlace (0:42:27 mem=2791.8M) ***
[05/28 18:16:39   2546s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.23
[05/28 18:16:39   2546s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.750, REAL:2.746, MEM:2791.8M
[05/28 18:16:39   2546s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2791.8M
[05/28 18:16:40   2546s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.260, REAL:0.260, MEM:2791.8M
[05/28 18:16:40   2546s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.350, REAL:3.353, MEM:2791.8M
[05/28 18:16:40   2546s] End: GigaOpt Optimization in TNS mode
[05/28 18:16:40   2547s]   Timing Snapshot: (REF)
[05/28 18:16:40   2547s]      Weighted WNS: -0.189
[05/28 18:16:40   2547s]       All  PG WNS: -0.995
[05/28 18:16:40   2547s]       High PG WNS: -0.258
[05/28 18:16:40   2547s]       All  PG TNS: -28.078
[05/28 18:16:40   2547s]       High PG TNS: -0.643
[05/28 18:16:40   2547s]    Category Slack: { [L, -0.995] [H, -0.258] [H, -0.031] }
[05/28 18:16:40   2547s] 
[05/28 18:16:40   2547s] Deleting Cell Server ...
[05/28 18:16:40   2547s] Deleting Lib Analyzer.
[05/28 18:16:40   2547s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 18:16:40   2547s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:16:40   2547s] Summary for sequential cells identification: 
[05/28 18:16:40   2547s]   Identified SBFF number: 126
[05/28 18:16:40   2547s]   Identified MBFF number: 0
[05/28 18:16:40   2547s]   Identified SB Latch number: 0
[05/28 18:16:40   2547s]   Identified MB Latch number: 0
[05/28 18:16:40   2547s]   Not identified SBFF number: 180
[05/28 18:16:40   2547s]   Not identified MBFF number: 0
[05/28 18:16:40   2547s]   Not identified SB Latch number: 0
[05/28 18:16:40   2547s]   Not identified MB Latch number: 0
[05/28 18:16:40   2547s]   Number of sequential cells which are not FFs: 78
[05/28 18:16:40   2547s]  Visiting view : test_worst_scenario
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]  Visiting view : func_worst_scenario
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]  Visiting view : test_best_scenario
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]  Visiting view : func_best_scenario
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:40   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:40   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:40   2547s]  Setting StdDelay to 10.90
[05/28 18:16:40   2547s] Creating Cell Server, finished. 
[05/28 18:16:40   2547s] 
[05/28 18:16:40   2547s] Deleting Cell Server ...
[05/28 18:16:40   2547s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2710.8M
[05/28 18:16:41   2547s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.200, REAL:0.209, MEM:2710.8M
[05/28 18:16:41   2547s] 
[05/28 18:16:41   2547s] GigaOpt Hold Optimizer is used
[05/28 18:16:41   2547s] End AAE Lib Interpolated Model. (MEM=2710.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:16:41   2547s] 
[05/28 18:16:41   2547s] Creating Lib Analyzer ...
[05/28 18:16:41   2547s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:16:41   2547s] Summary for sequential cells identification: 
[05/28 18:16:41   2547s]   Identified SBFF number: 126
[05/28 18:16:41   2547s]   Identified MBFF number: 0
[05/28 18:16:41   2547s]   Identified SB Latch number: 0
[05/28 18:16:41   2547s]   Identified MB Latch number: 0
[05/28 18:16:41   2547s]   Not identified SBFF number: 180
[05/28 18:16:41   2547s]   Not identified MBFF number: 0
[05/28 18:16:41   2547s]   Not identified SB Latch number: 0
[05/28 18:16:41   2547s]   Not identified MB Latch number: 0
[05/28 18:16:41   2547s]   Number of sequential cells which are not FFs: 78
[05/28 18:16:41   2547s]  Visiting view : test_worst_scenario
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]  Visiting view : func_worst_scenario
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]  Visiting view : test_best_scenario
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]  Visiting view : func_best_scenario
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:41   2547s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:16:41   2547s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:16:41   2547s]  Setting StdDelay to 10.90
[05/28 18:16:41   2547s] Creating Cell Server, finished. 
[05/28 18:16:41   2547s] 
[05/28 18:16:41   2547s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:16:41   2547s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:16:41   2547s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:16:41   2547s] 
[05/28 18:16:42   2548s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:29 mem=2714.8M
[05/28 18:16:42   2548s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:29 mem=2714.8M
[05/28 18:16:42   2548s] Creating Lib Analyzer, finished. 
[05/28 18:16:42   2548s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:29 mem=2714.8M ***
[05/28 18:16:42   2548s] End AAE Lib Interpolated Model. (MEM=2714.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:16:42   2548s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 18:16:42   2548s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 18:16:42   2548s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[05/28 18:16:42   2548s] Latch borrow mode reset to max_borrow
[05/28 18:16:42   2548s] Starting delay calculation for Hold views
[05/28 18:16:42   2548s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:16:42   2548s] #################################################################################
[05/28 18:16:42   2548s] # Design Stage: PostRoute
[05/28 18:16:42   2548s] # Design Name: ORCA_TOP
[05/28 18:16:42   2548s] # Design Mode: 28nm
[05/28 18:16:42   2548s] # Analysis Mode: MMMC OCV 
[05/28 18:16:42   2548s] # Parasitics Mode: SPEF/RCDB
[05/28 18:16:42   2548s] # Signoff Settings: SI On 
[05/28 18:16:42   2548s] #################################################################################
[05/28 18:16:42   2548s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:16:42   2548s] Setting infinite Tws ...
[05/28 18:16:42   2548s] First Iteration Infinite Tw... 
[05/28 18:16:42   2548s] Calculate late delays in OCV mode...
[05/28 18:16:42   2548s] Calculate early delays in OCV mode...
[05/28 18:16:42   2548s] Calculate late delays in OCV mode...
[05/28 18:16:42   2548s] Calculate early delays in OCV mode...
[05/28 18:16:42   2548s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/28 18:16:42   2548s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/28 18:16:42   2548s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 18:16:42   2548s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:16:42   2548s] Total number of fetched objects 55448
[05/28 18:16:42   2548s] AAE_INFO-618: Total number of nets in the design is 51332,  100.0 percent of the nets selected for SI analysis
[05/28 18:16:42   2548s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/28 18:16:42   2548s] End delay calculation. (MEM=0 CPU=0:00:24.6 REAL=0:00:24.0)
[05/28 18:16:42   2548s] End delay calculation (fullDC). (MEM=0 CPU=0:00:27.0 REAL=0:00:27.0)
[05/28 18:16:42   2548s] *** CDM Built up (cpu=0:00:28.0  real=0:00:28.0  mem= 0.0M) ***
[05/28 18:16:42   2548s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/28 18:16:42   2548s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:16:42   2548s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)
[05/28 18:16:42   2548s] 
[05/28 18:16:42   2548s] Executing IPO callback for view pruning ..
[05/28 18:16:42   2548s] 
[05/28 18:16:42   2548s] Active hold views:
[05/28 18:16:42   2548s]  func_best_scenario
[05/28 18:16:42   2548s]   Dominating endpoints: 9883
[05/28 18:16:42   2548s]   Dominating TNS: -0.522
[05/28 18:16:42   2548s] 
[05/28 18:16:42   2548s]  test_best_scenario
[05/28 18:16:42   2548s]   Dominating endpoints: 4808
[05/28 18:16:42   2548s]   Dominating TNS: -0.002
[05/28 18:16:42   2548s] 
[05/28 18:16:42   2548s] Starting SI iteration 2
[05/28 18:16:42   2548s] Calculate late delays in OCV mode...
[05/28 18:16:42   2548s] Calculate early delays in OCV mode...
[05/28 18:16:42   2548s] Calculate late delays in OCV mode...
[05/28 18:16:42   2548s] Calculate early delays in OCV mode...
[05/28 18:16:42   2548s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/28 18:16:42   2548s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:16:42   2548s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2258. 
[05/28 18:16:42   2548s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55448. 
[05/28 18:16:42   2548s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 971. 
[05/28 18:16:42   2548s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1491. 
[05/28 18:16:42   2548s] Total number of fetched objects 55448
[05/28 18:16:42   2548s] AAE_INFO-618: Total number of nets in the design is 51332,  3.5 percent of the nets selected for SI analysis
[05/28 18:16:42   2548s] End delay calculation. (MEM=0 CPU=0:00:02.1 REAL=0:00:01.0)
[05/28 18:16:42   2548s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.3 REAL=0:00:03.0)
[05/28 18:16:42   2548s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 0.0M) ***
[05/28 18:16:42   2548s] *** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:41.0 totSessionCpu=0:01:34 mem=0.0M)
[05/28 18:16:42   2548s] Done building cte hold timing graph (fixHold) cpu=0:00:44.9 real=0:00:44.0 totSessionCpu=0:01:35 mem=0.0M ***
[05/28 18:16:42   2548s] Timing Data dump into file /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/test_best_scenario.twf, for view: test_best_scenario 
[05/28 18:16:42   2548s] 	 Dumping view 2 test_best_scenario 
[05/28 18:16:42   2548s] Timing Data dump into file /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/func_best_scenario.twf, for view: func_best_scenario 
[05/28 18:16:42   2548s] 	 Dumping view 3 func_best_scenario 
[05/28 18:16:42   2548s] Done building hold timer [5268 node(s), 5930 edge(s), 2 view(s)] (fixHold) cpu=0:00:47.6 real=0:00:47.0 totSessionCpu=0:01:38 mem=0.0M ***
[05/28 18:16:42   2548s] *** QThread HoldInit [finish] : cpu/real = 0:00:47.6/0:00:47.4 (1.0), mem = 0.0M
[05/28 18:16:42   2548s] 
[05/28 18:16:42   2548s] =============================================================================================
[05/28 18:16:42   2548s]  Step TAT Report for QThreadWorker #1
[05/28 18:16:42   2548s] =============================================================================================
[05/28 18:16:42   2548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:16:42   2548s] ---------------------------------------------------------------------------------------------
[05/28 18:16:42   2548s] [ ViewPruning            ]      5   0:00:01.8  (   3.8 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 18:16:42   2548s] [ TimingUpdate           ]      2   0:00:02.3  (   4.9 % )     0:00:40.9 /  0:00:41.1    1.0
[05/28 18:16:42   2548s] [ FullDelayCalc          ]      1   0:00:36.3  (  76.5 % )     0:00:38.6 /  0:00:38.7    1.0
[05/28 18:16:42   2548s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 18:16:42   2548s] [ SlackTraversorInit     ]      4   0:00:02.0  (   4.3 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 18:16:42   2548s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 18:16:42   2548s] [ HoldTimerViewData      ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:16:42   2548s] [ HoldTimerSlackGraph    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:16:42   2548s] [ HoldTimerNodeList      ]      1   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:16:42   2548s] [ ReportAnalysisSummary  ]      2   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 18:16:42   2548s] [ MISC                   ]          0:00:03.3  (   7.0 % )     0:00:03.3 /  0:00:03.3    1.0
[05/28 18:16:42   2548s] ---------------------------------------------------------------------------------------------
[05/28 18:16:42   2548s]  QThreadWorker #1 TOTAL             0:00:47.4  ( 100.0 % )     0:00:47.4 /  0:00:47.6    1.0
[05/28 18:16:42   2548s] ---------------------------------------------------------------------------------------------
[05/28 18:16:42   2548s] 
[05/28 18:17:29   2594s]  
_______________________________________________________________________
[05/28 18:17:37   2602s] Done building cte setup timing graph (fixHold) cpu=0:00:54.1 real=0:00:55.0 totSessionCpu=0:43:23 mem=2714.8M ***
[05/28 18:17:38   2603s] *info: category slack lower bound [L -995.2] in2out in2reg reg2out default
[05/28 18:17:38   2603s] *info: category slack lower bound [H -261.7] reg2cgate 
[05/28 18:17:38   2603s] *info: category slack lower bound [H -30.7] reg2reg 
[05/28 18:17:38   2603s] --------------------------------------------------- 
[05/28 18:17:38   2603s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/28 18:17:38   2603s] --------------------------------------------------- 
[05/28 18:17:38   2603s]          WNS    reg2regWNS
[05/28 18:17:38   2603s]    -0.995 ns     -0.262 ns
[05/28 18:17:38   2603s] --------------------------------------------------- 
[05/28 18:17:38   2603s] Restoring Auto Hold Views:  func_best_scenario test_best_scenario
[05/28 18:17:38   2603s] Restoring Active Hold Views:  test_best_scenario func_best_scenario 
[05/28 18:17:38   2603s] Restoring Hold Target Slack: 0
[05/28 18:17:38   2603s] Loading timing data from /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/test_best_scenario.twf 
[05/28 18:17:38   2603s] 	 Loading view 2 test_best_scenario 
[05/28 18:17:38   2603s] Loading timing data from /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/coe_eosdata_r99pzp/func_best_scenario.twf 
[05/28 18:17:38   2603s] 	 Loading view 3 func_best_scenario 
[05/28 18:17:38   2603s] Deleting Cell Server ...
[05/28 18:17:38   2603s] Deleting Lib Analyzer.
[05/28 18:17:38   2603s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:17:38   2603s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:17:38   2603s] Summary for sequential cells identification: 
[05/28 18:17:38   2603s]   Identified SBFF number: 126
[05/28 18:17:38   2603s]   Identified MBFF number: 0
[05/28 18:17:38   2603s]   Identified SB Latch number: 0
[05/28 18:17:38   2603s]   Identified MB Latch number: 0
[05/28 18:17:38   2603s]   Not identified SBFF number: 180
[05/28 18:17:38   2603s]   Not identified MBFF number: 0
[05/28 18:17:38   2603s]   Not identified SB Latch number: 0
[05/28 18:17:38   2603s]   Not identified MB Latch number: 0
[05/28 18:17:38   2603s]   Number of sequential cells which are not FFs: 78
[05/28 18:17:38   2603s]  Visiting view : test_worst_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : func_worst_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : test_best_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : func_best_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Setting StdDelay to 10.90
[05/28 18:17:38   2603s] Creating Cell Server, finished. 
[05/28 18:17:38   2603s] 
[05/28 18:17:38   2603s] Deleting Cell Server ...
[05/28 18:17:38   2603s] 
[05/28 18:17:38   2603s] Creating Lib Analyzer ...
[05/28 18:17:38   2603s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:17:38   2603s] Summary for sequential cells identification: 
[05/28 18:17:38   2603s]   Identified SBFF number: 126
[05/28 18:17:38   2603s]   Identified MBFF number: 0
[05/28 18:17:38   2603s]   Identified SB Latch number: 0
[05/28 18:17:38   2603s]   Identified MB Latch number: 0
[05/28 18:17:38   2603s]   Not identified SBFF number: 180
[05/28 18:17:38   2603s]   Not identified MBFF number: 0
[05/28 18:17:38   2603s]   Not identified SB Latch number: 0
[05/28 18:17:38   2603s]   Not identified MB Latch number: 0
[05/28 18:17:38   2603s]   Number of sequential cells which are not FFs: 78
[05/28 18:17:38   2603s]  Visiting view : test_worst_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : func_worst_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : test_best_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Visiting view : func_best_scenario
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:38   2603s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:38   2603s]  Setting StdDelay to 10.90
[05/28 18:17:38   2603s] Creating Cell Server, finished. 
[05/28 18:17:38   2603s] 
[05/28 18:17:38   2604s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:17:38   2604s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:17:38   2604s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:17:38   2604s] 
[05/28 18:17:39   2604s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:25 mem=2722.9M
[05/28 18:17:39   2604s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:25 mem=2722.9M
[05/28 18:17:39   2604s] Creating Lib Analyzer, finished. 
[05/28 18:17:39   2604s] 
[05/28 18:17:39   2604s] *Info: minBufDelay = 57.6 ps, libStdDelay = 10.9 ps, minBufSize = 2033152 (8.0)
[05/28 18:17:39   2604s] *Info: worst delay setup view: test_worst_scenario func_worst_scenario
[05/28 18:17:39   2604s] Footprint list for hold buffering (delay unit: ps)
[05/28 18:17:39   2604s] =================================================================
[05/28 18:17:39   2604s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/28 18:17:39   2604s] ------------------------------------------------------------------
[05/28 18:17:39   2604s] *Info:       12.3       4.68    8.0  38.50 NBUFFX2_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:       17.2       6.93    8.0  64.92 NBUFFX2_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:       23.3      12.27    8.0 114.13 NBUFFX2_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:       14.7       5.59   10.0  24.47 NBUFFX4_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:       16.7       7.10   10.0  33.46 NBUFFX4_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:       20.9      13.94   10.0  59.36 NBUFFX4_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:       14.6       5.23   15.0  11.97 NBUFFX8_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:       16.7       6.81   15.0  16.28 NBUFFX8_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:       20.8      13.17   15.0  29.02 NBUFFX8_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:       15.4       5.12   24.0   6.75 NBUFFX16_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:       17.4       7.06   24.0   9.26 NBUFFX16_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:       21.8      13.43   24.0  16.64 NBUFFX16_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      16.6       6.16   26.0  62.88 AOBUFX2_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      15.3       6.35   28.0 120.86 AOBUFX1_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      21.3       9.98   28.0 216.33 AOBUFX1_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      10.7       4.64   30.0  73.77 AOBUFX1_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      23.2      10.65   30.0 113.55 AOBUFX2_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      13.6       3.96   32.0  20.59 AOBUFX4_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      18.4       5.98   32.0  33.57 AOBUFX4_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      11.9       4.29   32.0  38.50 AOBUFX2_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:A      26.6      10.71   34.0  61.90 AOBUFX4_HVT (A,Y)
[05/28 18:17:39   2604s] *Info:       16.6       5.16   42.0   3.51 NBUFFX32_LVT (A,Y)
[05/28 18:17:39   2604s] *Info:       18.8       7.04   42.0   4.81 NBUFFX32_RVT (A,Y)
[05/28 18:17:39   2604s] *Info:       23.7      13.27   42.0   8.69 NBUFFX32_HVT (A,Y)
[05/28 18:17:39   2604s] =================================================================
[05/28 18:17:39   2604s] Hold Timer stdDelay = 10.9ps
[05/28 18:17:39   2604s]  Visiting view : test_best_scenario
[05/28 18:17:39   2604s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:39   2604s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:39   2604s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:39   2604s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:39   2604s]  Visiting view : func_best_scenario
[05/28 18:17:39   2604s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:39   2604s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:39   2604s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:39   2604s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:39   2604s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2722.9M
[05/28 18:17:39   2605s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.214, MEM:2722.9M
[05/28 18:17:39   2605s] 
[05/28 18:17:41   2606s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  | -0.011  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.232  |  0.000  |  0.000  | -0.160  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|   32    |    0    |    0    |   29    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.651%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:05, real = 0:04:05, mem = 2310.8M, totSessionCpu=0:43:27 **
[05/28 18:17:41   2606s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:26.7/0:44:09.0 (1.0), mem = 2712.9M
[05/28 18:17:41   2606s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.28
[05/28 18:17:41   2606s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/28 18:17:41   2606s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/28 18:17:41   2606s] gigaOpt Hold fixing search radius: 66.880000 Microns (40 stdCellHgt)
[05/28 18:17:41   2606s] gigaOpt Hold fixing search radius on new term: 8.360000 Microns (5 stdCellHgt)
[05/28 18:17:41   2606s] *info: Run optDesign holdfix with 1 thread.
[05/28 18:17:41   2606s] *info: Marking 97 level shifter instances dont touch
[05/28 18:17:41   2606s] *info: Marking 0 isolation instances dont touch
[05/28 18:17:41   2607s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:17:42   2607s] --------------------------------------------------- 
[05/28 18:17:42   2607s]    Hold Timing Summary  - Initial 
[05/28 18:17:42   2607s] --------------------------------------------------- 
[05/28 18:17:42   2607s]  Target slack:       0.0000 ns
[05/28 18:17:42   2607s]  View: test_best_scenario 
[05/28 18:17:42   2607s]    WNS:       0.0008
[05/28 18:17:42   2607s]    TNS:       0.0000
[05/28 18:17:42   2607s]    VP :            0
[05/28 18:17:42   2607s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A2 
[05/28 18:17:42   2607s]  View: func_best_scenario 
[05/28 18:17:42   2607s]    WNS:      -0.0553
[05/28 18:17:42   2607s]    TNS:      -0.2323
[05/28 18:17:42   2607s]    VP :           32
[05/28 18:17:42   2607s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A3 
[05/28 18:17:42   2607s] --------------------------------------------------- 
[05/28 18:17:42   2607s] Info: Do not create the CCOpt slew target map as it already exists.
[05/28 18:17:42   2607s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:17:42   2607s] ### Creating PhyDesignMc. totSessionCpu=0:43:27 mem=2731.9M
[05/28 18:17:42   2607s] OPERPROF: Starting DPlace-Init at level 1, MEM:2731.9M
[05/28 18:17:42   2607s] z: 2, totalTracks: 1
[05/28 18:17:42   2607s] z: 4, totalTracks: 1
[05/28 18:17:42   2607s] z: 6, totalTracks: 1
[05/28 18:17:42   2607s] z: 8, totalTracks: 1
[05/28 18:17:42   2607s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:17:42   2607s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2731.9M
[05/28 18:17:42   2607s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.185, MEM:2731.9M
[05/28 18:17:42   2607s] 
[05/28 18:17:42   2607s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2731.9MB).
[05/28 18:17:42   2607s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.302, MEM:2731.9M
[05/28 18:17:42   2608s] TotalInstCnt at PhyDesignMc Initialization: 47,653
[05/28 18:17:42   2608s] ### Creating PhyDesignMc, finished. totSessionCpu=0:43:28 mem=2731.9M
[05/28 18:17:42   2608s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2731.9M
[05/28 18:17:42   2608s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2731.9M
[05/28 18:17:43   2608s] 
[05/28 18:17:43   2608s] *** Starting Core Fixing (fixHold) cpu=0:00:59.7 real=0:01:01 totSessionCpu=0:43:28 mem=2731.9M density=42.707% ***
[05/28 18:17:43   2608s] Optimizer Target Slack 0.000 StdDelay is 0.011  
[05/28 18:17:43   2608s] ### Creating RouteCongInterface, started
[05/28 18:17:44   2609s] ### Creating RouteCongInterface, finished

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.707%
------------------------------------------------------------
[05/28 18:17:45   2610s] *info: Hold Batch Commit is enabled
[05/28 18:17:45   2610s] *info: Levelized Batch Commit is enabled
[05/28 18:17:45   2610s] 
[05/28 18:17:45   2610s] Phase I ......
[05/28 18:17:45   2610s] Executing transform: ECO Safe Resize
[05/28 18:17:45   2610s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:45   2610s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/28 18:17:45   2610s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:45   2610s] Worst hold path end point:
[05/28 18:17:45   2610s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:45   2610s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:45   2610s] |   0|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2741.9M|
[05/28 18:17:45   2610s] Worst hold path end point:
[05/28 18:17:45   2610s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:45   2610s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:45   2610s] |   1|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2761.0M|
[05/28 18:17:45   2610s] 
[05/28 18:17:45   2610s] Capturing REF for hold ...
[05/28 18:17:45   2610s]    Hold Timing Snapshot: (REF)
[05/28 18:17:45   2610s]              All PG WNS: -0.055
[05/28 18:17:45   2610s]              All PG TNS: -0.232
[05/28 18:17:45   2610s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:45   2610s] Executing transform: AddBuffer + LegalResize
[05/28 18:17:45   2610s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:45   2610s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/28 18:17:45   2610s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:45   2610s] Worst hold path end point:
[05/28 18:17:45   2610s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:45   2610s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:45   2610s] |   0|  -0.055|    -0.23|      32|          0|       0(     0)|    42.71%|   0:00:00.0|  2761.0M|
[05/28 18:17:46   2611s] Worst hold path end point:
[05/28 18:17:46   2611s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:46   2611s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:46   2611s] |   1|  -0.055|    -0.08|       5|         26|       0(     0)|    42.72%|   0:00:01.0|  2781.6M|
[05/28 18:17:46   2611s] Worst hold path end point:
[05/28 18:17:46   2611s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:46   2611s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:46   2611s] |   2|  -0.055|    -0.07|       4|          1|       0(     0)|    42.72%|   0:00:00.0|  2781.6M|
[05/28 18:17:46   2611s] Worst hold path end point:
[05/28 18:17:46   2611s]   I_CLOCKING/occ_int1/U1/A3
[05/28 18:17:46   2611s]     net: I_CLOCKING/CTS_5 (nrTerm=3)
[05/28 18:17:46   2611s] |   3|  -0.055|    -0.07|       3|          1|       0(     0)|    42.72%|   0:00:00.0|  2781.6M|
[05/28 18:17:46   2611s] 
[05/28 18:17:46   2611s] Capturing REF for hold ...
[05/28 18:17:46   2611s]    Hold Timing Snapshot: (REF)
[05/28 18:17:46   2611s]              All PG WNS: -0.055
[05/28 18:17:46   2611s]              All PG TNS: -0.072
[05/28 18:17:46   2611s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/28 18:17:46   2611s] 
[05/28 18:17:46   2611s] *info:    Total 28 cells added for Phase I
[05/28 18:17:46   2611s] --------------------------------------------------- 
[05/28 18:17:46   2611s]    Hold Timing Summary  - Phase I 
[05/28 18:17:46   2611s] --------------------------------------------------- 
[05/28 18:17:46   2611s]  Target slack:       0.0000 ns
[05/28 18:17:46   2611s]  View: test_best_scenario 
[05/28 18:17:46   2611s]    WNS:       0.0008
[05/28 18:17:46   2611s]    TNS:       0.0000
[05/28 18:17:46   2611s]    VP :            0
[05/28 18:17:46   2611s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A2 
[05/28 18:17:46   2611s]  View: func_best_scenario 
[05/28 18:17:46   2611s]    WNS:      -0.0553
[05/28 18:17:46   2611s]    TNS:      -0.0716
[05/28 18:17:46   2611s]    VP :            3
[05/28 18:17:46   2611s]    Worst hold path end point: I_CLOCKING/occ_int1/U1/A3 
[05/28 18:17:46   2611s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.723%
------------------------------------------------------------
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] =======================================================================
[05/28 18:17:47   2612s]                 Reasons for remaining hold violations
[05/28 18:17:47   2612s] =======================================================================
[05/28 18:17:47   2612s] *info: Total 3 net(s) have violated hold timing slacks.
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] Buffering failure reasons
[05/28 18:17:47   2612s] ------------------------------------------------
[05/28 18:17:47   2612s] *info:     3 net(s): Could not be fixed because it is clock net.
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] Resizing failure reasons
[05/28 18:17:47   2612s] ------------------------------------------------
[05/28 18:17:47   2612s] *info:     3 net(s): Could not be fixed because it is clock net.
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] *** Finished Core Fixing (fixHold) cpu=0:01:04 real=0:01:05 totSessionCpu=0:43:32 mem=2791.6M density=42.723% ***
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] *info:
[05/28 18:17:47   2612s] *info: Added a total of 28 cells to fix/reduce hold violation
[05/28 18:17:47   2612s] *info:          in which 15 termBuffering
[05/28 18:17:47   2612s] *info:          in which 0 dummyBuffering
[05/28 18:17:47   2612s] *info:
[05/28 18:17:47   2612s] *info: Summary: 
[05/28 18:17:47   2612s] *info:           26 cells of type 'NBUFFX2_LVT' (8.0, 	38.499) used
[05/28 18:17:47   2612s] *info:            2 cells of type 'NBUFFX4_RVT' (10.0, 	33.463) used
[05/28 18:17:47   2612s] 
[05/28 18:17:47   2612s] *** Finish Post Route Hold Fixing (cpu=0:01:04 real=0:01:05 totSessionCpu=0:43:32 mem=2791.6M density=42.723%) ***
[05/28 18:17:47   2612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.28
[05/28 18:17:47   2612s] *** HoldOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:43:32.4/0:44:14.7 (1.0), mem = 2772.5M
[05/28 18:17:47   2612s] **INFO: total 28 insts, 0 nets marked don't touch
[05/28 18:17:47   2612s] **INFO: total 28 insts, 0 nets marked don't touch DB property
[05/28 18:17:47   2612s] **INFO: total 28 insts, 0 nets unmarked don't touch

[05/28 18:17:47   2612s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2772.5M
[05/28 18:17:47   2612s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.260, REAL:0.263, MEM:2772.5M
[05/28 18:17:47   2612s] TotalInstCnt at PhyDesignMc Destruction: 47,681
[05/28 18:17:47   2612s] Running refinePlace -preserveRouting true
[05/28 18:17:47   2612s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2772.5M
[05/28 18:17:47   2612s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2772.5M
[05/28 18:17:47   2612s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2772.5M
[05/28 18:17:47   2612s] z: 2, totalTracks: 1
[05/28 18:17:47   2612s] z: 4, totalTracks: 1
[05/28 18:17:47   2612s] z: 6, totalTracks: 1
[05/28 18:17:47   2612s] z: 8, totalTracks: 1
[05/28 18:17:47   2612s] #spOpts: N=28 autoPA advPA 
[05/28 18:17:47   2612s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2772.5M
[05/28 18:17:47   2612s] Info: 96 insts are soft-fixed.
[05/28 18:17:47   2612s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.220, REAL:0.204, MEM:2772.5M
[05/28 18:17:47   2613s] 
[05/28 18:17:47   2613s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2772.5MB).
[05/28 18:17:47   2613s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.320, REAL:0.315, MEM:2772.5M
[05/28 18:17:47   2613s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.320, REAL:0.315, MEM:2772.5M
[05/28 18:17:47   2613s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.44576.24
[05/28 18:17:47   2613s] OPERPROF:   Starting RefinePlace at level 2, MEM:2772.5M
[05/28 18:17:47   2613s] *** Starting refinePlace (0:43:33 mem=2772.5M) ***
[05/28 18:17:47   2613s] Total net bbox length = 9.644e+05 (4.606e+05 5.038e+05) (ext = 4.010e+04)
[05/28 18:17:47   2613s] Info: 96 insts are soft-fixed.
[05/28 18:17:47   2613s] 
[05/28 18:17:47   2613s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:17:47   2613s] 
[05/28 18:17:47   2613s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:17:47   2613s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:17:47   2613s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2772.5M
[05/28 18:17:47   2613s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.004, MEM:2772.5M
[05/28 18:17:47   2613s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2772.5M
[05/28 18:17:47   2613s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.004, MEM:2772.5M
[05/28 18:17:47   2613s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2772.5M
[05/28 18:17:47   2613s] Starting refinePlace ...
[05/28 18:17:48   2613s]   Spread Effort: high, post-route mode, useDDP on.
[05/28 18:17:48   2613s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2772.5MB) @(0:43:33 - 0:43:33).
[05/28 18:17:48   2613s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:17:48   2613s] wireLenOptFixPriorityInst 5130 inst fixed
[05/28 18:17:48   2613s] 
[05/28 18:17:48   2613s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:17:48   2613s] 
[05/28 18:17:48   2613s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:17:50   2615s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:17:50   2615s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:02.0, mem=2772.5MB) @(0:43:33 - 0:43:36).
[05/28 18:17:50   2615s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:17:50   2615s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2772.5MB
[05/28 18:17:50   2615s] Statistics of distance of Instance movement in refine placement:
[05/28 18:17:50   2615s]   maximum (X+Y) =         0.00 um
[05/28 18:17:50   2615s]   mean    (X+Y) =         0.00 um
[05/28 18:17:50   2615s] Summary Report:
[05/28 18:17:50   2615s] Instances move: 0 (out of 47436 movable)
[05/28 18:17:50   2615s] Instances flipped: 0
[05/28 18:17:50   2615s] Mean displacement: 0.00 um
[05/28 18:17:50   2615s] Max displacement: 0.00 um 
[05/28 18:17:50   2615s] Total instances moved : 0
[05/28 18:17:50   2615s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.590, REAL:2.591, MEM:2772.5M
[05/28 18:17:50   2615s] Total net bbox length = 9.644e+05 (4.606e+05 5.038e+05) (ext = 4.010e+04)
[05/28 18:17:50   2615s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2772.5MB
[05/28 18:17:50   2615s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=2772.5MB) @(0:43:33 - 0:43:36).
[05/28 18:17:50   2615s] *** Finished refinePlace (0:43:36 mem=2772.5M) ***
[05/28 18:17:50   2615s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.44576.24
[05/28 18:17:50   2615s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.800, REAL:2.800, MEM:2772.5M
[05/28 18:17:50   2615s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2772.5M
[05/28 18:17:50   2616s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.220, REAL:0.227, MEM:2772.5M
[05/28 18:17:50   2616s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.350, REAL:3.354, MEM:2772.5M
[05/28 18:17:50   2616s] 
[05/28 18:17:50   2616s] =============================================================================================
[05/28 18:17:50   2616s]  Step TAT Report for HoldOpt #2
[05/28 18:17:50   2616s] =============================================================================================
[05/28 18:17:50   2616s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:17:50   2616s] ---------------------------------------------------------------------------------------------
[05/28 18:17:50   2616s] [ ViewPruning            ]      5   0:00:00.9  (   1.3 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 18:17:50   2616s] [ RefinePlace            ]      1   0:00:03.4  (   4.8 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 18:17:50   2616s] [ TimingUpdate           ]      4   0:00:05.0  (   7.2 % )     0:00:05.0 /  0:00:05.1    1.0
[05/28 18:17:50   2616s] [ QThreadMaster          ]      1   0:00:47.6  (  68.4 % )     0:00:47.6 /  0:00:46.2    1.0
[05/28 18:17:50   2616s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.6 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 18:17:50   2616s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 18:17:50   2616s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:17:50   2616s] [ SlackTraversorInit     ]      4   0:00:01.7  (   2.5 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 18:17:50   2616s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[05/28 18:17:50   2616s] [ LibAnalyzerInit        ]      2   0:00:01.6  (   2.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 18:17:50   2616s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:17:50   2616s] [ RouteCongInterfaceInit ]      1   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 18:17:50   2616s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:17:50   2616s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ OptEval                ]      4   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 18:17:50   2616s] [ OptCommit              ]      4   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:17:50   2616s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 18:17:50   2616s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:17:50   2616s] [ IncrDelayCalc          ]     13   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 18:17:50   2616s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ HoldReEval             ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:17:50   2616s] [ HoldCollectNode        ]      7   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:17:50   2616s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ HoldBottleneckCount    ]      5   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:17:50   2616s] [ HoldCacheNodeWeight    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 18:17:50   2616s] [ HoldBuildSlackGraph    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ HoldDBCommit           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 18:17:50   2616s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:17:50   2616s] [ GenerateDrvReportData  ]      1   0:00:01.5  (   2.1 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:17:50   2616s] [ ReportAnalysisSummary  ]      6   0:00:01.7  (   2.5 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 18:17:50   2616s] [ MISC                   ]          0:00:02.9  (   4.1 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 18:17:50   2616s] ---------------------------------------------------------------------------------------------
[05/28 18:17:50   2616s]  HoldOpt #2 TOTAL                   0:01:09.7  ( 100.0 % )     0:01:09.7 /  0:01:08.3    1.0
[05/28 18:17:50   2616s] ---------------------------------------------------------------------------------------------
[05/28 18:17:50   2616s] 
[05/28 18:17:50   2616s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2715.5M
[05/28 18:17:51   2616s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.213, MEM:2715.5M
[05/28 18:17:51   2616s] 
[05/28 18:17:51   2616s] Deleting Cell Server ...
[05/28 18:17:51   2616s] Deleting Lib Analyzer.
[05/28 18:17:51   2616s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:17:51   2616s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:17:51   2616s] Summary for sequential cells identification: 
[05/28 18:17:51   2616s]   Identified SBFF number: 126
[05/28 18:17:51   2616s]   Identified MBFF number: 0
[05/28 18:17:51   2616s]   Identified SB Latch number: 0
[05/28 18:17:51   2616s]   Identified MB Latch number: 0
[05/28 18:17:51   2616s]   Not identified SBFF number: 180
[05/28 18:17:51   2616s]   Not identified MBFF number: 0
[05/28 18:17:51   2616s]   Not identified SB Latch number: 0
[05/28 18:17:51   2616s]   Not identified MB Latch number: 0
[05/28 18:17:51   2616s]   Number of sequential cells which are not FFs: 78
[05/28 18:17:51   2616s]  Visiting view : test_worst_scenario
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]  Visiting view : func_worst_scenario
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]  Visiting view : test_best_scenario
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]  Visiting view : func_best_scenario
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:51   2616s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:51   2616s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:51   2616s]  Setting StdDelay to 10.90
[05/28 18:17:51   2616s] Creating Cell Server, finished. 
[05/28 18:17:51   2616s] 
[05/28 18:17:51   2616s] Deleting Cell Server ...
[05/28 18:17:51   2616s] Running postRoute recovery in preEcoRoute mode
[05/28 18:17:51   2616s] **optDesign ... cpu = 0:04:15, real = 0:04:15, mem = 2315.1M, totSessionCpu=0:43:37 **
[05/28 18:17:52   2618s]   DRV Snapshot: (TGT)
[05/28 18:17:52   2618s]          Tran DRV: 0
[05/28 18:17:52   2618s]           Cap DRV: 0
[05/28 18:17:52   2618s]        Fanout DRV: 0
[05/28 18:17:52   2618s]            Glitch: 0
[05/28 18:17:52   2618s] 
[05/28 18:17:52   2618s] Creating Lib Analyzer ...
[05/28 18:17:52   2618s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:17:52   2618s] Summary for sequential cells identification: 
[05/28 18:17:52   2618s]   Identified SBFF number: 126
[05/28 18:17:52   2618s]   Identified MBFF number: 0
[05/28 18:17:52   2618s]   Identified SB Latch number: 0
[05/28 18:17:52   2618s]   Identified MB Latch number: 0
[05/28 18:17:52   2618s]   Not identified SBFF number: 180
[05/28 18:17:52   2618s]   Not identified MBFF number: 0
[05/28 18:17:52   2618s]   Not identified SB Latch number: 0
[05/28 18:17:52   2618s]   Not identified MB Latch number: 0
[05/28 18:17:52   2618s]   Number of sequential cells which are not FFs: 78
[05/28 18:17:52   2618s]  Visiting view : test_worst_scenario
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]  Visiting view : func_worst_scenario
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]  Visiting view : test_best_scenario
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]  Visiting view : func_best_scenario
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:52   2618s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:17:52   2618s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:17:52   2618s]  Setting StdDelay to 10.90
[05/28 18:17:52   2618s] Creating Cell Server, finished. 
[05/28 18:17:52   2618s] 
[05/28 18:17:53   2618s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:17:53   2618s] Total number of usable inverters from Lib Analyzer: 26 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX8_LVT INVX16_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:17:53   2618s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:17:53   2618s] 
[05/28 18:17:53   2618s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:39 mem=2717.6M
[05/28 18:17:53   2618s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:39 mem=2717.6M
[05/28 18:17:53   2618s] Creating Lib Analyzer, finished. 
[05/28 18:17:53   2618s] Checking DRV degradation...
[05/28 18:17:53   2618s] 
[05/28 18:17:53   2618s] Recovery Manager:
[05/28 18:17:53   2618s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 18:17:53   2618s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 18:17:53   2618s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 18:17:53   2618s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/28 18:17:53   2618s] 
[05/28 18:17:53   2618s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 18:17:53   2618s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2715.55M, totSessionCpu=0:43:39).
[05/28 18:17:53   2618s] **optDesign ... cpu = 0:04:17, real = 0:04:17, mem = 2317.8M, totSessionCpu=0:43:39 **
[05/28 18:17:53   2618s] 
[05/28 18:17:55   2620s]   DRV Snapshot: (REF)
[05/28 18:17:55   2620s]          Tran DRV: 0
[05/28 18:17:55   2620s]           Cap DRV: 0
[05/28 18:17:55   2620s]        Fanout DRV: 0
[05/28 18:17:55   2620s]            Glitch: 0
[05/28 18:17:55   2620s] Skipping post route harden opt
[05/28 18:17:55   2620s] ### Creating LA Mngr. totSessionCpu=0:43:41 mem=2715.6M
[05/28 18:17:55   2620s] ### Creating LA Mngr, finished. totSessionCpu=0:43:41 mem=2715.6M
[05/28 18:17:55   2621s] Default Rule : ""
[05/28 18:17:55   2621s] Non Default Rules : "CTS_RULE"
[05/28 18:17:55   2621s] Worst Slack : -0.262 ns
[05/28 18:17:55   2621s] 
[05/28 18:17:55   2621s] Start Layer Assignment ...
[05/28 18:17:55   2621s] WNS(-0.262ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[05/28 18:17:55   2621s] 
[05/28 18:17:56   2621s] Select 0 cadidates out of 51360.
[05/28 18:17:56   2621s] No critical nets selected. Skipped !
[05/28 18:17:56   2621s] GigaOpt: setting up router preferences
[05/28 18:17:56   2621s] GigaOpt: 1 nets assigned router directives
[05/28 18:17:56   2621s] 
[05/28 18:17:56   2621s] Start Assign Priority Nets ...
[05/28 18:17:56   2621s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/28 18:17:56   2621s] Existing Priority Nets 0 (0.0%)
[05/28 18:17:56   2621s] Total Assign Priority Nets 652 (1.3%)
[05/28 18:17:56   2621s] ### Creating LA Mngr. totSessionCpu=0:43:42 mem=2715.6M
[05/28 18:17:56   2621s] ### Creating LA Mngr, finished. totSessionCpu=0:43:42 mem=2715.6M
[05/28 18:17:57   2622s] Default Rule : ""
[05/28 18:17:57   2622s] Non Default Rules : "CTS_RULE"
[05/28 18:17:57   2622s] Worst Slack : -0.995 ns
[05/28 18:17:57   2622s] 
[05/28 18:17:57   2622s] Start Layer Assignment ...
[05/28 18:17:57   2622s] WNS(-0.995ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[05/28 18:17:57   2622s] 
[05/28 18:17:57   2622s] Select 38 cadidates out of 51360.
[05/28 18:17:57   2622s] Total Assign Layers on 3 Nets (cpu 0:00:01.2).
[05/28 18:17:57   2622s] GigaOpt: setting up router preferences
[05/28 18:17:57   2623s] GigaOpt: 60 nets assigned router directives
[05/28 18:17:57   2623s] 
[05/28 18:17:57   2623s] Start Assign Priority Nets ...
[05/28 18:17:57   2623s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/28 18:17:57   2623s] Existing Priority Nets 0 (0.0%)
[05/28 18:17:57   2623s] Total Assign Priority Nets 794 (1.6%)
[05/28 18:17:58   2623s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2801.5M
[05/28 18:17:58   2623s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.180, REAL:0.179, MEM:2801.5M
[05/28 18:17:58   2623s] 
[05/28 18:18:00   2625s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.995  | -0.031  | -0.262  |  0.156  | -0.995  | -0.300  |  1.273  |
|           TNS (ns):| -27.782 | -0.385  | -0.262  |  0.000  | -27.135 | -4.507  |  0.000  |
|    Violating Paths:|   57    |   24    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:24, real = 0:04:24, mem = 2234.6M, totSessionCpu=0:43:46 **
[05/28 18:18:00   2625s] -routeWithEco false                       # bool, default=false
[05/28 18:18:00   2625s] -routeWithEco true                        # bool, default=false, user setting
[05/28 18:18:00   2625s] -routeSelectedNetOnly false               # bool, default=false
[05/28 18:18:00   2625s] -routeWithTimingDriven false              # bool, default=false
[05/28 18:18:00   2625s] -routeWithSiDriven false                  # bool, default=false
[05/28 18:18:00   2625s] Existing Dirty Nets : 437
[05/28 18:18:00   2625s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/28 18:18:00   2625s] Reset Dirty Nets : 437
[05/28 18:18:00   2625s] 
[05/28 18:18:00   2625s] globalDetailRoute
[05/28 18:18:00   2625s] 
[05/28 18:18:00   2625s] #setNanoRouteMode -drouteEndIteration 5
[05/28 18:18:00   2625s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[05/28 18:18:00   2625s] #setNanoRouteMode -routeWithEco true
[05/28 18:18:00   2625s] #setNanoRouteMode -routeWithViaOnlyForMacroCellPin "false"
[05/28 18:18:00   2625s] #setNanoRouteMode -routeWithViaOnlyForStandardCellPin "1:1"
[05/28 18:18:00   2625s] ### Time Record (globalDetailRoute) is installed.
[05/28 18:18:00   2625s] #Start globalDetailRoute on Sun May 28 18:18:00 2023
[05/28 18:18:00   2625s] #
[05/28 18:18:00   2625s] ### Time Record (Pre Callback) is installed.
[05/28 18:18:00   2625s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 153756 access done (mem: 2649.488M)
[05/28 18:18:00   2626s] ### Time Record (Pre Callback) is uninstalled.
[05/28 18:18:00   2626s] ### Time Record (DB Import) is installed.
[05/28 18:18:00   2626s] ### Time Record (Timing Data Generation) is installed.
[05/28 18:18:00   2626s] ### Time Record (Timing Data Generation) is uninstalled.
[05/28 18:18:01   2627s] ### Net info: total nets: 51360
[05/28 18:18:01   2627s] ### Net info: dirty nets: 7
[05/28 18:18:01   2627s] ### Net info: marked as disconnected nets: 0
[05/28 18:18:03   2628s] #num needed restored net=0
[05/28 18:18:03   2628s] #need_extraction net=0 (total=51360)
[05/28 18:18:03   2628s] ### Net info: fully routed nets: 50292
[05/28 18:18:03   2628s] ### Net info: trivial (< 2 pins) nets: 1052
[05/28 18:18:03   2628s] ### Net info: unrouted nets: 16
[05/28 18:18:03   2628s] ### Net info: re-extraction nets: 0
[05/28 18:18:03   2628s] ### Net info: ignored nets: 0
[05/28 18:18:03   2628s] ### Net info: skip routing nets: 0
[05/28 18:18:04   2629s] #Processed 507 dirty instances, 1758 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[05/28 18:18:04   2629s] #(443 insts marked dirty, reset pre-exisiting dirty flag on 448 insts, 1130 nets marked need extraction)
[05/28 18:18:04   2629s] ### Time Record (DB Import) is uninstalled.
[05/28 18:18:04   2629s] #NanoRoute Version 19.16-s053_1 NR200827-1939/19_16-UB
[05/28 18:18:04   2629s] #RTESIG:78da8dd2310f8230100560677fc5a5306022d86b296d1d4d5cd51075259814424220a1e5
[05/28 18:18:04   2629s] #       ff8bba82e5d6f7e52def82f079ce81a04e308b2d15bc40b8e48c52c5648c9aeb03ea628a
[05/28 18:18:04   2629s] #       1e27b20dc2ebedce18050151d339539b610fa3350358e35cd3d5bb1f112a035295ad3504
[05/28 18:18:04   2629s] #       22eb862999752a55f06510bdfabe9d35c83907a489a69f83a86afbd22d482157d449e647
[05/28 18:18:04   2629s] #       29137e942105378cff8d145e23917b8dca98dfc8153d52af5a0695a2d3531c71916dde12
[05/28 18:18:04   2629s] #       b4aa56
[05/28 18:18:04   2629s] #
[05/28 18:18:04   2629s] #Skip comparing routing design signature in db-snapshot flow
[05/28 18:18:04   2629s] #RTESIG:78da8dd24d0b82401006e0cefd8a413d18a4edecba5f1d83ae15525dc560154114dcf5ff
[05/28 18:18:04   2629s] #       6775d5d6b9be0f2fc33061f43ce710a04e5124967056205c724a88a23241cdf401753145
[05/28 18:18:04   2629s] #       8f53b00da3ebed4e29010e71d339539b610fa3350358e35cd3d5bb1fe14a405095ad3501
[05/28 18:18:04   2629s] #       c4d60d5332eb54a6e0cb207ef57d3b6b90310648524d3e0371d5f6a55b905caea893d48f
[05/28 18:18:04   2629s] #       32cafd482001378cff4d86ab2e8142726f9944e6354a50bf912b7aa45eb7b85264fa9e23
[05/28 18:18:04   2629s] #       2eb2cd1b6f7bb706
[05/28 18:18:04   2629s] #
[05/28 18:18:04   2629s] ### Time Record (Global Routing) is installed.
[05/28 18:18:04   2629s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:18:04   2629s] ### Time Record (Data Preparation) is installed.
[05/28 18:18:04   2629s] #Start routing data preparation on Sun May 28 18:18:04 2023
[05/28 18:18:04   2629s] #
[05/28 18:18:04   2629s] #Minimum voltage of a net in the design = 0.000.
[05/28 18:18:04   2629s] #Maximum voltage of a net in the design = 0.950.
[05/28 18:18:04   2629s] #Voltage range [0.000 - 0.000] has 581 nets.
[05/28 18:18:04   2629s] #Voltage range [0.000 - 0.750] has 50336 nets.
[05/28 18:18:04   2629s] #Voltage range [0.750 - 0.750] has 2 nets.
[05/28 18:18:04   2629s] #Voltage range [0.000 - 0.950] has 436 nets.
[05/28 18:18:04   2629s] #Voltage range [0.750 - 0.950] has 5 nets.
[05/28 18:18:04   2630s] ### Time Record (Cell Pin Access) is installed.
[05/28 18:18:04   2630s] #Initial pin access analysis.
[05/28 18:18:05   2630s] #Detail pin access analysis.
[05/28 18:18:05   2630s] ### Time Record (Cell Pin Access) is uninstalled.
[05/28 18:18:05   2630s] # M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
[05/28 18:18:05   2630s] # M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
[05/28 18:18:05   2630s] # M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
[05/28 18:18:05   2630s] # MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
[05/28 18:18:06   2631s] #Regenerating Ggrids automatically.
[05/28 18:18:06   2631s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
[05/28 18:18:06   2631s] #Using automatically generated G-grids.
[05/28 18:18:06   2631s] #Done routing data preparation.
[05/28 18:18:06   2631s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2078.74 (MB), peak = 2701.67 (MB)
[05/28 18:18:06   2631s] ### Time Record (Data Preparation) is uninstalled.
[05/28 18:18:06   2631s] ### Time Record (Special Wire Merging) is installed.
[05/28 18:18:06   2631s] #Merging special wires: starts on Sun May 28 18:18:06 2023 with memory = 2080.50 (MB), peak = 2701.67 (MB)
[05/28 18:18:06   2631s] #
[05/28 18:18:06   2631s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:06   2631s] ### Time Record (Special Wire Merging) is uninstalled.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 206.84100 488.39600 ) on M1 for NET I_BLENDER_0/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 200.60900 481.70800 ) on M1 for NET I_BLENDER_0/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 105.60900 77.08400 ) on M1 for NET I_PCI_TOP/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN RSTB at ( 103.96000 78.43600 ) on M1 for NET I_PCI_TOP/FE_OFN3705_n1786. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN SE at ( 208.16400 489.25400 ) on M1 for NET FE_OFN1184_scan_enable. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 466.67800 442.34500 ) on M1 for NET I_SDRAM_TOP/I_SDRAM_IF/FE_OFN1639_n1787. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 400.85500 465.74300 ) on M1 for NET I_BLENDER_0/n2752. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 325.38300 425.44800 ) on M1 for NET I_BLENDER_0/n5003. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 394.16700 499.16800 ) on M1 for NET I_BLENDER_0/FE_OFN3827_n764. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 409.43900 462.23200 ) on M1 for NET I_BLENDER_0/FE_OFN3827_n764. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 80.89500 293.34500 ) on M1 for NET I_BLENDER_1/FE_OFN4184_n3842. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 285.19000 241.70200 ) on M1 for NET I_SDRAM_TOP/I_SDRAM_IF/FE_OFN1840_n387. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 416.35900 499.18300 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 388.84700 469.08700 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 407.54300 465.74300 ) on M1 for NET I_BLENDER_0/FE_OFN3322_n2702. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 214.56300 433.88800 ) on M1 for NET I_BLENDER_0/n6352. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 346.68100 475.76000 ) on M1 for NET I_BLENDER_0/FE_OFN3248_s3_op2_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 194.80300 465.64700 ) on M1 for NET I_BLENDER_0/n6343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 91.01700 293.36000 ) on M1 for NET I_BLENDER_1/FE_OFN3165_n3835. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 93.51100 286.65700 ) on M1 for NET I_BLENDER_1/FE_OFN3165_n3835. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/28 18:18:06   2631s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[05/28 18:18:06   2631s] #To increase the message display limit, refer to the product command reference manual.
[05/28 18:18:06   2632s] #
[05/28 18:18:06   2632s] #Connectivity extraction summary:
[05/28 18:18:06   2632s] #1111 routed nets are extracted.
[05/28 18:18:06   2632s] #    734 (1.43%) extracted nets are partially routed.
[05/28 18:18:06   2632s] #49181 routed net(s) are imported.
[05/28 18:18:06   2632s] #16 (0.03%) nets are without wires.
[05/28 18:18:06   2632s] #1052 nets are fixed|skipped|trivial (not extracted).
[05/28 18:18:06   2632s] #Total number of nets = 51360.
[05/28 18:18:06   2632s] #
[05/28 18:18:07   2632s] #Start instance access analysis using 1 thread...
[05/28 18:18:07   2632s] ### Time Record (Instance Pin Access) is installed.
[05/28 18:18:09   2634s] #0 instance pins are hard to access
[05/28 18:18:09   2634s] #Instance access analysis statistics:
[05/28 18:18:09   2634s] #Cpu time = 00:00:02
[05/28 18:18:09   2634s] #Elapsed time = 00:00:02
[05/28 18:18:09   2634s] #Increased memory = 9.75 (MB)
[05/28 18:18:09   2634s] #Total memory = 2091.40 (MB)
[05/28 18:18:09   2634s] #Peak memory = 2701.67 (MB)
[05/28 18:18:09   2634s] ### Time Record (Instance Pin Access) is uninstalled.
[05/28 18:18:09   2634s] #Found 0 nets for post-route si or timing fixing.
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Finished routing data preparation on Sun May 28 18:18:09 2023
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Cpu time = 00:00:05
[05/28 18:18:09   2634s] #Elapsed time = 00:00:05
[05/28 18:18:09   2634s] #Increased memory = 33.75 (MB)
[05/28 18:18:09   2634s] #Total memory = 2091.40 (MB)
[05/28 18:18:09   2634s] #Peak memory = 2701.67 (MB)
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] ### Time Record (Global Routing) is installed.
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Start global routing on Sun May 28 18:18:09 2023
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Start global routing initialization on Sun May 28 18:18:09 2023
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Number of eco nets is 825
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2634s] #Start global routing data preparation on Sun May 28 18:18:09 2023
[05/28 18:18:09   2634s] #
[05/28 18:18:09   2635s] ### build_merged_routing_blockage_rect_list starts on Sun May 28 18:18:09 2023 with memory = 2091.46 (MB), peak = 2701.67 (MB)
[05/28 18:18:09   2635s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:09   2635s] #Start routing resource analysis on Sun May 28 18:18:09 2023
[05/28 18:18:09   2635s] #
[05/28 18:18:09   2635s] ### init_is_bin_blocked starts on Sun May 28 18:18:09 2023 with memory = 2091.46 (MB), peak = 2701.67 (MB)
[05/28 18:18:09   2635s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:09   2635s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun May 28 18:18:09 2023 with memory = 2097.33 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### adjust_flow_cap starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### adjust_partial_route_blockage starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### set_via_blocked starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### copy_flow starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] #Routing resource analysis is done on Sun May 28 18:18:11 2023
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] ### report_flow_cap starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] #  Resource Analysis:
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/28 18:18:11   2637s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/28 18:18:11   2637s] #  --------------------------------------------------------------
[05/28 18:18:11   2637s] #  M1             H        3212        1853       32190    56.28%
[05/28 18:18:11   2637s] #  M2             V        3413        1981       32190    35.95%
[05/28 18:18:11   2637s] #  M3             H        1608         925       32190    35.97%
[05/28 18:18:11   2637s] #  M4             V        1707         990       32190    36.21%
[05/28 18:18:11   2637s] #  M5             H         805         461       32190    35.68%
[05/28 18:18:11   2637s] #  M6             V        1348           0       32190     0.15%
[05/28 18:18:11   2637s] #  M7             H         586          47       32190     0.00%
[05/28 18:18:11   2637s] #  M8             V         621          53       32190     1.23%
[05/28 18:18:11   2637s] #  M9             H         316           0       32190     0.57%
[05/28 18:18:11   2637s] #  MRDL           V         165           0       32190    10.81%
[05/28 18:18:11   2637s] #  --------------------------------------------------------------
[05/28 18:18:11   2637s] #  Total                  13782      19.81%      321900    21.29%
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] #  179 nets (0.35%) with 1 preferred extra spacing.
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### analyze_m2_tracks starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### report_initial_resource starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### mark_pg_pins_accessibility starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### set_net_region starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] #Global routing data preparation is done on Sun May 28 18:18:11 2023
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] #
[05/28 18:18:11   2637s] ### prepare_level starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### init level 1 starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### Level 1 hgrid = 185 X 174
[05/28 18:18:11   2637s] ### init level 2 starts on Sun May 28 18:18:11 2023 with memory = 2097.89 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### Level 2 hgrid = 47 X 44
[05/28 18:18:11   2637s] ### prepare_level_flow starts on Sun May 28 18:18:11 2023 with memory = 2099.38 (MB), peak = 2701.67 (MB)
[05/28 18:18:11   2637s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:11   2637s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:12   2637s] #
[05/28 18:18:12   2637s] #Global routing initialization is done on Sun May 28 18:18:12 2023
[05/28 18:18:12   2637s] #
[05/28 18:18:12   2637s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2099.38 (MB), peak = 2701.67 (MB)
[05/28 18:18:12   2637s] #
[05/28 18:18:12   2637s] #start global routing iteration 1...
[05/28 18:18:12   2637s] ### init_flow_edge starts on Sun May 28 18:18:12 2023 with memory = 2099.46 (MB), peak = 2701.67 (MB)
[05/28 18:18:12   2637s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:12   2637s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:18:12   2637s] ### measure_qor starts on Sun May 28 18:18:12 2023 with memory = 2107.67 (MB), peak = 2701.67 (MB)
[05/28 18:18:12   2637s] ### measure_congestion starts on Sun May 28 18:18:12 2023 with memory = 2107.67 (MB), peak = 2701.67 (MB)
[05/28 18:18:12   2637s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:12   2638s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:12   2638s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.67 (MB), peak = 2701.67 (MB)
[05/28 18:18:12   2638s] #
[05/28 18:18:12   2638s] #start global routing iteration 2...
[05/28 18:18:13   2638s] ### init_flow_edge starts on Sun May 28 18:18:13 2023 with memory = 2107.67 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:13   2638s] ### routing at level 2 (topmost level) iter 0
[05/28 18:18:13   2638s] ### measure_qor starts on Sun May 28 18:18:13 2023 with memory = 2107.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] ### measure_congestion starts on Sun May 28 18:18:13 2023 with memory = 2107.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:13   2638s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:13   2638s] ### routing at level 2 (topmost level) iter 1
[05/28 18:18:13   2638s] ### measure_qor starts on Sun May 28 18:18:13 2023 with memory = 2107.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] ### measure_congestion starts on Sun May 28 18:18:13 2023 with memory = 2107.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:13   2638s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:13   2638s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2107.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:13   2638s] #
[05/28 18:18:13   2638s] #start global routing iteration 3...
[05/28 18:18:13   2639s] ### routing at level 1 iter 0 for 0 hboxes
[05/28 18:18:14   2639s] ### measure_qor starts on Sun May 28 18:18:14 2023 with memory = 2111.53 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2639s] ### measure_congestion starts on Sun May 28 18:18:14 2023 with memory = 2111.53 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2639s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:14   2639s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:14   2639s] ### measure_congestion starts on Sun May 28 18:18:14 2023 with memory = 2111.53 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2639s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:14   2639s] ### routing at level 1 iter 1 for 0 hboxes
[05/28 18:18:14   2639s] ### measure_qor starts on Sun May 28 18:18:14 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2639s] ### measure_congestion starts on Sun May 28 18:18:14 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2639s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:14   2640s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:14   2640s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:14   2640s] #
[05/28 18:18:14   2640s] ### route_end starts on Sun May 28 18:18:14 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Total number of trivial nets (e.g. < 2 pins) = 1052 (skipped).
[05/28 18:18:15   2640s] #Total number of routable nets = 50308.
[05/28 18:18:15   2640s] #Total number of nets in the design = 51360.
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #841 routable nets have only global wires.
[05/28 18:18:15   2640s] #49467 routable nets have only detail routed wires.
[05/28 18:18:15   2640s] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 18:18:15   2640s] #306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Routed nets constraints summary:
[05/28 18:18:15   2640s] #-------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[05/28 18:18:15   2640s] #-------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #      Default                  6            1                 1             834  
[05/28 18:18:15   2640s] #     CTS_RULE                  0            0                 0               0  
[05/28 18:18:15   2640s] #-------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #        Total                  6            1                 1             834  
[05/28 18:18:15   2640s] #-------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Routing constraints summary of the whole design:
[05/28 18:18:15   2640s] #----------------------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[05/28 18:18:15   2640s] #----------------------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #      Default                179            3                 3              0           49995  
[05/28 18:18:15   2640s] #     CTS_RULE                  0          131                 0            131               0  
[05/28 18:18:15   2640s] #----------------------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #        Total                179          134                 3            131           49995  
[05/28 18:18:15   2640s] #----------------------------------------------------------------------------------------------
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] ### cal_base_flow starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### init_flow_edge starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### cal_flow starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### report_overcon starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #                 OverCon       OverCon          
[05/28 18:18:15   2640s] #                  #Gcell        #Gcell    %Gcell
[05/28 18:18:15   2640s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[05/28 18:18:15   2640s] #  ------------------------------------------------------------
[05/28 18:18:15   2640s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.56  
[05/28 18:18:15   2640s] #  M2           14(0.07%)      3(0.01%)   (0.08%)     0.45  
[05/28 18:18:15   2640s] #  M3            1(0.00%)      0(0.00%)   (0.00%)     0.41  
[05/28 18:18:15   2640s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.20  
[05/28 18:18:15   2640s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.20  
[05/28 18:18:15   2640s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.15  
[05/28 18:18:15   2640s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.16  
[05/28 18:18:15   2640s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.03  
[05/28 18:18:15   2640s] #  M9            0(0.00%)      0(0.00%)   (0.00%)     0.05  
[05/28 18:18:15   2640s] #  MRDL          0(0.00%)      0(0.00%)   (0.00%)     0.00  
[05/28 18:18:15   2640s] #  ------------------------------------------------------------
[05/28 18:18:15   2640s] #     Total     15(0.01%)      3(0.00%)   (0.01%)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[05/28 18:18:15   2640s] #  Overflow after GR: 0.00% H + 0.01% V
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### cal_base_flow starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### init_flow_edge starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### cal_flow starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### export_cong_map starts on Sun May 28 18:18:15 2023 with memory = 2111.68 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### PDZT_Export::export_cong_map starts on Sun May 28 18:18:15 2023 with memory = 2112.45 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### import_cong_map starts on Sun May 28 18:18:15 2023 with memory = 2112.45 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### update starts on Sun May 28 18:18:15 2023 with memory = 2112.45 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] #Complete Global Routing.
[05/28 18:18:15   2640s] #Total number of nets with non-default rule or having extra spacing = 310
[05/28 18:18:15   2640s] #Total wire length = 1138689 um.
[05/28 18:18:15   2640s] #Total half perimeter of net bounding box = 1018492 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M1 = 40760 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M2 = 364272 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M3 = 305987 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M4 = 160265 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M5 = 79271 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M6 = 104182 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M7 = 58406 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M8 = 12715 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER M9 = 12831 um.
[05/28 18:18:15   2640s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:18:15   2640s] #Total number of vias = 367294
[05/28 18:18:15   2640s] #Total number of multi-cut vias = 1692 (  0.5%)
[05/28 18:18:15   2640s] #Total number of single cut vias = 365602 ( 99.5%)
[05/28 18:18:15   2640s] #Up-Via Summary (total 367294):
[05/28 18:18:15   2640s] #                   single-cut          multi-cut      Total
[05/28 18:18:15   2640s] #-----------------------------------------------------------
[05/28 18:18:15   2640s] # M1            186656 ( 99.8%)       303 (  0.2%)     186959
[05/28 18:18:15   2640s] # M2            137053 ( 99.7%)       370 (  0.3%)     137423
[05/28 18:18:15   2640s] # M3             25547 ( 98.6%)       350 (  1.4%)      25897
[05/28 18:18:15   2640s] # M4              8256 ( 96.1%)       334 (  3.9%)       8590
[05/28 18:18:15   2640s] # M5              3960 ( 92.2%)       333 (  7.8%)       4293
[05/28 18:18:15   2640s] # M6              2841 ( 99.9%)         2 (  0.1%)       2843
[05/28 18:18:15   2640s] # M7               826 (100.0%)         0 (  0.0%)        826
[05/28 18:18:15   2640s] # M8               463 (100.0%)         0 (  0.0%)        463
[05/28 18:18:15   2640s] #-----------------------------------------------------------
[05/28 18:18:15   2640s] #               365602 ( 99.5%)      1692 (  0.5%)     367294 
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Total number of involved priority nets 2
[05/28 18:18:15   2640s] #Maximum src to sink distance for priority net 205.8
[05/28 18:18:15   2640s] #Average of max src_to_sink distance for priority net 160.5
[05/28 18:18:15   2640s] #Average of ave src_to_sink distance for priority net 98.5
[05/28 18:18:15   2640s] ### update cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### report_overcon starts on Sun May 28 18:18:15 2023 with memory = 2112.87 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### report_overcon starts on Sun May 28 18:18:15 2023 with memory = 2112.87 (MB), peak = 2701.67 (MB)
[05/28 18:18:15   2640s] #Max overcon = 2 tracks.
[05/28 18:18:15   2640s] #Total overcon = 0.01%.
[05/28 18:18:15   2640s] #Worst layer Gcell overcon rate = 0.00%.
[05/28 18:18:15   2640s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.1 GB, peak:2.6 GB
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Global routing statistics:
[05/28 18:18:15   2640s] #Cpu time = 00:00:06
[05/28 18:18:15   2640s] #Elapsed time = 00:00:06
[05/28 18:18:15   2640s] #Increased memory = 21.46 (MB)
[05/28 18:18:15   2640s] #Total memory = 2112.87 (MB)
[05/28 18:18:15   2640s] #Peak memory = 2701.67 (MB)
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #Finished global routing on Sun May 28 18:18:15 2023
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] #
[05/28 18:18:15   2640s] ### Time Record (Global Routing) is uninstalled.
[05/28 18:18:16   2641s] ### Time Record (Track Assignment) is installed.
[05/28 18:18:16   2641s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:18:16   2642s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2104.75 (MB), peak = 2701.67 (MB)
[05/28 18:18:16   2642s] ### Time Record (Track Assignment) is installed.
[05/28 18:18:17   2642s] #Start Track Assignment.
[05/28 18:18:20   2645s] #Done with 100 horizontal wires in 2 hboxes and 154 vertical wires in 2 hboxes.
[05/28 18:18:22   2647s] #Done with 8 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
[05/28 18:18:23   2648s] #Complete Track Assignment.
[05/28 18:18:23   2648s] #Total number of nets with non-default rule or having extra spacing = 310
[05/28 18:18:23   2648s] #Total wire length = 1139471 um.
[05/28 18:18:23   2648s] #Total half perimeter of net bounding box = 1018492 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M1 = 40801 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M2 = 364696 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M3 = 306247 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M4 = 160286 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M5 = 79282 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M6 = 104188 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M7 = 58409 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M8 = 12722 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER M9 = 12839 um.
[05/28 18:18:23   2648s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:18:23   2648s] #Total number of vias = 367294
[05/28 18:18:23   2648s] #Total number of multi-cut vias = 1692 (  0.5%)
[05/28 18:18:23   2648s] #Total number of single cut vias = 365602 ( 99.5%)
[05/28 18:18:23   2648s] #Up-Via Summary (total 367294):
[05/28 18:18:23   2648s] #                   single-cut          multi-cut      Total
[05/28 18:18:23   2648s] #-----------------------------------------------------------
[05/28 18:18:23   2648s] # M1            186656 ( 99.8%)       303 (  0.2%)     186959
[05/28 18:18:23   2648s] # M2            137053 ( 99.7%)       370 (  0.3%)     137423
[05/28 18:18:23   2648s] # M3             25547 ( 98.6%)       350 (  1.4%)      25897
[05/28 18:18:23   2648s] # M4              8256 ( 96.1%)       334 (  3.9%)       8590
[05/28 18:18:23   2648s] # M5              3960 ( 92.2%)       333 (  7.8%)       4293
[05/28 18:18:23   2648s] # M6              2841 ( 99.9%)         2 (  0.1%)       2843
[05/28 18:18:23   2648s] # M7               826 (100.0%)         0 (  0.0%)        826
[05/28 18:18:23   2648s] # M8               463 (100.0%)         0 (  0.0%)        463
[05/28 18:18:23   2648s] #-----------------------------------------------------------
[05/28 18:18:23   2648s] #               365602 ( 99.5%)      1692 (  0.5%)     367294 
[05/28 18:18:23   2648s] #
[05/28 18:18:23   2648s] ### Time Record (Track Assignment) is uninstalled.
[05/28 18:18:23   2648s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2275.97 (MB), peak = 2701.67 (MB)
[05/28 18:18:23   2648s] #
[05/28 18:18:23   2649s] #number of short segments in preferred routing layers
[05/28 18:18:23   2649s] #	M7        Total 
[05/28 18:18:23   2649s] #	1         1         
[05/28 18:18:23   2649s] #
[05/28 18:18:24   2649s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/28 18:18:24   2649s] #Cpu time = 00:00:20
[05/28 18:18:24   2649s] #Elapsed time = 00:00:20
[05/28 18:18:24   2649s] #Increased memory = 218.32 (MB)
[05/28 18:18:24   2649s] #Total memory = 2275.97 (MB)
[05/28 18:18:24   2649s] #Peak memory = 2701.67 (MB)
[05/28 18:18:24   2649s] ### Time Record (Detail Routing) is installed.
[05/28 18:18:25   2650s] ### max drc and si pitch = 31680 (15.84000 um) MT-safe pitch = 31680 (15.84000 um) patch pitch = 12004 ( 6.00200 um)
[05/28 18:18:26   2651s] #
[05/28 18:18:26   2651s] #Start Detail Routing..
[05/28 18:18:26   2651s] #start initial detail routing ...
[05/28 18:18:26   2651s] ### Design has 0 dirty nets, 1889 dirty-areas)
[05/28 18:19:03   2688s] # ECO: 3.8% of the total area was rechecked for DRC, and 13.1% required routing.
[05/28 18:19:03   2688s] #   number of violations = 51
[05/28 18:19:03   2688s] #
[05/28 18:19:03   2688s] #    By Layer and Type :
[05/28 18:19:03   2688s] #	         MetSpc    Short   Totals
[05/28 18:19:03   2688s] #	M1            0        0        0
[05/28 18:19:03   2688s] #	M2            2       49       51
[05/28 18:19:03   2688s] #	Totals        2       49       51
[05/28 18:19:03   2688s] #443 out of 47721 instances (0.9%) need to be verified(marked ipoed), dirty area = 0.3%.
[05/28 18:19:03   2688s] #0.0% of the total area is being checked for drcs
[05/28 18:19:03   2688s] #0.0% of the total area was checked
[05/28 18:19:03   2688s] #   number of violations = 51
[05/28 18:19:03   2688s] #
[05/28 18:19:03   2688s] #    By Layer and Type :
[05/28 18:19:03   2688s] #	         MetSpc    Short   Totals
[05/28 18:19:03   2688s] #	M1            0        0        0
[05/28 18:19:03   2688s] #	M2            2       49       51
[05/28 18:19:03   2688s] #	Totals        2       49       51
[05/28 18:19:03   2688s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 2379.59 (MB), peak = 2701.67 (MB)
[05/28 18:19:03   2688s] #start 1st optimization iteration ...
[05/28 18:19:06   2692s] #   number of violations = 1
[05/28 18:19:06   2692s] #
[05/28 18:19:06   2692s] #    By Layer and Type :
[05/28 18:19:06   2692s] #	          Short   Totals
[05/28 18:19:06   2692s] #	M1            0        0
[05/28 18:19:06   2692s] #	M2            1        1
[05/28 18:19:06   2692s] #	Totals        1        1
[05/28 18:19:06   2692s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2379.50 (MB), peak = 2701.67 (MB)
[05/28 18:19:06   2692s] #start 2nd optimization iteration ...
[05/28 18:19:07   2692s] #   number of violations = 0
[05/28 18:19:07   2692s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2379.50 (MB), peak = 2701.67 (MB)
[05/28 18:19:07   2693s] #Complete Detail Routing.
[05/28 18:19:08   2693s] #Total number of nets with non-default rule or having extra spacing = 310
[05/28 18:19:08   2693s] #Total wire length = 1138899 um.
[05/28 18:19:08   2693s] #Total half perimeter of net bounding box = 1018492 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M1 = 40742 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M2 = 364246 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M3 = 306152 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M4 = 160344 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M5 = 79270 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M6 = 104186 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M7 = 58418 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M8 = 12714 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER M9 = 12828 um.
[05/28 18:19:08   2693s] #Total wire length on LAYER MRDL = 0 um.
[05/28 18:19:08   2693s] #Total number of vias = 368155
[05/28 18:19:08   2693s] #Total number of multi-cut vias = 1692 (  0.5%)
[05/28 18:19:08   2693s] #Total number of single cut vias = 366463 ( 99.5%)
[05/28 18:19:08   2693s] #Up-Via Summary (total 368155):
[05/28 18:19:08   2693s] #                   single-cut          multi-cut      Total
[05/28 18:19:08   2693s] #-----------------------------------------------------------
[05/28 18:19:08   2693s] # M1            186888 ( 99.8%)       303 (  0.2%)     187191
[05/28 18:19:08   2693s] # M2            137560 ( 99.7%)       370 (  0.3%)     137930
[05/28 18:19:08   2693s] # M3             25665 ( 98.7%)       350 (  1.3%)      26015
[05/28 18:19:08   2693s] # M4              8264 ( 96.1%)       334 (  3.9%)       8598
[05/28 18:19:08   2693s] # M5              3958 ( 92.2%)       333 (  7.8%)       4291
[05/28 18:19:08   2693s] # M6              2839 ( 99.9%)         2 (  0.1%)       2841
[05/28 18:19:08   2693s] # M7               826 (100.0%)         0 (  0.0%)        826
[05/28 18:19:08   2693s] # M8               463 (100.0%)         0 (  0.0%)        463
[05/28 18:19:08   2693s] #-----------------------------------------------------------
[05/28 18:19:08   2693s] #               366463 ( 99.5%)      1692 (  0.5%)     368155 
[05/28 18:19:08   2693s] #
[05/28 18:19:08   2693s] #Total number of DRC violations = 0
[05/28 18:19:08   2693s] ### Time Record (Detail Routing) is uninstalled.
[05/28 18:19:08   2693s] #Cpu time = 00:00:44
[05/28 18:19:08   2693s] #Elapsed time = 00:00:44
[05/28 18:19:08   2693s] #Increased memory = -154.30 (MB)
[05/28 18:19:08   2693s] #Total memory = 2121.67 (MB)
[05/28 18:19:08   2693s] #Peak memory = 2701.67 (MB)
[05/28 18:19:08   2693s] #detailRoute Statistics:
[05/28 18:19:08   2693s] #Cpu time = 00:00:44
[05/28 18:19:08   2693s] #Elapsed time = 00:00:44
[05/28 18:19:08   2693s] #Increased memory = -154.30 (MB)
[05/28 18:19:08   2693s] #Total memory = 2121.67 (MB)
[05/28 18:19:08   2693s] #Peak memory = 2701.67 (MB)
[05/28 18:19:08   2693s] #Skip updating routing design signature in db-snapshot flow
[05/28 18:19:08   2693s] ### Time Record (DB Export) is installed.
[05/28 18:19:10   2695s] ### Time Record (DB Export) is uninstalled.
[05/28 18:19:10   2695s] ### Time Record (Post Callback) is installed.
[05/28 18:19:10   2695s] ### Time Record (Post Callback) is uninstalled.
[05/28 18:19:10   2695s] #
[05/28 18:19:10   2695s] #globalDetailRoute statistics:
[05/28 18:19:10   2695s] #Cpu time = 00:01:10
[05/28 18:19:10   2695s] #Elapsed time = 00:01:10
[05/28 18:19:10   2695s] #Increased memory = -189.09 (MB)
[05/28 18:19:10   2695s] #Total memory = 2045.47 (MB)
[05/28 18:19:10   2695s] #Peak memory = 2701.67 (MB)
[05/28 18:19:10   2695s] #Number of warnings = 21
[05/28 18:19:10   2695s] #Total number of warnings = 32
[05/28 18:19:10   2695s] #Number of fails = 0
[05/28 18:19:10   2695s] #Total number of fails = 0
[05/28 18:19:10   2695s] #Complete globalDetailRoute on Sun May 28 18:19:10 2023
[05/28 18:19:10   2695s] #
[05/28 18:19:10   2696s] ### Time Record (globalDetailRoute) is uninstalled.
[05/28 18:19:10   2696s] ### 
[05/28 18:19:10   2696s] ###   Scalability Statistics
[05/28 18:19:10   2696s] ### 
[05/28 18:19:10   2696s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:19:10   2696s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/28 18:19:10   2696s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:19:10   2696s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/28 18:19:10   2696s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/28 18:19:10   2696s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/28 18:19:10   2696s] ###   DB Import                     |        00:00:03|        00:00:03|             1.0|
[05/28 18:19:10   2696s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[05/28 18:19:10   2696s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/28 18:19:10   2696s] ###   Instance Pin Access           |        00:00:02|        00:00:02|             1.0|
[05/28 18:19:10   2696s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/28 18:19:10   2696s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[05/28 18:19:10   2696s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[05/28 18:19:10   2696s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[05/28 18:19:10   2696s] ###   Detail Routing                |        00:00:44|        00:00:44|             1.0|
[05/28 18:19:10   2696s] ###   Entire Command                |        00:01:10|        00:01:10|             1.0|
[05/28 18:19:10   2696s] ### --------------------------------+----------------+----------------+----------------+
[05/28 18:19:10   2696s] ### 
[05/28 18:19:10   2696s] **optDesign ... cpu = 0:05:35, real = 0:05:34, mem = 1961.8M, totSessionCpu=0:44:56 **
[05/28 18:19:10   2696s] -routeWithEco false                       # bool, default=false
[05/28 18:19:10   2696s] -routeSelectedNetOnly false               # bool, default=false
[05/28 18:19:10   2696s] -routeWithTimingDriven false              # bool, default=false
[05/28 18:19:10   2696s] -routeWithSiDriven false                  # bool, default=false
[05/28 18:19:10   2696s] New Signature Flow (restoreNanoRouteOptions) ....
[05/28 18:19:10   2696s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 18:19:10   2696s] Type 'man IMPEXT-6191' for more detail.
[05/28 18:19:10   2696s] Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
[05/28 18:19:10   2696s] PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
[05/28 18:19:10   2696s] RC Extraction called in multi-corner(2) mode.
[05/28 18:19:10   2696s] Process corner(s) are loaded.
[05/28 18:19:10   2696s]  Corner: cmax
[05/28 18:19:10   2696s]  Corner: cmin
[05/28 18:19:10   2696s] extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
[05/28 18:19:10   2696s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/28 18:19:10   2696s]       RC Corner Indexes            0       1   
[05/28 18:19:10   2696s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:19:10   2696s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[05/28 18:19:10   2696s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:19:10   2696s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:19:10   2696s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:19:10   2696s] Shrink Factor                : 1.00000
[05/28 18:19:12   2697s] LayerId::1 widthSet size::4
[05/28 18:19:12   2697s] LayerId::2 widthSet size::4
[05/28 18:19:12   2697s] LayerId::3 widthSet size::5
[05/28 18:19:12   2697s] LayerId::4 widthSet size::5
[05/28 18:19:12   2697s] LayerId::5 widthSet size::5
[05/28 18:19:12   2697s] LayerId::6 widthSet size::5
[05/28 18:19:12   2697s] LayerId::7 widthSet size::5
[05/28 18:19:12   2697s] LayerId::8 widthSet size::5
[05/28 18:19:12   2697s] LayerId::9 widthSet size::4
[05/28 18:19:12   2697s] LayerId::10 widthSet size::2
[05/28 18:19:12   2697s] Initializing multi-corner capacitance tables ... 
[05/28 18:19:12   2697s] Initializing multi-corner resistance tables ...
[05/28 18:19:12   2698s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:19:13   2698s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2572.1M)
[05/28 18:19:13   2698s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for storing RC.
[05/28 18:19:13   2699s] Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2773.9M)
[05/28 18:19:14   2700s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2773.9M)
[05/28 18:19:15   2700s] Extracted 30.0004% (CPU Time= 0:00:03.2  MEM= 2773.9M)
[05/28 18:19:15   2700s] Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 2773.9M)
[05/28 18:19:15   2701s] Extracted 50.0004% (CPU Time= 0:00:04.1  MEM= 2773.9M)
[05/28 18:19:16   2701s] Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 2777.9M)
[05/28 18:19:17   2703s] Extracted 70.0003% (CPU Time= 0:00:05.7  MEM= 2777.9M)
[05/28 18:19:18   2704s] Extracted 80.0004% (CPU Time= 0:00:06.9  MEM= 2777.9M)
[05/28 18:19:21   2706s] Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2777.9M)
[05/28 18:19:23   2709s] Extracted 100% (CPU Time= 0:00:12.1  MEM= 2777.9M)
[05/28 18:19:24   2710s] Number of Extracted Resistors     : 832081
[05/28 18:19:24   2710s] Number of Extracted Ground Cap.   : 863373
[05/28 18:19:24   2710s] Number of Extracted Coupling Cap. : 2780820
[05/28 18:19:24   2710s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2742.578M)
[05/28 18:19:24   2710s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/28 18:19:24   2710s]  Corner: cmax
[05/28 18:19:24   2710s]  Corner: cmin
[05/28 18:19:24   2710s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2742.6M)
[05/28 18:19:24   2710s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb_Filter.rcdb.d' for storing RC.
[05/28 18:19:25   2711s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2742.578M)
[05/28 18:19:25   2711s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2742.578M)
[05/28 18:19:25   2711s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2742.578M)
[05/28 18:19:25   2711s] processing rcdb (/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d) for hinst (top) of cell (ORCA_TOP);
[05/28 18:19:26   2712s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 0 access done (mem: 2742.578M)
[05/28 18:19:26   2712s] Lumped Parasitic Loading Completed (total cpu=0:00:01.5, real=0:00:01.0, current mem=2742.578M)
[05/28 18:19:26   2712s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.7  Real Time: 0:00:16.0  MEM: 2742.578M)
[05/28 18:19:26   2712s] **optDesign ... cpu = 0:05:51, real = 0:05:50, mem = 1939.7M, totSessionCpu=0:45:13 **
[05/28 18:19:26   2712s] Starting delay calculation for Setup views
[05/28 18:19:26   2713s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:19:27   2713s] #################################################################################
[05/28 18:19:27   2713s] # Design Stage: PostRoute
[05/28 18:19:27   2713s] # Design Name: ORCA_TOP
[05/28 18:19:27   2713s] # Design Mode: 28nm
[05/28 18:19:27   2713s] # Analysis Mode: MMMC OCV 
[05/28 18:19:27   2713s] # Parasitics Mode: SPEF/RCDB
[05/28 18:19:27   2713s] # Signoff Settings: SI On 
[05/28 18:19:27   2713s] #################################################################################
[05/28 18:19:29   2715s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:19:29   2715s] Setting infinite Tws ...
[05/28 18:19:29   2715s] First Iteration Infinite Tw... 
[05/28 18:19:29   2716s] Calculate early delays in OCV mode...
[05/28 18:19:29   2716s] Calculate late delays in OCV mode...
[05/28 18:19:29   2716s] Calculate early delays in OCV mode...
[05/28 18:19:29   2716s] Calculate late delays in OCV mode...
[05/28 18:19:29   2716s] Topological Sorting (REAL = 0:00:00.0, MEM = 2588.9M, InitMEM = 2581.6M)
[05/28 18:19:29   2716s] Start delay calculation (fullDC) (1 T). (MEM=2588.94)
[05/28 18:19:29   2716s] LayerId::1 widthSet size::4
[05/28 18:19:29   2716s] LayerId::2 widthSet size::4
[05/28 18:19:29   2716s] LayerId::3 widthSet size::5
[05/28 18:19:29   2716s] LayerId::4 widthSet size::5
[05/28 18:19:29   2716s] LayerId::5 widthSet size::5
[05/28 18:19:29   2716s] LayerId::6 widthSet size::5
[05/28 18:19:29   2716s] LayerId::7 widthSet size::5
[05/28 18:19:29   2716s] LayerId::8 widthSet size::5
[05/28 18:19:29   2716s] LayerId::9 widthSet size::4
[05/28 18:19:29   2716s] LayerId::10 widthSet size::2
[05/28 18:19:29   2716s] Initializing multi-corner capacitance tables ... 
[05/28 18:19:30   2716s] Initializing multi-corner resistance tables ...
[05/28 18:19:30   2717s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:19:31   2717s] End AAE Lib Interpolated Model. (MEM=2600.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:19:31   2717s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2600.734M)
[05/28 18:19:31   2717s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2600.7M)
[05/28 18:19:58   2744s] Total number of fetched objects 55476
[05/28 18:19:58   2744s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:19:58   2745s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/28 18:19:58   2745s] End delay calculation. (MEM=2660.44 CPU=0:00:26.3 REAL=0:00:26.0)
[05/28 18:19:58   2745s] End delay calculation (fullDC). (MEM=2660.44 CPU=0:00:29.3 REAL=0:00:29.0)
[05/28 18:19:58   2745s] *** CDM Built up (cpu=0:00:32.0  real=0:00:31.0  mem= 2660.4M) ***
[05/28 18:20:03   2749s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2660.4M)
[05/28 18:20:03   2749s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:20:03   2750s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2660.4M)
[05/28 18:20:03   2750s] Starting SI iteration 2
[05/28 18:20:04   2751s] Calculate early delays in OCV mode...
[05/28 18:20:04   2751s] Calculate late delays in OCV mode...
[05/28 18:20:04   2751s] Calculate early delays in OCV mode...
[05/28 18:20:04   2751s] Calculate late delays in OCV mode...
[05/28 18:20:04   2751s] Start delay calculation (fullDC) (1 T). (MEM=2619.65)
[05/28 18:20:04   2751s] End AAE Lib Interpolated Model. (MEM=2619.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:07   2754s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
[05/28 18:20:07   2754s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:20:07   2754s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
[05/28 18:20:07   2754s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
[05/28 18:20:07   2754s] Total number of fetched objects 55476
[05/28 18:20:07   2754s] AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
[05/28 18:20:07   2754s] End delay calculation. (MEM=2625.8 CPU=0:00:03.0 REAL=0:00:03.0)
[05/28 18:20:07   2754s] End delay calculation (fullDC). (MEM=2625.8 CPU=0:00:03.3 REAL=0:00:03.0)
[05/28 18:20:07   2754s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 2625.8M) ***
[05/28 18:20:13   2760s] *** Done Building Timing Graph (cpu=0:00:47.6 real=0:00:47.0 totSessionCpu=0:46:01 mem=2625.8M)
[05/28 18:20:14   2760s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2625.8M
[05/28 18:20:14   2761s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.213, MEM:2625.8M
[05/28 18:20:14   2761s] 
[05/28 18:20:16   2763s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.079  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.374 | -1.156  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   81    |   48    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:42, real = 0:06:40, mem = 2078.4M, totSessionCpu=0:46:03 **
[05/28 18:20:16   2763s] **optDesign ... cpu = 0:06:42, real = 0:06:40, mem = 2078.4M, totSessionCpu=0:46:03 **
[05/28 18:20:16   2763s] Executing marking Critical Nets1
[05/28 18:20:16   2763s] *** Timing NOT met, worst failing slack is -0.976
[05/28 18:20:16   2763s] *** Check timing (0:00:00.1)
[05/28 18:20:16   2763s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[05/28 18:20:16   2763s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/28 18:20:17   2763s] *info: Marking 97 level shifter instances dont touch
[05/28 18:20:17   2763s] *info: Marking 0 isolation instances dont touch
[05/28 18:20:17   2763s] Info: 249 clock nets excluded from IPO operation.
[05/28 18:20:17   2763s] End AAE Lib Interpolated Model. (MEM=2603.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:17   2763s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:46:03.9/0:46:44.7 (1.0), mem = 2603.1M
[05/28 18:20:17   2763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.44576.29
[05/28 18:20:17   2763s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:20:17   2763s] ### Creating PhyDesignMc. totSessionCpu=0:46:04 mem=2603.1M
[05/28 18:20:17   2763s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.1M
[05/28 18:20:17   2763s] z: 2, totalTracks: 1
[05/28 18:20:17   2763s] z: 4, totalTracks: 1
[05/28 18:20:17   2763s] z: 6, totalTracks: 1
[05/28 18:20:17   2763s] z: 8, totalTracks: 1
[05/28 18:20:17   2763s] #spOpts: N=28 autoPA advPA mergeVia=F 
[05/28 18:20:17   2763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.1M
[05/28 18:20:17   2764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.179, MEM:2603.1M
[05/28 18:20:17   2764s] 
[05/28 18:20:17   2764s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2603.1MB).
[05/28 18:20:17   2764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.294, MEM:2603.1M
[05/28 18:20:17   2764s] TotalInstCnt at PhyDesignMc Initialization: 47,681
[05/28 18:20:17   2764s] ### Creating PhyDesignMc, finished. totSessionCpu=0:46:05 mem=2603.1M
[05/28 18:20:18   2764s] ### Creating RouteCongInterface, started
[05/28 18:20:19   2765s] ### Creating RouteCongInterface, finished
[05/28 18:20:19   2765s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:20:22   2769s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:20:22   2769s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:20:22   2769s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:20:22   2769s] *info: 249 clock nets excluded
[05/28 18:20:22   2769s] *info: Marking 97 level shifter instances dont touch
[05/28 18:20:22   2769s] *info: Marking 0 isolation instances dont touch
[05/28 18:20:22   2769s] *info: 3 special nets excluded.
[05/28 18:20:23   2769s] *info: 1024 no-driver nets excluded.
[05/28 18:20:23   2770s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:20:23   2770s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:20:23   2770s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:20:23   2770s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:20:23   2770s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:20:26   2773s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.44576.14
[05/28 18:20:26   2773s] PathGroup :  in2out  TargetSlack : 0 
[05/28 18:20:26   2773s] PathGroup :  in2reg  TargetSlack : 0 
[05/28 18:20:26   2773s] PathGroup :  reg2cgate  TargetSlack : 0 
[05/28 18:20:26   2773s] PathGroup :  reg2out  TargetSlack : 0 
[05/28 18:20:26   2773s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 18:20:26   2773s] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -28.664 Density 42.72
[05/28 18:20:26   2773s] Optimizer TNS Opt
[05/28 18:20:26   2773s] OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.156|
|HEPG                         |-0.259| -1.415|
|All Paths                    |-0.976|-28.664|
+-----------------------------+------+-------+

[05/28 18:20:26   2773s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2784.6M
[05/28 18:20:26   2773s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2784.6M
[05/28 18:20:27   2773s] Active Path Group: reg2cgate reg2reg  
[05/28 18:20:27   2773s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:20:27   2773s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:20:27   2773s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:20:27   2773s] |  -0.259|   -0.976|  -1.415|  -28.664|    42.72%|   0:00:00.0| 2800.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:20:27   2774s] |  -0.259|   -0.976|  -1.357|  -28.606|    42.72%|   0:00:00.0| 2800.7M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
[05/28 18:20:27   2774s] +--------+---------+--------+---------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2800.7M) ***
[05/28 18:20:27   2774s]   Timing Snapshot: (TGT)
[05/28 18:20:27   2774s]      Weighted WNS: -0.211
[05/28 18:20:27   2774s]       All  PG WNS: -0.976
[05/28 18:20:27   2774s]       High PG WNS: -0.259
[05/28 18:20:27   2774s]       All  PG TNS: -28.606
[05/28 18:20:27   2774s]       High PG TNS: -1.357
[05/28 18:20:27   2774s]    Category Slack: { [L, -0.976] [H, -0.259] [H, -0.079] }
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] Checking setup slack degradation ...
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] Recovery Manager:
[05/28 18:20:27   2774s]   Low  Effort WNS Jump: 0.000 (REF: -0.995, TGT: -0.976, Threshold: 0.109) - Skip
[05/28 18:20:27   2774s]   High Effort WNS Jump: 0.048 (REF: { -0.258, -0.031 }, TGT: { -0.259, -0.079 }, Threshold: 0.054) - Skip
[05/28 18:20:27   2774s]   Low  Effort TNS Jump: 0.528 (REF: -28.078, TGT: -28.606, Threshold: 50.000) - Skip
[05/28 18:20:27   2774s]   High Effort TNS Jump: 0.715 (REF: -0.643, TGT: -1.357, Threshold: 25.000) - Skip
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=2800.7M) ***
[05/28 18:20:27   2774s] OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.098|
|HEPG                         |-0.259| -1.357|
|All Paths                    |-0.976|-28.606|
+-----------------------------+------+-------+

[05/28 18:20:27   2774s] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -28.606 Density 42.72
[05/28 18:20:27   2774s] OptDebug: End of Setup Fixing:
+-----------------------------+------+-------+
|Path Group                   |   WNS|    TNS|
+-----------------------------+------+-------+
|in2out in2reg reg2out default|-0.976|-27.249|
|reg2cgate                    |-0.259| -0.259|
|reg2reg                      |-0.079| -1.098|
|HEPG                         |-0.259| -1.357|
|All Paths                    |-0.976|-28.606|
+-----------------------------+------+-------+

[05/28 18:20:27   2774s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:20:27   2774s] Layer 3 has 118 constrained nets 
[05/28 18:20:27   2774s] Layer 5 has 131 constrained nets 
[05/28 18:20:27   2774s] Layer 7 has 3 constrained nets 
[05/28 18:20:27   2774s] **** End NDR-Layer Usage Statistics ****
[05/28 18:20:27   2774s] 
[05/28 18:20:27   2774s] *** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2800.7M) ***
[05/28 18:20:27   2774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.44576.14
[05/28 18:20:27   2774s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2781.6M
[05/28 18:20:28   2774s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.244, MEM:2781.6M
[05/28 18:20:28   2774s] TotalInstCnt at PhyDesignMc Destruction: 47,681
[05/28 18:20:28   2774s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.44576.29
[05/28 18:20:28   2774s] *** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:11.0 (1.0), totSession cpu/real = 0:46:14.9/0:46:55.6 (1.0), mem = 2781.6M
[05/28 18:20:28   2774s] 
[05/28 18:20:28   2774s] =============================================================================================
[05/28 18:20:28   2774s]  Step TAT Report for TnsOpt #9
[05/28 18:20:28   2774s] =============================================================================================
[05/28 18:20:28   2774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:20:28   2774s] ---------------------------------------------------------------------------------------------
[05/28 18:20:28   2774s] [ SlackTraversorInit     ]      2   0:00:00.7  (   6.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:20:28   2774s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:20:28   2774s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.7    1.0
[05/28 18:20:28   2774s] [ RouteCongInterfaceInit ]      1   0:00:01.0  (   9.5 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 18:20:28   2774s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 18:20:28   2774s] [ TransformInit          ]      1   0:00:05.3  (  48.1 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 18:20:28   2774s] [ SpefRCNetCheck         ]      1   0:00:01.7  (  15.9 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 18:20:28   2774s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:20:28   2774s] [ OptGetWeight           ]     10   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 18:20:28   2774s] [ OptEval                ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[05/28 18:20:28   2774s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:20:28   2774s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 18:20:28   2774s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.4
[05/28 18:20:28   2774s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.4
[05/28 18:20:28   2774s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 18:20:28   2774s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   13.7
[05/28 18:20:28   2774s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 18:20:28   2774s] [ MISC                   ]          0:00:00.9  (   8.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:20:28   2774s] ---------------------------------------------------------------------------------------------
[05/28 18:20:28   2774s]  TnsOpt #9 TOTAL                    0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:10.9    1.0
[05/28 18:20:28   2774s] ---------------------------------------------------------------------------------------------
[05/28 18:20:28   2774s] 
[05/28 18:20:28   2774s] End: GigaOpt Optimization in post-eco TNS mode
[05/28 18:20:28   2774s] Running postRoute recovery in postEcoRoute mode
[05/28 18:20:28   2775s] **optDesign ... cpu = 0:06:53, real = 0:06:52, mem = 2278.0M, totSessionCpu=0:46:15 **
[05/28 18:20:30   2776s]   Timing/DRV Snapshot: (TGT)
[05/28 18:20:30   2776s]      Weighted WNS: -0.211
[05/28 18:20:30   2776s]       All  PG WNS: -0.976
[05/28 18:20:30   2776s]       High PG WNS: -0.259
[05/28 18:20:30   2776s]       All  PG TNS: -28.606
[05/28 18:20:30   2776s]       High PG TNS: -1.357
[05/28 18:20:30   2776s]          Tran DRV: 0
[05/28 18:20:30   2776s]           Cap DRV: 1
[05/28 18:20:30   2776s]        Fanout DRV: 0
[05/28 18:20:30   2776s]            Glitch: 2
[05/28 18:20:30   2776s]    Category Slack: { [L, -0.976] [H, -0.259] [H, -0.079] }
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] Checking setup slack degradation ...
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] Recovery Manager:
[05/28 18:20:30   2776s]   Low  Effort WNS Jump: 0.000 (REF: -0.995, TGT: -0.976, Threshold: 0.109) - Skip
[05/28 18:20:30   2776s]   High Effort WNS Jump: 0.048 (REF: { -0.258, -0.031 }, TGT: { -0.259, -0.079 }, Threshold: 0.054) - Skip
[05/28 18:20:30   2776s]   Low  Effort TNS Jump: 0.528 (REF: -28.078, TGT: -28.606, Threshold: 50.000) - Skip
[05/28 18:20:30   2776s]   High Effort TNS Jump: 0.715 (REF: -0.643, TGT: -1.357, Threshold: 25.000) - Skip
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] Checking DRV degradation...
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] Recovery Manager:
[05/28 18:20:30   2776s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 18:20:30   2776s]      Cap DRV degradation : 1 (0 -> 1, Margin 20) - Skip
[05/28 18:20:30   2776s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/28 18:20:30   2776s]       Glitch degradation : 2 (0 -> 2, Margin 20) - Skip
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/28 18:20:30   2776s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2711.57M, totSessionCpu=0:46:17).
[05/28 18:20:30   2776s] **optDesign ... cpu = 0:06:55, real = 0:06:54, mem = 2278.4M, totSessionCpu=0:46:17 **
[05/28 18:20:30   2776s] 
[05/28 18:20:30   2776s] Latch borrow mode reset to max_borrow
[05/28 18:20:34   2780s] #USet: Electrify Fences = 1
[05/28 18:20:34   2781s] Reported timing to dir ./timingReports
[05/28 18:20:34   2781s] **optDesign ... cpu = 0:07:00, real = 0:06:58, mem = 2186.6M, totSessionCpu=0:46:21 **
[05/28 18:20:34   2781s] End AAE Lib Interpolated Model. (MEM=2661.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:34   2781s] Begin: glitch net info
[05/28 18:20:34   2781s] glitchNet I_CONTEXT_MEM/FE_OFN18796_FE_OFN2721_net_pci_sys_read_data_29 slk -0.0076 siFix 0 extSpace 0 prio 0
[05/28 18:20:34   2781s] glitchNet I_CONTEXT_MEM/FE_OFN2730_net_pci_sys_read_data_26 slk -0.0019 siFix 0 extSpace 0 prio 0
[05/28 18:20:34   2781s] glitch slack range: number of glitch nets
[05/28 18:20:34   2781s] glitch slack < -0.32 : 0
[05/28 18:20:34   2781s] -0.32 < glitch slack < -0.28 : 0
[05/28 18:20:34   2781s] -0.28 < glitch slack < -0.24 : 0
[05/28 18:20:34   2781s] -0.24 < glitch slack < -0.2 : 0
[05/28 18:20:34   2781s] -0.2 < glitch slack < -0.16 : 0
[05/28 18:20:34   2781s] -0.16 < glitch slack < -0.12 : 0
[05/28 18:20:34   2781s] -0.12 < glitch slack < -0.08 : 0
[05/28 18:20:34   2781s] -0.08 < glitch slack < -0.04 : 0
[05/28 18:20:34   2781s] -0.04 < glitch slack : 2
[05/28 18:20:34   2781s] End: glitch net info
[05/28 18:20:35   2781s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2661.6M
[05/28 18:20:35   2782s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.239, MEM:2661.6M
[05/28 18:20:35   2782s] 
[05/28 18:20:35   2782s] End AAE Lib Interpolated Model. (MEM=2661.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:35   2782s] **INFO: Starting Blocking QThread with 1 CPU
[05/28 18:20:35   2782s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[05/28 18:20:35   2782s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/28 18:20:35   2782s] Starting delay calculation for Hold views
[05/28 18:20:35   2782s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:20:35   2782s] #################################################################################
[05/28 18:20:35   2782s] # Design Stage: PostRoute
[05/28 18:20:35   2782s] # Design Name: ORCA_TOP
[05/28 18:20:35   2782s] # Design Mode: 28nm
[05/28 18:20:35   2782s] # Analysis Mode: MMMC OCV 
[05/28 18:20:35   2782s] # Parasitics Mode: SPEF/RCDB
[05/28 18:20:35   2782s] # Signoff Settings: SI On 
[05/28 18:20:35   2782s] #################################################################################
[05/28 18:20:35   2782s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:20:35   2782s] Setting infinite Tws ...
[05/28 18:20:35   2782s] First Iteration Infinite Tw... 
[05/28 18:20:35   2782s] Calculate late delays in OCV mode...
[05/28 18:20:35   2782s] Calculate early delays in OCV mode...
[05/28 18:20:35   2782s] Calculate late delays in OCV mode...
[05/28 18:20:35   2782s] Calculate early delays in OCV mode...
[05/28 18:20:35   2782s] Topological Sorting (REAL = 0:00:01.0, MEM = 21.9M, InitMEM = 14.6M)
[05/28 18:20:35   2782s] Start delay calculation (fullDC) (1 T). (MEM=21.9336)
[05/28 18:20:35   2782s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 18:20:35   2782s] End AAE Lib Interpolated Model. (MEM=33.7305 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:35   2782s] Total number of fetched objects 55476
[05/28 18:20:35   2782s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:20:35   2782s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/28 18:20:35   2782s] End delay calculation. (MEM=0 CPU=0:00:25.5 REAL=0:00:25.0)
[05/28 18:20:35   2782s] End delay calculation (fullDC). (MEM=0 CPU=0:00:27.8 REAL=0:00:27.0)
[05/28 18:20:35   2782s] *** CDM Built up (cpu=0:00:28.8  real=0:00:28.0  mem= 0.0M) ***
[05/28 18:20:35   2782s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/28 18:20:35   2782s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:20:35   2782s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 0.0M)
[05/28 18:20:35   2782s] Starting SI iteration 2
[05/28 18:20:35   2782s] Calculate late delays in OCV mode...
[05/28 18:20:35   2782s] Calculate early delays in OCV mode...
[05/28 18:20:35   2782s] Calculate late delays in OCV mode...
[05/28 18:20:35   2782s] Calculate early delays in OCV mode...
[05/28 18:20:35   2782s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/28 18:20:35   2782s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:20:35   2782s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2266. 
[05/28 18:20:35   2782s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:20:35   2782s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 975. 
[05/28 18:20:35   2782s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1495. 
[05/28 18:20:35   2782s] Total number of fetched objects 55476
[05/28 18:20:35   2782s] AAE_INFO-618: Total number of nets in the design is 51360,  3.5 percent of the nets selected for SI analysis
[05/28 18:20:35   2782s] End delay calculation. (MEM=0 CPU=0:00:02.0 REAL=0:00:01.0)
[05/28 18:20:35   2782s] End delay calculation (fullDC). (MEM=0 CPU=0:00:02.3 REAL=0:00:03.0)
[05/28 18:20:35   2782s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 0.0M) ***
[05/28 18:20:35   2782s] *** Done Building Timing Graph (cpu=0:00:41.6 real=0:00:41.0 totSessionCpu=0:02:20 mem=0.0M)
[05/28 18:20:35   2782s] *** QThread HoldRpt [finish] : cpu/real = 0:00:45.1/0:00:45.2 (1.0), mem = 0.0M
[05/28 18:20:35   2782s] 
[05/28 18:20:35   2782s] =============================================================================================
[05/28 18:20:35   2782s]  Step TAT Report for QThreadWorker #1
[05/28 18:20:35   2782s] =============================================================================================
[05/28 18:20:35   2782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:20:35   2782s] ---------------------------------------------------------------------------------------------
[05/28 18:20:35   2782s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:20:35   2782s] [ TimingUpdate           ]      1   0:00:03.9  (   8.6 % )     0:00:41.5 /  0:00:41.6    1.0
[05/28 18:20:35   2782s] [ FullDelayCalc          ]      1   0:00:37.6  (  83.2 % )     0:00:37.6 /  0:00:37.8    1.0
[05/28 18:20:35   2782s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.5    1.0
[05/28 18:20:35   2782s] [ GenerateReports        ]      1   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.3    0.6
[05/28 18:20:35   2782s] [ ReportAnalysisSummary  ]      2   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.5    1.0
[05/28 18:20:35   2782s] [ MISC                   ]          0:00:02.7  (   5.9 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 18:20:35   2782s] ---------------------------------------------------------------------------------------------
[05/28 18:20:35   2782s]  QThreadWorker #1 TOTAL             0:00:45.2  ( 100.0 % )     0:00:45.2 /  0:00:45.1    1.0
[05/28 18:20:35   2782s] ---------------------------------------------------------------------------------------------
[05/28 18:20:35   2782s] 
[05/28 18:21:21   2826s]  
_______________________________________________________________________
[05/28 18:21:21   2826s] Starting delay calculation for Setup views
[05/28 18:21:21   2826s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:21:21   2827s] #################################################################################
[05/28 18:21:21   2827s] # Design Stage: PostRoute
[05/28 18:21:21   2827s] # Design Name: ORCA_TOP
[05/28 18:21:21   2827s] # Design Mode: 28nm
[05/28 18:21:21   2827s] # Analysis Mode: MMMC OCV 
[05/28 18:21:21   2827s] # Parasitics Mode: SPEF/RCDB
[05/28 18:21:21   2827s] # Signoff Settings: SI On 
[05/28 18:21:21   2827s] #################################################################################
[05/28 18:21:24   2829s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:21:24   2829s] Setting infinite Tws ...
[05/28 18:21:24   2829s] First Iteration Infinite Tw... 
[05/28 18:21:24   2829s] Calculate early delays in OCV mode...
[05/28 18:21:24   2829s] Calculate late delays in OCV mode...
[05/28 18:21:24   2829s] Calculate early delays in OCV mode...
[05/28 18:21:24   2829s] Calculate late delays in OCV mode...
[05/28 18:21:24   2829s] Topological Sorting (REAL = 0:00:00.0, MEM = 2685.9M, InitMEM = 2678.6M)
[05/28 18:21:24   2829s] Start delay calculation (fullDC) (1 T). (MEM=2685.94)
[05/28 18:21:25   2830s] End AAE Lib Interpolated Model. (MEM=2697.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:21:50   2856s] Total number of fetched objects 55476
[05/28 18:21:50   2856s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:21:51   2856s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:01.0)
[05/28 18:21:51   2856s] End delay calculation. (MEM=2754.18 CPU=0:00:24.8 REAL=0:00:25.0)
[05/28 18:21:51   2856s] End delay calculation (fullDC). (MEM=2754.18 CPU=0:00:26.9 REAL=0:00:27.0)
[05/28 18:21:51   2856s] *** CDM Built up (cpu=0:00:29.7  real=0:00:30.0  mem= 2754.2M) ***
[05/28 18:21:55   2861s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2754.2M)
[05/28 18:21:55   2861s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:21:56   2861s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 2754.2M)
[05/28 18:21:56   2861s] Starting SI iteration 2
[05/28 18:21:56   2862s] Calculate early delays in OCV mode...
[05/28 18:21:56   2862s] Calculate late delays in OCV mode...
[05/28 18:21:56   2862s] Calculate early delays in OCV mode...
[05/28 18:21:56   2862s] Calculate late delays in OCV mode...
[05/28 18:21:56   2862s] Start delay calculation (fullDC) (1 T). (MEM=2714.39)
[05/28 18:21:57   2862s] End AAE Lib Interpolated Model. (MEM=2714.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:21:59   2865s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
[05/28 18:21:59   2865s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:21:59   2865s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
[05/28 18:21:59   2865s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
[05/28 18:21:59   2865s] Total number of fetched objects 55476
[05/28 18:21:59   2865s] AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
[05/28 18:21:59   2865s] End delay calculation. (MEM=2720.55 CPU=0:00:02.9 REAL=0:00:02.0)
[05/28 18:21:59   2865s] End delay calculation (fullDC). (MEM=2720.55 CPU=0:00:03.2 REAL=0:00:03.0)
[05/28 18:21:59   2865s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2720.5M) ***
[05/28 18:22:03   2869s] *** Done Building Timing Graph (cpu=0:00:43.1 real=0:00:42.0 totSessionCpu=0:47:50 mem=2720.5M)
[05/28 18:22:10   2874s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold  views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.078  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.315 | -1.098  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   80    |   47    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  |  0.003  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 2
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:32, REAL=0:01:36, MEM=2697.9M
[05/28 18:22:10   2874s] **optDesign ... cpu = 0:08:32, real = 0:08:34, mem = 2251.0M, totSessionCpu=0:47:54 **
[05/28 18:22:10   2874s]  ReSet Options after AAE Based Opt flow 
[05/28 18:22:10   2874s] Deleting Cell Server ...
[05/28 18:22:10   2874s] Deleting Lib Analyzer.
[05/28 18:22:10   2874s] Opt: RC extraction mode changed to 'detail'
[05/28 18:22:10   2874s] *** Finished optDesign ***
[05/28 18:22:10   2874s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 18:22:10   2874s] Info: pop threads available for lower-level modules during optimization.
[05/28 18:22:10   2874s] Info: Destroy the CCOpt slew target map.
[05/28 18:22:10   2874s] clean pInstBBox. size 0
[05/28 18:22:10   2874s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/28 18:22:10   2874s] All LLGs are deleted
[05/28 18:22:10   2874s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2697.9M
[05/28 18:22:10   2874s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.003, MEM:2688.7M
[05/28 18:22:10   2874s] 
[05/28 18:22:10   2874s] =============================================================================================
[05/28 18:22:10   2874s]  Final TAT Report for optDesign
[05/28 18:22:10   2874s] =============================================================================================
[05/28 18:22:10   2874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:22:10   2874s] ---------------------------------------------------------------------------------------------
[05/28 18:22:10   2874s] [ WnsOpt                 ]      1   0:00:34.0  (   6.6 % )     0:00:34.0 /  0:00:34.0    1.0
[05/28 18:22:10   2874s] [ TnsOpt                 ]      2   0:00:27.7  (   5.4 % )     0:00:27.7 /  0:00:27.8    1.0
[05/28 18:22:10   2874s] [ DrvOpt                 ]      1   0:00:17.7  (   3.5 % )     0:00:17.7 /  0:00:17.7    1.0
[05/28 18:22:10   2874s] [ HoldOpt                ]      1   0:00:08.1  (   1.6 % )     0:01:09.7 /  0:01:08.3    1.0
[05/28 18:22:10   2874s] [ ClockDrv               ]      1   0:00:19.9  (   3.9 % )     0:00:19.9 /  0:00:19.9    1.0
[05/28 18:22:10   2874s] [ ViewPruning            ]     12   0:00:03.6  (   0.7 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 18:22:10   2874s] [ CheckPlace             ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:22:10   2874s] [ RefinePlace            ]      4   0:00:13.5  (   2.6 % )     0:00:13.5 /  0:00:13.5    1.0
[05/28 18:22:10   2874s] [ LayerAssignment        ]      2   0:00:02.6  (   0.5 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 18:22:10   2874s] [ EcoRoute               ]      1   0:01:10.3  (  13.7 % )     0:01:10.3 /  0:01:10.4    1.0
[05/28 18:22:10   2874s] [ ExtractRC              ]      2   0:00:30.9  (   6.0 % )     0:00:30.9 /  0:00:33.0    1.1
[05/28 18:22:10   2874s] [ TimingUpdate           ]     18   0:00:28.4  (   5.6 % )     0:02:30.0 /  0:02:30.7    1.0
[05/28 18:22:10   2874s] [ FullDelayCalc          ]      3   0:01:59.9  (  23.4 % )     0:02:01.6 /  0:02:02.3    1.0
[05/28 18:22:10   2874s] [ QThreadMaster          ]      2   0:01:33.1  (  18.2 % )     0:01:33.1 /  0:01:30.6    1.0
[05/28 18:22:10   2874s] [ OptSummaryReport       ]      8   0:00:03.1  (   0.6 % )     0:01:48.9 /  0:01:46.1    1.0
[05/28 18:22:10   2874s] [ TimingReport           ]      8   0:00:04.5  (   0.9 % )     0:00:04.5 /  0:00:04.4    1.0
[05/28 18:22:10   2874s] [ DrvReport              ]      6   0:00:12.7  (   2.5 % )     0:00:12.7 /  0:00:11.1    0.9
[05/28 18:22:10   2874s] [ GenerateReports        ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.4    0.6
[05/28 18:22:10   2874s] [ MISC                   ]          0:00:20.5  (   4.0 % )     0:00:20.5 /  0:00:20.4    1.0
[05/28 18:22:10   2874s] ---------------------------------------------------------------------------------------------
[05/28 18:22:10   2874s]  optDesign TOTAL                    0:08:31.6  ( 100.0 % )     0:08:31.6 /  0:08:30.2    1.0
[05/28 18:22:10   2874s] ---------------------------------------------------------------------------------------------
[05/28 18:22:10   2874s] 
[05/28 18:22:10   2874s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/28 18:22:10   2874s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/28 18:22:10   2874s] <CMD> saveDesign ORCA_TOP_route.innovus
[05/28 18:22:10   2874s] The in-memory database contained RC information but was not saved. To save 
[05/28 18:22:10   2874s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/28 18:22:10   2874s] so it should only be saved when it is really desired.
[05/28 18:22:10   2874s] #% Begin save design ... (date=05/28 18:22:10, mem=2145.4M)
[05/28 18:22:10   2874s] % Begin Save ccopt configuration ... (date=05/28 18:22:10, mem=2145.4M)
[05/28 18:22:11   2874s] % End Save ccopt configuration ... (date=05/28 18:22:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=2145.9M, current mem=2145.9M)
[05/28 18:22:11   2874s] % Begin Save netlist data ... (date=05/28 18:22:11, mem=2145.9M)
[05/28 18:22:11   2874s] Writing Binary DB to ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 18:22:11   2875s] % End Save netlist data ... (date=05/28 18:22:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=2145.9M, current mem=2145.9M)
[05/28 18:22:11   2875s] Saving congestion map file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 18:22:12   2875s] % Begin Save AAE data ... (date=05/28 18:22:12, mem=2147.0M)
[05/28 18:22:12   2875s] Saving AAE Data ...
[05/28 18:22:12   2875s] % End Save AAE data ... (date=05/28 18:22:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2147.0M, current mem=2147.0M)
[05/28 18:22:14   2877s] % Begin Save clock tree data ... (date=05/28 18:22:14, mem=2187.7M)
[05/28 18:22:14   2877s] % End Save clock tree data ... (date=05/28 18:22:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2187.7M, current mem=2187.7M)
[05/28 18:22:14   2877s] Saving preference file ORCA_TOP_route.innovus.dat.tmp/gui.pref.tcl ...
[05/28 18:22:14   2877s] Saving mode setting ...
[05/28 18:22:14   2877s] Saving global file ...
[05/28 18:22:15   2877s] % Begin Save floorplan data ... (date=05/28 18:22:15, mem=2187.8M)
[05/28 18:22:15   2877s] Saving floorplan file ...
[05/28 18:22:15   2877s] % End Save floorplan data ... (date=05/28 18:22:15, total cpu=0:00:00.3, real=0:00:00.0, peak res=2187.8M, current mem=2187.8M)
[05/28 18:22:15   2877s] Saving PG file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.pg.gz
[05/28 18:22:16   2877s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2614.7M) ***
[05/28 18:22:16   2877s] Saving Drc markers ...
[05/28 18:22:16   2877s] ... No Drc file written since there is no markers found.
[05/28 18:22:16   2877s] % Begin Save placement data ... (date=05/28 18:22:16, mem=2187.8M)
[05/28 18:22:16   2877s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 18:22:16   2877s] Save Adaptive View Pruing View Names to Binary file
[05/28 18:22:16   2877s] func_worst_scenario
[05/28 18:22:16   2877s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2617.7M) ***
[05/28 18:22:16   2877s] % End Save placement data ... (date=05/28 18:22:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2187.8M, current mem=2187.8M)
[05/28 18:22:16   2877s] % Begin Save routing data ... (date=05/28 18:22:16, mem=2187.8M)
[05/28 18:22:16   2877s] Saving route file ...
[05/28 18:22:17   2878s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2614.7M) ***
[05/28 18:22:17   2878s] % End Save routing data ... (date=05/28 18:22:17, total cpu=0:00:00.8, real=0:00:01.0, peak res=2188.0M, current mem=2188.0M)
[05/28 18:22:17   2878s] Saving SCANDEF file ...
[05/28 18:22:17   2878s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:22:17   2878s] Summary for sequential cells identification: 
[05/28 18:22:17   2878s]   Identified SBFF number: 126
[05/28 18:22:17   2878s]   Identified MBFF number: 0
[05/28 18:22:17   2878s]   Identified SB Latch number: 0
[05/28 18:22:17   2878s]   Identified MB Latch number: 0
[05/28 18:22:17   2878s]   Not identified SBFF number: 180
[05/28 18:22:17   2878s]   Not identified MBFF number: 0
[05/28 18:22:17   2878s]   Not identified SB Latch number: 0
[05/28 18:22:17   2878s]   Not identified MB Latch number: 0
[05/28 18:22:17   2878s]   Number of sequential cells which are not FFs: 78
[05/28 18:22:17   2878s]  Visiting view : test_worst_scenario
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]  Visiting view : func_worst_scenario
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]  Visiting view : test_best_scenario
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]  Visiting view : func_best_scenario
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:22:17   2878s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:22:17   2878s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:22:17   2878s]  Setting StdDelay to 10.90
[05/28 18:22:17   2878s] Creating Cell Server, finished. 
[05/28 18:22:17   2878s] 
[05/28 18:22:17   2878s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:22:17   2878s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:22:17   2878s] Start applying DEF ordered sections ...
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 18:22:17   2878s] Type 'man IMPSC-1138' for more detail.
[05/28 18:22:17   2878s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 18:22:17   2878s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:22:17   2878s] Successfully applied all DEF ordered sections.
[05/28 18:22:17   2878s] *** Scan Sanity Check Summary:
[05/28 18:22:17   2878s] *** 5 scan chains passed sanity check.
[05/28 18:22:18   2878s] Saving property file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.prop
[05/28 18:22:18   2878s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2810.7M) ***
[05/28 18:22:18   2879s] #Saving pin access data to file ORCA_TOP_route.innovus.dat.tmp/ORCA_TOP.apa ...
[05/28 18:22:18   2879s] #
[05/28 18:22:18   2879s] Saving power intent database ...
[05/28 18:22:19   2879s] % Begin Save power constraints data ... (date=05/28 18:22:19, mem=2190.0M)
[05/28 18:22:19   2879s] % End Save power constraints data ... (date=05/28 18:22:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2190.0M, current mem=2190.0M)
[05/28 18:22:23   2881s] Generated self-contained design ORCA_TOP_route.innovus.dat.tmp
[05/28 18:22:23   2881s] #% End save design ... (date=05/28 18:22:23, total cpu=0:00:06.9, real=0:00:13.0, peak res=2190.4M, current mem=2190.4M)
[05/28 18:22:23   2881s] 
[05/28 18:22:23   2881s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:22:23   2881s] Severity  ID               Count  Summary                                  
[05/28 18:22:23   2881s] WARNING   IMPSC-1138          58  In scan chain "%s" DEF ordered section, ...
[05/28 18:22:23   2881s] *** Message Summary: 58 warning(s), 0 error(s)
[05/28 18:22:23   2881s] 
[05/28 18:22:23   2881s] <CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_skew_groups.rpt
[05/28 18:22:23   2881s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/28 18:22:23   2881s] End AAE Lib Interpolated Model. (MEM=2611.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:22:24   2881s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/28 18:22:24   2882s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:22:24   2882s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:25   2882s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/28 18:22:25   2882s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:25   2883s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/28 18:22:25   2883s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:26   2883s] <CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_clock_trees.rpt
[05/28 18:22:26   2883s] Clock tree timing engine global stage delay update for worst_corner:setup.early...
[05/28 18:22:26   2883s] End AAE Lib Interpolated Model. (MEM=2649.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for worst_corner:setup.late...
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for best_corner:hold.early...
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for best_corner:hold.late...
[05/28 18:22:26   2884s] Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/28 18:22:27   2884s] <CMD> verify_drc -limit 100000 -report ../reports/ORCA_TOP.innovus.route.drc.all.rpt
[05/28 18:22:27   2884s] #-limit 100000                           # int, default=100000, user setting
[05/28 18:22:27   2884s] #-report ../reports/ORCA_TOP.innovus.route.drc.all.rpt # string, default="", user setting
[05/28 18:22:27   2884s]  *** Starting Verify DRC (MEM: 2649.9) ***
[05/28 18:22:27   2884s] 
[05/28 18:22:27   2884s]   VERIFY DRC ...... Starting Verification
[05/28 18:22:27   2884s]   VERIFY DRC ...... Initializing
[05/28 18:22:27   2884s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 18:22:27   2884s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 18:22:27   2884s]   VERIFY DRC ...... Using new threading
[05/28 18:22:27   2884s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 63.200 64.800} 1 of 156
[05/28 18:22:27   2885s]   VERIFY DRC ...... Sub-Area : 1 complete 1 Viols.
[05/28 18:22:27   2885s]   VERIFY DRC ...... Sub-Area: {63.200 0.000 126.400 64.800} 2 of 156
[05/28 18:22:27   2885s]   VERIFY DRC ...... Sub-Area : 2 complete 87 Viols.
[05/28 18:22:27   2885s]   VERIFY DRC ...... Sub-Area: {126.400 0.000 189.600 64.800} 3 of 156
[05/28 18:22:28   2885s]   VERIFY DRC ...... Sub-Area : 3 complete 88 Viols.
[05/28 18:22:28   2885s]   VERIFY DRC ...... Sub-Area: {189.600 0.000 252.800 64.800} 4 of 156
[05/28 18:22:28   2886s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/28 18:22:28   2886s]   VERIFY DRC ...... Sub-Area: {252.800 0.000 316.000 64.800} 5 of 156
[05/28 18:22:30   2888s]   VERIFY DRC ...... Sub-Area : 5 complete 56 Viols.
[05/28 18:22:30   2888s]   VERIFY DRC ...... Sub-Area: {316.000 0.000 379.200 64.800} 6 of 156
[05/28 18:22:31   2888s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/28 18:22:31   2888s]   VERIFY DRC ...... Sub-Area: {379.200 0.000 442.400 64.800} 7 of 156
[05/28 18:22:31   2888s]   VERIFY DRC ...... Sub-Area : 7 complete 9 Viols.
[05/28 18:22:31   2888s]   VERIFY DRC ...... Sub-Area: {442.400 0.000 505.600 64.800} 8 of 156
[05/28 18:22:31   2889s]   VERIFY DRC ...... Sub-Area : 8 complete 28 Viols.
[05/28 18:22:31   2889s]   VERIFY DRC ...... Sub-Area: {505.600 0.000 568.800 64.800} 9 of 156
[05/28 18:22:31   2889s]   VERIFY DRC ...... Sub-Area : 9 complete 12 Viols.
[05/28 18:22:31   2889s]   VERIFY DRC ...... Sub-Area: {568.800 0.000 632.000 64.800} 10 of 156
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area : 10 complete 3 Viols.
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area: {632.000 0.000 695.200 64.800} 11 of 156
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area : 11 complete 1 Viols.
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area: {695.200 0.000 758.400 64.800} 12 of 156
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area : 12 complete 1 Viols.
[05/28 18:22:32   2889s]   VERIFY DRC ...... Sub-Area: {758.400 0.000 820.040 64.800} 13 of 156
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area : 13 complete 9 Viols.
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area: {0.000 64.800 63.200 129.600} 14 of 156
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area: {63.200 64.800 126.400 129.600} 15 of 156
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area : 15 complete 82 Viols.
[05/28 18:22:32   2890s]   VERIFY DRC ...... Sub-Area: {126.400 64.800 189.600 129.600} 16 of 156
[05/28 18:22:33   2891s]   VERIFY DRC ...... Sub-Area : 16 complete 96 Viols.
[05/28 18:22:33   2891s]   VERIFY DRC ...... Sub-Area: {189.600 64.800 252.800 129.600} 17 of 156
[05/28 18:22:34   2891s]   VERIFY DRC ...... Sub-Area : 17 complete 6 Viols.
[05/28 18:22:34   2891s]   VERIFY DRC ...... Sub-Area: {252.800 64.800 316.000 129.600} 18 of 156
[05/28 18:22:37   2894s]   VERIFY DRC ...... Sub-Area : 18 complete 12 Viols.
[05/28 18:22:37   2894s]   VERIFY DRC ...... Sub-Area: {316.000 64.800 379.200 129.600} 19 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {379.200 64.800 442.400 129.600} 20 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 20 complete 14 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {442.400 64.800 505.600 129.600} 21 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 21 complete 32 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {505.600 64.800 568.800 129.600} 22 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 22 complete 2 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {568.800 64.800 632.000 129.600} 23 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {632.000 64.800 695.200 129.600} 24 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {695.200 64.800 758.400 129.600} 25 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {758.400 64.800 820.040 129.600} 26 of 156
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area : 26 complete 15 Viols.
[05/28 18:22:37   2895s]   VERIFY DRC ...... Sub-Area: {0.000 129.600 63.200 194.400} 27 of 156
[05/28 18:22:38   2895s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[05/28 18:22:38   2895s]   VERIFY DRC ...... Sub-Area: {63.200 129.600 126.400 194.400} 28 of 156
[05/28 18:22:38   2896s]   VERIFY DRC ...... Sub-Area : 28 complete 91 Viols.
[05/28 18:22:38   2896s]   VERIFY DRC ...... Sub-Area: {126.400 129.600 189.600 194.400} 29 of 156
[05/28 18:22:39   2897s]   VERIFY DRC ...... Sub-Area : 29 complete 79 Viols.
[05/28 18:22:39   2897s]   VERIFY DRC ...... Sub-Area: {189.600 129.600 252.800 194.400} 30 of 156
[05/28 18:22:40   2897s]   VERIFY DRC ...... Sub-Area : 30 complete 63 Viols.
[05/28 18:22:40   2897s]   VERIFY DRC ...... Sub-Area: {252.800 129.600 316.000 194.400} 31 of 156
[05/28 18:22:43   2901s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[05/28 18:22:43   2901s]   VERIFY DRC ...... Sub-Area: {316.000 129.600 379.200 194.400} 32 of 156
[05/28 18:22:44   2901s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[05/28 18:22:44   2901s]   VERIFY DRC ...... Sub-Area: {379.200 129.600 442.400 194.400} 33 of 156
[05/28 18:22:44   2901s]   VERIFY DRC ...... Sub-Area : 33 complete 39 Viols.
[05/28 18:22:44   2901s]   VERIFY DRC ...... Sub-Area: {442.400 129.600 505.600 194.400} 34 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 34 complete 60 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {505.600 129.600 568.800 194.400} 35 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {568.800 129.600 632.000 194.400} 36 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {632.000 129.600 695.200 194.400} 37 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {695.200 129.600 758.400 194.400} 38 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {758.400 129.600 820.040 194.400} 39 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 39 complete 11 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {0.000 194.400 63.200 259.200} 40 of 156
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[05/28 18:22:44   2902s]   VERIFY DRC ...... Sub-Area: {63.200 194.400 126.400 259.200} 41 of 156
[05/28 18:22:45   2903s]   VERIFY DRC ...... Sub-Area : 41 complete 95 Viols.
[05/28 18:22:45   2903s]   VERIFY DRC ...... Sub-Area: {126.400 194.400 189.600 259.200} 42 of 156
[05/28 18:22:46   2904s]   VERIFY DRC ...... Sub-Area : 42 complete 88 Viols.
[05/28 18:22:46   2904s]   VERIFY DRC ...... Sub-Area: {189.600 194.400 252.800 259.200} 43 of 156
[05/28 18:22:48   2906s]   VERIFY DRC ...... Sub-Area : 43 complete 80 Viols.
[05/28 18:22:48   2906s]   VERIFY DRC ...... Sub-Area: {252.800 194.400 316.000 259.200} 44 of 156
[05/28 18:22:53   2910s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[05/28 18:22:53   2910s]   VERIFY DRC ...... Sub-Area: {316.000 194.400 379.200 259.200} 45 of 156
[05/28 18:22:53   2911s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[05/28 18:22:53   2911s]   VERIFY DRC ...... Sub-Area: {379.200 194.400 442.400 259.200} 46 of 156
[05/28 18:22:53   2911s]   VERIFY DRC ...... Sub-Area : 46 complete 37 Viols.
[05/28 18:22:53   2911s]   VERIFY DRC ...... Sub-Area: {442.400 194.400 505.600 259.200} 47 of 156
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area : 47 complete 155 Viols.
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area: {505.600 194.400 568.800 259.200} 48 of 156
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area: {568.800 194.400 632.000 259.200} 49 of 156
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area: {632.000 194.400 695.200 259.200} 50 of 156
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area: {695.200 194.400 758.400 259.200} 51 of 156
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[05/28 18:23:02   2920s]   VERIFY DRC ...... Sub-Area: {758.400 194.400 820.040 259.200} 52 of 156
[05/28 18:23:03   2920s]   VERIFY DRC ...... Sub-Area : 52 complete 14 Viols.
[05/28 18:23:03   2920s]   VERIFY DRC ...... Sub-Area: {0.000 259.200 63.200 324.000} 53 of 156
[05/28 18:23:03   2920s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[05/28 18:23:03   2920s]   VERIFY DRC ...... Sub-Area: {63.200 259.200 126.400 324.000} 54 of 156
[05/28 18:23:04   2922s]   VERIFY DRC ...... Sub-Area : 54 complete 40 Viols.
[05/28 18:23:04   2922s]   VERIFY DRC ...... Sub-Area: {126.400 259.200 189.600 324.000} 55 of 156
[05/28 18:23:06   2924s]   VERIFY DRC ...... Sub-Area : 55 complete 40 Viols.
[05/28 18:23:06   2924s]   VERIFY DRC ...... Sub-Area: {189.600 259.200 252.800 324.000} 56 of 156
[05/28 18:23:11   2929s]   VERIFY DRC ...... Sub-Area : 56 complete 20 Viols.
[05/28 18:23:11   2929s]   VERIFY DRC ...... Sub-Area: {252.800 259.200 316.000 324.000} 57 of 156
[05/28 18:23:11   2929s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[05/28 18:23:11   2929s]   VERIFY DRC ...... Sub-Area: {316.000 259.200 379.200 324.000} 58 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {379.200 259.200 442.400 324.000} 59 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {442.400 259.200 505.600 324.000} 60 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {505.600 259.200 568.800 324.000} 61 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {568.800 259.200 632.000 324.000} 62 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {632.000 259.200 695.200 324.000} 63 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {695.200 259.200 758.400 324.000} 64 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {758.400 259.200 820.040 324.000} 65 of 156
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[05/28 18:23:12   2930s]   VERIFY DRC ...... Sub-Area: {0.000 324.000 63.200 388.800} 66 of 156
[05/28 18:23:13   2931s]   VERIFY DRC ...... Sub-Area : 66 complete 3 Viols.
[05/28 18:23:13   2931s]   VERIFY DRC ...... Sub-Area: {63.200 324.000 126.400 388.800} 67 of 156
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area: {126.400 324.000 189.600 388.800} 68 of 156
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area: {189.600 324.000 252.800 388.800} 69 of 156
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[05/28 18:23:15   2933s]   VERIFY DRC ...... Sub-Area: {252.800 324.000 316.000 388.800} 70 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {316.000 324.000 379.200 388.800} 71 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {379.200 324.000 442.400 388.800} 72 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 72 complete 14 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {442.400 324.000 505.600 388.800} 73 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 73 complete 19 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {505.600 324.000 568.800 388.800} 74 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 74 complete 20 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {568.800 324.000 632.000 388.800} 75 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 75 complete 19 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {632.000 324.000 695.200 388.800} 76 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 76 complete 16 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {695.200 324.000 758.400 388.800} 77 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 77 complete 9 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {758.400 324.000 820.040 388.800} 78 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 78 complete 13 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {0.000 388.800 63.200 453.600} 79 of 156
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[05/28 18:23:16   2934s]   VERIFY DRC ...... Sub-Area: {63.200 388.800 126.400 453.600} 80 of 156
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area: {126.400 388.800 189.600 453.600} 81 of 156
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area: {189.600 388.800 252.800 453.600} 82 of 156
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[05/28 18:23:17   2935s]   VERIFY DRC ...... Sub-Area: {252.800 388.800 316.000 453.600} 83 of 156
[05/28 18:23:18   2936s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[05/28 18:23:18   2936s]   VERIFY DRC ...... Sub-Area: {316.000 388.800 379.200 453.600} 84 of 156
[05/28 18:23:18   2936s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[05/28 18:23:18   2936s]   VERIFY DRC ...... Sub-Area: {379.200 388.800 442.400 453.600} 85 of 156
[05/28 18:23:22   2940s]   VERIFY DRC ...... Sub-Area : 85 complete 17 Viols.
[05/28 18:23:22   2940s]   VERIFY DRC ...... Sub-Area: {442.400 388.800 505.600 453.600} 86 of 156
[05/28 18:23:28   2946s]   VERIFY DRC ...... Sub-Area : 86 complete 13 Viols.
[05/28 18:23:28   2946s]   VERIFY DRC ...... Sub-Area: {505.600 388.800 568.800 453.600} 87 of 156
[05/28 18:23:32   2950s]   VERIFY DRC ...... Sub-Area : 87 complete 20 Viols.
[05/28 18:23:32   2950s]   VERIFY DRC ...... Sub-Area: {568.800 388.800 632.000 453.600} 88 of 156
[05/28 18:23:33   2951s]   VERIFY DRC ...... Sub-Area : 88 complete 17 Viols.
[05/28 18:23:33   2951s]   VERIFY DRC ...... Sub-Area: {632.000 388.800 695.200 453.600} 89 of 156
[05/28 18:23:34   2951s]   VERIFY DRC ...... Sub-Area : 89 complete 1 Viols.
[05/28 18:23:34   2951s]   VERIFY DRC ...... Sub-Area: {695.200 388.800 758.400 453.600} 90 of 156
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area : 90 complete 4 Viols.
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area: {758.400 388.800 820.040 453.600} 91 of 156
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area : 91 complete 1 Viols.
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area: {0.000 453.600 63.200 518.400} 92 of 156
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[05/28 18:23:34   2952s]   VERIFY DRC ...... Sub-Area: {63.200 453.600 126.400 518.400} 93 of 156
[05/28 18:23:35   2952s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[05/28 18:23:35   2952s]   VERIFY DRC ...... Sub-Area: {126.400 453.600 189.600 518.400} 94 of 156
[05/28 18:23:35   2953s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[05/28 18:23:35   2953s]   VERIFY DRC ...... Sub-Area: {189.600 453.600 252.800 518.400} 95 of 156
[05/28 18:23:35   2953s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[05/28 18:23:35   2953s]   VERIFY DRC ...... Sub-Area: {252.800 453.600 316.000 518.400} 96 of 156
[05/28 18:23:36   2953s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[05/28 18:23:36   2953s]   VERIFY DRC ...... Sub-Area: {316.000 453.600 379.200 518.400} 97 of 156
[05/28 18:23:36   2954s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[05/28 18:23:36   2954s]   VERIFY DRC ...... Sub-Area: {379.200 453.600 442.400 518.400} 98 of 156
[05/28 18:23:38   2955s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[05/28 18:23:38   2955s]   VERIFY DRC ...... Sub-Area: {442.400 453.600 505.600 518.400} 99 of 156
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area: {505.600 453.600 568.800 518.400} 100 of 156
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area : 100 complete 88 Viols.
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area: {568.800 453.600 632.000 518.400} 101 of 156
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area : 101 complete 88 Viols.
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area: {632.000 453.600 695.200 518.400} 102 of 156
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[05/28 18:23:38   2956s]   VERIFY DRC ...... Sub-Area: {695.200 453.600 758.400 518.400} 103 of 156
[05/28 18:23:39   2956s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[05/28 18:23:39   2956s]   VERIFY DRC ...... Sub-Area: {758.400 453.600 820.040 518.400} 104 of 156
[05/28 18:23:39   2957s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[05/28 18:23:39   2957s]   VERIFY DRC ...... Sub-Area: {0.000 518.400 63.200 583.200} 105 of 156
[05/28 18:23:41   2959s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[05/28 18:23:41   2959s]   VERIFY DRC ...... Sub-Area: {63.200 518.400 126.400 583.200} 106 of 156
[05/28 18:23:44   2962s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[05/28 18:23:44   2962s]   VERIFY DRC ...... Sub-Area: {126.400 518.400 189.600 583.200} 107 of 156
[05/28 18:23:48   2966s]   VERIFY DRC ...... Sub-Area : 107 complete 59 Viols.
[05/28 18:23:48   2966s]   VERIFY DRC ...... Sub-Area: {189.600 518.400 252.800 583.200} 108 of 156
[05/28 18:23:49   2967s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[05/28 18:23:49   2967s]   VERIFY DRC ...... Sub-Area: {252.800 518.400 316.000 583.200} 109 of 156
[05/28 18:23:52   2970s]   VERIFY DRC ...... Sub-Area : 109 complete 68 Viols.
[05/28 18:23:52   2970s]   VERIFY DRC ...... Sub-Area: {316.000 518.400 379.200 583.200} 110 of 156
[05/28 18:23:52   2970s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[05/28 18:23:52   2970s]   VERIFY DRC ...... Sub-Area: {379.200 518.400 442.400 583.200} 111 of 156
[05/28 18:23:58   2976s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[05/28 18:23:58   2976s]   VERIFY DRC ...... Sub-Area: {442.400 518.400 505.600 583.200} 112 of 156
[05/28 18:23:58   2976s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[05/28 18:23:58   2976s]   VERIFY DRC ...... Sub-Area: {505.600 518.400 568.800 583.200} 113 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 113 complete 65 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {568.800 518.400 632.000 583.200} 114 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 114 complete 64 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {632.000 518.400 695.200 583.200} 115 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {695.200 518.400 758.400 583.200} 116 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 116 complete 60 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {758.400 518.400 820.040 583.200} 117 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {0.000 583.200 63.200 648.000} 118 of 156
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[05/28 18:23:59   2977s]   VERIFY DRC ...... Sub-Area: {63.200 583.200 126.400 648.000} 119 of 156
[05/28 18:24:00   2977s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[05/28 18:24:00   2977s]   VERIFY DRC ...... Sub-Area: {126.400 583.200 189.600 648.000} 120 of 156
[05/28 18:24:00   2978s]   VERIFY DRC ...... Sub-Area : 120 complete 116 Viols.
[05/28 18:24:00   2978s]   VERIFY DRC ...... Sub-Area: {189.600 583.200 252.800 648.000} 121 of 156
[05/28 18:24:00   2978s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[05/28 18:24:00   2978s]   VERIFY DRC ...... Sub-Area: {252.800 583.200 316.000 648.000} 122 of 156
[05/28 18:24:03   2981s]   VERIFY DRC ...... Sub-Area : 122 complete 112 Viols.
[05/28 18:24:03   2981s]   VERIFY DRC ...... Sub-Area: {316.000 583.200 379.200 648.000} 123 of 156
[05/28 18:24:03   2981s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[05/28 18:24:03   2981s]   VERIFY DRC ...... Sub-Area: {379.200 583.200 442.400 648.000} 124 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area: {442.400 583.200 505.600 648.000} 125 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area: {505.600 583.200 568.800 648.000} 126 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 126 complete 28 Viols.
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area: {568.800 583.200 632.000 648.000} 127 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 127 complete 68 Viols.
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area: {632.000 583.200 695.200 648.000} 128 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area: {695.200 583.200 758.400 648.000} 129 of 156
[05/28 18:24:10   2988s]   VERIFY DRC ...... Sub-Area : 129 complete 28 Viols.
[05/28 18:24:11   2988s]   VERIFY DRC ...... Sub-Area: {758.400 583.200 820.040 648.000} 130 of 156
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area: {0.000 648.000 63.200 712.800} 131 of 156
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area: {63.200 648.000 126.400 712.800} 132 of 156
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[05/28 18:24:11   2989s]   VERIFY DRC ...... Sub-Area: {126.400 648.000 189.600 712.800} 133 of 156
[05/28 18:24:12   2990s]   VERIFY DRC ...... Sub-Area : 133 complete 104 Viols.
[05/28 18:24:12   2990s]   VERIFY DRC ...... Sub-Area: {189.600 648.000 252.800 712.800} 134 of 156
[05/28 18:24:12   2990s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[05/28 18:24:12   2990s]   VERIFY DRC ...... Sub-Area: {252.800 648.000 316.000 712.800} 135 of 156
[05/28 18:24:14   2992s]   VERIFY DRC ...... Sub-Area : 135 complete 124 Viols.
[05/28 18:24:14   2992s]   VERIFY DRC ...... Sub-Area: {316.000 648.000 379.200 712.800} 136 of 156
[05/28 18:24:15   2992s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[05/28 18:24:15   2992s]   VERIFY DRC ...... Sub-Area: {379.200 648.000 442.400 712.800} 137 of 156
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area: {442.400 648.000 505.600 712.800} 138 of 156
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area: {505.600 648.000 568.800 712.800} 139 of 156
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area : 139 complete 44 Viols.
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area: {568.800 648.000 632.000 712.800} 140 of 156
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area : 140 complete 92 Viols.
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area: {632.000 648.000 695.200 712.800} 141 of 156
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[05/28 18:24:22   3000s]   VERIFY DRC ...... Sub-Area: {695.200 648.000 758.400 712.800} 142 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 142 complete 48 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {758.400 648.000 820.040 712.800} 143 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 143 complete 48 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {0.000 712.800 63.200 770.032} 144 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {63.200 712.800 126.400 770.032} 145 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {126.400 712.800 189.600 770.032} 146 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 146 complete 76 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {189.600 712.800 252.800 770.032} 147 of 156
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[05/28 18:24:23   3001s]   VERIFY DRC ...... Sub-Area: {252.800 712.800 316.000 770.032} 148 of 156
[05/28 18:24:25   3003s]   VERIFY DRC ...... Sub-Area : 148 complete 72 Viols.
[05/28 18:24:25   3003s]   VERIFY DRC ...... Sub-Area: {316.000 712.800 379.200 770.032} 149 of 156
[05/28 18:24:25   3003s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[05/28 18:24:25   3003s]   VERIFY DRC ...... Sub-Area: {379.200 712.800 442.400 770.032} 150 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {442.400 712.800 505.600 770.032} 151 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {505.600 712.800 568.800 770.032} 152 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 152 complete 44 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {568.800 712.800 632.000 770.032} 153 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 153 complete 44 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {632.000 712.800 695.200 770.032} 154 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {695.200 712.800 758.400 770.032} 155 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 155 complete 48 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {758.400 712.800 820.040 770.032} 156 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 156 complete 48 Viols.
[05/28 18:24:29   3007s] 
[05/28 18:24:29   3007s]   Verification Complete : 3288 Viols.
[05/28 18:24:29   3007s] 
[05/28 18:24:29   3007s]  *** End Verify DRC (CPU: 0:02:03  ELAPSED TIME: 122.00  MEM: 0.0M) ***
[05/28 18:24:29   3007s] 
[05/28 18:24:29   3007s] <CMD> verify_drc -limit 100000 -check_only regular -report ../reports/ORCA_TOP.innovus.route.drc.regular.rpt
[05/28 18:24:29   3007s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[05/28 18:24:29   3007s] #-limit 100000                           # int, default=100000, user setting
[05/28 18:24:29   3007s] #-report ../reports/ORCA_TOP.innovus.route.drc.regular.rpt # string, default="", user setting
[05/28 18:24:29   3007s]  *** Starting Verify DRC (MEM: 2649.9) ***
[05/28 18:24:29   3007s] 
[05/28 18:24:29   3007s]   VERIFY DRC ...... Starting Verification
[05/28 18:24:29   3007s]   VERIFY DRC ...... Initializing
[05/28 18:24:29   3007s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 18:24:29   3007s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 18:24:29   3007s]   VERIFY DRC ...... Using new threading
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 63.200 64.800} 1 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {63.200 0.000 126.400 64.800} 2 of 156
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/28 18:24:29   3007s]   VERIFY DRC ...... Sub-Area: {126.400 0.000 189.600 64.800} 3 of 156
[05/28 18:24:30   3008s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/28 18:24:30   3008s]   VERIFY DRC ...... Sub-Area: {189.600 0.000 252.800 64.800} 4 of 156
[05/28 18:24:30   3008s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/28 18:24:30   3008s]   VERIFY DRC ...... Sub-Area: {252.800 0.000 316.000 64.800} 5 of 156
[05/28 18:24:33   3010s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/28 18:24:33   3010s]   VERIFY DRC ...... Sub-Area: {316.000 0.000 379.200 64.800} 6 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {379.200 0.000 442.400 64.800} 7 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {442.400 0.000 505.600 64.800} 8 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {505.600 0.000 568.800 64.800} 9 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {568.800 0.000 632.000 64.800} 10 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {632.000 0.000 695.200 64.800} 11 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {695.200 0.000 758.400 64.800} 12 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {758.400 0.000 820.040 64.800} 13 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {0.000 64.800 63.200 129.600} 14 of 156
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/28 18:24:33   3011s]   VERIFY DRC ...... Sub-Area: {63.200 64.800 126.400 129.600} 15 of 156
[05/28 18:24:34   3012s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/28 18:24:34   3012s]   VERIFY DRC ...... Sub-Area: {126.400 64.800 189.600 129.600} 16 of 156
[05/28 18:24:34   3012s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/28 18:24:34   3012s]   VERIFY DRC ...... Sub-Area: {189.600 64.800 252.800 129.600} 17 of 156
[05/28 18:24:35   3013s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/28 18:24:35   3013s]   VERIFY DRC ...... Sub-Area: {252.800 64.800 316.000 129.600} 18 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {316.000 64.800 379.200 129.600} 19 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {379.200 64.800 442.400 129.600} 20 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {442.400 64.800 505.600 129.600} 21 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {505.600 64.800 568.800 129.600} 22 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {568.800 64.800 632.000 129.600} 23 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {632.000 64.800 695.200 129.600} 24 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {695.200 64.800 758.400 129.600} 25 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {758.400 64.800 820.040 129.600} 26 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {0.000 129.600 63.200 194.400} 27 of 156
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[05/28 18:24:38   3016s]   VERIFY DRC ...... Sub-Area: {63.200 129.600 126.400 194.400} 28 of 156
[05/28 18:24:39   3017s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[05/28 18:24:39   3017s]   VERIFY DRC ...... Sub-Area: {126.400 129.600 189.600 194.400} 29 of 156
[05/28 18:24:40   3018s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[05/28 18:24:40   3018s]   VERIFY DRC ...... Sub-Area: {189.600 129.600 252.800 194.400} 30 of 156
[05/28 18:24:40   3018s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[05/28 18:24:40   3018s]   VERIFY DRC ...... Sub-Area: {252.800 129.600 316.000 194.400} 31 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {316.000 129.600 379.200 194.400} 32 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {379.200 129.600 442.400 194.400} 33 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {442.400 129.600 505.600 194.400} 34 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {505.600 129.600 568.800 194.400} 35 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {568.800 129.600 632.000 194.400} 36 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {632.000 129.600 695.200 194.400} 37 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {695.200 129.600 758.400 194.400} 38 of 156
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[05/28 18:24:44   3022s]   VERIFY DRC ...... Sub-Area: {758.400 129.600 820.040 194.400} 39 of 156
[05/28 18:24:45   3022s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[05/28 18:24:45   3022s]   VERIFY DRC ...... Sub-Area: {0.000 194.400 63.200 259.200} 40 of 156
[05/28 18:24:45   3023s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[05/28 18:24:45   3023s]   VERIFY DRC ...... Sub-Area: {63.200 194.400 126.400 259.200} 41 of 156
[05/28 18:24:45   3023s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[05/28 18:24:45   3023s]   VERIFY DRC ...... Sub-Area: {126.400 194.400 189.600 259.200} 42 of 156
[05/28 18:24:46   3024s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[05/28 18:24:46   3024s]   VERIFY DRC ...... Sub-Area: {189.600 194.400 252.800 259.200} 43 of 156
[05/28 18:24:48   3026s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[05/28 18:24:48   3026s]   VERIFY DRC ...... Sub-Area: {252.800 194.400 316.000 259.200} 44 of 156
[05/28 18:24:52   3030s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[05/28 18:24:52   3030s]   VERIFY DRC ...... Sub-Area: {316.000 194.400 379.200 259.200} 45 of 156
[05/28 18:24:53   3031s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[05/28 18:24:53   3031s]   VERIFY DRC ...... Sub-Area: {379.200 194.400 442.400 259.200} 46 of 156
[05/28 18:24:53   3031s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[05/28 18:24:53   3031s]   VERIFY DRC ...... Sub-Area: {442.400 194.400 505.600 259.200} 47 of 156
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area: {505.600 194.400 568.800 259.200} 48 of 156
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area: {568.800 194.400 632.000 259.200} 49 of 156
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[05/28 18:25:02   3040s]   VERIFY DRC ...... Sub-Area: {632.000 194.400 695.200 259.200} 50 of 156
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area: {695.200 194.400 758.400 259.200} 51 of 156
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area: {758.400 194.400 820.040 259.200} 52 of 156
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area: {0.000 259.200 63.200 324.000} 53 of 156
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[05/28 18:25:03   3041s]   VERIFY DRC ...... Sub-Area: {63.200 259.200 126.400 324.000} 54 of 156
[05/28 18:25:04   3041s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[05/28 18:25:04   3041s]   VERIFY DRC ...... Sub-Area: {126.400 259.200 189.600 324.000} 55 of 156
[05/28 18:25:05   3043s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[05/28 18:25:05   3043s]   VERIFY DRC ...... Sub-Area: {189.600 259.200 252.800 324.000} 56 of 156
[05/28 18:25:10   3049s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[05/28 18:25:10   3049s]   VERIFY DRC ...... Sub-Area: {252.800 259.200 316.000 324.000} 57 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {316.000 259.200 379.200 324.000} 58 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {379.200 259.200 442.400 324.000} 59 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {442.400 259.200 505.600 324.000} 60 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {505.600 259.200 568.800 324.000} 61 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {568.800 259.200 632.000 324.000} 62 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {632.000 259.200 695.200 324.000} 63 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {695.200 259.200 758.400 324.000} 64 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {758.400 259.200 820.040 324.000} 65 of 156
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[05/28 18:25:11   3049s]   VERIFY DRC ...... Sub-Area: {0.000 324.000 63.200 388.800} 66 of 156
[05/28 18:25:13   3051s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[05/28 18:25:13   3051s]   VERIFY DRC ...... Sub-Area: {63.200 324.000 126.400 388.800} 67 of 156
[05/28 18:25:14   3052s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[05/28 18:25:14   3052s]   VERIFY DRC ...... Sub-Area: {126.400 324.000 189.600 388.800} 68 of 156
[05/28 18:25:14   3052s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[05/28 18:25:14   3052s]   VERIFY DRC ...... Sub-Area: {189.600 324.000 252.800 388.800} 69 of 156
[05/28 18:25:14   3053s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[05/28 18:25:14   3053s]   VERIFY DRC ...... Sub-Area: {252.800 324.000 316.000 388.800} 70 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {316.000 324.000 379.200 388.800} 71 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {379.200 324.000 442.400 388.800} 72 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {442.400 324.000 505.600 388.800} 73 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {505.600 324.000 568.800 388.800} 74 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {568.800 324.000 632.000 388.800} 75 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {632.000 324.000 695.200 388.800} 76 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {695.200 324.000 758.400 388.800} 77 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {758.400 324.000 820.040 388.800} 78 of 156
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[05/28 18:25:15   3053s]   VERIFY DRC ...... Sub-Area: {0.000 388.800 63.200 453.600} 79 of 156
[05/28 18:25:15   3054s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[05/28 18:25:15   3054s]   VERIFY DRC ...... Sub-Area: {63.200 388.800 126.400 453.600} 80 of 156
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area: {126.400 388.800 189.600 453.600} 81 of 156
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area: {189.600 388.800 252.800 453.600} 82 of 156
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[05/28 18:25:16   3054s]   VERIFY DRC ...... Sub-Area: {252.800 388.800 316.000 453.600} 83 of 156
[05/28 18:25:17   3055s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[05/28 18:25:17   3055s]   VERIFY DRC ...... Sub-Area: {316.000 388.800 379.200 453.600} 84 of 156
[05/28 18:25:17   3055s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[05/28 18:25:17   3055s]   VERIFY DRC ...... Sub-Area: {379.200 388.800 442.400 453.600} 85 of 156
[05/28 18:25:21   3059s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[05/28 18:25:21   3059s]   VERIFY DRC ...... Sub-Area: {442.400 388.800 505.600 453.600} 86 of 156
[05/28 18:25:27   3065s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[05/28 18:25:27   3065s]   VERIFY DRC ...... Sub-Area: {505.600 388.800 568.800 453.600} 87 of 156
[05/28 18:25:31   3069s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[05/28 18:25:31   3069s]   VERIFY DRC ...... Sub-Area: {568.800 388.800 632.000 453.600} 88 of 156
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area: {632.000 388.800 695.200 453.600} 89 of 156
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area: {695.200 388.800 758.400 453.600} 90 of 156
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area: {758.400 388.800 820.040 453.600} 91 of 156
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[05/28 18:25:32   3070s]   VERIFY DRC ...... Sub-Area: {0.000 453.600 63.200 518.400} 92 of 156
[05/28 18:25:32   3071s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[05/28 18:25:32   3071s]   VERIFY DRC ...... Sub-Area: {63.200 453.600 126.400 518.400} 93 of 156
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area: {126.400 453.600 189.600 518.400} 94 of 156
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area: {189.600 453.600 252.800 518.400} 95 of 156
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[05/28 18:25:33   3071s]   VERIFY DRC ...... Sub-Area: {252.800 453.600 316.000 518.400} 96 of 156
[05/28 18:25:34   3072s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[05/28 18:25:34   3072s]   VERIFY DRC ...... Sub-Area: {316.000 453.600 379.200 518.400} 97 of 156
[05/28 18:25:34   3072s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[05/28 18:25:34   3072s]   VERIFY DRC ...... Sub-Area: {379.200 453.600 442.400 518.400} 98 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {442.400 453.600 505.600 518.400} 99 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {505.600 453.600 568.800 518.400} 100 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {568.800 453.600 632.000 518.400} 101 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {632.000 453.600 695.200 518.400} 102 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {695.200 453.600 758.400 518.400} 103 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {758.400 453.600 820.040 518.400} 104 of 156
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[05/28 18:25:36   3074s]   VERIFY DRC ...... Sub-Area: {0.000 518.400 63.200 583.200} 105 of 156
[05/28 18:25:38   3077s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[05/28 18:25:38   3077s]   VERIFY DRC ...... Sub-Area: {63.200 518.400 126.400 583.200} 106 of 156
[05/28 18:25:41   3079s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[05/28 18:25:41   3079s]   VERIFY DRC ...... Sub-Area: {126.400 518.400 189.600 583.200} 107 of 156
[05/28 18:25:45   3083s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[05/28 18:25:45   3083s]   VERIFY DRC ...... Sub-Area: {189.600 518.400 252.800 583.200} 108 of 156
[05/28 18:25:46   3084s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[05/28 18:25:46   3084s]   VERIFY DRC ...... Sub-Area: {252.800 518.400 316.000 583.200} 109 of 156
[05/28 18:25:49   3087s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[05/28 18:25:49   3087s]   VERIFY DRC ...... Sub-Area: {316.000 518.400 379.200 583.200} 110 of 156
[05/28 18:25:49   3087s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[05/28 18:25:49   3087s]   VERIFY DRC ...... Sub-Area: {379.200 518.400 442.400 583.200} 111 of 156
[05/28 18:25:54   3092s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[05/28 18:25:54   3092s]   VERIFY DRC ...... Sub-Area: {442.400 518.400 505.600 583.200} 112 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {505.600 518.400 568.800 583.200} 113 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {568.800 518.400 632.000 583.200} 114 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {632.000 518.400 695.200 583.200} 115 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {695.200 518.400 758.400 583.200} 116 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {758.400 518.400 820.040 583.200} 117 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {0.000 583.200 63.200 648.000} 118 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {63.200 583.200 126.400 648.000} 119 of 156
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[05/28 18:25:55   3093s]   VERIFY DRC ...... Sub-Area: {126.400 583.200 189.600 648.000} 120 of 156
[05/28 18:25:56   3094s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[05/28 18:25:56   3094s]   VERIFY DRC ...... Sub-Area: {189.600 583.200 252.800 648.000} 121 of 156
[05/28 18:25:56   3094s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[05/28 18:25:56   3094s]   VERIFY DRC ...... Sub-Area: {252.800 583.200 316.000 648.000} 122 of 156
[05/28 18:25:58   3096s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[05/28 18:25:58   3096s]   VERIFY DRC ...... Sub-Area: {316.000 583.200 379.200 648.000} 123 of 156
[05/28 18:25:58   3096s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[05/28 18:25:58   3096s]   VERIFY DRC ...... Sub-Area: {379.200 583.200 442.400 648.000} 124 of 156
[05/28 18:26:04   3103s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[05/28 18:26:04   3103s]   VERIFY DRC ...... Sub-Area: {442.400 583.200 505.600 648.000} 125 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {505.600 583.200 568.800 648.000} 126 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {568.800 583.200 632.000 648.000} 127 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {632.000 583.200 695.200 648.000} 128 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {695.200 583.200 758.400 648.000} 129 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {758.400 583.200 820.040 648.000} 130 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {0.000 648.000 63.200 712.800} 131 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {63.200 648.000 126.400 712.800} 132 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {126.400 648.000 189.600 712.800} 133 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {189.600 648.000 252.800 712.800} 134 of 156
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[05/28 18:26:05   3103s]   VERIFY DRC ...... Sub-Area: {252.800 648.000 316.000 712.800} 135 of 156
[05/28 18:26:08   3106s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[05/28 18:26:08   3106s]   VERIFY DRC ...... Sub-Area: {316.000 648.000 379.200 712.800} 136 of 156
[05/28 18:26:08   3106s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[05/28 18:26:08   3106s]   VERIFY DRC ...... Sub-Area: {379.200 648.000 442.400 712.800} 137 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {442.400 648.000 505.600 712.800} 138 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {505.600 648.000 568.800 712.800} 139 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {568.800 648.000 632.000 712.800} 140 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {632.000 648.000 695.200 712.800} 141 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {695.200 648.000 758.400 712.800} 142 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {758.400 648.000 820.040 712.800} 143 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {0.000 712.800 63.200 770.032} 144 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {63.200 712.800 126.400 770.032} 145 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {126.400 712.800 189.600 770.032} 146 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {189.600 712.800 252.800 770.032} 147 of 156
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[05/28 18:26:15   3113s]   VERIFY DRC ...... Sub-Area: {252.800 712.800 316.000 770.032} 148 of 156
[05/28 18:26:17   3115s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[05/28 18:26:17   3115s]   VERIFY DRC ...... Sub-Area: {316.000 712.800 379.200 770.032} 149 of 156
[05/28 18:26:17   3115s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[05/28 18:26:17   3115s]   VERIFY DRC ...... Sub-Area: {379.200 712.800 442.400 770.032} 150 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {442.400 712.800 505.600 770.032} 151 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {505.600 712.800 568.800 770.032} 152 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {568.800 712.800 632.000 770.032} 153 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {632.000 712.800 695.200 770.032} 154 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {695.200 712.800 758.400 770.032} 155 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area: {758.400 712.800 820.040 770.032} 156 of 156
[05/28 18:26:20   3119s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[05/28 18:26:20   3119s] 
[05/28 18:26:20   3119s]   Verification Complete : 0 Viols.
[05/28 18:26:20   3119s] 
[05/28 18:26:20   3119s]  *** End Verify DRC (CPU: 0:01:51  ELAPSED TIME: 111.00  MEM: 0.0M) ***
[05/28 18:26:20   3119s] 
[05/28 18:26:20   3119s] <CMD> verifyConnectivity -error 100000 -noAntenna -report ../reports/ORCA_TOP.innovus.route.connectivity.rpt
[05/28 18:26:20   3119s] VERIFY_CONNECTIVITY use new engine.
[05/28 18:26:20   3119s] 
[05/28 18:26:20   3119s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 18:26:21   3119s] Start Time: Sun May 28 18:26:21 2023
[05/28 18:26:21   3119s] 
[05/28 18:26:21   3119s] Design Name: ORCA_TOP
[05/28 18:26:21   3119s] Database Units: 1000
[05/28 18:26:21   3119s] Design Boundary: (0.0000, 0.0000) (820.0400, 770.0320)
[05/28 18:26:21   3119s] Error Limit = 100000; Warning Limit = 50
[05/28 18:26:21   3119s] Check all nets
[05/28 18:26:21   3119s] **** 18:26:21 **** Processed 5000 nets.
[05/28 18:26:21   3119s] **** 18:26:21 **** Processed 10000 nets.
[05/28 18:26:22   3120s] **** 18:26:22 **** Processed 15000 nets.
[05/28 18:26:22   3120s] **** 18:26:22 **** Processed 20000 nets.
[05/28 18:26:22   3120s] **** 18:26:22 **** Processed 25000 nets.
[05/28 18:26:22   3120s] **** 18:26:22 **** Processed 30000 nets.
[05/28 18:26:22   3120s] **** 18:26:22 **** Processed 35000 nets.
[05/28 18:26:23   3121s] **** 18:26:23 **** Processed 40000 nets.
[05/28 18:26:23   3121s] Net I_PCI_TOP/n23: terminal using multiple pins.
[05/28 18:26:23   3121s] **** 18:26:23 **** Processed 45000 nets.
[05/28 18:26:23   3121s] **** 18:26:23 **** Processed 50000 nets.
[05/28 18:26:23   3121s] **WARN: (IMPVFC-97):	IO pin VDD of net VDD has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/28 18:26:25   3123s] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[05/28 18:26:25   3123s] **WARN: (IMPVFC-97):	IO pin VSS of net VSS has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/28 18:26:26   3124s] Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[05/28 18:26:26   3125s] **WARN: (IMPVFC-97):	IO pin VDDH of net VDDH has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[05/28 18:26:26   3125s] Net VDDH: no routing.
[05/28 18:26:26   3125s] 
[05/28 18:26:26   3125s] Begin Summary 
[05/28 18:26:26   3125s]     1 Problem(s) (IMPVFC-98): Net has no global routing and no special routing.
[05/28 18:26:26   3125s]     20012 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[05/28 18:26:26   3125s]     1 Problem(s) (IMPVFC-97): Illegal use of two different pins of the same terminal.
[05/28 18:26:26   3125s]     180 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[05/28 18:26:26   3125s]     10168 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[05/28 18:26:26   3125s]     30362 total info(s) created.
[05/28 18:26:26   3125s] End Summary
[05/28 18:26:26   3125s] 
[05/28 18:26:26   3125s] End Time: Sun May 28 18:26:26 2023
[05/28 18:26:26   3125s] Time Elapsed: 0:00:06.0
[05/28 18:26:26   3125s] 
[05/28 18:26:26   3125s] ******** End: VERIFY CONNECTIVITY ********
[05/28 18:26:26   3125s]   Verification Complete : 30362 Viols.  0 Wrngs.
[05/28 18:26:26   3125s]   (CPU Time: 0:00:06.0  MEM: 178.141M)
[05/28 18:26:26   3125s] 
[05/28 18:26:27   3125s] <CMD> timeDesign -postRoute -prefix route -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:26:27   3125s]  Reset EOS DB
[05/28 18:26:27   3125s] Ignoring AAE DB Resetting ...
[05/28 18:26:27   3125s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 150669 access done (mem: 2828.852M)
[05/28 18:26:27   3125s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 18:26:27   3125s] Type 'man IMPEXT-6191' for more detail.
[05/28 18:26:27   3125s] Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
[05/28 18:26:27   3125s] PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
[05/28 18:26:27   3125s] RC Extraction called in multi-corner(2) mode.
[05/28 18:26:27   3125s] Process corner(s) are loaded.
[05/28 18:26:27   3125s]  Corner: cmax
[05/28 18:26:27   3125s]  Corner: cmin
[05/28 18:26:27   3125s] extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
[05/28 18:26:27   3125s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/28 18:26:27   3125s]       RC Corner Indexes            0       1   
[05/28 18:26:27   3125s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:26:27   3125s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[05/28 18:26:27   3125s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:26:27   3125s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:26:27   3125s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:26:27   3125s] Shrink Factor                : 1.00000
[05/28 18:26:29   3127s] LayerId::1 widthSet size::4
[05/28 18:26:29   3127s] LayerId::2 widthSet size::4
[05/28 18:26:29   3127s] LayerId::3 widthSet size::5
[05/28 18:26:29   3127s] LayerId::4 widthSet size::5
[05/28 18:26:29   3127s] LayerId::5 widthSet size::5
[05/28 18:26:29   3127s] LayerId::6 widthSet size::5
[05/28 18:26:29   3127s] LayerId::7 widthSet size::5
[05/28 18:26:29   3127s] LayerId::8 widthSet size::5
[05/28 18:26:29   3127s] LayerId::9 widthSet size::4
[05/28 18:26:29   3127s] LayerId::10 widthSet size::2
[05/28 18:26:29   3127s] Initializing multi-corner capacitance tables ... 
[05/28 18:26:29   3127s] Initializing multi-corner resistance tables ...
[05/28 18:26:29   3127s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:26:30   3128s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2688.9M)
[05/28 18:26:30   3128s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for storing RC.
[05/28 18:26:30   3129s] Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2898.6M)
[05/28 18:26:31   3129s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2898.6M)
[05/28 18:26:31   3130s] Extracted 30.0004% (CPU Time= 0:00:03.3  MEM= 2898.6M)
[05/28 18:26:32   3130s] Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 2898.6M)
[05/28 18:26:32   3131s] Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 2898.6M)
[05/28 18:26:33   3131s] Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2902.6M)
[05/28 18:26:34   3132s] Extracted 70.0003% (CPU Time= 0:00:05.9  MEM= 2902.6M)
[05/28 18:26:35   3134s] Extracted 80.0004% (CPU Time= 0:00:07.3  MEM= 2902.6M)
[05/28 18:26:38   3136s] Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 2902.6M)
[05/28 18:26:41   3139s] Extracted 100% (CPU Time= 0:00:12.6  MEM= 2902.6M)
[05/28 18:26:41   3139s] Number of Extracted Resistors     : 832081
[05/28 18:26:41   3139s] Number of Extracted Ground Cap.   : 863373
[05/28 18:26:41   3139s] Number of Extracted Coupling Cap. : 2780820
[05/28 18:26:41   3139s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2865.344M)
[05/28 18:26:41   3139s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/28 18:26:41   3139s]  Corner: cmax
[05/28 18:26:41   3139s]  Corner: cmin
[05/28 18:26:41   3140s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2865.3M)
[05/28 18:26:41   3140s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb_Filter.rcdb.d' for storing RC.
[05/28 18:26:42   3141s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2865.344M)
[05/28 18:26:42   3141s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2865.344M)
[05/28 18:26:42   3141s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2865.344M)
[05/28 18:26:42   3141s] processing rcdb (/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d) for hinst (top) of cell (ORCA_TOP);
[05/28 18:26:43   3142s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 0 access done (mem: 2865.344M)
[05/28 18:26:43   3142s] Lumped Parasitic Loading Completed (total cpu=0:00:01.4, real=0:00:01.0, current mem=2865.344M)
[05/28 18:26:43   3142s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.2  Real Time: 0:00:16.0  MEM: 2865.344M)
[05/28 18:26:44   3143s] Starting delay calculation for Setup views
[05/28 18:26:44   3143s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:26:44   3143s] #################################################################################
[05/28 18:26:44   3143s] # Design Stage: PostRoute
[05/28 18:26:44   3143s] # Design Name: ORCA_TOP
[05/28 18:26:44   3143s] # Design Mode: 28nm
[05/28 18:26:44   3143s] # Analysis Mode: MMMC OCV 
[05/28 18:26:44   3143s] # Parasitics Mode: SPEF/RCDB
[05/28 18:26:44   3143s] # Signoff Settings: SI On 
[05/28 18:26:44   3143s] #################################################################################
[05/28 18:26:47   3146s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:26:47   3146s] Setting infinite Tws ...
[05/28 18:26:47   3146s] First Iteration Infinite Tw... 
[05/28 18:26:47   3146s] Calculate early delays in OCV mode...
[05/28 18:26:47   3146s] Calculate late delays in OCV mode...
[05/28 18:26:47   3146s] Calculate early delays in OCV mode...
[05/28 18:26:47   3146s] Calculate late delays in OCV mode...
[05/28 18:26:47   3146s] Topological Sorting (REAL = 0:00:00.0, MEM = 2845.3M, InitMEM = 2845.3M)
[05/28 18:26:47   3146s] Start delay calculation (fullDC) (1 T). (MEM=2845.34)
[05/28 18:26:47   3146s] LayerId::1 widthSet size::4
[05/28 18:26:47   3146s] LayerId::2 widthSet size::4
[05/28 18:26:47   3146s] LayerId::3 widthSet size::5
[05/28 18:26:47   3146s] LayerId::4 widthSet size::5
[05/28 18:26:47   3146s] LayerId::5 widthSet size::5
[05/28 18:26:47   3146s] LayerId::6 widthSet size::5
[05/28 18:26:47   3146s] LayerId::7 widthSet size::5
[05/28 18:26:47   3146s] LayerId::8 widthSet size::5
[05/28 18:26:47   3146s] LayerId::9 widthSet size::4
[05/28 18:26:47   3146s] LayerId::10 widthSet size::2
[05/28 18:26:47   3146s] Initializing multi-corner capacitance tables ... 
[05/28 18:26:48   3147s] Initializing multi-corner resistance tables ...
[05/28 18:26:48   3147s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:26:48   3148s] End AAE Lib Interpolated Model. (MEM=2857.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:26:48   3148s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2857.133M)
[05/28 18:26:48   3148s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2857.1M)
[05/28 18:27:15   3174s] Total number of fetched objects 55476
[05/28 18:27:15   3174s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:27:15   3175s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/28 18:27:15   3175s] End delay calculation. (MEM=2857.12 CPU=0:00:25.7 REAL=0:00:25.0)
[05/28 18:27:16   3175s] End delay calculation (fullDC). (MEM=2857.12 CPU=0:00:28.7 REAL=0:00:29.0)
[05/28 18:27:16   3175s] *** CDM Built up (cpu=0:00:31.4  real=0:00:32.0  mem= 2857.1M) ***
[05/28 18:27:20   3179s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2857.1M)
[05/28 18:27:20   3179s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:27:20   3180s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 2857.1M)
[05/28 18:27:20   3180s] Starting SI iteration 2
[05/28 18:27:21   3180s] Calculate early delays in OCV mode...
[05/28 18:27:21   3180s] Calculate late delays in OCV mode...
[05/28 18:27:21   3180s] Calculate early delays in OCV mode...
[05/28 18:27:21   3180s] Calculate late delays in OCV mode...
[05/28 18:27:21   3180s] Start delay calculation (fullDC) (1 T). (MEM=2700.33)
[05/28 18:27:21   3181s] End AAE Lib Interpolated Model. (MEM=2700.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:27:24   3184s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
[05/28 18:27:24   3184s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:27:24   3184s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
[05/28 18:27:24   3184s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
[05/28 18:27:24   3184s] Total number of fetched objects 55476
[05/28 18:27:24   3184s] AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
[05/28 18:27:24   3184s] End delay calculation. (MEM=2706.48 CPU=0:00:02.8 REAL=0:00:03.0)
[05/28 18:27:24   3184s] End delay calculation (fullDC). (MEM=2706.48 CPU=0:00:03.1 REAL=0:00:03.0)
[05/28 18:27:24   3184s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2706.5M) ***
[05/28 18:27:27   3186s] *** Done Building Timing Graph (cpu=0:00:43.2 real=0:00:43.0 totSessionCpu=0:53:06 mem=2706.5M)
[05/28 18:27:27   3186s] End AAE Lib Interpolated Model. (MEM=2668.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:27:27   3186s] Begin: glitch net info
[05/28 18:27:27   3186s] glitchNet I_CONTEXT_MEM/FE_OFN18796_FE_OFN2721_net_pci_sys_read_data_29 slk -0.0076 siFix 0 extSpace 0 prio 0
[05/28 18:27:27   3186s] glitchNet I_CONTEXT_MEM/FE_OFN2730_net_pci_sys_read_data_26 slk -0.0019 siFix 0 extSpace 0 prio 0
[05/28 18:27:27   3186s] glitch slack range: number of glitch nets
[05/28 18:27:27   3186s] glitch slack < -0.32 : 0
[05/28 18:27:27   3186s] -0.32 < glitch slack < -0.28 : 0
[05/28 18:27:27   3186s] -0.28 < glitch slack < -0.24 : 0
[05/28 18:27:27   3186s] -0.24 < glitch slack < -0.2 : 0
[05/28 18:27:27   3186s] -0.2 < glitch slack < -0.16 : 0
[05/28 18:27:27   3186s] -0.16 < glitch slack < -0.12 : 0
[05/28 18:27:27   3186s] -0.12 < glitch slack < -0.08 : 0
[05/28 18:27:27   3186s] -0.08 < glitch slack < -0.04 : 0
[05/28 18:27:27   3186s] -0.04 < glitch slack : 2
[05/28 18:27:27   3186s] End: glitch net info
[05/28 18:27:27   3187s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2668.5M
[05/28 18:27:27   3187s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2668.5M
[05/28 18:27:27   3187s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.081, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.290, REAL:0.286, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.330, REAL:0.323, MEM:2680.2M
[05/28 18:27:28   3187s] 
[05/28 18:27:28   3187s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2680.2M
[05/28 18:27:28   3187s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:2668.5M
[05/28 18:27:35   3193s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.976  | -0.078  | -0.259  |  0.158  | -0.976  | -0.290  |  1.275  |
|           TNS (ns):| -28.315 | -1.098  | -0.259  |  0.000  | -26.958 | -4.288  |  0.000  |
|    Violating Paths:|   80    |   47    |    1    |    0    |   32    |   32    |    0    |
|          All Paths:|  14715  |  14451  |   26    |   122   |   116   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.259  |  0.070  | -0.259  |  0.346  | -0.030  |  0.142  | 14.327  |
|                    | -0.306  |  0.000  | -0.259  |  0.000  | -0.047  |  0.000  |  0.000  |
|                    |    3    |    0    |    1    |    0    |    2    |    0    |    0    |
|                    |  5986   |  5812   |    8    |   54    |   116   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario | -0.976  | -0.078  |  0.474  |  0.158  | -0.976  | -0.290  |  1.275  |
|                    | -28.056 | -1.098  |  0.000  |  0.000  | -26.958 | -4.288  |  0.000  |
|                    |   79    |   47    |    0    |    0    |   32    |   32    |    0    |
|                    |  9876   |  9640   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.667%
Total number of glitch violations: 2
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/28 18:27:35   3193s] Total CPU time: 67.95 sec
[05/28 18:27:35   3193s] Total Real time: 68.0 sec
[05/28 18:27:35   3193s] Total Memory Usage: 2683.921875 Mbytes
[05/28 18:27:35   3193s] Info: pop threads available for lower-level modules during optimization.
[05/28 18:27:35   3193s] Reset AAE Options
[05/28 18:27:35   3193s] 
[05/28 18:27:35   3193s] =============================================================================================
[05/28 18:27:35   3193s]  Final TAT Report for timeDesign
[05/28 18:27:35   3193s] =============================================================================================
[05/28 18:27:35   3193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:27:35   3193s] ---------------------------------------------------------------------------------------------
[05/28 18:27:35   3193s] [ ExtractRC              ]      1   0:00:16.8  (  24.7 % )     0:00:16.8 /  0:00:17.8    1.1
[05/28 18:27:35   3193s] [ TimingUpdate           ]      2   0:00:02.4  (   3.5 % )     0:00:43.0 /  0:00:43.2    1.0
[05/28 18:27:35   3193s] [ FullDelayCalc          ]      1   0:00:40.6  (  59.8 % )     0:00:40.6 /  0:00:40.8    1.0
[05/28 18:27:35   3193s] [ OptSummaryReport       ]      1   0:00:00.7  (   1.0 % )     0:00:07.6 /  0:00:06.2    0.8
[05/28 18:27:35   3193s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:27:35   3193s] [ DrvReport              ]      1   0:00:01.4  (   2.0 % )     0:00:04.5 /  0:00:03.2    0.7
[05/28 18:27:35   3193s] [ GenerateReports        ]      1   0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.8    0.9
[05/28 18:27:35   3193s] [ ReportTranViolation    ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 18:27:35   3193s] [ ReportCapViolation     ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:27:35   3193s] [ ReportFanoutViolation  ]      1   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:27:35   3193s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:27:35   3193s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:27:35   3193s] [ GenerateDrvReportData  ]      1   0:00:01.5  (   2.3 % )     0:00:01.5 /  0:00:01.6    1.0
[05/28 18:27:35   3193s] [ ReportAnalysisSummary  ]      6   0:00:01.5  (   2.2 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:27:35   3193s] [ MISC                   ]          0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.9
[05/28 18:27:35   3193s] ---------------------------------------------------------------------------------------------
[05/28 18:27:35   3193s]  timeDesign TOTAL                   0:01:07.9  ( 100.0 % )     0:01:07.9 /  0:01:07.7    1.0
[05/28 18:27:35   3193s] ---------------------------------------------------------------------------------------------
[05/28 18:27:35   3193s] 
[05/28 18:27:35   3193s] <CMD> timeDesign -postRoute -si -prefix route_si -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:27:35   3193s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[05/28 18:27:35   3193s] <CMD> timeDesign -postRoute -hold -prefix route -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:27:35   3193s]  Reset EOS DB
[05/28 18:27:35   3193s] Ignoring AAE DB Resetting ...
[05/28 18:27:35   3193s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2683.922M)
[05/28 18:27:35   3193s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[05/28 18:27:35   3193s] Type 'man IMPEXT-6191' for more detail.
[05/28 18:27:35   3193s] Extraction called for design 'ORCA_TOP' of instances=47721 and nets=51360 using extraction engine 'postRoute' at effort level 'low' .
[05/28 18:27:35   3193s] PostRoute (effortLevel low) RC Extraction called for design ORCA_TOP.
[05/28 18:27:35   3193s] RC Extraction called in multi-corner(2) mode.
[05/28 18:27:35   3193s] Process corner(s) are loaded.
[05/28 18:27:35   3193s]  Corner: cmax
[05/28 18:27:35   3193s]  Corner: cmin
[05/28 18:27:35   3193s] extractDetailRC Option : -outfile /tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d -maxResLength 200  -extended
[05/28 18:27:35   3193s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[05/28 18:27:35   3193s]       RC Corner Indexes            0       1   
[05/28 18:27:35   3193s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:27:35   3193s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[05/28 18:27:35   3193s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:27:35   3193s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:27:35   3193s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:27:35   3193s] Shrink Factor                : 1.00000
[05/28 18:27:37   3195s] LayerId::1 widthSet size::4
[05/28 18:27:37   3195s] LayerId::2 widthSet size::4
[05/28 18:27:37   3195s] LayerId::3 widthSet size::5
[05/28 18:27:37   3195s] LayerId::4 widthSet size::5
[05/28 18:27:37   3195s] LayerId::5 widthSet size::5
[05/28 18:27:37   3195s] LayerId::6 widthSet size::5
[05/28 18:27:37   3195s] LayerId::7 widthSet size::5
[05/28 18:27:37   3195s] LayerId::8 widthSet size::5
[05/28 18:27:37   3195s] LayerId::9 widthSet size::4
[05/28 18:27:37   3195s] LayerId::10 widthSet size::2
[05/28 18:27:37   3195s] Initializing multi-corner capacitance tables ... 
[05/28 18:27:37   3195s] Initializing multi-corner resistance tables ...
[05/28 18:27:37   3195s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:27:38   3196s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2679.9M)
[05/28 18:27:38   3196s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for storing RC.
[05/28 18:27:39   3197s] Extracted 10.0004% (CPU Time= 0:00:02.2  MEM= 2889.7M)
[05/28 18:27:39   3197s] Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2889.7M)
[05/28 18:27:40   3198s] Extracted 30.0004% (CPU Time= 0:00:03.3  MEM= 2889.7M)
[05/28 18:27:40   3198s] Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 2889.7M)
[05/28 18:27:41   3199s] Extracted 50.0004% (CPU Time= 0:00:04.2  MEM= 2889.7M)
[05/28 18:27:41   3199s] Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 2893.7M)
[05/28 18:27:42   3200s] Extracted 70.0003% (CPU Time= 0:00:05.8  MEM= 2893.7M)
[05/28 18:27:43   3202s] Extracted 80.0004% (CPU Time= 0:00:07.1  MEM= 2893.7M)
[05/28 18:27:46   3204s] Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2893.7M)
[05/28 18:27:49   3207s] Extracted 100% (CPU Time= 0:00:12.4  MEM= 2893.7M)
[05/28 18:27:49   3207s] Number of Extracted Resistors     : 832081
[05/28 18:27:49   3207s] Number of Extracted Ground Cap.   : 863373
[05/28 18:27:49   3207s] Number of Extracted Coupling Cap. : 2780820
[05/28 18:27:49   3207s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2870.414M)
[05/28 18:27:49   3207s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[05/28 18:27:49   3207s]  Corner: cmax
[05/28 18:27:49   3207s]  Corner: cmin
[05/28 18:27:50   3208s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2870.4M)
[05/28 18:27:50   3208s] Creating parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb_Filter.rcdb.d' for storing RC.
[05/28 18:27:50   3209s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2870.414M)
[05/28 18:27:51   3209s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2870.414M)
[05/28 18:27:51   3209s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2870.414M)
[05/28 18:27:51   3209s] processing rcdb (/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d) for hinst (top) of cell (ORCA_TOP);
[05/28 18:27:51   3210s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 0 access done (mem: 2870.414M)
[05/28 18:27:51   3210s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:00.0, current mem=2870.414M)
[05/28 18:27:51   3210s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.0  Real Time: 0:00:16.0  MEM: 2870.414M)
[05/28 18:27:52   3211s] All LLGs are deleted
[05/28 18:27:52   3211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2623.4M
[05/28 18:27:52   3211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2623.4M
[05/28 18:27:52   3211s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2623.4M
[05/28 18:27:52   3211s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2623.4M
[05/28 18:27:52   3211s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2635.1M
[05/28 18:27:53   3211s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.088, MEM:2635.1M
[05/28 18:27:53   3211s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2635.1M
[05/28 18:27:53   3211s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:2635.1M
[05/28 18:27:53   3212s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.310, REAL:0.307, MEM:2635.1M
[05/28 18:27:53   3212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.350, REAL:0.348, MEM:2635.1M
[05/28 18:27:53   3212s] 
[05/28 18:27:53   3212s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2635.1M
[05/28 18:27:53   3212s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:2623.4M
[05/28 18:27:53   3212s] Starting delay calculation for Hold views
[05/28 18:27:53   3212s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:27:53   3212s] #################################################################################
[05/28 18:27:53   3212s] # Design Stage: PostRoute
[05/28 18:27:53   3212s] # Design Name: ORCA_TOP
[05/28 18:27:53   3212s] # Design Mode: 28nm
[05/28 18:27:53   3212s] # Analysis Mode: MMMC OCV 
[05/28 18:27:53   3212s] # Parasitics Mode: SPEF/RCDB
[05/28 18:27:53   3212s] # Signoff Settings: SI On 
[05/28 18:27:53   3212s] #################################################################################
[05/28 18:27:56   3215s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:27:56   3215s] Setting infinite Tws ...
[05/28 18:27:56   3215s] First Iteration Infinite Tw... 
[05/28 18:27:56   3215s] Calculate late delays in OCV mode...
[05/28 18:27:56   3215s] Calculate early delays in OCV mode...
[05/28 18:27:56   3215s] Calculate late delays in OCV mode...
[05/28 18:27:56   3215s] Calculate early delays in OCV mode...
[05/28 18:27:56   3215s] Topological Sorting (REAL = 0:00:00.0, MEM = 2644.8M, InitMEM = 2637.5M)
[05/28 18:27:56   3215s] Start delay calculation (fullDC) (1 T). (MEM=2644.77)
[05/28 18:27:56   3215s] *** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
[05/28 18:27:56   3215s] LayerId::1 widthSet size::4
[05/28 18:27:56   3215s] LayerId::2 widthSet size::4
[05/28 18:27:56   3215s] LayerId::3 widthSet size::5
[05/28 18:27:56   3215s] LayerId::4 widthSet size::5
[05/28 18:27:56   3215s] LayerId::5 widthSet size::5
[05/28 18:27:56   3215s] LayerId::6 widthSet size::5
[05/28 18:27:56   3215s] LayerId::7 widthSet size::5
[05/28 18:27:56   3215s] LayerId::8 widthSet size::5
[05/28 18:27:56   3215s] LayerId::9 widthSet size::4
[05/28 18:27:56   3215s] LayerId::10 widthSet size::2
[05/28 18:27:56   3215s] Initializing multi-corner capacitance tables ... 
[05/28 18:27:57   3216s] Initializing multi-corner resistance tables ...
[05/28 18:27:57   3216s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.332140 ; uaWl: 0.997853 ; uaWlH: 0.347739 ; aWlH: 0.000342 ; Pmax: 0.873800 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 80 ; 
[05/28 18:27:57   3216s] End AAE Lib Interpolated Model. (MEM=2656.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:27:58   3216s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2656.562M)
[05/28 18:27:58   3216s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2656.6M)
[05/28 18:28:26   3245s] Total number of fetched objects 55476
[05/28 18:28:26   3245s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:28:27   3246s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[05/28 18:28:27   3246s] End delay calculation. (MEM=2716.27 CPU=0:00:28.0 REAL=0:00:28.0)
[05/28 18:28:27   3246s] End delay calculation (fullDC). (MEM=2716.27 CPU=0:00:31.1 REAL=0:00:31.0)
[05/28 18:28:27   3246s] *** CDM Built up (cpu=0:00:33.7  real=0:00:34.0  mem= 2716.3M) ***
[05/28 18:28:31   3250s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2716.3M)
[05/28 18:28:31   3250s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:28:32   3251s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:01.0, MEM = 2716.3M)
[05/28 18:28:32   3251s] Starting SI iteration 2
[05/28 18:28:32   3251s] Calculate late delays in OCV mode...
[05/28 18:28:32   3251s] Calculate early delays in OCV mode...
[05/28 18:28:32   3251s] Calculate late delays in OCV mode...
[05/28 18:28:32   3251s] Calculate early delays in OCV mode...
[05/28 18:28:32   3251s] Start delay calculation (fullDC) (1 T). (MEM=2675.48)
[05/28 18:28:33   3252s] End AAE Lib Interpolated Model. (MEM=2675.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:28:35   3254s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Skipped = 2266. 
[05/28 18:28:35   3254s] Glitch Analysis: View test_best_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:28:35   3254s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Skipped = 975. 
[05/28 18:28:35   3254s] Glitch Analysis: View func_best_scenario -- Total Number of Nets Analyzed = 1495. 
[05/28 18:28:35   3254s] Total number of fetched objects 55476
[05/28 18:28:35   3254s] AAE_INFO-618: Total number of nets in the design is 51360,  3.5 percent of the nets selected for SI analysis
[05/28 18:28:35   3254s] End delay calculation. (MEM=2681.63 CPU=0:00:02.4 REAL=0:00:02.0)
[05/28 18:28:35   3254s] End delay calculation (fullDC). (MEM=2681.63 CPU=0:00:02.7 REAL=0:00:03.0)
[05/28 18:28:35   3254s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 2681.6M) ***
[05/28 18:28:37   3257s] *** Done Building Timing Graph (cpu=0:00:44.9 real=0:00:44.0 totSessionCpu=0:54:17 mem=2681.6M)
[05/28 18:28:40   3259s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.055  |  0.005  |  0.138  |  0.003  |  0.027  |  0.293  | -0.055  |
|           TNS (ns):| -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|    Violating Paths:|    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|          All Paths:|  14711  |  14458  |   26    |   117   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.007  |  1.432  |  0.008  |  0.027  |  0.294  |  0.001  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  5951   |  5796   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.055  |  0.005  |  0.138  |  0.003  |  0.028  |  0.293  | -0.055  |
|                    | -0.072  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.072  |
|                    |    3    |    0    |    0    |    0    |    0    |    0    |    3    |
|                    |  9883   |  9647   |   18    |   104   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.667%
------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
[05/28 18:28:40   3259s] Total CPU time: 66.24 sec
[05/28 18:28:40   3259s] Total Real time: 65.0 sec
[05/28 18:28:40   3259s] Total Memory Usage: 2593.78125 Mbytes
[05/28 18:28:40   3259s] Reset AAE Options
[05/28 18:28:40   3259s] 
[05/28 18:28:40   3259s] =============================================================================================
[05/28 18:28:40   3259s]  Final TAT Report for timeDesign
[05/28 18:28:40   3259s] =============================================================================================
[05/28 18:28:40   3259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:28:40   3259s] ---------------------------------------------------------------------------------------------
[05/28 18:28:40   3259s] [ ExtractRC              ]      1   0:00:16.6  (  25.7 % )     0:00:16.6 /  0:00:17.6    1.1
[05/28 18:28:40   3259s] [ TimingUpdate           ]      1   0:00:02.4  (   3.7 % )     0:00:44.6 /  0:00:45.0    1.0
[05/28 18:28:40   3259s] [ FullDelayCalc          ]      1   0:00:42.2  (  65.1 % )     0:00:42.2 /  0:00:42.5    1.0
[05/28 18:28:40   3259s] [ OptSummaryReport       ]      1   0:00:00.7  (   1.1 % )     0:00:47.5 /  0:00:47.7    1.0
[05/28 18:28:40   3259s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:28:40   3259s] [ GenerateReports        ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.6    0.9
[05/28 18:28:40   3259s] [ ReportAnalysisSummary  ]      6   0:00:01.5  (   2.3 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:28:40   3259s] [ MISC                   ]          0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:28:40   3259s] ---------------------------------------------------------------------------------------------
[05/28 18:28:40   3259s]  timeDesign TOTAL                   0:01:04.8  ( 100.0 % )     0:01:04.8 /  0:01:06.0    1.0
[05/28 18:28:40   3259s] ---------------------------------------------------------------------------------------------
[05/28 18:28:40   3259s] 
[05/28 18:28:40   3259s] <CMD> timeDesign -postRoute -hold -si -prefix route_si -outDir ../reports/ORCA_TOP.innovus -expandedViews
[05/28 18:28:40   3259s] **WARN: (IMPOPT-7017):	The command 'timeDesign -postRoute -si [-hold | -reportOnly]' is obsolete. To avoid this warning and to ensure compatibility with future releases you should use the very latest Signoff AAE SI Analysis. To do this ensure that'setDelayCalMode -engine default -siAware true' is set & use 'timeDesign -postRoute [-hold | -reportOnly]'.
[05/28 18:28:40   3259s] <CMD> report_power > ../reports/ORCA_TOP.innovus.route.power.rpt
[05/28 18:28:40   3259s] 
[05/28 18:28:40   3259s] Power Net Detected:
[05/28 18:28:40   3259s]         Voltage	    Name
[05/28 18:28:40   3259s]           0.95V	    VDDH
[05/28 18:28:40   3259s]              0V	    VSS
[05/28 18:28:40   3259s]           0.75V	    VDD
[05/28 18:28:40   3260s] Starting SI iteration 1 using Infinite Timing Windows
[05/28 18:28:41   3260s] #################################################################################
[05/28 18:28:41   3260s] # Design Stage: PostRoute
[05/28 18:28:41   3260s] # Design Name: ORCA_TOP
[05/28 18:28:41   3260s] # Design Mode: 28nm
[05/28 18:28:41   3260s] # Analysis Mode: MMMC OCV 
[05/28 18:28:41   3260s] # Parasitics Mode: SPEF/RCDB
[05/28 18:28:41   3260s] # Signoff Settings: SI On 
[05/28 18:28:41   3260s] #################################################################################
[05/28 18:28:43   3262s] AAE_INFO: 1 threads acquired from CTE.
[05/28 18:28:43   3262s] Setting infinite Tws ...
[05/28 18:28:43   3262s] First Iteration Infinite Tw... 
[05/28 18:28:43   3262s] Calculate early delays in OCV mode...
[05/28 18:28:43   3263s] Calculate late delays in OCV mode...
[05/28 18:28:43   3263s] Calculate early delays in OCV mode...
[05/28 18:28:43   3263s] Calculate late delays in OCV mode...
[05/28 18:28:44   3263s] Topological Sorting (REAL = 0:00:01.0, MEM = 2618.1M, InitMEM = 2610.8M)
[05/28 18:28:44   3263s] Start delay calculation (fullDC) (1 T). (MEM=2618.14)
[05/28 18:28:44   3263s] *** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
[05/28 18:28:44   3263s] End AAE Lib Interpolated Model. (MEM=2629.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:29:15   3294s] Total number of fetched objects 55476
[05/28 18:29:15   3294s] AAE_INFO-618: Total number of nets in the design is 51360,  100.0 percent of the nets selected for SI analysis
[05/28 18:29:15   3294s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/28 18:29:15   3294s] End delay calculation. (MEM=2717.65 CPU=0:00:29.6 REAL=0:00:29.0)
[05/28 18:29:15   3294s] End delay calculation (fullDC). (MEM=2717.65 CPU=0:00:31.8 REAL=0:00:31.0)
[05/28 18:29:15   3294s] *** CDM Built up (cpu=0:00:34.5  real=0:00:34.0  mem= 2717.7M) ***
[05/28 18:29:20   3299s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2717.7M)
[05/28 18:29:20   3299s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/28 18:29:20   3299s] Loading CTE timing window is completed (CPU = 0:00:00.5, REAL = 0:00:00.0, MEM = 2717.7M)
[05/28 18:29:20   3299s] Starting SI iteration 2
[05/28 18:29:21   3300s] Calculate early delays in OCV mode...
[05/28 18:29:21   3300s] Calculate late delays in OCV mode...
[05/28 18:29:21   3300s] Calculate early delays in OCV mode...
[05/28 18:29:21   3300s] Calculate late delays in OCV mode...
[05/28 18:29:21   3300s] Start delay calculation (fullDC) (1 T). (MEM=2672.86)
[05/28 18:29:21   3300s] End AAE Lib Interpolated Model. (MEM=2672.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:29:24   3303s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Skipped = 2110. 
[05/28 18:29:24   3303s] Glitch Analysis: View test_worst_scenario -- Total Number of Nets Analyzed = 55476. 
[05/28 18:29:24   3303s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Skipped = 854. 
[05/28 18:29:24   3303s] Glitch Analysis: View func_worst_scenario -- Total Number of Nets Analyzed = 1461. 
[05/28 18:29:24   3303s] Total number of fetched objects 55476
[05/28 18:29:24   3303s] AAE_INFO-618: Total number of nets in the design is 51360,  6.2 percent of the nets selected for SI analysis
[05/28 18:29:24   3303s] End delay calculation. (MEM=2679.02 CPU=0:00:03.1 REAL=0:00:03.0)
[05/28 18:29:24   3303s] End delay calculation (fullDC). (MEM=2679.02 CPU=0:00:03.4 REAL=0:00:03.0)
[05/28 18:29:24   3303s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 2679.0M) ***
[05/28 18:29:26   3306s] 
[05/28 18:29:26   3306s] Begin Power Analysis
[05/28 18:29:26   3306s] 
[05/28 18:29:27   3306s]           0.95V	    VDDH
[05/28 18:29:27   3306s]              0V	    VSS
[05/28 18:29:27   3306s]           0.75V	    VDD
[05/28 18:29:27   3306s] Begin Processing Timing Library for Power Calculation
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] Begin Processing Timing Library for Power Calculation
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] Begin Processing Power Net/Grid for Power Calculation
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2157.59MB/3947.09MB/2701.18MB)
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] Begin Processing Timing Window Data for Power Calculation
[05/28 18:29:27   3306s] 
[05/28 18:29:27   3306s] SYS_2x_CLK(416.667MHz) SYS_CLK(208.333MHz) v_SDRAM_CLK(166.667MHz) SD_DDR_CLKn(166.667MHz) SD_DDR_CLK(166.667MHz) SDRAM_CLK(166.667MHz) v_PCI_CLK(133.333MHz) PCI_CLK(133.333MHz) ate_clk(33.3333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2171.13MB/3947.09MB/2701.18MB)
[05/28 18:29:27   3307s] 
[05/28 18:29:27   3307s] Begin Processing User Attributes
[05/28 18:29:27   3307s] 
[05/28 18:29:27   3307s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2171.18MB/3947.09MB/2701.18MB)
[05/28 18:29:27   3307s] 
[05/28 18:29:27   3307s] Begin Processing Signal Activity
[05/28 18:29:27   3307s] 
[05/28 18:29:30   3310s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2179.65MB/3947.09MB/2701.18MB)
[05/28 18:29:30   3310s] 
[05/28 18:29:30   3310s] Begin Power Computation
[05/28 18:29:30   3310s] 
[05/28 18:29:30   3310s]       ----------------------------------------------------------
[05/28 18:29:30   3310s]       # of cell(s) missing both power/leakage table: 0
[05/28 18:29:30   3310s]       # of cell(s) missing power table: 3
[05/28 18:29:30   3310s]       # of cell(s) missing leakage table: 4
[05/28 18:29:30   3310s]       # of MSMV cell(s) missing power_level: 0
[05/28 18:29:30   3310s]       ----------------------------------------------------------
[05/28 18:29:30   3310s] CellName                                  Missing Table(s)
[05/28 18:29:30   3310s] DCAP_HVT                                  internal power, 
[05/28 18:29:30   3310s] SRAM2RW128x16                             leakge power, 
[05/28 18:29:30   3310s] SRAM2RW32x4                               leakge power, 
[05/28 18:29:30   3310s] SRAM2RW64x32                              leakge power, 
[05/28 18:29:30   3310s] SRAM2RW64x8                               leakge power, 
[05/28 18:29:30   3310s] TIEH_HVT                                  internal power, 
[05/28 18:29:30   3310s] TIEL_HVT                                  internal power, 
[05/28 18:29:30   3310s] 
[05/28 18:29:30   3310s] 
[05/28 18:29:37   3317s] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=2180.80MB/3947.09MB/2701.18MB)
[05/28 18:29:37   3317s] 
[05/28 18:29:37   3317s] Begin Processing User Attributes
[05/28 18:29:37   3317s] 
[05/28 18:29:37   3317s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2180.81MB/3947.09MB/2701.18MB)
[05/28 18:29:37   3317s] 
[05/28 18:29:37   3317s] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2180.88MB/3947.09MB/2701.18MB)
[05/28 18:29:37   3317s] 
[05/28 18:29:38   3317s] *



[05/28 18:29:38   3317s] Total Power
[05/28 18:29:38   3317s] -----------------------------------------------------------------------------------------
[05/28 18:29:38   3317s] Total Internal Power:        6.06299542 	   57.4357%
[05/28 18:29:38   3317s] Total Switching Power:       4.07233063 	   38.5778%
[05/28 18:29:38   3317s] Total Leakage Power:         0.42082135 	    3.9865%
[05/28 18:29:38   3317s] Total Power:                10.55614739
[05/28 18:29:38   3317s] -----------------------------------------------------------------------------------------
[05/28 18:29:38   3317s] <CMD> redirect -tee ../reports/ORCA_TOP.innovus.route.density.rpt { reportDensityMap }
[05/28 18:29:39   3318s] <CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.route.summary.rpt
[05/28 18:29:39   3318s] Start to collect the design information.
[05/28 18:29:39   3318s] Build netlist information for Cell ORCA_TOP.
[05/28 18:29:39   3318s] Finished collecting the design information.
[05/28 18:29:39   3318s] Generating macro cells used in the design report.
[05/28 18:29:39   3318s] Generating standard cells used in the design report.
[05/28 18:29:39   3318s] Analyze library ... 
[05/28 18:29:39   3318s] Analyze netlist ... 
[05/28 18:29:39   3318s] Generate no-driven nets information report.
[05/28 18:29:39   3318s] Analyze timing ... 
[05/28 18:29:39   3318s] Analyze floorplan/placement ... 
[05/28 18:29:39   3318s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2679.0M
[05/28 18:29:39   3318s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2679.0M
[05/28 18:29:39   3319s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2688.2M
[05/28 18:29:39   3319s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.086, MEM:2688.2M
[05/28 18:29:39   3319s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.280, REAL:0.276, MEM:2688.2M
[05/28 18:29:39   3319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.310, REAL:0.305, MEM:2688.2M
[05/28 18:29:40   3319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2688.2M
[05/28 18:29:40   3319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2679.0M
[05/28 18:29:40   3319s] Analysis Routing ...
[05/28 18:29:40   3319s] Report saved in file ../reports/ORCA_TOP.innovus.route.summary.rpt.
[05/28 18:29:40   3319s] <CMD> saveNetlist ../outputs/ORCA_TOP.route.innovus.vg
[05/28 18:29:40   3319s] Writing Netlist "../outputs/ORCA_TOP.route.innovus.vg" ...
[05/28 18:29:40   3319s] <CMD> saveModel -spef -dir ORCA_TOP_route_spef
[05/28 18:29:40   3319s] 
[05/28 18:29:40   3319s] (saveModel) Begin generating models for ORCA_TOP (05/28/2023 18:29:40).
[05/28 18:29:40   3319s] 
[05/28 18:29:40   3319s] 
[05/28 18:29:40   3319s] **WARN: (IMPSYT-3038):	Content in existing directory ORCA_TOP_route_spef/ORCA_TOP_route_spef will be overwritten.
[05/28 18:29:40   3319s] (saveModel) Running write_lef_abstract...
[05/28 18:29:40   3319s] 
[05/28 18:29:40   3319s] 
[05/28 18:29:40   3319s] ******* START VERIFY ANTENNA ********
[05/28 18:29:40   3319s] Report File: ORCA_TOP.antenna.rpt
[05/28 18:29:40   3319s] **WARN: (IMPVPA-55):	Option -leffile for command verifyProcessAntenna is obsolete. Use 'lefOut -5.5 | -5.6 fileName' instead. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -leffile from your script.
[05/28 18:29:40   3319s] Type 'man IMPVPA-55' for more detail.
[05/28 18:29:40   3319s] LEF Macro File: ORCA_TOP_route_spef/library/ORCA_TOP_antenna.lef
[05/28 18:29:44   3323s] 5000 nets processed: 0 violations
[05/28 18:29:45   3324s] 10000 nets processed: 0 violations
[05/28 18:29:46   3325s] 15000 nets processed: 0 violations
[05/28 18:29:47   3326s] 20000 nets processed: 0 violations
[05/28 18:29:48   3327s] 25000 nets processed: 0 violations
[05/28 18:29:49   3328s] 30000 nets processed: 0 violations
[05/28 18:29:50   3329s] 35000 nets processed: 0 violations
[05/28 18:29:51   3330s] 40000 nets processed: 0 violations
[05/28 18:29:52   3331s] 45000 nets processed: 0 violations
[05/28 18:29:53   3332s] 50000 nets processed: 0 violations
[05/28 18:29:53   3332s] Verification Complete: 0 Violations
[05/28 18:29:53   3332s] ******* DONE VERIFY ANTENNA ********
[05/28 18:29:53   3332s] (CPU Time: 0:00:12.8  MEM: 0.000M)
[05/28 18:29:53   3332s] 
[05/28 18:29:53   3332s] (saveModel) Running defOut...
[05/28 18:29:53   3332s] 
[05/28 18:29:53   3332s] Writing DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def', current time is Sun May 28 18:29:53 2023 ...
[05/28 18:29:53   3332s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/28 18:29:55   3333s] DEF file 'ORCA_TOP_route_spef/ORCA_TOP.def' is written, current time is Sun May 28 18:29:55 2023 ...
[05/28 18:29:55   3333s] The in-memory database contained RC information but was not saved. To save 
[05/28 18:29:55   3333s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/28 18:29:55   3333s] so it should only be saved when it is really desired.
[05/28 18:29:55   3333s] #% Begin save design ... (date=05/28 18:29:55, mem=2197.3M)
[05/28 18:29:55   3334s] % Begin Save ccopt configuration ... (date=05/28 18:29:55, mem=2197.3M)
[05/28 18:29:55   3334s] % End Save ccopt configuration ... (date=05/28 18:29:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=2197.5M, current mem=2197.5M)
[05/28 18:29:55   3334s] % Begin Save netlist data ... (date=05/28 18:29:55, mem=2197.5M)
[05/28 18:29:55   3334s] Writing Binary DB to ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 18:29:55   3334s] % End Save netlist data ... (date=05/28 18:29:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=2197.5M, current mem=2197.5M)
[05/28 18:29:56   3334s] Saving congestion map file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 18:29:56   3334s] % Begin Save AAE data ... (date=05/28 18:29:56, mem=2198.2M)
[05/28 18:29:56   3334s] Saving AAE Data ...
[05/28 18:29:57   3334s] % End Save AAE data ... (date=05/28 18:29:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=2198.2M, current mem=2198.2M)
[05/28 18:29:59   3336s] % Begin Save clock tree data ... (date=05/28 18:29:59, mem=2238.7M)
[05/28 18:29:59   3337s] % End Save clock tree data ... (date=05/28 18:29:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2238.7M, current mem=2238.7M)
[05/28 18:29:59   3337s] Saving preference file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/gui.pref.tcl ...
[05/28 18:29:59   3337s] Saving mode setting ...
[05/28 18:29:59   3337s] Saving global file ...
[05/28 18:29:59   3337s] % Begin Save floorplan data ... (date=05/28 18:29:59, mem=2238.8M)
[05/28 18:29:59   3337s] Saving floorplan file ...
[05/28 18:30:00   3337s] % End Save floorplan data ... (date=05/28 18:30:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=2239.0M, current mem=2239.0M)
[05/28 18:30:00   3337s] Saving PG file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.pg.gz
[05/28 18:30:00   3337s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2641.0M) ***
[05/28 18:30:00   3337s] Saving Drc markers ...
[05/28 18:30:01   3337s] ... 30362 markers are saved ...
[05/28 18:30:01   3337s] ... 0 geometry drc markers are saved ...
[05/28 18:30:01   3337s] ... 0 antenna drc markers are saved ...
[05/28 18:30:01   3337s] % Begin Save placement data ... (date=05/28 18:30:01, mem=2239.0M)
[05/28 18:30:01   3337s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 18:30:01   3337s] Save Adaptive View Pruing View Names to Binary file
[05/28 18:30:01   3337s] func_worst_scenario
[05/28 18:30:01   3337s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2644.0M) ***
[05/28 18:30:01   3337s] % End Save placement data ... (date=05/28 18:30:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=2239.0M, current mem=2239.0M)
[05/28 18:30:01   3337s] % Begin Save routing data ... (date=05/28 18:30:01, mem=2239.0M)
[05/28 18:30:01   3337s] Saving route file ...
[05/28 18:30:02   3338s] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=2641.0M) ***
[05/28 18:30:02   3338s] % End Save routing data ... (date=05/28 18:30:02, total cpu=0:00:00.7, real=0:00:01.0, peak res=2239.2M, current mem=2239.2M)
[05/28 18:30:02   3338s] Saving SCANDEF file ...
[05/28 18:30:02   3338s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:30:02   3338s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:30:02   3338s] Start applying DEF ordered sections ...
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_2_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_1_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_7_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_0_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_85" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_541" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 18:30:02   3338s] Type 'man IMPSC-1138' for more detail.
[05/28 18:30:02   3338s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 18:30:02   3338s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:30:02   3338s] Successfully applied all DEF ordered sections.
[05/28 18:30:02   3338s] *** Scan Sanity Check Summary:
[05/28 18:30:02   3338s] *** 5 scan chains passed sanity check.
[05/28 18:30:02   3338s] Saving property file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.prop
[05/28 18:30:02   3338s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2833.0M) ***
[05/28 18:30:03   3339s] #Saving pin access data to file ORCA_TOP_route_spef/ORCA_TOP.enc.dat.tmp/ORCA_TOP.apa ...
[05/28 18:30:03   3339s] #
[05/28 18:30:03   3339s] Saving power intent database ...
[05/28 18:30:03   3339s] % Begin Save power constraints data ... (date=05/28 18:30:03, mem=2239.3M)
[05/28 18:30:03   3339s] % End Save power constraints data ... (date=05/28 18:30:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.3M, current mem=2239.3M)
[05/28 18:30:07   3341s] Generated self-contained design ORCA_TOP.enc.dat.tmp
[05/28 18:30:07   3341s] #% End save design ... (date=05/28 18:30:07, total cpu=0:00:07.5, real=0:00:12.0, peak res=2239.7M, current mem=2239.7M)
[05/28 18:30:07   3341s] 
[05/28 18:30:07   3341s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:30:07   3341s] Severity  ID               Count  Summary                                  
[05/28 18:30:07   3341s] WARNING   IMPSC-1138          58  In scan chain "%s" DEF ordered section, ...
[05/28 18:30:07   3341s] *** Message Summary: 58 warning(s), 0 error(s)
[05/28 18:30:07   3341s] 
[05/28 18:30:07   3341s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2641.047M)
[05/28 18:30:07   3341s] RC Out has the following PVT Info:
[05/28 18:30:07   3341s]    RC:cmin, Operating temperature -40 C
[05/28 18:30:07   3341s] Dumping Spef file.....
[05/28 18:30:07   3341s] Printing D_NET...
[05/28 18:30:11   3350s] RC Out from RCDB Completed (CPU Time= 0:00:08.7  MEM= 2683.1M)
[05/28 18:30:11   3350s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2683.062M)
[05/28 18:30:11   3350s] Opening parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d' for reading (mem: 2683.062M)
[05/28 18:30:11   3350s] RC Out has the following PVT Info:
[05/28 18:30:11   3350s]    RC:cmax, Operating temperature -40 C
[05/28 18:30:11   3350s] Dumping Spef file.....
[05/28 18:30:11   3350s] Printing D_NET...
[05/28 18:30:14   3358s] RC Out from RCDB Completed (CPU Time= 0:00:08.4  MEM= 2687.1M)
[05/28 18:30:14   3358s] Closing parasitic data file '/tmp/innovus_temp_44576_auto.ece.pdx.edu_reethika_Xp5166/ORCA_TOP_44576_RiA3BQ.rcdb.d': 50306 access done (mem: 2687.062M)
[05/28 18:30:14   3358s] no files matched glob pattern "../outputs/ORCA_TOP*innovus*.spef.gz"
[05/28 18:30:14   3358s] invalid command name "\\\\\\\\\\\\"
[05/28 18:32:28   3389s] <CMD> report_timing
[05/28 18:32:59   3396s] 
[05/28 18:32:59   3396s] *** Memory Usage v#1 (Current mem = 2683.109M, initial mem = 289.684M) ***
[05/28 18:32:59   3396s] 
[05/28 18:32:59   3396s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:32:59   3396s] Severity  ID               Count  Summary                                  
[05/28 18:32:59   3396s] WARNING   IMPFP-3911           2  Power domain '%s' is NOT totally inside ...
[05/28 18:32:59   3396s] WARNING   IMPFP-3961          28  The techSite '%s' has no related standar...
[05/28 18:32:59   3396s] ERROR     IMPTS-423            8  No library found for instance '%s', cell...
[05/28 18:32:59   3396s] ERROR     IMPTS-424            1   Missing library for some instance found...
[05/28 18:32:59   3396s] WARNING   IMPEXT-6191         11  Using a captable file is not recommended...
[05/28 18:32:59   3396s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/28 18:32:59   3396s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[05/28 18:32:59   3396s] WARNING   IMPEXT-6140      14451  The RC table is not interpolated for wir...
[05/28 18:32:59   3396s] WARNING   IMPSYT-3038          1  Content in existing directory %s/%s will...
[05/28 18:32:59   3396s] WARNING   IMPVPA-55            1  Option -leffile for command verifyProces...
[05/28 18:32:59   3396s] WARNING   IMPVFC-97            3  IO pin %s of net %s has not been assigne...
[05/28 18:32:59   3396s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/28 18:32:59   3396s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[05/28 18:32:59   3396s] WARNING   IMPSP-2022           1  No instances to legalize %s              
[05/28 18:32:59   3396s] WARNING   IMPSC-1138         430  In scan chain "%s" DEF ordered section, ...
[05/28 18:32:59   3396s] WARNING   IMPSC-1750           3  scanReorder is running on autoFlow mode,...
[05/28 18:32:59   3396s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/28 18:32:59   3396s] WARNING   IMPOPT-7017          2  The command 'timeDesign -postRoute -si [...
[05/28 18:32:59   3396s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[05/28 18:32:59   3396s] WARNING   IMPOPT-6103          1  Timing updates for ECO operations done i...
[05/28 18:32:59   3396s] WARNING   IMPOPT-3555          3  Final critical path includes at least on...
[05/28 18:32:59   3396s] WARNING   IMPOPT-6115          1  ECO batch mode has been activated, and '...
[05/28 18:32:59   3396s] WARNING   IMPOPT-3564          4  The following cells are set dont_use tem...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-2342       20  Unfixable transition violation found at ...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-1361       45  Routing configuration for %s nets in clo...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-2387        3  CCOpt found %u clock tree hnets marked a...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-1183       30  The library has no usable balanced %ss f...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/28 18:32:59   3396s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/28 18:32:59   3396s] WARNING   IMPRM-143           27  %s is not defined on cut layer "%s" in t...
[05/28 18:32:59   3396s] ERROR     DMMMC-271           18  The software does not currently support ...
[05/28 18:32:59   3396s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/28 18:32:59   3396s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/28 18:32:59   3396s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/28 18:32:59   3396s] WARNING   TCLCMD-1083          1  '%s'                                     
[05/28 18:32:59   3396s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/28 18:32:59   3396s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/28 18:32:59   3396s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[05/28 18:32:59   3396s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/28 18:32:59   3396s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/28 18:32:59   3396s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/28 18:32:59   3396s] *** Message Summary: 15429 warning(s), 27 error(s)
[05/28 18:32:59   3396s] 
[05/28 18:32:59   3396s] --- Ending "Innovus" (totcpu=0:56:37, real=0:59:29, mem=2683.1M) ---
