// Seed: 3938849292
module module_0;
  wire id_1, id_2, id_3;
  initial begin : LABEL_0
    if (-1) begin : LABEL_1
      $clog2(73);
      ;
    end
  end
  localparam id_4 = -1;
  assign id_3 = id_4[-1];
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output reg id_6;
  input wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_4[-1 :-1] = id_7;
  initial begin : LABEL_0
    id_6 <= -1;
  end
  and primCall (id_4, id_5, id_7);
endmodule
