(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "full_system")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "full_system")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[56\]/A  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[52\]/A  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[48\]/A  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[34\]/B  memory_controller_0/data_buffer_RNO_1\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/C  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[36\]/B  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[38\]/B  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/C  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[40\]/B  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/C  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[46\]/B  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/C  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_1\[32\]/B  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/C  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[10\]/CLK  memory_controller_0/mag_prev\[10\]/Q  memory_controller_0/mag_prev_RNI2V3L1\[10\]/B  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/S  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNIA4T3\[24\]/C  memory_controller_0/geig_prev_RNIA4T3\[24\]/Y  memory_controller_0/geig_prev_RNI0LQ7\[24\]/C  memory_controller_0/geig_prev_RNI0LQ7\[24\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/C  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_2\[54\]/B  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_2\[50\]/B  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[60\]/A  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[56\]/A  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[52\]/A  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[48\]/A  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[58\]/A  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_1\[62\]/A  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_9_0_0_RNO\[42\]/B  memory_controller_0/data_buffer_9_0_0_RNO\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/A  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[76\]/A  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[74\]/A  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[72\]/A  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[70\]/A  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[68\]/A  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[66\]/A  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[64\]/A  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_0\[78\]/A  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[20\]/CLK  memory_controller_0/mag_prev\[20\]/Q  memory_controller_0/mag_prev_RNICRIQ\[20\]/A  memory_controller_0/mag_prev_RNICRIQ\[20\]/Y  memory_controller_0/mag_prev_RNIAJGL1\[74\]/C  memory_controller_0/mag_prev_RNIAJGL1\[74\]/Y  memory_controller_0/mag_prev_RNIUEVA3\[37\]/C  memory_controller_0/mag_prev_RNIUEVA3\[37\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/C  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[54\]/CLK  memory_controller_0/mag_prev\[54\]/Q  memory_controller_0/mag_prev_RNIQFPQ\[54\]/A  memory_controller_0/mag_prev_RNIQFPQ\[54\]/Y  memory_controller_0/mag_prev_RNIOVEL1\[38\]/C  memory_controller_0/mag_prev_RNIOVEL1\[38\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/B  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[59\]/CLK  memory_controller_0/mag_prev\[59\]/Q  memory_controller_0/mag_prev_RNI4QPQ\[59\]/A  memory_controller_0/mag_prev_RNI4QPQ\[59\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/B  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[16\]/CLK  memory_controller_0/geig_prev\[16\]/Q  memory_controller_0/geig_prev_RNII8P3\[16\]/B  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_2\[44\]/A  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[5\]/B  memory_controller_0/data_buffer_RNO_0\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/C  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[4\]/B  memory_controller_0/data_buffer_RNO_0\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/C  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[7\]/B  memory_controller_0/data_buffer_RNO_0\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/C  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_2\[58\]/B  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_1\[54\]/A  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_1\[50\]/A  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[24\]/CLK  memory_controller_0/geig_prev\[24\]/Q  memory_controller_0/geig_prev_RNIA4T3\[24\]/B  memory_controller_0/geig_prev_RNIA4T3\[24\]/Y  memory_controller_0/geig_prev_RNI0LQ7\[24\]/C  memory_controller_0/geig_prev_RNI0LQ7\[24\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/C  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[21\]/CLK  memory_controller_0/mag_prev\[21\]/Q  memory_controller_0/mag_prev_RNIETIQ\[21\]/A  memory_controller_0/mag_prev_RNIETIQ\[21\]/Y  memory_controller_0/mag_prev_RNIENGL1\[75\]/C  memory_controller_0/mag_prev_RNIENGL1\[75\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/A  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[66\]/CLK  memory_controller_0/mag_prev\[66\]/Q  memory_controller_0/mag_prev_RNI0ORQ\[66\]/A  memory_controller_0/mag_prev_RNI0ORQ\[66\]/Y  memory_controller_0/mag_prev_RNIIVKL1\[50\]/C  memory_controller_0/mag_prev_RNIIVKL1\[50\]/Y  memory_controller_0/mag_prev_RNI2FRA3\[18\]/C  memory_controller_0/mag_prev_RNI2FRA3\[18\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/C  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[76\]/CLK  memory_controller_0/mag_prev\[76\]/Q  memory_controller_0/mag_prev_RNI2STQ\[76\]/A  memory_controller_0/mag_prev_RNI2STQ\[76\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/A  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[65\]/CLK  memory_controller_0/mag_prev\[65\]/Q  memory_controller_0/mag_prev_RNIK5PL1\[65\]/B  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_9_0_a3_1\[42\]/A  memory_controller_0/data_buffer_9_0_a3_1\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/A  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[11\]/CLK  memory_controller_0/mag_prev\[11\]/Q  memory_controller_0/mag_prev_RNICPGQ\[11\]/A  memory_controller_0/mag_prev_RNICPGQ\[11\]/Y  memory_controller_0/mag_prev_RNIGNEL1\[77\]/C  memory_controller_0/mag_prev_RNIGNEL1\[77\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/B  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[24\]/CLK  memory_controller_0/mag_prev\[24\]/Q  memory_controller_0/mag_prev_RNIK3JQ\[24\]/A  memory_controller_0/mag_prev_RNIK3JQ\[24\]/Y  memory_controller_0/mag_prev_RNICM2M1\[8\]/C  memory_controller_0/mag_prev_RNICM2M1\[8\]/Y  memory_controller_0/mag_prev_RNIUHJB3\[8\]/C  memory_controller_0/mag_prev_RNIUHJB3\[8\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/C  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[78\]/CLK  memory_controller_0/mag_prev\[78\]/Q  memory_controller_0/mag_prev_RNI60UQ\[78\]/A  memory_controller_0/mag_prev_RNI60UQ\[78\]/Y  memory_controller_0/mag_prev_RNISDPL1\[61\]/C  memory_controller_0/mag_prev_RNISDPL1\[61\]/Y  memory_controller_0/mag_prev_RNIK94B3\[29\]/C  memory_controller_0/mag_prev_RNIK94B3\[29\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/B  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/B  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/B  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[54\]/B  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[31\]/CLK  memory_controller_0/mag_prev\[31\]/Q  memory_controller_0/mag_prev_RNIEJCL1\[31\]/B  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[38\]/CLK  memory_controller_0/mag_prev\[38\]/Q  memory_controller_0/mag_prev_RNIOVEL1\[38\]/B  memory_controller_0/mag_prev_RNIOVEL1\[38\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/B  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[74\]/CLK  memory_controller_0/mag_prev\[74\]/Q  memory_controller_0/mag_prev_RNIAJGL1\[74\]/B  memory_controller_0/mag_prev_RNIAJGL1\[74\]/Y  memory_controller_0/mag_prev_RNIUEVA3\[37\]/C  memory_controller_0/mag_prev_RNIUEVA3\[37\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/C  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[60\]/B  memory_controller_0/data_buffer_RNO_0\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/A  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[56\]/B  memory_controller_0/data_buffer_RNO_0\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/A  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[52\]/B  memory_controller_0/data_buffer_RNO_0\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/A  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[48\]/B  memory_controller_0/data_buffer_RNO_0\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/A  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[62\]/B  memory_controller_0/data_buffer_RNO_0\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/A  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_0\[58\]/B  memory_controller_0/data_buffer_RNO_0\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/A  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/read_prev_RNI567IR6/B  memory_controller_0/read_prev_RNI567IR6/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/B  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_2\[48\]/B  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_2\[52\]/B  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_2\[56\]/B  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_2\[60\]/B  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_2\[62\]/B  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_RNIDH6037_0\[5\]/B  memory_controller_0/schedule_RNIDH6037_0\[5\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/S  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_RNIDH6037_0\[5\]/B  memory_controller_0/schedule_RNIDH6037_0\[5\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/S  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[18\]/CLK  memory_controller_0/geig_prev\[18\]/Q  memory_controller_0/geig_prev_RNIEPS1\[18\]/A  memory_controller_0/geig_prev_RNIEPS1\[18\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/B  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[22\]/CLK  memory_controller_0/mag_prev\[22\]/Q  memory_controller_0/mag_prev_RNIGVIQ\[22\]/A  memory_controller_0/mag_prev_RNIGVIQ\[22\]/Y  memory_controller_0/mag_prev_RNIO12M1\[0\]/C  memory_controller_0/mag_prev_RNIO12M1\[0\]/Y  memory_controller_0/mag_prev_RNIK5HB3\[0\]/C  memory_controller_0/mag_prev_RNIK5HB3\[0\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/C  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[43\]/CLK  memory_controller_0/mag_prev\[43\]/Q  memory_controller_0/mag_prev_RNIM9NQ\[43\]/A  memory_controller_0/mag_prev_RNIM9NQ\[43\]/Y  memory_controller_0/mag_prev_RNIGJAL1\[27\]/C  memory_controller_0/mag_prev_RNIGJAL1\[27\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/A  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[60\]/CLK  memory_controller_0/mag_prev\[60\]/Q  memory_controller_0/mag_prev_RNIKBRQ\[60\]/A  memory_controller_0/mag_prev_RNIKBRQ\[60\]/Y  memory_controller_0/mag_prev_RNICNIL1\[44\]/C  memory_controller_0/mag_prev_RNICNIL1\[44\]/Y  memory_controller_0/mag_prev_RNIMUMA3\[12\]/C  memory_controller_0/mag_prev_RNIMUMA3\[12\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/A  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94_0/A  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[50\]/CLK  memory_controller_0/mag_prev\[50\]/Q  memory_controller_0/mag_prev_RNIIVKL1\[50\]/B  memory_controller_0/mag_prev_RNIIVKL1\[50\]/Y  memory_controller_0/mag_prev_RNI2FRA3\[18\]/C  memory_controller_0/mag_prev_RNI2FRA3\[18\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/C  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[75\]/CLK  memory_controller_0/mag_prev\[75\]/Q  memory_controller_0/mag_prev_RNIENGL1\[75\]/B  memory_controller_0/mag_prev_RNIENGL1\[75\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/A  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[8\]/CLK  memory_controller_0/mag_prev\[8\]/Q  memory_controller_0/mag_prev_RNICM2M1\[8\]/B  memory_controller_0/mag_prev_RNICM2M1\[8\]/Y  memory_controller_0/mag_prev_RNIUHJB3\[8\]/C  memory_controller_0/mag_prev_RNIUHJB3\[8\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/C  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[61\]/CLK  memory_controller_0/mag_prev\[61\]/Q  memory_controller_0/mag_prev_RNISDPL1\[61\]/B  memory_controller_0/mag_prev_RNISDPL1\[61\]/Y  memory_controller_0/mag_prev_RNIK94B3\[29\]/C  memory_controller_0/mag_prev_RNIK94B3\[29\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/B  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[77\]/CLK  memory_controller_0/mag_prev\[77\]/Q  memory_controller_0/mag_prev_RNIGNEL1\[77\]/B  memory_controller_0/mag_prev_RNIGNEL1\[77\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/B  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/S  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_RNIDH6037\[5\]/B  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/S  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/S  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/S  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/S  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/S  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNICPU1\[26\]/A  memory_controller_0/geig_prev_RNICPU1\[26\]/Y  memory_controller_0/geig_prev_RNI0LQ7\[24\]/B  memory_controller_0/geig_prev_RNI0LQ7\[24\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/C  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[43\]/CLK  memory_controller_0/geig_prev\[43\]/Q  memory_controller_0/geig_prev_RNIAR22\[43\]/A  memory_controller_0/geig_prev_RNIAR22\[43\]/Y  memory_controller_0/geig_prev_RNIMB07\[8\]/C  memory_controller_0/geig_prev_RNIMB07\[8\]/Y  memory_controller_0/geig_prev_RNI27QD\[10\]/B  memory_controller_0/geig_prev_RNI27QD\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/B  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/Y  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/A  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNICNS1\[17\]/A  memory_controller_0/geig_prev_RNICNS1\[17\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/A  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_0\[44\]/B  memory_controller_0/data_buffer_RNO_0\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_0\[50\]/B  memory_controller_0/data_buffer_RNO_0\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/A  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/B  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4/A  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_0\[54\]/B  memory_controller_0/data_buffer_RNO_0\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/A  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/S  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[23\]/CLK  memory_controller_0/geig_prev\[23\]/Q  memory_controller_0/geig_prev_RNI6JU1\[23\]/A  memory_controller_0/geig_prev_RNI6JU1\[23\]/Y  memory_controller_0/geig_prev_RNI60T3\[20\]/C  memory_controller_0/geig_prev_RNI60T3\[20\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/B  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/S  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/S  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[9\]/CLK  memory_controller_0/geig_prev\[9\]/Q  memory_controller_0/geig_prev_RNIEIT4\[9\]/A  memory_controller_0/geig_prev_RNIEIT4\[9\]/Y  memory_controller_0/geig_prev_RNICRP6\[10\]/C  memory_controller_0/geig_prev_RNICRP6\[10\]/Y  memory_controller_0/geig_prev_RNI27QD\[10\]/A  memory_controller_0/geig_prev_RNI27QD\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[37\]/CLK  memory_controller_0/mag_prev\[37\]/Q  memory_controller_0/mag_prev_RNISDLQ\[37\]/A  memory_controller_0/mag_prev_RNISDLQ\[37\]/Y  memory_controller_0/mag_prev_RNIUEVA3\[37\]/B  memory_controller_0/mag_prev_RNIUEVA3\[37\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/C  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[69\]/CLK  memory_controller_0/mag_prev\[69\]/Q  memory_controller_0/mag_prev_RNI6URQ\[69\]/A  memory_controller_0/mag_prev_RNI6URQ\[69\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/B  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[0\]/CLK  memory_controller_0/geig_prev\[0\]/Q  memory_controller_0/geig_prev_RNI6867\[0\]/B  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_prev_RNIO12M1\[0\]/B  memory_controller_0/mag_prev_RNIO12M1\[0\]/Y  memory_controller_0/mag_prev_RNIK5HB3\[0\]/C  memory_controller_0/mag_prev_RNIK5HB3\[0\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/C  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[27\]/CLK  memory_controller_0/mag_prev\[27\]/Q  memory_controller_0/mag_prev_RNIGJAL1\[27\]/B  memory_controller_0/mag_prev_RNIGJAL1\[27\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/A  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[44\]/CLK  memory_controller_0/mag_prev\[44\]/Q  memory_controller_0/mag_prev_RNICNIL1\[44\]/B  memory_controller_0/mag_prev_RNICNIL1\[44\]/Y  memory_controller_0/mag_prev_RNIMUMA3\[12\]/C  memory_controller_0/mag_prev_RNIMUMA3\[12\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/A  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/B  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/S  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[25\]/CLK  memory_controller_0/geig_prev\[25\]/Q  memory_controller_0/geig_prev_RNIANU1\[25\]/A  memory_controller_0/geig_prev_RNIANU1\[25\]/Y  memory_controller_0/geig_prev_RNI0LQ7\[24\]/A  memory_controller_0/geig_prev_RNI0LQ7\[24\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/C  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[47\]/CLK  memory_controller_0/geig_prev\[47\]/Q  memory_controller_0/geig_prev_RNII332\[47\]/A  memory_controller_0/geig_prev_RNII332\[47\]/Y  memory_controller_0/geig_prev_RNI0144\[36\]/C  memory_controller_0/geig_prev_RNI0144\[36\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/B  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[78\]/B  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[76\]/B  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[74\]/B  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[72\]/B  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[70\]/B  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[68\]/B  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[66\]/B  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO\[64\]/B  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[33\]/CLK  memory_controller_0/geig_prev\[33\]/Q  memory_controller_0/geig_prev_RNI8N02\[33\]/A  memory_controller_0/geig_prev_RNI8N02\[33\]/Y  memory_controller_0/geig_prev_RNIKI14\[35\]/C  memory_controller_0/geig_prev_RNIKI14\[35\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/B  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[8\]/CLK  memory_controller_0/geig_prev\[8\]/Q  memory_controller_0/geig_prev_RNIMB07\[8\]/B  memory_controller_0/geig_prev_RNIMB07\[8\]/Y  memory_controller_0/geig_prev_RNI27QD\[10\]/B  memory_controller_0/geig_prev_RNI27QD\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/B  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/read_prev_RNI2ABL5/C  memory_controller_0/read_prev_RNI2ABL5/Y  memory_controller_0/read_prev_RNIMNS982/S  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[7\]/B  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[19\]/CLK  memory_controller_0/geig_prev\[19\]/Q  memory_controller_0/geig_prev_RNIGRS1\[19\]/A  memory_controller_0/geig_prev_RNIGRS1\[19\]/Y  memory_controller_0/geig_prev_RNIKCR3\[22\]/C  memory_controller_0/geig_prev_RNIKCR3\[22\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/A  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/schedule_1_RNIFV4MM\[2\]/B  memory_controller_0/schedule_1_RNIFV4MM\[2\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/B  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[17\]/CLK  memory_controller_0/mag_prev\[17\]/Q  memory_controller_0/mag_prev_RNIO5HQ\[17\]/A  memory_controller_0/mag_prev_RNIO5HQ\[17\]/Y  memory_controller_0/mag_prev_RNIGNEL1\[71\]/C  memory_controller_0/mag_prev_RNIGNEL1\[71\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/B  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[37\]/CLK  memory_controller_0/geig_prev\[37\]/Q  memory_controller_0/geig_prev_RNIGV02\[37\]/A  memory_controller_0/geig_prev_RNIGV02\[37\]/Y  memory_controller_0/geig_prev_RNI2124\[38\]/C  memory_controller_0/geig_prev_RNI2124\[38\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/A  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[15\]/CLK  memory_controller_0/mag_prev\[15\]/Q  memory_controller_0/mag_prev_RNIK1HQ\[15\]/A  memory_controller_0/mag_prev_RNIK1HQ\[15\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/A  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[18\]/CLK  memory_controller_0/mag_prev\[18\]/Q  memory_controller_0/mag_prev_RNIQ7HQ\[18\]/A  memory_controller_0/mag_prev_RNIQ7HQ\[18\]/Y  memory_controller_0/mag_prev_RNI2FRA3\[18\]/B  memory_controller_0/mag_prev_RNI2FRA3\[18\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/C  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[53\]/CLK  memory_controller_0/mag_prev\[53\]/Q  memory_controller_0/mag_prev_RNIODPQ\[53\]/A  memory_controller_0/mag_prev_RNIODPQ\[53\]/Y  memory_controller_0/mag_prev_RNIUEVA3\[37\]/A  memory_controller_0/mag_prev_RNIUEVA3\[37\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/C  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/C  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[30\]/CLK  memory_controller_0/mag_prev\[30\]/Q  memory_controller_0/mag_prev_RNIEVKQ\[30\]/A  memory_controller_0/mag_prev_RNIEVKQ\[30\]/Y  memory_controller_0/mag_prev_RNI0V5L1\[14\]/C  memory_controller_0/mag_prev_RNI0V5L1\[14\]/Y  memory_controller_0/mag_prev_RNIUCTA3\[14\]/C  memory_controller_0/mag_prev_RNIUCTA3\[14\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/B  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[32\]/CLK  memory_controller_0/mag_prev\[32\]/Q  memory_controller_0/mag_prev_RNII3LQ\[32\]/A  memory_controller_0/mag_prev_RNII3LQ\[32\]/Y  memory_controller_0/mag_prev_RNI876L1\[16\]/C  memory_controller_0/mag_prev_RNI876L1\[16\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/B  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[52\]/CLK  memory_controller_0/mag_prev\[52\]/Q  memory_controller_0/mag_prev_RNIMBPQ\[52\]/A  memory_controller_0/mag_prev_RNIMBPQ\[52\]/Y  memory_controller_0/mag_prev_RNIGNEL1\[36\]/C  memory_controller_0/mag_prev_RNIGNEL1\[36\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/B  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[29\]/CLK  memory_controller_0/mag_prev\[29\]/Q  memory_controller_0/mag_prev_RNIUDJQ\[29\]/A  memory_controller_0/mag_prev_RNIUDJQ\[29\]/Y  memory_controller_0/mag_prev_RNIK94B3\[29\]/B  memory_controller_0/mag_prev_RNIK94B3\[29\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/B  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[41\]/CLK  memory_controller_0/mag_prev\[41\]/Q  memory_controller_0/mag_prev_RNII5NQ\[41\]/A  memory_controller_0/mag_prev_RNII5NQ\[41\]/Y  memory_controller_0/mag_prev_RNIUHJB3\[8\]/B  memory_controller_0/mag_prev_RNIUHJB3\[8\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/C  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[20\]/CLK  memory_controller_0/geig_prev\[20\]/Q  memory_controller_0/geig_prev_RNI60T3\[20\]/B  memory_controller_0/geig_prev_RNI60T3\[20\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/B  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[10\]/CLK  memory_controller_0/geig_prev\[10\]/Q  memory_controller_0/geig_prev_RNICRP6\[10\]/B  memory_controller_0/geig_prev_RNICRP6\[10\]/Y  memory_controller_0/geig_prev_RNI27QD\[10\]/A  memory_controller_0/geig_prev_RNI27QD\[10\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/C  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[46\]/CLK  memory_controller_0/geig_prev\[46\]/Q  memory_controller_0/geig_prev_RNIG132\[46\]/A  memory_controller_0/geig_prev_RNIG132\[46\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/B  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2\[5\]/C  memory_controller_0/schedule_RNIKQMAE2\[5\]/Y  memory_controller_0/schedule_0_RNI17THK2\[7\]/C  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[27\]/CLK  memory_controller_0/geig_prev\[27\]/Q  memory_controller_0/geig_prev_RNIERU1\[27\]/A  memory_controller_0/geig_prev_RNIERU1\[27\]/Y  memory_controller_0/geig_prev_RNIOKV3\[34\]/C  memory_controller_0/geig_prev_RNIOKV3\[34\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/A  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037_0\[5\]/A  memory_controller_0/schedule_RNIDH6037_0\[5\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/S  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_1_RNO\[2\]/S  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_1_RNO\[3\]/S  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_2_RNO\[4\]/S  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/B  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_2_RNO\[0\]/S  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[36\]/CLK  memory_controller_0/geig_prev\[36\]/Q  memory_controller_0/geig_prev_RNI0144\[36\]/B  memory_controller_0/geig_prev_RNI0144\[36\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/B  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/read_prev_RNIHFJDQ4/A  memory_controller_0/read_prev_RNIHFJDQ4/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/read_prev_RNIOG1KT6/A  memory_controller_0/read_prev_RNIOG1KT6/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/read_prev_RNIHFJDQ4/A  memory_controller_0/read_prev_RNIHFJDQ4/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/read_prev_RNIOG1KT6/A  memory_controller_0/read_prev_RNIOG1KT6/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/B  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[35\]/CLK  memory_controller_0/geig_prev\[35\]/Q  memory_controller_0/geig_prev_RNIKI14\[35\]/B  memory_controller_0/geig_prev_RNIKI14\[35\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/B  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94_0/B  memory_controller_0/busy_hold_RNIMPMA94_0/Y  memory_controller_0/data_buffer_RNO_2\[54\]/B  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2\[5\]/C  memory_controller_0/schedule_RNIKQMAE2\[5\]/Y  memory_controller_0/schedule_0_RNI17THK2\[7\]/C  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[49\]/CLK  memory_controller_0/mag_prev\[49\]/Q  memory_controller_0/mag_prev_RNI2MNQ\[49\]/A  memory_controller_0/mag_prev_RNI2MNQ\[49\]/Y  memory_controller_0/mag_prev_RNIMRCL1\[33\]/C  memory_controller_0/mag_prev_RNIMRCL1\[33\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/A  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[34\]/CLK  memory_controller_0/mag_prev\[34\]/Q  memory_controller_0/mag_prev_RNIM7LQ\[34\]/A  memory_controller_0/mag_prev_RNIM7LQ\[34\]/Y  memory_controller_0/mag_prev_RNI2FRA3\[18\]/A  memory_controller_0/mag_prev_RNI2FRA3\[18\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/C  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/B  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/B  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2\[5\]/C  memory_controller_0/schedule_RNIKQMAE2\[5\]/Y  memory_controller_0/schedule_0_RNI06THK2\[6\]/C  memory_controller_0/schedule_0_RNI06THK2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/A  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[13\]/CLK  memory_controller_0/mag_prev\[13\]/Q  memory_controller_0/mag_prev_RNIGTGQ\[13\]/A  memory_controller_0/mag_prev_RNIGTGQ\[13\]/Y  memory_controller_0/mag_prev_RNIOVEL1\[79\]/C  memory_controller_0/mag_prev_RNIOVEL1\[79\]/Y  memory_controller_0/mag_prev_RNICV1B3\[46\]/C  memory_controller_0/mag_prev_RNICV1B3\[46\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/A  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[19\]/CLK  memory_controller_0/mag_prev\[19\]/Q  memory_controller_0/mag_prev_RNIS9HQ\[19\]/A  memory_controller_0/mag_prev_RNIS9HQ\[19\]/Y  memory_controller_0/mag_prev_RNIOVEL1\[73\]/C  memory_controller_0/mag_prev_RNIOVEL1\[73\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/A  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[51\]/CLK  memory_controller_0/mag_prev\[51\]/Q  memory_controller_0/mag_prev_RNIK9PQ\[51\]/A  memory_controller_0/mag_prev_RNIK9PQ\[51\]/Y  memory_controller_0/mag_prev_RNICJEL1\[35\]/C  memory_controller_0/mag_prev_RNICJEL1\[35\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/B  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[64\]/CLK  memory_controller_0/mag_prev\[64\]/Q  memory_controller_0/mag_prev_RNISJRQ\[64\]/A  memory_controller_0/mag_prev_RNISJRQ\[64\]/Y  memory_controller_0/mag_prev_RNIS7JL1\[48\]/C  memory_controller_0/mag_prev_RNIS7JL1\[48\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/A  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[12\]/CLK  memory_controller_0/mag_prev\[12\]/Q  memory_controller_0/mag_prev_RNIERGQ\[12\]/A  memory_controller_0/mag_prev_RNIERGQ\[12\]/Y  memory_controller_0/mag_prev_RNIMUMA3\[12\]/B  memory_controller_0/mag_prev_RNIMUMA3\[12\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/A  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[39\]/CLK  memory_controller_0/mag_prev\[39\]/Q  memory_controller_0/mag_prev_RNI0ILQ\[39\]/A  memory_controller_0/mag_prev_RNI0ILQ\[39\]/Y  memory_controller_0/mag_prev_RNIK5HB3\[0\]/B  memory_controller_0/mag_prev_RNIK5HB3\[0\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/C  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[45\]/CLK  memory_controller_0/mag_prev\[45\]/Q  memory_controller_0/mag_prev_RNIQDNQ\[45\]/A  memory_controller_0/mag_prev_RNIQDNQ\[45\]/Y  memory_controller_0/mag_prev_RNIK94B3\[29\]/A  memory_controller_0/mag_prev_RNIK94B3\[29\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/B  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[57\]/CLK  memory_controller_0/mag_prev\[57\]/Q  memory_controller_0/mag_prev_RNI0MPQ\[57\]/A  memory_controller_0/mag_prev_RNI0MPQ\[57\]/Y  memory_controller_0/mag_prev_RNIUHJB3\[8\]/A  memory_controller_0/mag_prev_RNIUHJB3\[8\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/C  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[22\]/CLK  memory_controller_0/geig_prev\[22\]/Q  memory_controller_0/geig_prev_RNIKCR3\[22\]/B  memory_controller_0/geig_prev_RNIKCR3\[22\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/A  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[71\]/CLK  memory_controller_0/mag_prev\[71\]/Q  memory_controller_0/mag_prev_RNIGNEL1\[71\]/B  memory_controller_0/mag_prev_RNIGNEL1\[71\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/B  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[38\]/CLK  memory_controller_0/geig_prev\[38\]/Q  memory_controller_0/geig_prev_RNI2124\[38\]/B  memory_controller_0/geig_prev_RNI2124\[38\]/Y  memory_controller_0/geig_prev_RNI2268\[36\]/A  memory_controller_0/geig_prev_RNI2268\[36\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/C  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[58\]/CLK  memory_controller_0/mag_prev\[58\]/Q  memory_controller_0/mag_prev_RNI2OPQ\[58\]/A  memory_controller_0/mag_prev_RNI2OPQ\[58\]/Y  memory_controller_0/mag_prev_RNIMVGL1\[42\]/C  memory_controller_0/mag_prev_RNIMVGL1\[42\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/B  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/A  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[14\]/CLK  memory_controller_0/mag_prev\[14\]/Q  memory_controller_0/mag_prev_RNI0V5L1\[14\]/B  memory_controller_0/mag_prev_RNI0V5L1\[14\]/Y  memory_controller_0/mag_prev_RNIUCTA3\[14\]/C  memory_controller_0/mag_prev_RNIUCTA3\[14\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/B  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[16\]/CLK  memory_controller_0/mag_prev\[16\]/Q  memory_controller_0/mag_prev_RNI876L1\[16\]/B  memory_controller_0/mag_prev_RNI876L1\[16\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/B  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[36\]/CLK  memory_controller_0/mag_prev\[36\]/Q  memory_controller_0/mag_prev_RNIGNEL1\[36\]/B  memory_controller_0/mag_prev_RNIGNEL1\[36\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/B  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNO_0\[0\]/A  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNO_0\[1\]/A  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/B  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/Y  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/A  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[29\]/CLK  memory_controller_0/geig_prev\[29\]/Q  memory_controller_0/geig_prev_RNIIVU1\[29\]/A  memory_controller_0/geig_prev_RNIIVU1\[29\]/Y  memory_controller_0/geig_prev_RNI8IU5\[28\]/C  memory_controller_0/geig_prev_RNI8IU5\[28\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/A  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[45\]/CLK  memory_controller_0/geig_prev\[45\]/Q  memory_controller_0/geig_prev_RNIEV22\[45\]/A  memory_controller_0/geig_prev_RNIEV22\[45\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/A  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[28\]/CLK  memory_controller_0/geig_prev\[28\]/Q  memory_controller_0/geig_prev_RNIGTU1\[28\]/A  memory_controller_0/geig_prev_RNIGTU1\[28\]/Y  memory_controller_0/geig_prev_RNI8IU5\[28\]/B  memory_controller_0/geig_prev_RNI8IU5\[28\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/A  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[30\]/CLK  memory_controller_0/geig_prev\[30\]/Q  memory_controller_0/geig_prev_RNI2H02\[30\]/A  memory_controller_0/geig_prev_RNI2H02\[30\]/Y  memory_controller_0/geig_prev_RNI6414\[31\]/C  memory_controller_0/geig_prev_RNI6414\[31\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/B  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIOKV3\[34\]/B  memory_controller_0/geig_prev_RNIOKV3\[34\]/Y  memory_controller_0/geig_prev_RNICSRF\[34\]/A  memory_controller_0/geig_prev_RNICSRF\[34\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/A  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/B  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/Y  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/A  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/C  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/S  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/S  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/S  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/S  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/S  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/S  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/S  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI4FS1\[13\]/A  memory_controller_0/geig_prev_RNI4FS1\[13\]/Y  memory_controller_0/geig_prev_RNIA0P3\[14\]/C  memory_controller_0/geig_prev_RNIA0P3\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/S  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/S  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/S  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/S  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/S  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/S  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/S  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/S  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/A  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/S  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIQISH44\[75\]/S  memory_controller_0/mag_buffer_RNIQISH44\[75\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/A  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/S  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/S  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/A  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/S  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/S  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/S  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/S  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/S  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNINCPH44\[65\]/S  memory_controller_0/mag_buffer_RNINCPH44\[65\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/A  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/S  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/A  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/S  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/A  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/S  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNITIPH44\[67\]/S  memory_controller_0/mag_buffer_RNITIPH44\[67\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/A  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/S  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/S  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/S  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/S  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/S  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/S  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/S  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/S  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/S  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/S  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/S  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/S  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/S  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/S  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/S  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/S  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/S  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/S  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/S  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO\[22\]/A  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/S  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[47\]/A  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/S  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[51\]/A  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/S  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[49\]/A  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/S  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[53\]/A  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/S  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[55\]/A  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/S  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[57\]/A  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/S  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[59\]/A  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/S  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[63\]/A  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/S  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[35\]/A  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/S  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[24\]/A  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/S  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[41\]/A  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/S  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[43\]/A  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/S  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[25\]/A  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/S  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[26\]/A  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/S  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[28\]/A  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/S  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[29\]/A  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/S  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[30\]/A  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/S  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[31\]/A  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/S  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[33\]/A  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/S  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[37\]/A  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/S  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[45\]/A  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/S  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[39\]/A  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/S  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[18\]/A  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/S  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[16\]/A  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/S  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[17\]/A  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/S  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[19\]/A  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/S  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/S  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/S  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/S  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/S  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/S  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/S  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/S  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/S  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/S  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/S  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/S  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/S  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[72\]/CLK  memory_controller_0/mag_prev\[72\]/Q  memory_controller_0/mag_prev_RNIQJTQ\[72\]/A  memory_controller_0/mag_prev_RNIQJTQ\[72\]/Y  memory_controller_0/mag_prev_RNISDPL1\[67\]/C  memory_controller_0/mag_prev_RNISDPL1\[67\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/A  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[28\]/CLK  memory_controller_0/mag_prev\[28\]/Q  memory_controller_0/mag_prev_RNISBJQ\[28\]/A  memory_controller_0/mag_prev_RNISBJQ\[28\]/Y  memory_controller_0/mag_prev_RNIMUMA3\[12\]/A  memory_controller_0/mag_prev_RNIMUMA3\[12\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/A  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[55\]/CLK  memory_controller_0/mag_prev\[55\]/Q  memory_controller_0/mag_prev_RNISHPQ\[55\]/A  memory_controller_0/mag_prev_RNISHPQ\[55\]/Y  memory_controller_0/mag_prev_RNIK5HB3\[0\]/A  memory_controller_0/mag_prev_RNIK5HB3\[0\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/C  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/S  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/A  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/S  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/A  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[33\]/CLK  memory_controller_0/mag_prev\[33\]/Q  memory_controller_0/mag_prev_RNIMRCL1\[33\]/B  memory_controller_0/mag_prev_RNIMRCL1\[33\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/A  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/S  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/S  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/S  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[25\]/CLK  memory_controller_0/mag_prev\[25\]/Q  memory_controller_0/mag_prev_RNIM5JQ\[25\]/A  memory_controller_0/mag_prev_RNIM5JQ\[25\]/Y  memory_controller_0/mag_prev_RNIGQ2M1\[9\]/C  memory_controller_0/mag_prev_RNIGQ2M1\[9\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/A  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[56\]/CLK  memory_controller_0/mag_prev\[56\]/Q  memory_controller_0/mag_prev_RNIUJPQ\[56\]/A  memory_controller_0/mag_prev_RNIUJPQ\[56\]/Y  memory_controller_0/mag_prev_RNIENGL1\[40\]/C  memory_controller_0/mag_prev_RNIENGL1\[40\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/B  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[35\]/CLK  memory_controller_0/mag_prev\[35\]/Q  memory_controller_0/mag_prev_RNICJEL1\[35\]/B  memory_controller_0/mag_prev_RNICJEL1\[35\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/B  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[48\]/CLK  memory_controller_0/mag_prev\[48\]/Q  memory_controller_0/mag_prev_RNIS7JL1\[48\]/B  memory_controller_0/mag_prev_RNIS7JL1\[48\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/A  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[73\]/CLK  memory_controller_0/mag_prev\[73\]/Q  memory_controller_0/mag_prev_RNIOVEL1\[73\]/B  memory_controller_0/mag_prev_RNIOVEL1\[73\]/Y  memory_controller_0/mag_prev_RNI66TL6\[36\]/A  memory_controller_0/mag_prev_RNI66TL6\[36\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/B  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[79\]/CLK  memory_controller_0/mag_prev\[79\]/Q  memory_controller_0/mag_prev_RNIOVEL1\[79\]/B  memory_controller_0/mag_prev_RNIOVEL1\[79\]/Y  memory_controller_0/mag_prev_RNICV1B3\[46\]/C  memory_controller_0/mag_prev_RNICV1B3\[46\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/A  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/B  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/Y  memory_controller_0/data_buffer_RNI40V4F4\[1\]/A  memory_controller_0/data_buffer_RNI40V4F4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[42\]/CLK  memory_controller_0/mag_prev\[42\]/Q  memory_controller_0/mag_prev_RNIMVGL1\[42\]/B  memory_controller_0/mag_prev_RNIMVGL1\[42\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/B  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/S  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNI6L02\[32\]/A  memory_controller_0/geig_prev_RNI6L02\[32\]/Y  memory_controller_0/geig_prev_RNI8IU5\[28\]/A  memory_controller_0/geig_prev_RNI8IU5\[28\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/A  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/S  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/write_count_RNIG1KU1\[0\]/B  memory_controller_0/write_count_RNIG1KU1\[0\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/A  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[11\]/CLK  memory_controller_0/geig_prev\[11\]/Q  memory_controller_0/geig_prev_RNI0BS1\[11\]/A  memory_controller_0/geig_prev_RNI0BS1\[11\]/Y  memory_controller_0/geig_prev_RNI2OO3\[12\]/C  memory_controller_0/geig_prev_RNI2OO3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[41\]/CLK  memory_controller_0/geig_prev\[41\]/Q  memory_controller_0/geig_prev_RNI6N22\[41\]/A  memory_controller_0/geig_prev_RNI6N22\[41\]/Y  memory_controller_0/geig_prev_RNIEG54\[42\]/C  memory_controller_0/geig_prev_RNIEG54\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/S  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI6414\[31\]/B  memory_controller_0/geig_prev_RNI6414\[31\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/B  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[23\]/CLK  memory_controller_0/mag_prev\[23\]/Q  memory_controller_0/mag_prev_RNII1JQ\[23\]/A  memory_controller_0/mag_prev_RNII1JQ\[23\]/Y  memory_controller_0/mag_prev_RNIU72M1\[2\]/C  memory_controller_0/mag_prev_RNIU72M1\[2\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/A  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/S  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/B  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/S  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[63\]/CLK  memory_controller_0/mag_prev\[63\]/Q  memory_controller_0/mag_prev_RNIQHRQ\[63\]/A  memory_controller_0/mag_prev_RNIQHRQ\[63\]/Y  memory_controller_0/mag_prev_RNIUCTA3\[14\]/B  memory_controller_0/mag_prev_RNIUCTA3\[14\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/B  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[67\]/CLK  memory_controller_0/mag_prev\[67\]/Q  memory_controller_0/mag_prev_RNISDPL1\[67\]/B  memory_controller_0/mag_prev_RNISDPL1\[67\]/Y  memory_controller_0/mag_prev_RNIAG3M6\[35\]/A  memory_controller_0/mag_prev_RNIAG3M6\[35\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/A  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[14\]/CLK  memory_controller_0/geig_prev\[14\]/Q  memory_controller_0/geig_prev_RNIA0P3\[14\]/B  memory_controller_0/geig_prev_RNIA0P3\[14\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/B  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[9\]/CLK  memory_controller_0/mag_prev\[9\]/Q  memory_controller_0/mag_prev_RNIGQ2M1\[9\]/B  memory_controller_0/mag_prev_RNIGQ2M1\[9\]/Y  memory_controller_0/mag_prev_RNI4C7N6\[9\]/A  memory_controller_0/mag_prev_RNI4C7N6\[9\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/B  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[40\]/CLK  memory_controller_0/mag_prev\[40\]/Q  memory_controller_0/mag_prev_RNIENGL1\[40\]/B  memory_controller_0/mag_prev_RNIENGL1\[40\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/B  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/B  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/S  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/B  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22\[3\]/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/B  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/A  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/B  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[39\]/CLK  memory_controller_0/geig_prev\[39\]/Q  memory_controller_0/geig_prev_RNIK312\[39\]/A  memory_controller_0/geig_prev_RNIK312\[39\]/Y  memory_controller_0/geig_prev_RNIOO34\[40\]/C  memory_controller_0/geig_prev_RNIOO34\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[46\]/CLK  memory_controller_0/mag_prev\[46\]/Q  memory_controller_0/mag_prev_RNISFNQ\[46\]/A  memory_controller_0/mag_prev_RNISFNQ\[46\]/Y  memory_controller_0/mag_prev_RNICV1B3\[46\]/B  memory_controller_0/mag_prev_RNICV1B3\[46\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/A  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[68\]/CLK  memory_controller_0/mag_prev\[68\]/Q  memory_controller_0/mag_prev_RNI4SRQ\[68\]/A  memory_controller_0/mag_prev_RNI4SRQ\[68\]/Y  memory_controller_0/mag_prev_RNIUCTA3\[14\]/A  memory_controller_0/mag_prev_RNIUCTA3\[14\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/B  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/chip_select/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/address_out\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/B  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[2\]/CLK  memory_controller_0/mag_prev\[2\]/Q  memory_controller_0/mag_prev_RNIU72M1\[2\]/B  memory_controller_0/mag_prev_RNIU72M1\[2\]/Y  memory_controller_0/mag_prev_RNI054N6\[2\]/A  memory_controller_0/mag_prev_RNI054N6\[2\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/A  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[12\]/CLK  memory_controller_0/geig_prev\[12\]/Q  memory_controller_0/geig_prev_RNI2OO3\[12\]/B  memory_controller_0/geig_prev_RNI2OO3\[12\]/Y  memory_controller_0/geig_prev_RNIEVBL\[12\]/A  memory_controller_0/geig_prev_RNIEVBL\[12\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/B  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[42\]/CLK  memory_controller_0/geig_prev\[42\]/Q  memory_controller_0/geig_prev_RNIEG54\[42\]/B  memory_controller_0/geig_prev_RNIEG54\[42\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/B  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/A  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/C  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/read_prev_RNIMNS982/B  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/A  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/B  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/Y  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/A  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/Y  memory_controller_0/data_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22\[3\]/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/B  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/A  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[62\]/CLK  memory_controller_0/mag_prev\[62\]/Q  memory_controller_0/mag_prev_RNIOFRQ\[62\]/A  memory_controller_0/mag_prev_RNIOFRQ\[62\]/Y  memory_controller_0/mag_prev_RNICV1B3\[46\]/A  memory_controller_0/mag_prev_RNICV1B3\[46\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/A  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/S  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/S  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/S  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/S  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/S  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/S  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/S  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/S  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/S  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/S  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNIOO34\[40\]/B  memory_controller_0/geig_prev_RNIOO34\[40\]/Y  memory_controller_0/geig_prev_RNI8BFG\[40\]/A  memory_controller_0/geig_prev_RNI8BFG\[40\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/A  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/B  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/S  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/S  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/S  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/S  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/S  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/S  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/S  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/S  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/S  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/S  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/S  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/S  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/S  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/S  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/S  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/S  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/S  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/S  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/S  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/S  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/S  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/S  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/S  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/S  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/S  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/S  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/S  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/S  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/S  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/S  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/S  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/S  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/S  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/S  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/S  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/S  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/S  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/S  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[49\]/B  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/S  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/S  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[63\]/B  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/S  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/schedule_1_RNIA5EUA4\[3\]/B  memory_controller_0/schedule_1_RNIA5EUA4\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/A  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/S  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/S  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/S  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/S  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/S  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI40V4F4\[1\]/S  memory_controller_0/data_buffer_RNI40V4F4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/S  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/S  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/S  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/S  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/S  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/S  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/S  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/S  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82\[0\]/A  memory_controller_0/write_count_RNI9O6D82\[0\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/S  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_0\[0\]/A  memory_controller_0/write_count_RNI9O6D82_0\[0\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/S  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[27\]/A  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/S  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/S  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/B  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/Y  memory_controller_0/data_buffer_RNI40V4F4\[1\]/A  memory_controller_0/data_buffer_RNI40V4F4\[1\]/Y  memory_controller_0/data_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/C  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/B  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/C  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/B  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/S  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/S  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[61\]/A  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/A  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/C  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/C  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/A  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/B  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/B  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/B  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/data_out_RNO\[6\]/B  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNI567IR6/A  memory_controller_0/read_prev_RNI567IR6/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/B  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/B  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_12/B  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/B  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/C  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/schedule_1_RNIA5EUA4\[3\]/A  memory_controller_0/schedule_1_RNIA5EUA4\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/A  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/A  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/A  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/A  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/C  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/S  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/B  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2\[5\]/B  memory_controller_0/schedule_RNIKQMAE2\[5\]/Y  memory_controller_0/schedule_0_RNI17THK2\[7\]/C  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/A  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/A  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/un1_write_count_4_I_9/B  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/tx_state_RNION6B1\[3\]/B  spi_mode_config2_0/tx_state_RNION6B1\[3\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_out_RNO\[5\]/B  memory_controller_0/data_out_RNO\[5\]/Y  memory_controller_0/data_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_out_RNO\[7\]/B  memory_controller_0/data_out_RNO\[7\]/Y  memory_controller_0/data_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/data_out_RNO\[4\]/B  memory_controller_0/data_out_RNO\[4\]/Y  memory_controller_0/data_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[40\]/A  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[36\]/A  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[46\]/A  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[34\]/A  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[38\]/A  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/A  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/data_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_5/A  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/C  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/busy_hold_RNI433562/C  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62\[3\]/A  memory_controller_0/schedule_1_RNICFNS62\[3\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/S  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO_1\[44\]/B  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/B  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/A  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/B  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/A  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/A  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO_0\[6\]/S  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/B  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/read_prev_RNIOG1KT6/C  memory_controller_0/read_prev_RNIOG1KT6/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/A  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/A  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/B  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/S  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/B  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/A  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/B  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/S  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/B  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/A  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNI43B1U1\[72\]/B  memory_controller_0/mag_buffer_RNI43B1U1\[72\]/Y  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/B  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNILQOCU1\[46\]/S  memory_controller_0/mag_buffer_RNILQOCU1\[46\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/B  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIFIMCU1\[34\]/S  memory_controller_0/mag_buffer_RNIFIMCU1\[34\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/B  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNI9EOCU1\[40\]/S  memory_controller_0/mag_buffer_RNI9EOCU1\[40\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/B  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNINQMCU1\[38\]/S  memory_controller_0/mag_buffer_RNINQMCU1\[38\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/B  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIJMMCU1\[36\]/S  memory_controller_0/mag_buffer_RNIJMMCU1\[36\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/B  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIHMOCU1\[44\]/S  memory_controller_0/mag_buffer_RNIHMOCU1\[44\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/B  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/A  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_6/A  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/B  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/B  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/S  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/B  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/B  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/A  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIFV4MM\[2\]/C  memory_controller_0/schedule_1_RNIFV4MM\[2\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/B  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI433562_2/C  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/data_cntr_RNO\[2\]/A  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/B  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIVF603\[42\]/S  memory_controller_0/geig_buffer_RNIVF603\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/A  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNI06THK2\[6\]/A  memory_controller_0/schedule_0_RNI06THK2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/A  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI9AKCU1\[22\]/S  memory_controller_0/mag_buffer_RNI9AKCU1\[22\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/B  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIVF603\[42\]/S  memory_controller_0/geig_buffer_RNIVF603\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/A  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_23\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_23\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/A  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/byte_tracker_b_RNI1IE36/B  spi_mode_config2_0/byte_tracker_b_RNI1IE36/Y  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/C  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/B  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/B  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/C  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/B  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_16\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/A  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/C  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNI17THK2\[7\]/A  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNIGEQE5/A  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/A  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/B  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/B  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/write_count_RNIG1KU1\[0\]/A  memory_controller_0/write_count_RNIG1KU1\[0\]/Y  memory_controller_0/write_count_RNIKQUM12\[0\]/A  memory_controller_0/write_count_RNIKQUM12\[0\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/B  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/A  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/A  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/B  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/C  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[8\]/S  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[3\]/S  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[25\]/S  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[19\]/S  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[16\]/S  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[10\]/S  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[17\]/S  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[20\]/S  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[27\]/S  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[15\]/S  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[11\]/S  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[14\]/S  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[18\]/S  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[22\]/S  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[23\]/S  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[24\]/S  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[26\]/S  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_0/A  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO\[12\]/S  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/C  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/B  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/Y  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_3\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNII2O6A\[2\]/B  spi_mode_config2_0/state_b_RNII2O6A\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/B  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIM3JMO\[3\]/C  spi_mode_config2_0/byte_out_b_RNIM3JMO\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/C  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[2\]/S  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[0\]/S  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[59\]/S  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[57\]/S  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[28\]/S  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[37\]/S  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[1\]/S  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[30\]/S  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[33\]/S  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[39\]/S  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[45\]/S  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[49\]/S  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[51\]/S  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[53\]/S  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[61\]/S  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[71\]/B  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[75\]/B  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[65\]/B  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[67\]/B  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[69\]/B  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[73\]/B  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[77\]/B  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/data_buffer_RNO\[79\]/B  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI56K87\[1\]/C  spi_mode_config2_0/tx_state_RNI56K87\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/A  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/geig_prev_RNIUAL491\[20\]/A  memory_controller_0/geig_prev_RNIUAL491\[20\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/A  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_1/A  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/B  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNION6B1\[3\]/A  spi_mode_config2_0/tx_state_RNION6B1\[3\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIPGB41\[1\]/B  spi_mode_config2_0/tx_state_RNIPGB41\[1\]/Y  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/B  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/Y  spi_mode_config2_0/state_b_RNIBMS44\[2\]/B  spi_mode_config2_0/state_b_RNIBMS44\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/tx_state_RNID110A\[0\]/B  spi_mode_config2_0/tx_state_RNID110A\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/A  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/tx_state_RNID110A\[0\]/B  spi_mode_config2_0/tx_state_RNID110A\[0\]/Y  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/A  spi_mode_config2_0/tx_state_RNI1RP9E\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_16\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI98N8U1\[2\]/A  memory_controller_0/mag_prev_RNI98N8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/A  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/B  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIECM8U1\[2\]/A  memory_controller_0/mag_prev_RNIECM8U1\[2\]/Y  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/A  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/B  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/A  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/A  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/Y  memory_controller_0/data_buffer_RNO_0\[72\]/B  memory_controller_0/data_buffer_RNO_0\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/C  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI96L8U1\[2\]/A  memory_controller_0/mag_prev_RNI96L8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/A  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI98N8U1\[2\]/A  memory_controller_0/mag_prev_RNI98N8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/A  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/Y  memory_controller_0/data_buffer_RNO_1\[54\]/B  memory_controller_0/data_buffer_RNO_1\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIECM8U1\[2\]/A  memory_controller_0/mag_prev_RNIECM8U1\[2\]/Y  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/A  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/Y  memory_controller_0/data_buffer_RNO_1\[50\]/B  memory_controller_0/data_buffer_RNO_1\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIIREP\[0\]/A  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNICFNS62\[3\]/B  memory_controller_0/schedule_1_RNICFNS62\[3\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/S  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/C  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/S  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/B  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/C  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/S  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/B  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIFOSCU1\[61\]/S  memory_controller_0/mag_buffer_RNIFOSCU1\[61\]/Y  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/B  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/A  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/B  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs0_RNO/A  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/A  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/S  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/S  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/Y  memory_controller_0/data_buffer_RNO_3\[52\]/B  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/S  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/Y  memory_controller_0/data_buffer_RNO_3\[62\]/B  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/S  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/Y  memory_controller_0/data_buffer_RNO_3\[60\]/B  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/B  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/Y  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNI2V81U1\[52\]/B  memory_controller_0/mag_buffer_RNI2V81U1\[52\]/Y  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/B  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNI75A1U1\[66\]/B  memory_controller_0/mag_buffer_RNI75A1U1\[66\]/Y  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/B  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/B  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNI21B1U1\[70\]/B  memory_controller_0/mag_buffer_RNI21B1U1\[70\]/Y  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/B  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/B  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIHKMCU1\[35\]/S  memory_controller_0/mag_buffer_RNIHKMCU1\[35\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/B  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIT4RCU1\[59\]/S  memory_controller_0/mag_buffer_RNIT4RCU1\[59\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/B  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIP0RCU1\[57\]/S  memory_controller_0/mag_buffer_RNIP0RCU1\[57\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/B  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNILSQCU1\[55\]/S  memory_controller_0/mag_buffer_RNILSQCU1\[55\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/B  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIHOQCU1\[53\]/S  memory_controller_0/mag_buffer_RNIHOQCU1\[53\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/B  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIDKQCU1\[51\]/S  memory_controller_0/mag_buffer_RNIDKQCU1\[51\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/B  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIR0PCU1\[49\]/S  memory_controller_0/mag_buffer_RNIR0PCU1\[49\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/B  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNINSOCU1\[47\]/S  memory_controller_0/mag_buffer_RNINSOCU1\[47\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/B  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIJOOCU1\[45\]/S  memory_controller_0/mag_buffer_RNIJOOCU1\[45\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/B  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIFKOCU1\[43\]/S  memory_controller_0/mag_buffer_RNIFKOCU1\[43\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/B  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIBGOCU1\[41\]/S  memory_controller_0/mag_buffer_RNIBGOCU1\[41\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/B  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNIPSMCU1\[39\]/S  memory_controller_0/mag_buffer_RNIPSMCU1\[39\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/B  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_1\[2\]/Y  memory_controller_0/mag_buffer_RNILOMCU1\[37\]/S  memory_controller_0/mag_buffer_RNILOMCU1\[37\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/B  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIDEKCU1\[24\]/S  memory_controller_0/mag_buffer_RNIDEKCU1\[24\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/B  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIDGMCU1\[33\]/S  memory_controller_0/mag_buffer_RNIDGMCU1\[33\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/B  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI9CMCU1\[31\]/S  memory_controller_0/mag_buffer_RNI9CMCU1\[31\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/B  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI7AMCU1\[30\]/S  memory_controller_0/mag_buffer_RNI7AMCU1\[30\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/B  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNINOKCU1\[29\]/S  memory_controller_0/mag_buffer_RNINOKCU1\[29\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/B  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNILMKCU1\[28\]/S  memory_controller_0/mag_buffer_RNILMKCU1\[28\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/B  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIHIKCU1\[26\]/S  memory_controller_0/mag_buffer_RNIHIKCU1\[26\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/B  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIFGKCU1\[25\]/S  memory_controller_0/mag_buffer_RNIFGKCU1\[25\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/B  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNILKICU1\[19\]/S  memory_controller_0/mag_buffer_RNILKICU1\[19\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/B  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIJIICU1\[18\]/S  memory_controller_0/mag_buffer_RNIJIICU1\[18\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/B  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIHGICU1\[17\]/S  memory_controller_0/mag_buffer_RNIHGICU1\[17\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/B  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIFEICU1\[16\]/S  memory_controller_0/mag_buffer_RNIFEICU1\[16\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/B  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIFV4MM\[2\]/A  memory_controller_0/schedule_1_RNIFV4MM\[2\]/Y  memory_controller_0/schedule_1_RNILK1M12\[2\]/B  memory_controller_0/schedule_1_RNILK1M12\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/B  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIJKKCU1\[27\]/S  memory_controller_0/mag_buffer_RNIJKKCU1\[27\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/A  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI98ICU1\[13\]/S  memory_controller_0/mag_buffer_RNI98ICU1\[13\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/B  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIBAICU1\[14\]/S  memory_controller_0/mag_buffer_RNIBAICU1\[14\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/B  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIBCKCU1\[23\]/S  memory_controller_0/mag_buffer_RNIBCKCU1\[23\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/B  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI78KCU1\[21\]/S  memory_controller_0/mag_buffer_RNI78KCU1\[21\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/B  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNI56KCU1\[20\]/S  memory_controller_0/mag_buffer_RNI56KCU1\[20\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/B  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_2\[2\]/Y  memory_controller_0/mag_buffer_RNIDCICU1\[15\]/S  memory_controller_0/mag_buffer_RNIDCICU1\[15\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/B  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22\[3\]/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/B  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22\[3\]/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/B  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/B  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIL0VCU1\[73\]/S  memory_controller_0/mag_buffer_RNIL0VCU1\[73\]/Y  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/B  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/A  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIR4TCU1\[67\]/S  memory_controller_0/mag_buffer_RNIR4TCU1\[67\]/Y  memory_controller_0/mag_buffer_RNITIPH44\[67\]/B  memory_controller_0/mag_buffer_RNITIPH44\[67\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/A  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIV8TCU1\[69\]/S  memory_controller_0/mag_buffer_RNIV8TCU1\[69\]/Y  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/B  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/A  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIHSUCU1\[71\]/S  memory_controller_0/mag_buffer_RNIHSUCU1\[71\]/Y  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/B  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/A  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIP4VCU1\[75\]/S  memory_controller_0/mag_buffer_RNIP4VCU1\[75\]/Y  memory_controller_0/mag_buffer_RNIQISH44\[75\]/B  memory_controller_0/mag_buffer_RNIQISH44\[75\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/A  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNI1DVCU1\[79\]/S  memory_controller_0/mag_buffer_RNI1DVCU1\[79\]/Y  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/B  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/A  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIN0TCU1\[65\]/S  memory_controller_0/mag_buffer_RNIN0TCU1\[65\]/Y  memory_controller_0/mag_buffer_RNINCPH44\[65\]/B  memory_controller_0/mag_buffer_RNINCPH44\[65\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/A  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIJSSCU1\[63\]/S  memory_controller_0/mag_buffer_RNIJSSCU1\[63\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/B  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI3K603\[44\]/S  memory_controller_0/geig_buffer_RNI3K603\[44\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/A  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIC20M1\[3\]/C  spi_mode_config2_0/tx_state_RNIC20M1\[3\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/B  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/B  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI7O603\[46\]/S  memory_controller_0/geig_buffer_RNI7O603\[46\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/A  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI1G403\[34\]/S  memory_controller_0/geig_buffer_RNI1G403\[34\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/A  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIRB603\[40\]/S  memory_controller_0/geig_buffer_RNIRB603\[40\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/A  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI9O403\[38\]/S  memory_controller_0/geig_buffer_RNI9O403\[38\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/A  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI5K403\[36\]/S  memory_controller_0/geig_buffer_RNI5K403\[36\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/A  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_buffer_RNIT8VCU1\[77\]/S  memory_controller_0/mag_buffer_RNIT8VCU1\[77\]/Y  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/B  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/A  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/A  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/C  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/B  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/B  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/C  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/data_cntr_RNO\[1\]/A  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/read_prev_RNIHFJDQ4/C  memory_controller_0/read_prev_RNIHFJDQ4/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/B  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/A  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m9/B  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/data_cntr_RNO\[0\]/C  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/B  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNITB403\[32\]/S  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/A  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[16\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNITB403\[32\]/S  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/A  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_9\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_9\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIR7203\[22\]/S  memory_controller_0/geig_buffer_RNIR7203\[22\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/A  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_1/B  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_9\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_9\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI76ICU1\[12\]/S  memory_controller_0/mag_buffer_RNI76ICU1\[12\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/B  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI1GHEU1\[0\]/S  memory_controller_0/mag_buffer_RNI1GHEU1\[0\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/B  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNIJ2IEU1\[9\]/S  memory_controller_0/mag_buffer_RNIJ2IEU1\[9\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/B  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI5KHEU1\[2\]/S  memory_controller_0/mag_buffer_RNI5KHEU1\[2\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/B  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNIH0IEU1\[8\]/S  memory_controller_0/mag_buffer_RNIH0IEU1\[8\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/B  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI32ICU1\[10\]/S  memory_controller_0/mag_buffer_RNI32ICU1\[10\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/B  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI54ICU1\[11\]/S  memory_controller_0/mag_buffer_RNI54ICU1\[11\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/B  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/A  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/A  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[8\]/S  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[7\]/S  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[4\]/S  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[16\]/S  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[9\]/S  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[3\]/S  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[0\]/S  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[17\]/S  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[1\]/S  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[2\]/S  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[5\]/S  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[6\]/S  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[10\]/S  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[11\]/S  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[12\]/S  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[13\]/S  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[14\]/S  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/address_out_9\[15\]/S  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/chip_select_RNO/S  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/A  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/B  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI4G4R2\[0\]/B  spi_mode_config2_0/tx_state_RNI4G4R2\[0\]/Y  spi_mode_config2_0/tx_state_RNI1C1B3\[0\]/A  spi_mode_config2_0/tx_state_RNI1C1B3\[0\]/Y  spi_mode_config2_0/tx_state_RNI77VM3\[0\]/B  spi_mode_config2_0/tx_state_RNI77VM3\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/A  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/A  spi_mode_config2_0/state_b_RNIHU5U8\[1\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/C  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNIG8L24/B  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/mag_buffer_RNI6LHEU1\[3\]/S  memory_controller_0/mag_buffer_RNI6LHEU1\[3\]/Y  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/A  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/Y  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/A  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/init_RNI92743/B  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/C  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/A  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/A  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/A  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/A  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/Y  spi_mode_config2_0/byte_tracker_b_RNIUG4VD/A  spi_mode_config2_0/byte_tracker_b_RNIUG4VD/Y  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/A  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/B  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/A  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIST1U2\[3\]/A  spi_mode_config2_0/tx_state_RNIST1U2\[3\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/B  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_27\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_27\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNICUBM3\[1\]/A  spi_mode_config2_0/state_b_RNICUBM3\[1\]/Y  spi_mode_config2_0/state_b_RNICVCO5\[0\]/C  spi_mode_config2_0/state_b_RNICVCO5\[0\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/B  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/B  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/A  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/C  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/Y  spi_mode_config2_0/tx_state_RNI56K87\[1\]/A  spi_mode_config2_0/tx_state_RNI56K87\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/A  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/busy_hold_RNIMNPR22/C  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/S  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/Y  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/A  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/Y  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/A  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIQ2C6/B  spi_mode_config2_0/read_tracker_RNIQ2C6/Y  spi_mode_config2_0/read_tracker_RNIOQT8/A  spi_mode_config2_0/read_tracker_RNIOQT8/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/A  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/C  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/C  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/A  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/A  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/Y  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/C  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI96L8U1\[2\]/A  memory_controller_0/mag_prev_RNI96L8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/A  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/A  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/S  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/A  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/S  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/A  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/S  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/B  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIST1U2\[3\]/A  spi_mode_config2_0/tx_state_RNIST1U2\[3\]/Y  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/A  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/Y  spi_mode_config2_0/tx_state_RNI56K87\[1\]/A  spi_mode_config2_0/tx_state_RNI56K87\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/A  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/C  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/B  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/A  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/B  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/B  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i/A  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI1HD42/A  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI1HD42/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/A  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/byte_tracker_b_RNI1IE36/B  spi_mode_config2_0/byte_tracker_b_RNI1IE36/Y  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/C  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/B  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNILT7M6\[0\]/A  memory_controller_0/write_count_RNILT7M6\[0\]/Y  memory_controller_0/write_count_RNI9O6D82_1\[0\]/A  memory_controller_0/write_count_RNI9O6D82_1\[0\]/Y  memory_controller_0/busy_hold_RNIDR9IE4_0/A  memory_controller_0/busy_hold_RNIDR9IE4_0/Y  memory_controller_0/data_buffer_RNO_3\[50\]/B  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/C  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/Y  spi_mode_config2_0/state_b_RNIBMS44\[2\]/B  spi_mode_config2_0/state_b_RNIBMS44\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/A  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/A  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/A  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/Y  spi_mode_config2_0/state_b_RNICUBM3\[1\]/C  spi_mode_config2_0/state_b_RNICUBM3\[1\]/Y  spi_mode_config2_0/state_b_RNICVCO5\[0\]/C  spi_mode_config2_0/state_b_RNICVCO5\[0\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/B  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/A  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/A  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/A  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/A  memory_controller_0/schedule_1_RNIIMJ532_1\[3\]/Y  memory_controller_0/busy_hold_RNIMPMA94/A  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[60\]/A  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_0/B  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIFED62\[4\]/B  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/B  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[7\]/B  i2c_interface2_0/data_b_RNO_0\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/C  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/B  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m9/A  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/data_cntr_RNO\[0\]/C  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/B  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/B  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/B  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/A  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[14\]/A  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/A  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/A  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/Y  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/byte_out_a_1_sqmuxa_1/B  spi_mode_config2_0/byte_out_a_1_sqmuxa_1/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/A  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/C  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/B  spi_mode_config2_0/tx_state_RNIFVVL4\[0\]/Y  spi_mode_config2_0/tx_state_RNI56K87\[1\]/A  spi_mode_config2_0/tx_state_RNI56K87\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/A  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/cmd_out12_0_I_1/B  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_25\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_state_RNI0NLK3\[0\]/B  spi_mode_config2_0/tx_state_RNI0NLK3\[0\]/Y  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/B  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/Y  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/A  spi_mode_config2_0/state_b_RNIMJEKQ\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/S  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/B  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/B  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/B  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/S  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/S  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/B  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/S  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/S  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/B  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/S  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/Y  memory_controller_0/data_buffer_RNO_1\[60\]/B  memory_controller_0/data_buffer_RNO_1\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/B  spi_mode_config2_0/config_cntr_b_RNIBQND4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/B  spi_mode_config2_0/config_cntr_b_RNII1N48\[0\]/Y  spi_mode_config2_0/state_b_RNII2O6A\[2\]/B  spi_mode_config2_0/state_b_RNII2O6A\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNID4ST\[4\]/B  spi_mode_config2_0/miso_high_counter_RNID4ST\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/A  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[46\]/B  i2c_interface2_0/data_b_RNO_1\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/C  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[2\]/CLK  spi_mode_config2_0/miso_high_counter\[2\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/A  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/A  spi_mode_config2_0/tx_state_RNI30EL7\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIPLRTB\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[6\]/B  i2c_interface2_0/data_b_RNO_1\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/C  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/A  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/A  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[0\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[0\]/Y  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/A  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/Y  spi_mode_config2_0/state_b_RNIBMS44\[2\]/B  spi_mode_config2_0/state_b_RNIBMS44\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/B  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/B  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/A  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[6\]/A  i2c_interface2_0/data_b_RNO_1\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/C  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/B  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIDI9DG\[2\]/A  i2c_interface2_0/state_a_RNIDI9DG\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/A  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[78\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[76\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[74\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[72\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[70\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[68\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[66\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[64\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/num_cycles\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/data_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI5I203\[27\]/S  memory_controller_0/geig_buffer_RNI5I203\[27\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/B  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI3I403\[35\]/S  memory_controller_0/geig_buffer_RNI3I403\[35\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/A  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/S  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/A  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/S  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/A  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/S  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/A  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/S  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/A  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/S  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/A  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/S  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/A  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI9Q603\[47\]/S  memory_controller_0/geig_buffer_RNI9Q603\[47\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/A  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI5M603\[45\]/S  memory_controller_0/geig_buffer_RNI5M603\[45\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/A  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI1I603\[43\]/S  memory_controller_0/geig_buffer_RNI1I603\[43\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/A  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNITD603\[41\]/S  memory_controller_0/geig_buffer_RNITD603\[41\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/A  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIBQ403\[39\]/S  memory_controller_0/geig_buffer_RNIBQ403\[39\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/A  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNI7M403\[37\]/S  memory_controller_0/geig_buffer_RNI7M403\[37\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/A  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[12\]/Y  memory_controller_0/geig_buffer_RNIVD403\[33\]/S  memory_controller_0/geig_buffer_RNIVD403\[33\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/A  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIVB203\[24\]/S  memory_controller_0/geig_buffer_RNIVB203\[24\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/A  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIR9403\[31\]/S  memory_controller_0/geig_buffer_RNIR9403\[31\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/A  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIP7403\[30\]/S  memory_controller_0/geig_buffer_RNIP7403\[30\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/A  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI9M203\[29\]/S  memory_controller_0/geig_buffer_RNI9M203\[29\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/A  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI7K203\[28\]/S  memory_controller_0/geig_buffer_RNI7K203\[28\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/A  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI3G203\[26\]/S  memory_controller_0/geig_buffer_RNI3G203\[26\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/A  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI1E203\[25\]/S  memory_controller_0/geig_buffer_RNI1E203\[25\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/A  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI7I003\[19\]/S  memory_controller_0/geig_buffer_RNI7I003\[19\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/A  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI5G003\[18\]/S  memory_controller_0/geig_buffer_RNI5G003\[18\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/A  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI3E003\[17\]/S  memory_controller_0/geig_buffer_RNI3E003\[17\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/A  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNI1C003\[16\]/S  memory_controller_0/geig_buffer_RNI1C003\[16\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/A  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/C  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/S  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer_RNILVVV2\[10\]/S  memory_controller_0/geig_buffer_RNILVVV2\[10\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/A  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer_RNIN1003\[11\]/S  memory_controller_0/geig_buffer_RNIN1003\[11\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/A  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIP3003\[12\]/S  memory_controller_0/geig_buffer_RNIP3003\[12\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/A  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIT9203\[23\]/S  memory_controller_0/geig_buffer_RNIT9203\[23\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/A  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIP5203\[21\]/S  memory_controller_0/geig_buffer_RNIP5203\[21\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/A  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIN3203\[20\]/S  memory_controller_0/geig_buffer_RNIN3203\[20\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/A  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIV9003\[15\]/S  memory_controller_0/geig_buffer_RNIV9003\[15\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/A  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIT7003\[14\]/S  memory_controller_0/geig_buffer_RNIT7003\[14\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/A  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[12\]/Y  memory_controller_0/geig_buffer_RNIR5003\[13\]/S  memory_controller_0/geig_buffer_RNIR5003\[13\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/A  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/S  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/Y  memory_controller_0/data_buffer_RNO_0\[64\]/B  memory_controller_0/data_buffer_RNO_0\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/C  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/S  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/Y  memory_controller_0/data_buffer_RNO_0\[68\]/B  memory_controller_0/data_buffer_RNO_0\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/C  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/S  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/Y  memory_controller_0/data_buffer_RNO_0\[78\]/B  memory_controller_0/data_buffer_RNO_0\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/C  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/S  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/Y  memory_controller_0/data_buffer_RNO_0\[76\]/B  memory_controller_0/data_buffer_RNO_0\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/C  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/S  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/Y  memory_controller_0/data_buffer_RNO_0\[74\]/B  memory_controller_0/data_buffer_RNO_0\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/C  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNI56K87\[1\]/B  spi_mode_config2_0/tx_state_RNI56K87\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/A  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/B  spi_mode_config2_0/config_cntr_b_RNI6126B\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/B  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/A  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/B  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[2\]/B  i2c_interface2_0/data_b_RNO_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/A  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/A  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_33\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_33\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_31\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_31\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[12\]/B  i2c_interface2_0/data_b_RNO_0\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/C  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[34\]/B  i2c_interface2_0/data_b_RNO_0\[34\]/Y  i2c_interface2_0/data_b_RNO\[34\]/C  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/A  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/A  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[60\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[58\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[56\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[54\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[52\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[50\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[48\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_0\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/A  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/B  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[26\]/A  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[30\]/A  i2c_interface2_0/data_b_RNO_0\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/A  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNID4ST\[4\]/A  spi_mode_config2_0/miso_high_counter_RNID4ST\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/A  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/S  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/Y  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/A  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/A  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[42\]/C  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/S  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/A  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/A  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/A  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[5\]/C  i2c_interface2_0/data_b_RNO_1\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/C  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[3\]/C  i2c_interface2_0/data_b_RNO_1\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/C  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/B  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[8\]/B  i2c_interface2_0/data_b_RNO_0\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/B  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/S  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/Y  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/A  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/A  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/S  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/Y  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/A  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/A  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/S  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/Y  memory_controller_0/mag_buffer_RNIQISH44\[75\]/A  memory_controller_0/mag_buffer_RNIQISH44\[75\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/A  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/S  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/Y  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/A  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/A  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/S  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/Y  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/A  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/A  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/S  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/Y  memory_controller_0/mag_buffer_RNITIPH44\[67\]/A  memory_controller_0/mag_buffer_RNITIPH44\[67\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/A  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/S  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/Y  memory_controller_0/mag_buffer_RNINCPH44\[65\]/A  memory_controller_0/mag_buffer_RNINCPH44\[65\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/A  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/S  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/A  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/S  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/A  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/S  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/A  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/S  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/A  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNILRJA3\[2\]/S  memory_controller_0/geig_buffer_RNILRJA3\[2\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/A  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/A  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[2\]/A  i2c_interface2_0/data_b_RNO_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/C  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[7\]/A  i2c_interface2_0/data_b_RNO_0\[7\]/Y  i2c_interface2_0/data_b_RNO\[7\]/C  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/A  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/B  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/S  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/Y  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/A  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/A  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/B  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI6UKCB\[6\]/B  spi_mode_config2_0/byte_out_b_RNI6UKCB\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/S  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/Y  memory_controller_0/data_buffer_9_0_a3_1\[42\]/B  memory_controller_0/data_buffer_9_0_a3_1\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/A  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/we/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/A  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/A  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[12\]/A  i2c_interface2_0/data_b_RNO_0\[12\]/Y  i2c_interface2_0/data_b_RNO\[12\]/C  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[8\]/A  i2c_interface2_0/data_b_RNO_0\[8\]/Y  i2c_interface2_0/data_b_RNO\[8\]/C  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/A  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[12\]/Y  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/S  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/Y  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/A  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/Y  memory_controller_0/data_buffer_RNI40V4F4\[1\]/A  memory_controller_0/data_buffer_RNI40V4F4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_21\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNI89BF3/C  i2c_interface2_0/init_RNI89BF3/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/A  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/B  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/B  spi_mode_config2_0/tx_state_RNIJSH71\[3\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/B  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/B  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[13\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/A  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[13\]/B  i2c_interface2_0/data_b_RNO_0\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_b_RNIMBAJ9\[3\]/C  spi_mode_config2_0/byte_out_b_RNIMBAJ9\[3\]/Y  spi_mode_config2_0/byte_out_b_RNIM3JMO\[3\]/A  spi_mode_config2_0/byte_out_b_RNIM3JMO\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/C  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[0\]/A  spi_mode_config2_0/tx_state_RNIJLDO\[0\]/Y  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/A  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/Y  spi_mode_config2_0/state_b_RNIBMS44\[2\]/B  spi_mode_config2_0/state_b_RNIBMS44\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNISPK09\[6\]/B  spi_mode_config2_0/config_cntr_b_RNISPK09\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_14\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[6\]/CLK  spi_mode_config2_0/miso_high_counter\[6\]/Q  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/A  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/B  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/A  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_2\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[17\]/B  i2c_interface2_0/data_b_RNO_0\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/S  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[19\]/B  i2c_interface2_0/data_b_RNO_0\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/S  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[23\]/B  i2c_interface2_0/data_b_RNO_0\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/S  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[21\]/B  i2c_interface2_0/data_b_RNO_0\[21\]/Y  i2c_interface2_0/data_b_RNO\[21\]/S  i2c_interface2_0/data_b_RNO\[21\]/Y  i2c_interface2_0/data_b\[21\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_26\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_26\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/B  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_19\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_14\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[11\]/A  i2c_interface2_0/data_b_RNO_0\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/C  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[13\]/A  i2c_interface2_0/data_b_RNO_0\[13\]/Y  i2c_interface2_0/data_b_RNO\[13\]/C  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/A  memory_controller_0/mag_prev_RNIBAN8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/A  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/Y  memory_controller_0/mag_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI98N8U1\[2\]/A  memory_controller_0/mag_prev_RNI98N8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/A  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/Y  memory_controller_0/mag_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNIECM8U1\[2\]/A  memory_controller_0/mag_prev_RNIECM8U1\[2\]/Y  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/A  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/Y  memory_controller_0/mag_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_6\[2\]/Y  memory_controller_0/mag_prev_RNI96L8U1\[2\]/A  memory_controller_0/mag_prev_RNI96L8U1\[2\]/Y  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/A  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/Y  memory_controller_0/mag_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[16\]/B  i2c_interface2_0/data_b_RNO_1\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/C  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[20\]/B  i2c_interface2_0/data_b_RNO_1\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/C  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/A  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_14\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[16\]/A  i2c_interface2_0/data_b_RNO_1\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/C  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[24\]/A  i2c_interface2_0/data_b_RNO_1\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/C  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[20\]/A  i2c_interface2_0/data_b_RNO_1\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/C  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/B  i2c_interface2_0/ctr_a_RNI63G01_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[28\]/A  i2c_interface2_0/data_b_RNO_1\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/C  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/B  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/A  spi_mode_config2_0/config_cntr_b_RNIH1A2B\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_RNI89BF3/A  i2c_interface2_0/init_RNI89BF3/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/A  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[27\]/B  i2c_interface2_0/data_b_RNO_0\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/S  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[25\]/B  i2c_interface2_0/data_b_RNO_0\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/S  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[31\]/B  i2c_interface2_0/data_b_RNO_0\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/S  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/B  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/B  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/A  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/A  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/B  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/A  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[26\]/A  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/B  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/B  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/S  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/A  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/A  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/A  memory_controller_0/schedule_1_RNIIMJ532_0\[3\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/S  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/C  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/S  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/B  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[10\]/B  i2c_interface2_0/data_b_RNO_1\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/C  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[24\]/B  i2c_interface2_0/data_b_RNO_1\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/C  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[28\]/B  i2c_interface2_0/data_b_RNO_1\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/C  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/B  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/B  spi_mode_config2_0/byte_out_b_RNIFO5V7\[3\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/C  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/B  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/sda_a_RNO_12/C  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[35\]/A  i2c_interface2_0/data_b_RNO_0\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/S  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[43\]/A  i2c_interface2_0/data_b_RNO_0\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/S  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/schedule_1_RNIHUEE1\[2\]/B  memory_controller_0/schedule_1_RNIHUEE1\[2\]/Y  memory_controller_0/schedule_1_RNIO1684\[2\]/A  memory_controller_0/schedule_1_RNIO1684\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[0\]/C  memory_controller_0/schedule_2_RNO_0\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[16\]/A  i2c_interface2_0/data_b_RNO_0\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/A  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[20\]/A  i2c_interface2_0/data_b_RNO_0\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/A  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNIAJ362\[1\]/A  spi_mode_config2_0/state_b_RNIAJ362\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[45\]/A  i2c_interface2_0/data_b_RNO_0\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/S  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[37\]/A  i2c_interface2_0/data_b_RNO_0\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/S  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_21\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/S  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/A  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/S  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/A  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/S  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/A  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/A  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/Y  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/B  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_26\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_26\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_20\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_5/B  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/A  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_26\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_26\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_20\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_cntr_RNI6O1I\[1\]/B  i2c_interface2_0/data_cntr_RNI6O1I\[1\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/A  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/A  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/A  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/Y  spi_mode_config2_0/state_b_RNI7GAV2\[1\]/A  spi_mode_config2_0/state_b_RNI7GAV2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_20\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[5\]/A  i2c_interface2_0/data_b_RNO_1\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/C  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/A  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/A  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/A  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/A  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/A  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[18\]/A  i2c_interface2_0/data_b_RNO_1\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/C  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNI63G01\[1\]/A  i2c_interface2_0/ctr_a_RNI63G01\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[26\]/A  i2c_interface2_0/data_b_RNO_1\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/C  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[18\]/B  i2c_interface2_0/data_b_RNO_1\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/C  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[22\]/B  i2c_interface2_0/data_b_RNO_1\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/C  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO\[7\]/B  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/A  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[3\]/A  i2c_interface2_0/data_b_RNO_1\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/C  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[24\]/A  i2c_interface2_0/data_b_RNO_0\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/A  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[28\]/A  i2c_interface2_0/data_b_RNO_0\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/A  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/A  i2c_interface2_0/data_cntr_RNI6O1I_0\[1\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/A  i2c_interface2_0/data_cntr_RNIIJ921_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/A  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/B  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/data_cntr_RNO\[1\]/B  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/B  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/Y  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNO\[13\]/A  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNIAJ362\[1\]/A  spi_mode_config2_0/state_b_RNIAJ362\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI6O1I\[1\]/A  i2c_interface2_0/data_cntr_RNI6O1I\[1\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/A  i2c_interface2_0/data_cntr_RNIIJ921_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/A  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/B  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m6_0/B  i2c_interface2_0/un1_data_cntr_1_m6_0/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[26\]/B  i2c_interface2_0/data_b_RNO_1\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/C  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/B  i2c_interface2_0/data_cntr_RNIIJ921_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[30\]/B  i2c_interface2_0/data_b_RNO_1\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/C  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/C  spi_mode_config2_0/tx_state_RNIPADT4\[4\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/A  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/B  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_state_RNIRIRL4\[0\]/C  spi_mode_config2_0/tx_state_RNIRIRL4\[0\]/Y  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/C  spi_mode_config2_0/config_cntr_b_RNIJA65A\[6\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_3\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIC20M1\[3\]/A  spi_mode_config2_0/tx_state_RNIC20M1\[3\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/B  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_28\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_24\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/A  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/B  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/A  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_13\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_1\[2\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/C  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[7\]/CLK  spi_mode_config2_0/read_data\[7\]/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/A  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNIG8L24/B  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_tracker_RNIG8L24/A  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/C  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/S  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/A  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/S  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/A  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[0\]/S  spi_mode_config2_0/byte_out_a_RNO_16\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_11\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/cmd_out12_0_I_4/B  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO\[11\]/B  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[31\]/S  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[55\]/S  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[35\]/S  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[63\]/S  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_1/B  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[41\]/S  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_state_RNIQ0F34\[0\]/B  spi_mode_config2_0/tx_state_RNIQ0F34\[0\]/Y  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/C  spi_mode_config2_0/tx_state_RNIN1BC9\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNI52UL\[1\]/A  spi_mode_config2_0/read_data_RNI52UL\[1\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/A  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/B  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_20\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_15\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_8/B  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/A  memory_controller_0/schedule_1_RNIOUDN4_0\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/B  memory_controller_0/schedule_1_RNIKDHK22_6\[3\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/B  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO\[13\]/B  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/B  spi_mode_config2_0/config_cntr_b_RNI3UD0B\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/A  spi_mode_config2_0/config_cntr_b_RNIDT92B\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/C  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/C  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/B  spi_mode_config2_0/state_b_0_RNIVIP69\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/B  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/A  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/Y  spi_mode_config2_0/state_b_RNI7GAV2\[1\]/A  spi_mode_config2_0/state_b_RNI7GAV2\[1\]/Y  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/B  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/B  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/oe/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/C  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/B  i2c_interface2_0/un1_data_cntr_1_ADD_4x4_fast_I13_Y_0/Y  i2c_interface2_0/data_cntr_RNO\[3\]/B  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/A  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_14\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO\[1\]/A  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_16\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/A  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO\[4\]/B  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO\[2\]/B  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/C  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/data_cntr_RNO_0\[1\]/A  i2c_interface2_0/data_cntr_RNO_0\[1\]/Y  i2c_interface2_0/data_cntr_RNO\[1\]/C  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNI433562/B  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_6/B  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562_2/B  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/Y  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/B  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/B  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/Y  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/A  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/A  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[14\]/A  i2c_interface2_0/data_b_RNO_1\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/C  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/Y  i2c_interface2_0/data_b_RNO_1\[10\]/A  i2c_interface2_0/data_b_RNO_1\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/C  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/A  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO\[6\]/A  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/B  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI433562/A  memory_controller_0/busy_hold_RNI433562/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/C  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/B  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO\[15\]/A  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO\[47\]/A  i2c_interface2_0/data_b_RNO\[47\]/Y  i2c_interface2_0/data_b\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/A  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/B  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO\[12\]/A  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO\[34\]/A  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/B  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/data_cntr_RNO_0\[3\]/B  i2c_interface2_0/data_cntr_RNO_0\[3\]/Y  i2c_interface2_0/data_cntr_RNO\[3\]/C  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/A  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/B  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_b_RNO\[0\]/A  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/write_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNI85MD2\[3\]/C  spi_mode_config2_0/tx_state_RNI85MD2\[3\]/Y  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/B  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/C  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/B  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_35\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_35\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_31\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI4MTPB\[1\]/B  spi_mode_config2_0/byte_out_b_RNI4MTPB\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_4\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[10\]/A  i2c_interface2_0/data_b_RNO_0\[10\]/Y  i2c_interface2_0/data_b_RNO\[10\]/A  i2c_interface2_0/data_b_RNO\[10\]/Y  i2c_interface2_0/data_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO\[8\]/A  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO\[40\]/A  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_2\[2\]/C  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/C  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_2\[4\]/C  spi_mode_config2_0/tx_state_RNO_2\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[38\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[37\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[36\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[35\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[34\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[9\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[8\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[7\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[6\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[5\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[4\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[3\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[2\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[0\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[33\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[31\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[30\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[29\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[28\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[27\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[26\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[25\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[24\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[23\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[22\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[21\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[20\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[19\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[18\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[17\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[16\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[15\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[14\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[13\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[12\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[11\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[10\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/C  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m6_0/A  i2c_interface2_0/un1_data_cntr_1_m6_0/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_0_RNID77J1\[1\]/C  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/C  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI52UL\[1\]/B  spi_mode_config2_0/read_data_RNI52UL\[1\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/A  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_tracker_RNIC6UE1/B  spi_mode_config2_0/read_tracker_RNIC6UE1/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[15\]/B  i2c_interface2_0/data_b_RNO_0\[15\]/Y  i2c_interface2_0/data_b_RNO\[15\]/C  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[3\]/A  i2c_interface2_0/data_b_RNO_0\[3\]/Y  i2c_interface2_0/data_b_RNO\[3\]/A  i2c_interface2_0/data_b_RNO\[3\]/Y  i2c_interface2_0/data_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_3\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[11\]/B  i2c_interface2_0/data_b_RNO_0\[11\]/Y  i2c_interface2_0/data_b_RNO\[11\]/C  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[9\]/B  i2c_interface2_0/data_b_RNO_0\[9\]/Y  i2c_interface2_0/data_b_RNO\[9\]/C  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/A  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/S  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/Y  memory_controller_0/mag_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/S  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/Y  memory_controller_0/mag_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/S  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/Y  memory_controller_0/mag_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/Y  i2c_interface2_0/data_b_RNO\[13\]/A  i2c_interface2_0/data_b_RNO\[13\]/Y  i2c_interface2_0/data_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051_1\[1\]/Y  i2c_interface2_0/data_b_RNO\[11\]/A  i2c_interface2_0/data_b_RNO\[11\]/Y  i2c_interface2_0/data_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIUQUT1\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_RNIF9N32/B  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/A  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/B  spi_mode_config2_0/tx_state_RNIGGCP8\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/A  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/B  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_34\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_1\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[14\]/A  i2c_interface2_0/data_b_RNO_0\[14\]/Y  i2c_interface2_0/data_b_RNO\[14\]/A  i2c_interface2_0/data_b_RNO\[14\]/Y  i2c_interface2_0/data_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI433562_0/C  memory_controller_0/busy_hold_RNI433562_0/Y  memory_controller_0/data_buffer_RNO_0\[32\]/B  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/C  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_tracker_RNIG8L24/A  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[32\]/C  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/S  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[0\]/A  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/A  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_5\[3\]/Y  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/A  memory_controller_0/schedule_1_RNICFNS62_0\[3\]/Y  memory_controller_0/read_prev_RNIPMFLK4/A  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[44\]/C  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/S  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[30\]/B  i2c_interface2_0/data_b_RNO_0\[30\]/Y  i2c_interface2_0/data_b_RNO\[30\]/A  i2c_interface2_0/data_b_RNO\[30\]/Y  i2c_interface2_0/data_b\[30\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[18\]/B  i2c_interface2_0/data_b_RNO_0\[18\]/Y  i2c_interface2_0/data_b_RNO\[18\]/A  i2c_interface2_0/data_b_RNO\[18\]/Y  i2c_interface2_0/data_b\[18\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[26\]/B  i2c_interface2_0/data_b_RNO_0\[26\]/Y  i2c_interface2_0/data_b_RNO\[26\]/A  i2c_interface2_0/data_b_RNO\[26\]/Y  i2c_interface2_0/data_b\[26\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[22\]/B  i2c_interface2_0/data_b_RNO_0\[22\]/Y  i2c_interface2_0/data_b_RNO\[22\]/A  i2c_interface2_0/data_b_RNO\[22\]/Y  i2c_interface2_0/data_b\[22\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/B  spi_mode_config2_0/config_cntr_b_RNIAMVJ4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[1\]/C  i2c_interface2_0/data_cntr_RNIBA051\[1\]/Y  i2c_interface2_0/data_b_RNO\[9\]/B  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[1\]/C  i2c_interface2_0/data_cntr_RNIBA051\[1\]/Y  i2c_interface2_0/data_b_RNO\[12\]/B  i2c_interface2_0/data_b_RNO\[12\]/Y  i2c_interface2_0/data_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[1\]/C  i2c_interface2_0/data_cntr_RNIBA051\[1\]/Y  i2c_interface2_0/data_b_RNO\[8\]/B  i2c_interface2_0/data_b_RNO\[8\]/Y  i2c_interface2_0/data_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[1\]/C  i2c_interface2_0/data_cntr_RNIBA051\[1\]/Y  i2c_interface2_0/data_b_RNO\[15\]/B  i2c_interface2_0/data_b_RNO\[15\]/Y  i2c_interface2_0/data_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[36\]/C  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/S  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[46\]/A  i2c_interface2_0/data_b_RNO_1\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/C  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/B  i2c_interface2_0/ctr_a_RNIDCPT_6\[2\]/Y  i2c_interface2_0/data_b_RNO_1\[0\]/B  i2c_interface2_0/data_b_RNO_1\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/C  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/A  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/C  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/C  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/C  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_1\[39\]/A  i2c_interface2_0/data_b_RNO_1\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/C  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/A  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIT0871\[2\]/B  i2c_interface2_0/state_a_RNIT0871\[2\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/A  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO_1\[4\]/B  spi_mode_config2_0/tx_state_RNO_1\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/A  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/C  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[43\]/B  i2c_interface2_0/data_b_RNO_0\[43\]/Y  i2c_interface2_0/data_b_RNO\[43\]/S  i2c_interface2_0/data_b_RNO\[43\]/Y  i2c_interface2_0/data_b\[43\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[45\]/B  i2c_interface2_0/data_b_RNO_0\[45\]/Y  i2c_interface2_0/data_b_RNO\[45\]/S  i2c_interface2_0/data_b_RNO\[45\]/Y  i2c_interface2_0/data_b\[45\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/A  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/C  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[1\]/C  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/B  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[35\]/B  i2c_interface2_0/data_b_RNO_0\[35\]/Y  i2c_interface2_0/data_b_RNO\[35\]/S  i2c_interface2_0/data_b_RNO\[35\]/Y  i2c_interface2_0/data_b\[35\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[37\]/B  i2c_interface2_0/data_b_RNO_0\[37\]/Y  i2c_interface2_0/data_b_RNO\[37\]/S  i2c_interface2_0/data_b_RNO\[37\]/Y  i2c_interface2_0/data_b\[37\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/B  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/C  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rxbytes_numbytes\[4\]/CLK  spi_mode_config2_0/rxbytes_numbytes\[4\]/Q  spi_mode_config2_0/byte_out_a_RNO_37\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_37\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_0\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[5\]/A  i2c_interface2_0/data_b_RNO_0\[5\]/Y  i2c_interface2_0/data_b_RNO\[5\]/A  i2c_interface2_0/data_b_RNO\[5\]/Y  i2c_interface2_0/data_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[39\]/C  i2c_interface2_0/data_b_RNO_0\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/A  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO\[33\]/A  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_5\[2\]/Y  i2c_interface2_0/data_b_RNO\[9\]/A  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIUUCV\[0\]/A  memory_controller_0/write_count_RNIUUCV\[0\]/Y  memory_controller_0/schedule_1_RNIURKE1\[3\]/A  memory_controller_0/schedule_1_RNIURKE1\[3\]/Y  memory_controller_0/schedule_1_RNIIMJ532\[3\]/A  memory_controller_0/schedule_1_RNIIMJ532\[3\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/S  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[4\]/A  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_1\[3\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/B  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/A  i2c_interface2_0/ctr_a_RNIDCPT_2\[2\]/Y  i2c_interface2_0/data_b_RNO_0\[4\]/B  i2c_interface2_0/data_b_RNO_0\[4\]/Y  i2c_interface2_0/data_b_RNO\[4\]/C  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/C  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_hold_RNO\[1\]/A  i2c_interface2_0/state_hold_RNO\[1\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/C  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/S  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/A  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[33\]/A  i2c_interface2_0/data_b_RNO_0\[33\]/Y  i2c_interface2_0/data_b_RNO\[33\]/C  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[12\]/A  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs0/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs2/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[40\]/A  i2c_interface2_0/data_b_RNO_0\[40\]/Y  i2c_interface2_0/data_b_RNO\[40\]/C  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNI8EMP\[10\]/B  spi_mode_config2_0/miso_high_counter_RNI8EMP\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/C  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[78\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[77\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[76\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[75\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[74\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[73\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[72\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[71\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[70\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[69\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[68\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[67\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_out\[79\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/B  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[28\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[47\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[33\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[32\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[31\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[30\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/B  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[29\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[66\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[59\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[58\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[57\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[56\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[55\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[54\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[53\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[52\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[51\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[50\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[49\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/B  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[48\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[0\]/B  i2c_interface2_0/data_cntr_RNIBA051\[0\]/Y  i2c_interface2_0/data_b_RNO\[40\]/B  i2c_interface2_0/data_b_RNO\[40\]/Y  i2c_interface2_0/data_b\[40\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051\[0\]/B  i2c_interface2_0/data_cntr_RNIBA051\[0\]/Y  i2c_interface2_0/data_b_RNO\[47\]/B  i2c_interface2_0/data_b_RNO\[47\]/Y  i2c_interface2_0/data_b\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBA051_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[33\]/B  i2c_interface2_0/data_b_RNO\[33\]/Y  i2c_interface2_0/data_b\[33\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[0\]/B  i2c_interface2_0/data_cntr_RNIBA051_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[34\]/B  i2c_interface2_0/data_b_RNO\[34\]/Y  i2c_interface2_0/data_b\[34\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/S  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/Y  memory_controller_0/mag_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/S  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/Y  memory_controller_0/mag_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/S  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/Y  memory_controller_0/mag_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/S  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/Y  memory_controller_0/mag_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/S  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/Y  memory_controller_0/mag_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/S  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/Y  memory_controller_0/mag_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/S  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/Y  memory_controller_0/mag_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/S  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/Y  memory_controller_0/mag_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/S  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/Y  memory_controller_0/mag_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1\[2\]/Y  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/S  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/Y  memory_controller_0/mag_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[0\]/C  i2c_interface2_0/data_b_RNO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/B  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/A  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIT0871\[2\]/B  i2c_interface2_0/state_a_RNIT0871\[2\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/A  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/B  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/A  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[4\]/A  i2c_interface2_0/data_b_RNO\[4\]/Y  i2c_interface2_0/data_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/B  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/A  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[2\]/A  i2c_interface2_0/data_b_RNO\[2\]/Y  i2c_interface2_0/data_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/B  i2c_interface2_0/data_cntr_RNIVEOK\[1\]/Y  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/A  i2c_interface2_0/data_cntr_RNIBA051_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[7\]/A  i2c_interface2_0/data_b_RNO\[7\]/Y  i2c_interface2_0/data_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/B  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_0\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[46\]/C  i2c_interface2_0/data_b_RNO_0\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/A  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/C  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/B  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNI8EMP\[10\]/A  spi_mode_config2_0/miso_high_counter_RNI8EMP\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/C  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI85MD2\[3\]/A  spi_mode_config2_0/tx_state_RNI85MD2\[3\]/Y  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/B  spi_mode_config2_0/tx_state_RNICKFA6\[3\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/C  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNIMNPR22/A  memory_controller_0/busy_hold_RNIMNPR22/Y  memory_controller_0/busy_hold_RNI433562_2/A  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIMPMA94/B  memory_controller_0/busy_hold_RNIMPMA94/Y  memory_controller_0/data_buffer_RNO_3\[62\]/A  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/A  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/C  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_8\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_8\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_6_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_6\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/A  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIOUDN4\[3\]/A  memory_controller_0/schedule_1_RNIOUDN4\[3\]/Y  memory_controller_0/read_prev_RNIMNS982/A  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_10\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/C  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/data_mode_RNI774Q2\[0\]/C  i2c_interface2_0/data_mode_RNI774Q2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/B  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/byte_tracker_b_RNIUH1U4/C  spi_mode_config2_0/byte_tracker_b_RNIUH1U4/Y  spi_mode_config2_0/byte_tracker_b_RNIUG4VD/C  spi_mode_config2_0/byte_tracker_b_RNIUG4VD/Y  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/A  spi_mode_config2_0/byte_tracker_b_RNI6JT1N/Y  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/B  spi_mode_config2_0/byte_out_b_RNI7DC2G1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[3\]/CLK  spi_mode_config2_0/tx_free_bytes\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/A  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6_1\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/A  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[28\]/B  i2c_interface2_0/data_b_RNO_0\[28\]/Y  i2c_interface2_0/data_b_RNO\[28\]/A  i2c_interface2_0/data_b_RNO\[28\]/Y  i2c_interface2_0/data_b\[28\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[16\]/B  i2c_interface2_0/data_b_RNO_0\[16\]/Y  i2c_interface2_0/data_b_RNO\[16\]/A  i2c_interface2_0/data_b_RNO\[16\]/Y  i2c_interface2_0/data_b\[16\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[24\]/B  i2c_interface2_0/data_b_RNO_0\[24\]/Y  i2c_interface2_0/data_b_RNO\[24\]/A  i2c_interface2_0/data_b_RNO\[24\]/Y  i2c_interface2_0/data_b\[24\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[20\]/B  i2c_interface2_0/data_b_RNO_0\[20\]/Y  i2c_interface2_0/data_b_RNO\[20\]/A  i2c_interface2_0/data_b_RNO\[20\]/Y  i2c_interface2_0/data_b\[20\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/read_tracker_RNI750I6/C  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/C  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/Y  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/A  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/Y  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/A  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/read_prev_RNI2ABL5/B  memory_controller_0/read_prev_RNI2ABL5/Y  memory_controller_0/read_prev_RNIMNS982/S  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/B  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/ctr_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/B  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/ctr_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/B  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/ctr_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118_0\[6\]/Y  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/B  spi_mode_config2_0/byte_out_a_19_i_a2_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNISPK09\[6\]/B  spi_mode_config2_0/config_cntr_b_RNISPK09\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/B  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/Y  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/C  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[6\]/C  i2c_interface2_0/data_b_RNO_0\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/B  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNID7LL\[1\]/B  i2c_interface2_0/state_hold_RNID7LL\[1\]/Y  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/C  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/B  spi_mode_config2_0/tx_state_RNIQGJ48\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI6UKCB\[6\]/B  spi_mode_config2_0/byte_out_b_RNI6UKCB\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/C  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/C  i2c_interface2_0/data_cntr_RNI2PBO\[0\]/Y  i2c_interface2_0/data_b_RNO\[46\]/B  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/A  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/B  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/C  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/scl_enable_RNO_0/A  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[36\]/B  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/S  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[32\]/A  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/S  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ_2\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[44\]/B  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/S  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/B  i2c_interface2_0/data_cntr_RNI2PBO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[39\]/B  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_tracker_RNI750I6/B  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/C  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/C  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/Y  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/A  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/Y  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/A  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/A  spi_mode_config2_0/state_b_0_RNI7END3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_10\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/C  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/C  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/un1_data_cntr_1_m12/A  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/C  spi_mode_config2_0/tx_state_RNI8UJD8\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_12\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/A  spi_mode_config2_0/chip_state_RNI8JR52\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNIB2456/C  spi_mode_config2_0/byte_tracker_b_0_RNIB2456/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/A  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/tx_state_RNID110A\[0\]/A  spi_mode_config2_0/tx_state_RNID110A\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[11\]/A  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/C  spi_mode_config2_0/tx_state_RNIEUQT3\[3\]/Y  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/A  spi_mode_config2_0/tx_state_RNIKPO94\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_24/A  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/A  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_24/A  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/C  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNISLDS5_0\[1\]/Y  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/C  spi_mode_config2_0/tx_state_RNIDHJU7\[0\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNICP6FC/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/B  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/byte_out_a_RNO_5\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/C  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/A  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIUS118\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/C  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/C  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/Y  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/A  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/A  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[1\]/B  i2c_interface2_0/state_a_RNIB7OR2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_5\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_5\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/B  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_10\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNI750I6/A  spi_mode_config2_0/read_tracker_RNI750I6/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_16/A  i2c_interface2_0/un5_wait_ctr_I_16/Y  i2c_interface2_0/un5_wait_ctr_I_17/A  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/B  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/B  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/B  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/B  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_19\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/data_cntr_RNO\[0\]/A  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/B  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/Y  i2c_interface2_0/force_reset_2_RNITDVA2/A  i2c_interface2_0/force_reset_2_RNITDVA2/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/B  spi_mode_config2_0/miso_high_counter_RNID4ST\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/B  spi_mode_config2_0/miso_high_counter_RNIQ8OR1\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/B  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_19/B  i2c_interface2_0/un5_wait_ctr_I_19/Y  i2c_interface2_0/un5_wait_ctr_I_20/A  i2c_interface2_0/un5_wait_ctr_I_20/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[19\]/A  i2c_interface2_0/data_b_RNO_0\[19\]/Y  i2c_interface2_0/data_b_RNO\[19\]/S  i2c_interface2_0/data_b_RNO\[19\]/Y  i2c_interface2_0/data_b\[19\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[31\]/A  i2c_interface2_0/data_b_RNO_0\[31\]/Y  i2c_interface2_0/data_b_RNO\[31\]/S  i2c_interface2_0/data_b_RNO\[31\]/Y  i2c_interface2_0/data_b\[31\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[23\]/A  i2c_interface2_0/data_b_RNO_0\[23\]/Y  i2c_interface2_0/data_b_RNO\[23\]/S  i2c_interface2_0/data_b_RNO\[23\]/Y  i2c_interface2_0/data_b\[23\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/B  i2c_interface2_0/ctr_a_RNITHRJ\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[27\]/A  i2c_interface2_0/data_b_RNO_0\[27\]/Y  i2c_interface2_0/data_b_RNO\[27\]/S  i2c_interface2_0/data_b_RNO\[27\]/Y  i2c_interface2_0/data_b\[27\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_30/A  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[17\]/A  i2c_interface2_0/data_b_RNO_0\[17\]/Y  i2c_interface2_0/data_b_RNO\[17\]/S  i2c_interface2_0/data_b_RNO\[17\]/Y  i2c_interface2_0/data_b\[17\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[29\]/A  i2c_interface2_0/data_b_RNO_0\[29\]/Y  i2c_interface2_0/data_b_RNO\[29\]/S  i2c_interface2_0/data_b_RNO\[29\]/Y  i2c_interface2_0/data_b\[29\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[21\]/A  i2c_interface2_0/data_b_RNO_0\[21\]/Y  i2c_interface2_0/data_b_RNO\[21\]/S  i2c_interface2_0/data_b_RNO\[21\]/Y  i2c_interface2_0/data_b\[21\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/A  i2c_interface2_0/ctr_a_RNITHRJ_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[25\]/A  i2c_interface2_0/data_b_RNO_0\[25\]/Y  i2c_interface2_0/data_b_RNO\[25\]/S  i2c_interface2_0/data_b_RNO\[25\]/Y  i2c_interface2_0/data_b\[25\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNO\[0\]/B  sram_interface_0/write_counter_RNO\[0\]/Y  sram_interface_0/write_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/S  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/S  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/S  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/S  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/S  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/S  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/S  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/S  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/S  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/S  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/S  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/S  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/S  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/S  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/S  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/S  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/S  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/S  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/S  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/C  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_24/A  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/A  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNISUCS3/B  i2c_interface2_0/force_reset_0_RNISUCS3/Y  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_3\[2\]/Y  memory_controller_0/mag_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[26\]/CLK  memory_controller_0/mag_prev\[26\]/Q  memory_controller_0/mag_prev_RNIO7JQ\[26\]/A  memory_controller_0/mag_prev_RNIO7JQ\[26\]/Y  memory_controller_0/mag_prev_RNI2V3L1\[10\]/C  memory_controller_0/mag_prev_RNI2V3L1\[10\]/Y  memory_controller_0/mag_prev_RNI8LRA3\[10\]/C  memory_controller_0/mag_prev_RNI8LRA3\[10\]/Y  memory_controller_0/mag_prev_RNI80LL6\[27\]/C  memory_controller_0/mag_prev_RNI80LL6\[27\]/Y  memory_controller_0/mag_prev_RNII8GBD\[12\]/C  memory_controller_0/mag_prev_RNII8GBD\[12\]/Y  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/C  memory_controller_0/mag_prev_RNIMPRPQ\[2\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/A  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_19/A  i2c_interface2_0/un5_wait_ctr_I_19/Y  i2c_interface2_0/un5_wait_ctr_I_20/A  i2c_interface2_0/un5_wait_ctr_I_20/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_31/A  i2c_interface2_0/un5_wait_ctr_I_31/Y  i2c_interface2_0/un5_wait_ctr_I_32/A  i2c_interface2_0/un5_wait_ctr_I_32/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIN4FE1\[3\]/A  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/B  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_36/A  i2c_interface2_0/un5_wait_ctr_I_36/Y  i2c_interface2_0/un5_wait_ctr_I_37/A  i2c_interface2_0/un5_wait_ctr_I_37/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/A  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI433562_1/C  memory_controller_0/busy_hold_RNI433562_1/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_34/B  i2c_interface2_0/un5_wait_ctr_I_34/Y  i2c_interface2_0/un5_wait_ctr_I_35/A  i2c_interface2_0/un5_wait_ctr_I_35/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/init_RNIQH634/A  i2c_interface2_0/init_RNIQH634/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_0\[0\]/Y  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/A  i2c_interface2_0/data_cntr_RNI2PBO\[1\]/Y  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/B  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/init_RNIQH634/A  i2c_interface2_0/init_RNIQH634/Y  i2c_interface2_0/sda_a_RNO_0/C  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNISMNQ3\[1\]/B  i2c_interface2_0/state_a_RNISMNQ3\[1\]/Y  i2c_interface2_0/force_reset_3_RNIBKM47/C  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNID77J1\[1\]/B  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNID77J1\[1\]/B  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[41\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNID77J1\[1\]/B  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[40\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNID77J1\[1\]/B  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[39\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/B  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[33\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/C  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/A  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/A  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/B  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rxbytes_numbytes\[5\]/CLK  spi_mode_config2_0/rxbytes_numbytes\[5\]/Q  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_cycle_RNO/A  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/A  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/schedule_RNILEK082_0\[5\]/B  memory_controller_0/schedule_RNILEK082_0\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/B  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_data_RNI9USF4\[4\]/A  spi_mode_config2_0/read_data_RNI9USF4\[4\]/Y  spi_mode_config2_0/state_a_RNO_2\[0\]/A  spi_mode_config2_0/state_a_RNO_2\[0\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/A  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/A  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNID7LL\[1\]/A  i2c_interface2_0/state_hold_RNID7LL\[1\]/Y  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/C  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/B  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/geig_counts_RNI88F31\[6\]/B  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/Y  i2c_interface2_0/state_a_RNI8KED2\[2\]/B  i2c_interface2_0/state_a_RNI8KED2\[2\]/Y  i2c_interface2_0/state_a_RNISMNQ3\[1\]/A  i2c_interface2_0/state_a_RNISMNQ3\[1\]/Y  i2c_interface2_0/force_reset_3_RNIBKM47/C  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/B  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_hold_RNID7LL\[1\]/C  i2c_interface2_0/state_hold_RNID7LL\[1\]/Y  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/C  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI66UO\[0\]/B  spi_mode_config2_0/tx_state_RNI66UO\[0\]/Y  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/A  spi_mode_config2_0/tx_state_RNIUM0L1\[0\]/Y  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/A  spi_mode_config2_0/tx_state_RNIDAGB5\[3\]/Y  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/A  spi_mode_config2_0/state_b_RNIFO5V7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/A  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNI74UL\[0\]/B  spi_mode_config2_0/read_data_RNI74UL\[0\]/Y  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/C  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNI74UL\[0\]/B  spi_mode_config2_0/read_data_RNI74UL\[0\]/Y  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/C  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/B  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_tracker_RNIG8L24/A  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/Y  i2c_interface2_0/force_reset_3_RNIBKM47/A  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_16\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNII0DV/B  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNIG8L24/B  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNII0DV/B  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNIG8L24/B  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/A  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/B  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/A  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/B  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/force_reset_0_RNIPCP92/B  i2c_interface2_0/force_reset_0_RNIPCP92/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/C  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIIUCJ1\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/A  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNID77J1\[1\]/A  i2c_interface2_0/state_a_0_RNID77J1\[1\]/Y  i2c_interface2_0/data_b\[47\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/A  i2c_interface2_0/state_a_0_RNID77J1_0\[1\]/Y  i2c_interface2_0/data_b\[33\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_23/Y  spi_mode_config2_0/tx_packet_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/A  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/A  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/A  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/A  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/A  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/A  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/A  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/A  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/A  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/A  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/A  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/A  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/A  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[14\]/CLK  spi_mode_config2_0/miso_high_counter\[14\]/Q  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/force_reset_0_RNIPCP92/A  i2c_interface2_0/force_reset_0_RNIPCP92/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/C  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/un5_wait_ctr_I_21/B  i2c_interface2_0/un5_wait_ctr_I_21/Y  i2c_interface2_0/un5_wait_ctr_I_24/C  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rxbytes_numbytes\[2\]/CLK  spi_mode_config2_0/rxbytes_numbytes\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_36\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_15/B  i2c_interface2_0/un5_wait_ctr_I_15/Y  i2c_interface2_0/un5_wait_ctr_I_16/B  i2c_interface2_0/un5_wait_ctr_I_16/Y  i2c_interface2_0/un5_wait_ctr_I_17/A  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI2ABL5/A  memory_controller_0/read_prev_RNI2ABL5/Y  memory_controller_0/read_prev_RNIMNS982/S  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNI74UL\[0\]/A  spi_mode_config2_0/read_data_RNI74UL\[0\]/Y  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/C  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/un5_wait_ctr_I_21/A  i2c_interface2_0/un5_wait_ctr_I_21/Y  i2c_interface2_0/un5_wait_ctr_I_24/C  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL_0/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/un5_wait_ctr_I_29/C  i2c_interface2_0/un5_wait_ctr_I_29/Y  i2c_interface2_0/un5_wait_ctr_I_30/C  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/A  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/A  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI1FVF1\[1\]/B  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[3\]/CLK  i2c_interface2_0/data_cntr\[3\]/Q  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/A  i2c_interface2_0/data_cntr_RNIQOF01\[3\]/Y  i2c_interface2_0/state_a_RNI1FVF1\[1\]/A  i2c_interface2_0/state_a_RNI1FVF1\[1\]/Y  i2c_interface2_0/state_a_RNIOJEU2\[1\]/A  i2c_interface2_0/state_a_RNIOJEU2\[1\]/Y  i2c_interface2_0/init_RNIGEQE5/C  i2c_interface2_0/init_RNIGEQE5/Y  i2c_interface2_0/un1_data_cntr_1_m1/A  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[1\]/B  i2c_interface2_0/state_a_RNIB7OR2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[1\]/B  i2c_interface2_0/state_a_RNIB7OR2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_hold_RNIQMSF\[2\]/B  i2c_interface2_0/state_hold_RNIQMSF\[2\]/Y  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/A  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_b_RNI4MTPB\[1\]/B  spi_mode_config2_0/byte_out_b_RNI4MTPB\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/A  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/S  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/B  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[42\]/A  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/S  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/read_tracker_RNIG8L24/B  spi_mode_config2_0/read_tracker_RNIG8L24/Y  spi_mode_config2_0/poll_interupt_RNO/C  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/B  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_12\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNI8KED2\[2\]/A  i2c_interface2_0/state_a_RNI8KED2\[2\]/Y  i2c_interface2_0/state_a_RNISMNQ3\[1\]/A  i2c_interface2_0/state_a_RNISMNQ3\[1\]/Y  i2c_interface2_0/force_reset_3_RNIBKM47/C  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/B  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/B  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/B  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/B  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/B  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/B  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/B  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/B  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/B  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/B  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/B  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/B  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/B  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/B  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[46\]/A  i2c_interface2_0/data_b_RNO_0\[46\]/Y  i2c_interface2_0/data_b_RNO\[46\]/A  i2c_interface2_0/data_b_RNO\[46\]/Y  i2c_interface2_0/data_b\[46\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[39\]/A  i2c_interface2_0/data_b_RNO_0\[39\]/Y  i2c_interface2_0/data_b_RNO\[39\]/A  i2c_interface2_0/data_b_RNO\[39\]/Y  i2c_interface2_0/data_b\[39\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/un5_wait_ctr_I_15/A  i2c_interface2_0/un5_wait_ctr_I_15/Y  i2c_interface2_0/un5_wait_ctr_I_16/B  i2c_interface2_0/un5_wait_ctr_I_16/Y  i2c_interface2_0/un5_wait_ctr_I_17/A  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/C  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/B  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_b_RNO_1\[38\]/A  i2c_interface2_0/data_b_RNO_1\[38\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/A  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/S  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_cntr_RNIBA051\[1\]/B  i2c_interface2_0/data_cntr_RNIBA051\[1\]/Y  i2c_interface2_0/data_b_RNO\[9\]/B  i2c_interface2_0/data_b_RNO\[9\]/Y  i2c_interface2_0/data_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/state_a_RNO_2\[1\]/A  spi_mode_config2_0/state_a_RNO_2\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/C  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/un5_wait_ctr_I_29/A  i2c_interface2_0/un5_wait_ctr_I_29/Y  i2c_interface2_0/un5_wait_ctr_I_30/C  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNO\[10\]/A  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/read_tracker_RNIRU9F5/B  spi_mode_config2_0/read_tracker_RNIRU9F5/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/C  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/A  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/A  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/B  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNO_4\[0\]/A  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/B  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/C  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_hold_RNO_0\[1\]/A  i2c_interface2_0/state_hold_RNO_0\[1\]/Y  i2c_interface2_0/state_hold_RNO\[1\]/C  i2c_interface2_0/state_hold_RNO\[1\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIABTT/A  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNI2ABL5/A  memory_controller_0/read_prev_RNI2ABL5/Y  memory_controller_0/read_prev_RNIMNS982/S  memory_controller_0/read_prev_RNIMNS982/Y  memory_controller_0/address_out_1_sqmuxa/C  memory_controller_0/address_out_1_sqmuxa/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/B  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/A  i2c_interface2_0/data_cntr_RNICR7G_1\[0\]/Y  i2c_interface2_0/data_b_RNO_0\[41\]/A  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/S  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/un5_wait_ctr_I_29/B  i2c_interface2_0/un5_wait_ctr_I_29/Y  i2c_interface2_0/un5_wait_ctr_I_30/C  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNIR9PR\[16\]/B  spi_mode_config2_0/miso_high_counter_RNIR9PR\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/A  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/C  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/C  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/C  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/force_reset_2_RNIG20C1/B  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/C  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/A  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/A  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNILEK082\[5\]/A  memory_controller_0/schedule_RNILEK082\[5\]/Y  memory_controller_0/schedule_RNI3SQQC2\[5\]/A  memory_controller_0/schedule_RNI3SQQC2\[5\]/Y  memory_controller_0/read_prev_RNIPMFLK4/B  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/read_tracker_RNII0DV/A  spi_mode_config2_0/read_tracker_RNII0DV/Y  spi_mode_config2_0/state_a_RNO_1\[0\]/A  spi_mode_config2_0/state_a_RNO_1\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_13/A  i2c_interface2_0/un5_wait_ctr_I_13/Y  i2c_interface2_0/un5_wait_ctr_I_14/A  i2c_interface2_0/un5_wait_ctr_I_14/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/ss_b_RNO_9/B  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/Y  i2c_interface2_0/state_a_RNIHTUE2\[2\]/A  i2c_interface2_0/state_a_RNIHTUE2\[2\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/B  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/B  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/B  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/B  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI433562_2/C  memory_controller_0/busy_hold_RNI433562_2/Y  memory_controller_0/busy_hold_RNIDR9IE4/B  memory_controller_0/busy_hold_RNIDR9IE4/Y  memory_controller_0/data_buffer_RNO_3\[58\]/B  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/C  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/A  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_b_RNO_0\[1\]/B  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/B  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/B  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/A  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[70\]/CLK  memory_controller_0/mag_prev\[70\]/Q  memory_controller_0/mag_prev_RNIMFTQ\[70\]/A  memory_controller_0/mag_prev_RNIMFTQ\[70\]/Y  memory_controller_0/mag_prev_RNIK5PL1\[65\]/C  memory_controller_0/mag_prev_RNIK5PL1\[65\]/Y  memory_controller_0/mag_prev_RNIQSO05\[38\]/C  memory_controller_0/mag_prev_RNIQSO05\[38\]/Y  memory_controller_0/mag_prev_RNI0GKB8\[33\]/C  memory_controller_0/mag_prev_RNI0GKB8\[33\]/Y  memory_controller_0/mag_prev_RNIG6LNL\[33\]/C  memory_controller_0/mag_prev_RNIG6LNL\[33\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/C  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/data_b_RNO_1\[38\]/B  i2c_interface2_0/data_b_RNO_1\[38\]/Y  i2c_interface2_0/data_b_RNO_0\[38\]/A  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/S  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/A  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_hold_RNIQMSF\[2\]/A  i2c_interface2_0/state_hold_RNIQMSF\[2\]/Y  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/A  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/B  i2c_interface2_0/data_mode_RNIAKDJ1\[0\]/Y  i2c_interface2_0/data_mode_RNI28SH4\[0\]/B  i2c_interface2_0/data_mode_RNI28SH4\[0\]/Y  i2c_interface2_0/init_RNIBA3M7/B  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/B  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNIM5CL\[3\]/A  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNISUCS3/B  i2c_interface2_0/force_reset_0_RNISUCS3/Y  i2c_interface2_0/state_hold\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/B  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/B  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_data_RNI9USF4\[4\]/A  spi_mode_config2_0/read_data_RNI9USF4\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/C  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/data_mode_RNICEBT\[0\]/B  i2c_interface2_0/data_mode_RNICEBT\[0\]/Y  i2c_interface2_0/state_a_RNII3RC1\[0\]/B  i2c_interface2_0/state_a_RNII3RC1\[0\]/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/A  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_25/B  i2c_interface2_0/un5_wait_ctr_I_25/Y  i2c_interface2_0/un5_wait_ctr_I_26/A  i2c_interface2_0/un5_wait_ctr_I_26/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_5\[2\]/Y  memory_controller_0/mag_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[47\]/CLK  memory_controller_0/mag_prev\[47\]/Q  memory_controller_0/mag_prev_RNIUHNQ\[47\]/A  memory_controller_0/mag_prev_RNIUHNQ\[47\]/Y  memory_controller_0/mag_prev_RNIEJCL1\[31\]/C  memory_controller_0/mag_prev_RNIEJCL1\[31\]/Y  memory_controller_0/mag_prev_RNI8JPA3\[15\]/C  memory_controller_0/mag_prev_RNI8JPA3\[15\]/Y  memory_controller_0/mag_prev_RNIC2JL6\[16\]/C  memory_controller_0/mag_prev_RNIC2JL6\[16\]/Y  memory_controller_0/mag_prev_RNIMEIBD\[14\]/C  memory_controller_0/mag_prev_RNIMEIBD\[14\]/Y  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/B  memory_controller_0/mag_prev_RNISE3TT1_4\[2\]/Y  memory_controller_0/mag_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/tx_free_bytes\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/tx_free_bytes\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/A  spi_mode_config2_0/tx_state_RNIJ18G5\[0\]/Y  spi_mode_config2_0/tx_free_bytes\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/B  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_11/B  i2c_interface2_0/un5_wait_ctr_I_11/Y  i2c_interface2_0/un5_wait_ctr_I_12/A  i2c_interface2_0/un5_wait_ctr_I_12/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/B  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/A  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/B  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/Y  spi_mode_config2_0/ss_b_RNO_19/C  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_22/B  i2c_interface2_0/un5_wait_ctr_I_22/Y  i2c_interface2_0/un5_wait_ctr_I_23/A  i2c_interface2_0/un5_wait_ctr_I_23/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNIR9PR\[16\]/A  spi_mode_config2_0/miso_high_counter_RNIR9PR\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/A  spi_mode_config2_0/miso_high_counter_RNILIHN2\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/B  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22\[3\]/Y  memory_controller_0/schedule_1_RNIVFFM52\[3\]/B  memory_controller_0/schedule_1_RNIVFFM52\[3\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/A  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIT0871\[2\]/A  i2c_interface2_0/state_a_RNIT0871\[2\]/Y  i2c_interface2_0/state_a_RNINPN72\[2\]/A  i2c_interface2_0/state_a_RNINPN72\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/C  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/S  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/A  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[10\]/A  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/A  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/B  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/A  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/B  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/B  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/B  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/Y  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/C  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIQVCI/A  i2c_interface2_0/init_RNIQVCI/Y  i2c_interface2_0/init_RNI89BF3/B  i2c_interface2_0/init_RNI89BF3/Y  i2c_interface2_0/state_a_RNI9OAV4\[1\]/A  i2c_interface2_0/state_a_RNI9OAV4\[1\]/Y  i2c_interface2_0/un1_data_cntr_1_m3/B  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[32\]/B  i2c_interface2_0/data_b_RNO_0\[32\]/Y  i2c_interface2_0/data_b_RNO\[32\]/S  i2c_interface2_0/data_b_RNO\[32\]/Y  i2c_interface2_0/data_b\[32\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_22/A  i2c_interface2_0/un5_wait_ctr_I_22/Y  i2c_interface2_0/un5_wait_ctr_I_23/A  i2c_interface2_0/un5_wait_ctr_I_23/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/read_data_RNI9USF4\[4\]/A  spi_mode_config2_0/read_data_RNI9USF4\[4\]/Y  spi_mode_config2_0/state_a_RNO_0\[1\]/A  spi_mode_config2_0/state_a_RNO_0\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/A  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/A  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/B  spi_mode_config2_0/tx_state_RNIEUQT3\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNO_8\[0\]/A  i2c_interface2_0/state_a_RNO_8\[0\]/Y  i2c_interface2_0/state_a_RNO_6\[0\]/C  i2c_interface2_0/state_a_RNO_6\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[12\]/Y  memory_controller_0/geig_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNI8JS1\[15\]/A  memory_controller_0/geig_prev_RNI8JS1\[15\]/Y  memory_controller_0/geig_prev_RNII8P3\[16\]/C  memory_controller_0/geig_prev_RNII8P3\[16\]/Y  memory_controller_0/geig_prev_RNICPI7\[16\]/C  memory_controller_0/geig_prev_RNICPI7\[16\]/Y  memory_controller_0/geig_prev_RNI66BF\[20\]/C  memory_controller_0/geig_prev_RNI66BF\[20\]/Y  memory_controller_0/geig_prev_RNII27V\[20\]/B  memory_controller_0/geig_prev_RNII27V\[20\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/A  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/C  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/B  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/B  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/A  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/A  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/B  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/B  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/state_a_RNO_3\[3\]/A  i2c_interface2_0/state_a_RNO_3\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/A  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[36\]/A  i2c_interface2_0/data_b_RNO_0\[36\]/Y  i2c_interface2_0/data_b_RNO\[36\]/S  i2c_interface2_0/data_b_RNO\[36\]/Y  i2c_interface2_0/data_b\[36\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[44\]/A  i2c_interface2_0/data_b_RNO_0\[44\]/Y  i2c_interface2_0/data_b_RNO\[44\]/S  i2c_interface2_0/data_b_RNO\[44\]/Y  i2c_interface2_0/data_b\[44\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[12\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNI6867\[0\]/C  memory_controller_0/geig_prev_RNI6867\[0\]/Y  memory_controller_0/geig_prev_RNI49CB\[45\]/C  memory_controller_0/geig_prev_RNI49CB\[45\]/Y  memory_controller_0/geig_prev_RNIIVBL\[31\]/C  memory_controller_0/geig_prev_RNIIVBL\[31\]/Y  memory_controller_0/geig_prev_RNI8A7R1\[12\]/C  memory_controller_0/geig_prev_RNI8A7R1\[12\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[12\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/A  i2c_interface2_0/wait_ctr_RNIIU09\[5\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/B  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_2/A  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/A  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/Y  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/C  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/data_mode_RNI774Q2\[0\]/C  i2c_interface2_0/data_mode_RNI774Q2\[0\]/Y  i2c_interface2_0/state_hold_RNO_0\[1\]/B  i2c_interface2_0/state_hold_RNO_0\[1\]/Y  i2c_interface2_0/state_hold_RNO\[1\]/C  i2c_interface2_0/state_hold_RNO\[1\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/Y  i2c_interface2_0/state_a_RNI8KED2\[2\]/B  i2c_interface2_0/state_a_RNI8KED2\[2\]/Y  i2c_interface2_0/state_a_RNIFAUS2\[1\]/A  i2c_interface2_0/state_a_RNIFAUS2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/B  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/C  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/B  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/B  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNIFFUQ\[17\]/B  i2c_interface2_0/wait_ctr_RNIFFUQ\[17\]/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/A  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/B  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rxbytes_numbytes\[1\]/CLK  spi_mode_config2_0/rxbytes_numbytes\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/data_b_RNO_0\[0\]/B  i2c_interface2_0/data_b_RNO_0\[0\]/Y  i2c_interface2_0/data_b_RNO\[0\]/B  i2c_interface2_0/data_b_RNO\[0\]/Y  i2c_interface2_0/data_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/A  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/B  memory_controller_0/address_out_1_sqmuxa_RNI7OJI/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/Y  i2c_interface2_0/state_a_RNI8KED2\[2\]/B  i2c_interface2_0/state_a_RNI8KED2\[2\]/Y  i2c_interface2_0/state_a_RNIFAUS2\[1\]/A  i2c_interface2_0/state_a_RNIFAUS2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[0\]/B  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/C  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_tr3_2_o3/A  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIF9N32/A  i2c_interface2_0/init_RNIF9N32/Y  i2c_interface2_0/init_RNI92743/A  i2c_interface2_0/init_RNI92743/Y  i2c_interface2_0/init_RNIBA3M7/A  i2c_interface2_0/init_RNIBA3M7/Y  i2c_interface2_0/un1_data_cntr_1_m1/B  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_4/C  spi_mode_config2_0/byte_tracker_a_RNO_4/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/C  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/A  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[1\]/CLK  spi_mode_config2_0/poll_ss_counter\[1\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/ss_b_RNO_9/B  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n3_0_o2/A  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/B  spi_mode_config2_0/miso_high_counter_RNI5NON1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/A  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/B  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[1\]/CLK  spi_mode_config2_0/state_b_0\[1\]/Q  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/A  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/Y  spi_mode_config2_0/ss_b_RNO_19/C  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/C  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/Y  i2c_interface2_0/data_mode_RNI45R51\[0\]/C  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/B  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/ss_b_RNO_9/B  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/state_a_RNI68KE4\[0\]/B  i2c_interface2_0/state_a_RNI68KE4\[0\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/C  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[2\]/CLK  spi_mode_config2_0/tx_exit_counter\[2\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/A  spi_mode_config2_0/un1_tx_state_5_sqmuxa_0_RNI2URFO/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/B  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_b_RNO_0\[6\]/B  i2c_interface2_0/data_b_RNO_0\[6\]/Y  i2c_interface2_0/data_b_RNO\[6\]/B  i2c_interface2_0/data_b_RNO\[6\]/Y  i2c_interface2_0/data_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/B  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/A  spi_mode_config2_0/read_data_RNIJDSB1\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_30\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/ss_b_RNO_19/B  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/scl_enable_RNO_6/A  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_2/C  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIK29D1\[1\]/B  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1_0\[2\]/Y  i2c_interface2_0/state_a_RNI8KED2\[2\]/B  i2c_interface2_0/state_a_RNI8KED2\[2\]/Y  i2c_interface2_0/state_a_RNISMNQ3\[1\]/A  i2c_interface2_0/state_a_RNISMNQ3\[1\]/Y  i2c_interface2_0/force_reset_3_RNIBKM47/C  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/C  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[3\]/A  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/C  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/A  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/A  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/A  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/B  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/start_ctr_RNI8RCM2/A  i2c_interface2_0/start_ctr_RNI8RCM2/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/A  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_b_RNO_0\[41\]/B  i2c_interface2_0/data_b_RNO_0\[41\]/Y  i2c_interface2_0/data_b_RNO\[41\]/S  i2c_interface2_0/data_b_RNO\[41\]/Y  i2c_interface2_0/data_b\[41\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_b_RNO_0\[42\]/B  i2c_interface2_0/data_b_RNO_0\[42\]/Y  i2c_interface2_0/data_b_RNO\[42\]/S  i2c_interface2_0/data_b_RNO\[42\]/Y  i2c_interface2_0/data_b\[42\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/data_b_RNO_0\[38\]/B  i2c_interface2_0/data_b_RNO_0\[38\]/Y  i2c_interface2_0/data_b_RNO\[38\]/S  i2c_interface2_0/data_b_RNO\[38\]/Y  i2c_interface2_0/data_b\[38\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/A  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_m6_0_a2_4/A  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_m6_0_a2_1/A  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_8/B  i2c_interface2_0/un5_wait_ctr_I_8/Y  i2c_interface2_0/un5_wait_ctr_I_9/A  i2c_interface2_0/un5_wait_ctr_I_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/un5_wait_ctr_I_16/C  i2c_interface2_0/un5_wait_ctr_I_16/Y  i2c_interface2_0/un5_wait_ctr_I_17/A  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rxbytes_numbytes\[3\]/CLK  spi_mode_config2_0/rxbytes_numbytes\[3\]/Q  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_33\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_29\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_24\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/A  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/B  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/A  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/B  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/A  i2c_interface2_0/state_a_RNIHJ2A4\[2\]/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/B  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/start_ctr_RNI8RCM2/A  i2c_interface2_0/start_ctr_RNI8RCM2/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/A  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a_0\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/C  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNO\[2\]/C  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/state_b_RNIQ2596\[0\]/B  spi_mode_config2_0/state_b_RNIQ2596\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset_0/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset_1/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset_2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset_3/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIU1871\[3\]/A  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/B  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_1/B  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNICEBT\[0\]/A  i2c_interface2_0/data_mode_RNICEBT\[0\]/Y  i2c_interface2_0/state_a_RNII3RC1\[0\]/B  i2c_interface2_0/state_a_RNII3RC1\[0\]/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/A  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/data_mode_RNI774Q2\[0\]/A  i2c_interface2_0/data_mode_RNI774Q2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/B  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[8\]/CLK  spi_mode_config2_0/miso_high_counter\[8\]/Q  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/B  spi_mode_config2_0/miso_high_counter_RNIIFK64\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/A  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/C  spi_mode_config2_0/tx_state_RNIFO5V7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/B  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/B  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/un5_wait_ctr_I_8/A  i2c_interface2_0/un5_wait_ctr_I_8/Y  i2c_interface2_0/un5_wait_ctr_I_9/A  i2c_interface2_0/un5_wait_ctr_I_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/un5_wait_ctr_I_19/C  i2c_interface2_0/un5_wait_ctr_I_19/Y  i2c_interface2_0/un5_wait_ctr_I_20/A  i2c_interface2_0/un5_wait_ctr_I_20/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNO\[9\]/A  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/A  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/A  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/B  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/C  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[8\]/B  timestamp_0/TIMESTAMP_RNI9MR\[8\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/state_a_RNO_4\[0\]/B  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/B  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/Y  i2c_interface2_0/force_reset_2_RNITDVA2/A  i2c_interface2_0/force_reset_2_RNITDVA2/Y  i2c_interface2_0/start_ctr_RNO_0/C  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/un5_wait_ctr_I_21/B  i2c_interface2_0/un5_wait_ctr_I_21/Y  i2c_interface2_0/un5_wait_ctr_I_22/C  i2c_interface2_0/un5_wait_ctr_I_22/Y  i2c_interface2_0/un5_wait_ctr_I_23/A  i2c_interface2_0/un5_wait_ctr_I_23/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/C  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/A  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/state_a_RNITQOS1\[3\]/A  i2c_interface2_0/state_a_RNITQOS1\[3\]/Y  i2c_interface2_0/state_a_RNI259P2\[2\]/B  i2c_interface2_0/state_a_RNI259P2\[2\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/B  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/B  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/A  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI7CF14\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_m6_0_a2_2/B  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs0_RNO/B  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_m6_0_a2_2/A  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs2_RNO/B  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/sda_a_RNO_5/A  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_1\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_1\[3\]/Y  i2c_interface2_0/state_a_RNIJHKU1\[0\]/A  i2c_interface2_0/state_a_RNIJHKU1\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/B  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/C  i2c_interface2_0/wait_ctr_RNIIDC9\[11\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/A  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/B  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/B  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/un5_wait_ctr_I_6/B  i2c_interface2_0/un5_wait_ctr_I_6/Y  i2c_interface2_0/un5_wait_ctr_I_7/A  i2c_interface2_0/un5_wait_ctr_I_7/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_25\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/un5_wait_ctr_I_9/B  i2c_interface2_0/un5_wait_ctr_I_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/S  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/un5_wait_ctr_I_8/C  i2c_interface2_0/un5_wait_ctr_I_8/Y  i2c_interface2_0/un5_wait_ctr_I_9/A  i2c_interface2_0/un5_wait_ctr_I_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/A  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/A  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/state_a_RNIB7OR2\[2\]/A  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/A  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/state_hold_RNIBD6F1\[1\]/A  i2c_interface2_0/state_hold_RNIBD6F1\[1\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/B  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/A  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/Y  i2c_interface2_0/data_mode_RNI45R51\[0\]/C  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/B  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_39/B  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNITB6L\[7\]/C  spi_mode_config2_0/read_data_RNITB6L\[7\]/Y  spi_mode_config2_0/read_data_RNINP9Q\[7\]/B  spi_mode_config2_0/read_data_RNINP9Q\[7\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_2/B  spi_mode_config2_0/byte_tracker_a_RNO_2/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/A  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[3\]/CLK  spi_mode_config2_0/poll_ss_counter\[3\]/Q  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNIJG6D\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/ss_b_RNO_9/B  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/sda_a_RNO_20/C  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_1\[12\]/B  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/sda_a_RNO_19/C  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/C  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2\[5\]/A  memory_controller_0/schedule_RNIKQMAE2\[5\]/Y  memory_controller_0/schedule_0_RNI17THK2\[7\]/C  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/A  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/start_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/ss_b_RNO_19/B  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNI9MR\[8\]/A  timestamp_0/TIMESTAMP_RNI9MR\[8\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[6\]/B  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_out\[0\]/CLK  i2c_interface2_0/data_out\[0\]/Q  i2c_interface2_0/wait_ctr_RNIG6JH\[17\]/A  i2c_interface2_0/wait_ctr_RNIG6JH\[17\]/Y  i2c_interface2_0/data_mode_RNI45R51\[0\]/A  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/B  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/address_n17_0/B  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/A  i2c_interface2_0/wait_ctr_RNI7EIC\[12\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/A  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[3\]/S  sram_interface_0/dread_RNO\[3\]/Y  sram_interface_0/dread\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[4\]/S  sram_interface_0/dread_RNO\[4\]/Y  sram_interface_0/dread\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[12\]/S  sram_interface_0/dread_RNO\[12\]/Y  sram_interface_0/dread\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[13\]/S  sram_interface_0/dread_RNO\[13\]/Y  sram_interface_0/dread\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[14\]/S  sram_interface_0/dread_RNO\[14\]/Y  sram_interface_0/dread\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[15\]/S  sram_interface_0/dread_RNO\[15\]/Y  sram_interface_0/dread\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[1\]/S  sram_interface_0/dread_RNO\[1\]/Y  sram_interface_0/dread\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[11\]/S  sram_interface_0/dread_RNO\[11\]/Y  sram_interface_0/dread\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[10\]/S  sram_interface_0/dread_RNO\[10\]/Y  sram_interface_0/dread\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[9\]/S  sram_interface_0/dread_RNO\[9\]/Y  sram_interface_0/dread\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[8\]/S  sram_interface_0/dread_RNO\[8\]/Y  sram_interface_0/dread\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[7\]/S  sram_interface_0/dread_RNO\[7\]/Y  sram_interface_0/dread\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[6\]/S  sram_interface_0/dread_RNO\[6\]/Y  sram_interface_0/dread\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[5\]/S  sram_interface_0/dread_RNO\[5\]/Y  sram_interface_0/dread\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[2\]/S  sram_interface_0/dread_RNO\[2\]/Y  sram_interface_0/dread\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[0\]/S  sram_interface_0/dread_RNO\[0\]/Y  sram_interface_0/dread\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/A  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_39/B  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/B  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/A  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/A  i2c_interface2_0/wait_ctr_RNID4C6\[14\]/Y  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/B  i2c_interface2_0/wait_ctr_RNI25I9\[12\]/Y  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/C  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/state_a_RNI0K0E2\[2\]/C  i2c_interface2_0/state_a_RNI0K0E2\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_27\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_27\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_20\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/A  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/C  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_6/A  i2c_interface2_0/un5_wait_ctr_I_6/Y  i2c_interface2_0/un5_wait_ctr_I_7/A  i2c_interface2_0/un5_wait_ctr_I_7/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_36/B  i2c_interface2_0/un5_wait_ctr_I_36/Y  i2c_interface2_0/un5_wait_ctr_I_37/A  i2c_interface2_0/un5_wait_ctr_I_37/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/un5_wait_ctr_I_17/B  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[9\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[8\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[6\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[5\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[4\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/C  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNIM9NQ\[4\]/A  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[6\]/CLK  i2c_interface2_0/wait_ctr\[6\]/Q  i2c_interface2_0/wait_ctr_RNID62I\[6\]/A  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNII3RC1\[0\]/A  i2c_interface2_0/state_a_RNII3RC1\[0\]/Y  i2c_interface2_0/state_a_RNI8FBL3\[0\]/A  i2c_interface2_0/state_a_RNI8FBL3\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/C  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/A  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/Y  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/A  spi_mode_config2_0/tx_state_RNICVAU1\[1\]/Y  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/A  spi_mode_config2_0/tx_state_RNIET6EQ\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_2\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/B  spi_mode_config2_0/byte_out_a_19_i_a0_8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNIPCP92/C  i2c_interface2_0/force_reset_0_RNIPCP92/Y  i2c_interface2_0/force_reset_0_RNIMQOK4/C  i2c_interface2_0/force_reset_0_RNIMQOK4/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/B  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_5/B  i2c_interface2_0/un5_wait_ctr_I_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNIU1871\[3\]/B  i2c_interface2_0/state_a_RNIU1871\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/C  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNIMLEE\[14\]/B  timestamp_0/TIMESTAMP_RNIMLEE\[14\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/B  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/A  spi_mode_config2_0/tx_state_RNIROHK8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/data_mode_RNO_0\[0\]/B  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/A  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/B  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNI66RU\[0\]/A  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/A  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/B  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[0\]/A  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/C  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/C  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_39/B  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNIG6JH\[17\]/B  i2c_interface2_0/wait_ctr_RNIG6JH\[17\]/Y  i2c_interface2_0/data_mode_RNI45R51\[0\]/A  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/B  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/ss_b_RNO_13/B  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIHFVU_1\[3\]/A  i2c_interface2_0/state_a_RNIHFVU_1\[3\]/Y  i2c_interface2_0/state_a_RNIJHKU1\[0\]/A  i2c_interface2_0/state_a_RNIJHKU1\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/B  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/B  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_6\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_6\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/B  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[28\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[47\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[66\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[27\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[26\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[25\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[24\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[23\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[22\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[21\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[20\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[19\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[18\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[14\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[13\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[12\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[11\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_0/A  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[10\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[46\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[45\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[44\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[43\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[42\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[41\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[40\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[39\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[38\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[37\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[36\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[35\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894_1/A  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[34\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[65\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[64\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[63\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[62\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[61\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/force_reset_0_RNI2J894/A  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[60\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/sda_a_RNO_25/B  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_13/A  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/A  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/read_data_RNI9USF4\[4\]/B  spi_mode_config2_0/read_data_RNI9USF4\[4\]/Y  spi_mode_config2_0/state_a_RNO_2\[0\]/A  spi_mode_config2_0/state_a_RNO_2\[0\]/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/A  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/A  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_14/A  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIJAST\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/C  spi_mode_config2_0/miso_high_counter_RNILRLP1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI7Q2D3\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/B  spi_mode_config2_0/miso_high_counter_RNICHR45\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/A  spi_mode_config2_0/miso_high_counter_RNI14DS7\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[18\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/A  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/C  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/A  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/B  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/A  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/C  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/B  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[2\]/A  i2c_interface2_0/ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/C  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_16\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_16\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_14/A  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/ss_b_RNO_17/C  spi_mode_config2_0/ss_b_RNO_17/Y  spi_mode_config2_0/ss_b_RNO_14/A  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/S  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/A  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/A  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_11\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_m6_0_a2_4/C  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/A  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/state_a_RNIJHKU1\[0\]/B  i2c_interface2_0/state_a_RNIJHKU1\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/B  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/C  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI53DB4/A  spi_mode_config2_0/byte_tracker_b_0_RNI53DB4/Y  spi_mode_config2_0/read_data\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[7\]/CLK  i2c_interface2_0/wait_ctr\[7\]/Q  i2c_interface2_0/un5_wait_ctr_I_20/B  i2c_interface2_0/un5_wait_ctr_I_20/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_3/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/un5_wait_ctr_I_27/B  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_34/A  i2c_interface2_0/un5_wait_ctr_I_34/Y  i2c_interface2_0/un5_wait_ctr_I_35/A  i2c_interface2_0/un5_wait_ctr_I_35/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/start_ctr_RNI8RCM2/C  i2c_interface2_0/start_ctr_RNI8RCM2/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/A  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/init_RNIQH634/C  i2c_interface2_0/init_RNIQH634/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_m6_0_a2_4/B  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNIMLEE\[14\]/A  timestamp_0/TIMESTAMP_RNIMLEE\[14\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/B  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_14\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/A  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/un5_wait_ctr_I_27/C  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/data_mode_RNO_0\[0\]/A  i2c_interface2_0/data_mode_RNO_0\[0\]/Y  i2c_interface2_0/data_mode_RNO\[0\]/A  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNO_6\[0\]/A  i2c_interface2_0/state_a_RNO_6\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/C  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/A  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_13/B  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNIGIQ81\[1\]/B  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_13/C  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/A  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m6_0_a2_4/A  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIT00C3\[10\]/A  spi_mode_config2_0/rst_cntr_RNIT00C3\[10\]/Y  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/B  spi_mode_config2_0/state_b_RNIQA6I4\[2\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_13/C  i2c_interface2_0/un5_wait_ctr_I_13/Y  i2c_interface2_0/un5_wait_ctr_I_14/A  i2c_interface2_0/un5_wait_ctr_I_14/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/C  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/B  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_3_RNIH20C1/A  i2c_interface2_0/force_reset_3_RNIH20C1/Y  i2c_interface2_0/force_reset_3_RNIBKM47/B  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/A  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/B  spi_mode_config2_0/miso_high_counter_RNIO9MN3\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[8\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/A  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/A  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/B  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/force_reset_0_RNIPF7I3/B  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/B  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/A  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/B  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m6_0_a2_2/B  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m6_0_a2_2/A  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/un5_wait_ctr_I_13/B  i2c_interface2_0/un5_wait_ctr_I_13/Y  i2c_interface2_0/un5_wait_ctr_I_14/A  i2c_interface2_0/un5_wait_ctr_I_14/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/B  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNIB2456/B  spi_mode_config2_0/byte_tracker_b_0_RNIB2456/Y  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/A  spi_mode_config2_0/byte_tracker_b_0_RNI5K7RK/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_14/A  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/B  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/B  spi_mode_config2_0/state_b_0_RNIRJEI\[1\]/Y  spi_mode_config2_0/ss_b_RNO_9/A  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/B  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/sda_a_RNO_4/B  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/un5_wait_ctr_I_38/A  i2c_interface2_0/un5_wait_ctr_I_38/Y  i2c_interface2_0/un5_wait_ctr_I_39/C  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/B  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/A  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/C  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/B  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/begin_pass_a_RNO_0/B  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/un5_wait_ctr_I_5/A  i2c_interface2_0/un5_wait_ctr_I_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/A  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/A  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[0\]/A  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/C  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/A  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/A  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i/A  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i/Y  spi_mode_config2_0/un1_mem_enable_a28_2_5/A  spi_mode_config2_0/un1_mem_enable_a28_2_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/C  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1_1\[1\]/Y  i2c_interface2_0/init_RNO_0/B  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/ss_b_RNO_4/B  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/sda_a_RNO_15/C  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[1\]/CLK  spi_mode_config2_0/state_b_0\[1\]/Q  spi_mode_config2_0/ss_b_RNO_18/B  spi_mode_config2_0/ss_b_RNO_18/Y  spi_mode_config2_0/ss_b_RNO_14/B  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/A  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/A  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/B  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/A  timestamp_0/TIMESTAMP_RNIOGFS\[15\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/A  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/B  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/A  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/state_a_RNO_0\[3\]/B  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[9\]/CLK  spi_mode_config2_0/miso_high_counter\[9\]/Q  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/B  spi_mode_config2_0/miso_high_counter_RNIDMIL4\[9\]/Y  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/A  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/S  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/B  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/sda_a_RNO_2/C  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/A  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/write_cycle/CLK  sram_interface_0/write_cycle/Q  sram_interface_0/write_cycle_RNIMVIL/A  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/un5_wait_ctr_I_38/B  i2c_interface2_0/un5_wait_ctr_I_38/Y  i2c_interface2_0/un5_wait_ctr_I_39/C  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_34/B  i2c_interface2_0/un5_wait_ctr_I_34/Y  i2c_interface2_0/un5_wait_ctr_I_35/A  i2c_interface2_0/un5_wait_ctr_I_35/Y  i2c_interface2_0/wait_ctr_RNO\[12\]/C  i2c_interface2_0/wait_ctr_RNO\[12\]/Y  i2c_interface2_0/wait_ctr\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[1\]/C  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[10\]/C  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[9\]/C  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[8\]/C  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[7\]/C  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[6\]/C  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[5\]/C  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[4\]/C  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[3\]/C  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[11\]/C  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNO\[8\]/A  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_m6_0_a2_6/B  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/ss_b_RNO_13/B  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/A  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/C  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/A  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_6/A  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/B  i2c_interface2_0/wait_ctr_RNIU0VL\[8\]/Y  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/A  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/ss_b_RNO_13/B  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/C  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/sda_a_RNO_21/B  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/C  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[0\]/B  i2c_interface2_0/state_a_RNIN4FE1\[0\]/Y  i2c_interface2_0/state_a_RNO_2\[3\]/B  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/C  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[2\]/CLK  i2c_interface2_0/wait_ctr\[2\]/Q  i2c_interface2_0/un5_wait_ctr_I_7/B  i2c_interface2_0/un5_wait_ctr_I_7/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_1/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1\[1\]/A  i2c_interface2_0/state_a_RNIK29D1\[1\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[0\]/B  i2c_interface2_0/state_a_RNI3G8C2\[0\]/Y  i2c_interface2_0/sda_a_RNO_0/A  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_39/A  i2c_interface2_0/un5_wait_ctr_I_39/Y  i2c_interface2_0/un5_wait_ctr_I_40/A  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/wait_ctr_RNO\[14\]/C  i2c_interface2_0/wait_ctr_RNO\[14\]/Y  i2c_interface2_0/wait_ctr\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_31/A  i2c_interface2_0/un5_wait_ctr_I_31/Y  i2c_interface2_0/un5_wait_ctr_I_32/A  i2c_interface2_0/un5_wait_ctr_I_32/Y  i2c_interface2_0/wait_ctr_RNO\[11\]/C  i2c_interface2_0/wait_ctr_RNO\[11\]/Y  i2c_interface2_0/wait_ctr\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_36/A  i2c_interface2_0/un5_wait_ctr_I_36/Y  i2c_interface2_0/un5_wait_ctr_I_37/A  i2c_interface2_0/un5_wait_ctr_I_37/Y  i2c_interface2_0/wait_ctr_RNO\[13\]/C  i2c_interface2_0/wait_ctr_RNO\[13\]/Y  i2c_interface2_0/wait_ctr\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[2\]/B  i2c_interface2_0/state_a_RNIN4FE1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNI68KE4\[0\]/A  i2c_interface2_0/state_a_RNI68KE4\[0\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/C  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/C  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/ss_b_RNO_18/A  spi_mode_config2_0/ss_b_RNO_18/Y  spi_mode_config2_0/ss_b_RNO_14/B  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/B  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[0\]/A  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/A  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNIO4F742\[0\]/A  memory_controller_0/write_count_RNIO4F742\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/C  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/A  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1\[3\]/B  i2c_interface2_0/state_a_RNIN4FE1\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/C  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_42/A  i2c_interface2_0/un5_wait_ctr_I_42/Y  i2c_interface2_0/un5_wait_ctr_I_43/A  i2c_interface2_0/un5_wait_ctr_I_43/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_45/A  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_30/B  i2c_interface2_0/un5_wait_ctr_I_30/Y  i2c_interface2_0/un5_wait_ctr_I_48/A  i2c_interface2_0/un5_wait_ctr_I_48/Y  i2c_interface2_0/un5_wait_ctr_I_49/A  i2c_interface2_0/un5_wait_ctr_I_49/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[2\]/A  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNIKB061\[1\]/B  spi_mode_config2_0/read_data_RNIKB061\[1\]/Y  spi_mode_config2_0/read_data_RNIU7833\[4\]/A  spi_mode_config2_0/read_data_RNIU7833\[4\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/B  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/A  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/B  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/state_a_RNIUQUT1\[3\]/A  i2c_interface2_0/state_a_RNIUQUT1\[3\]/Y  i2c_interface2_0/force_reset_1_RNIQF7I3/B  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_n6_0_o2_0/B  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/A  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/state_a_RNITDVA2\[2\]/A  i2c_interface2_0/state_a_RNITDVA2\[2\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/B  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNI45R51\[0\]/B  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/force_reset_0_RNI2HSN2/B  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m2_0_a2_2/C  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n6_0_o2_0/A  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_18\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_15\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_12\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI942M\[9\]/A  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/C  i2c_interface2_0/init_ctr_a_RNIRC9F\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/A  i2c_interface2_0/init_ctr_a_RNIG89U3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/C  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIJHKU1\[0\]/C  i2c_interface2_0/state_a_RNIJHKU1\[0\]/Y  i2c_interface2_0/state_a_RNIGAOB6\[0\]/B  i2c_interface2_0/state_a_RNIGAOB6\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/A  i2c_interface2_0/init_ctr_a_RNIMDQUE\[3\]/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/A  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n16_0/A  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNITDVA2\[2\]/C  i2c_interface2_0/state_a_RNITDVA2\[2\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/B  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_17/B  spi_mode_config2_0/ss_b_RNO_17/Y  spi_mode_config2_0/ss_b_RNO_14/A  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n12_0/B  write_address_traversal_0/address_n12_0/Y  write_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/state_a_RNIDI9DG\[2\]/B  i2c_interface2_0/state_a_RNIDI9DG\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/A  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/B  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_m2_0_a2_2/B  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/B  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/B  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/B  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/B  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[13\]/B  spi_mode_config2_0/miso_high_counter_RNO\[13\]/Y  spi_mode_config2_0/miso_high_counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/B  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/B  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[8\]/B  spi_mode_config2_0/miso_high_counter_RNO\[8\]/Y  spi_mode_config2_0/miso_high_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[9\]/B  spi_mode_config2_0/miso_high_counter_RNO\[9\]/Y  spi_mode_config2_0/miso_high_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[10\]/B  spi_mode_config2_0/miso_high_counter_RNO\[10\]/Y  spi_mode_config2_0/miso_high_counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[11\]/B  spi_mode_config2_0/miso_high_counter_RNO\[11\]/Y  spi_mode_config2_0/miso_high_counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[18\]/B  spi_mode_config2_0/miso_high_counter_RNO\[18\]/Y  spi_mode_config2_0/miso_high_counter\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[5\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[5\]/A  spi_mode_config2_0/miso_high_counter_RNO\[5\]/Y  spi_mode_config2_0/miso_high_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_17/B  spi_mode_config2_0/ss_b_RNO_17/Y  spi_mode_config2_0/ss_b_RNO_14/A  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/sda_a_RNO_18/A  i2c_interface2_0/sda_a_RNO_18/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/B  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[3\]/CLK  i2c_interface2_0/wait_ctr\[3\]/Q  i2c_interface2_0/un5_wait_ctr_I_11/A  i2c_interface2_0/un5_wait_ctr_I_11/Y  i2c_interface2_0/un5_wait_ctr_I_12/A  i2c_interface2_0/un5_wait_ctr_I_12/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_28/B  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO\[8\]/A  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIPMFLK4/C  memory_controller_0/read_prev_RNIPMFLK4/Y  memory_controller_0/schedule_2_RNIETFB17\[4\]/B  memory_controller_0/schedule_2_RNIETFB17\[4\]/Y  memory_controller_0/schedule_RNI7UD8BG\[5\]/A  memory_controller_0/schedule_RNI7UD8BG\[5\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/read_tracker_RNO/C  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[1\]/CLK  i2c_interface2_0/data_b\[1\]/Q  i2c_interface2_0/data_out_RNO\[33\]/A  i2c_interface2_0/data_out_RNO\[33\]/Y  i2c_interface2_0/data_out\[33\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n3_0_o2/A  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIPGB41\[1\]/B  spi_mode_config2_0/tx_state_RNIPGB41\[1\]/Y  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/B  spi_mode_config2_0/tx_state_RNIP1PR2\[0\]/Y  spi_mode_config2_0/chip_state_RNO_3\[1\]/C  spi_mode_config2_0/chip_state_RNO_3\[1\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/C  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[5\]/CLK  i2c_interface2_0/wait_ctr\[5\]/Q  i2c_interface2_0/un5_wait_ctr_I_14/B  i2c_interface2_0/un5_wait_ctr_I_14/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/ss_b_RNO_0/A  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/ss_b_RNO_19/B  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_0\[3\]/Y  memory_controller_0/write_count_RNO\[2\]/A  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m2_0_a2_2/A  write_address_traversal_0/address_m2_0_a2_2/Y  write_address_traversal_0/address_m2_0_a2/A  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/A  i2c_interface2_0/init_ctr_a_RNI8N47\[0\]/Y  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/A  i2c_interface2_0/init_ctr_a_RNIC8DJ2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/A  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/B  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m2_0_a2_1/B  write_address_traversal_0/address_m2_0_a2_1/Y  write_address_traversal_0/address_m2_0_a2/B  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/B  spi_mode_config2_0/miso_high_counter_RNI6VQL6\[11\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[4\]/B  spi_mode_config2_0/byte_out_b_RNO\[4\]/Y  spi_mode_config2_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[5\]/B  spi_mode_config2_0/byte_out_b_RNO\[5\]/Y  spi_mode_config2_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/start_b_RNO/B  spi_mode_config2_0/start_b_RNO/Y  spi_mode_config2_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_a_RNI5TG06\[2\]/B  spi_mode_config2_0/state_a_RNI5TG06\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_a_RNI5TG06\[2\]/B  spi_mode_config2_0/state_a_RNI5TG06\[2\]/Y  spi_mode_config2_0/state_b_0\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/state_a_RNIDI9DG\[2\]/B  i2c_interface2_0/state_a_RNIDI9DG\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/A  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/state_a_RNIDI9DG\[2\]/B  i2c_interface2_0/state_a_RNIDI9DG\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/A  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_5/B  spi_mode_config2_0/byte_tracker_a_RNO_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_2/A  spi_mode_config2_0/byte_tracker_a_RNO_2/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/A  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/A  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5_0\[4\]/Y  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_0\[5\]/Y  memory_controller_0/schedule_RNIDH6037\[5\]/A  memory_controller_0/schedule_RNIDH6037\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/S  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/Y  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/B  i2c_interface2_0/wait_ctr_RNI4J3K1\[8\]/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/C  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNIKJEE\[10\]/B  timestamp_0/TIMESTAMP_RNIKJEE\[10\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/A  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/un5_wait_ctr_I_23/B  i2c_interface2_0/un5_wait_ctr_I_23/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_5/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/C  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/A  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/B  i2c_interface2_0/wait_ctr_RNIJR06\[7\]/Y  i2c_interface2_0/wait_ctr_RNID62I\[6\]/C  i2c_interface2_0/wait_ctr_RNID62I\[6\]/Y  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/B  i2c_interface2_0/wait_ctr_RNI1P051\[6\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/A  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/ss_b_RNO_19/A  spi_mode_config2_0/ss_b_RNO_19/Y  spi_mode_config2_0/ss_b_RNO_14/C  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNINE201\[5\]/A  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_4\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/A  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/ss_b_RNO_17/A  spi_mode_config2_0/ss_b_RNO_17/Y  spi_mode_config2_0/ss_b_RNO_14/A  spi_mode_config2_0/ss_b_RNO_14/Y  spi_mode_config2_0/ss_b_RNO_9/C  spi_mode_config2_0/ss_b_RNO_9/Y  spi_mode_config2_0/ss_b_RNO_3/C  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNISLDS5\[1\]/Y  spi_mode_config2_0/next_a_RNO_0/A  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m2_0_a2_1/A  write_address_traversal_0/address_m2_0_a2_1/Y  write_address_traversal_0/address_m2_0_a2/B  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/sda_a_RNO_7/B  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_2/B  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_0_0\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[3\]/CLK  spi_mode_config2_0/rx_ss_counter\[3\]/Q  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNIPNTE\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/ss_b_RNO_13/B  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/state_b_RNIHR522\[2\]/A  spi_mode_config2_0/state_b_RNIHR522\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/A  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/B  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNIAJ362\[1\]/A  spi_mode_config2_0/state_b_RNIAJ362\[1\]/Y  spi_mode_config2_0/state_a_RNO_1\[0\]/B  spi_mode_config2_0/state_a_RNO_1\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/B  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNI2HSN2/C  i2c_interface2_0/force_reset_0_RNI2HSN2/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/B  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/B  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/Y  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/A  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIROOS1\[0\]/B  i2c_interface2_0/state_a_RNIROOS1\[0\]/Y  i2c_interface2_0/scl_enable_RNO_2/B  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/A  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIC6M21\[1\]/A  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/B  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_11/C  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIT00C3\[10\]/A  spi_mode_config2_0/rst_cntr_RNIT00C3\[10\]/Y  spi_mode_config2_0/state_a_RNI5TG06\[2\]/A  spi_mode_config2_0/state_a_RNI5TG06\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_12/B  i2c_interface2_0/un5_wait_ctr_I_12/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_6/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/B  i2c_interface2_0/state_a_RNIK29D1_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_1/A  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/sda_a_RNO_17/A  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/state_a_RNO_5\[0\]/A  i2c_interface2_0/state_a_RNO_5\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/A  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/sda_a_RNO_22/B  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNO_8\[0\]/B  i2c_interface2_0/state_a_RNO_8\[0\]/Y  i2c_interface2_0/state_a_RNO_6\[0\]/C  i2c_interface2_0/state_a_RNO_6\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[0\]/CLK  i2c_interface2_0/data_b\[0\]/Q  i2c_interface2_0/data_out_RNO\[32\]/A  i2c_interface2_0/data_out_RNO\[32\]/Y  i2c_interface2_0/data_out\[32\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[2\]/CLK  i2c_interface2_0/data_b\[2\]/Q  i2c_interface2_0/data_out_RNO\[34\]/A  i2c_interface2_0/data_out_RNO\[34\]/Y  i2c_interface2_0/data_out\[34\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[3\]/CLK  i2c_interface2_0/data_b\[3\]/Q  i2c_interface2_0/data_out_RNO\[35\]/A  i2c_interface2_0/data_out_RNO\[35\]/Y  i2c_interface2_0/data_out\[35\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[4\]/CLK  i2c_interface2_0/data_b\[4\]/Q  i2c_interface2_0/data_out_RNO\[36\]/A  i2c_interface2_0/data_out_RNO\[36\]/Y  i2c_interface2_0/data_out\[36\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[5\]/CLK  i2c_interface2_0/data_b\[5\]/Q  i2c_interface2_0/data_out_RNO\[37\]/A  i2c_interface2_0/data_out_RNO\[37\]/Y  i2c_interface2_0/data_out\[37\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[6\]/CLK  i2c_interface2_0/data_b\[6\]/Q  i2c_interface2_0/data_out_RNO\[38\]/A  i2c_interface2_0/data_out_RNO\[38\]/Y  i2c_interface2_0/data_out\[38\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[7\]/CLK  i2c_interface2_0/data_b\[7\]/Q  i2c_interface2_0/data_out_RNO\[39\]/A  i2c_interface2_0/data_out_RNO\[39\]/Y  i2c_interface2_0/data_out\[39\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[8\]/CLK  i2c_interface2_0/data_b\[8\]/Q  i2c_interface2_0/data_out_RNO\[40\]/A  i2c_interface2_0/data_out_RNO\[40\]/Y  i2c_interface2_0/data_out\[40\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[9\]/CLK  i2c_interface2_0/data_b\[9\]/Q  i2c_interface2_0/data_out_RNO\[41\]/A  i2c_interface2_0/data_out_RNO\[41\]/Y  i2c_interface2_0/data_out\[41\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[10\]/CLK  i2c_interface2_0/data_b\[10\]/Q  i2c_interface2_0/data_out_RNO\[42\]/A  i2c_interface2_0/data_out_RNO\[42\]/Y  i2c_interface2_0/data_out\[42\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[11\]/CLK  i2c_interface2_0/data_b\[11\]/Q  i2c_interface2_0/data_out_RNO\[43\]/A  i2c_interface2_0/data_out_RNO\[43\]/Y  i2c_interface2_0/data_out\[43\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[12\]/CLK  i2c_interface2_0/data_b\[12\]/Q  i2c_interface2_0/data_out_RNO\[44\]/A  i2c_interface2_0/data_out_RNO\[44\]/Y  i2c_interface2_0/data_out\[44\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[13\]/CLK  i2c_interface2_0/data_b\[13\]/Q  i2c_interface2_0/data_out_RNO\[45\]/A  i2c_interface2_0/data_out_RNO\[45\]/Y  i2c_interface2_0/data_out\[45\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[14\]/CLK  i2c_interface2_0/data_b\[14\]/Q  i2c_interface2_0/data_out_RNO\[46\]/A  i2c_interface2_0/data_out_RNO\[46\]/Y  i2c_interface2_0/data_out\[46\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[15\]/CLK  i2c_interface2_0/data_b\[15\]/Q  i2c_interface2_0/data_out_RNO\[47\]/A  i2c_interface2_0/data_out_RNO\[47\]/Y  i2c_interface2_0/data_out\[47\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[16\]/CLK  i2c_interface2_0/data_b\[16\]/Q  i2c_interface2_0/data_out_RNO\[48\]/A  i2c_interface2_0/data_out_RNO\[48\]/Y  i2c_interface2_0/data_out\[48\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[17\]/CLK  i2c_interface2_0/data_b\[17\]/Q  i2c_interface2_0/data_out_RNO\[49\]/A  i2c_interface2_0/data_out_RNO\[49\]/Y  i2c_interface2_0/data_out\[49\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[18\]/CLK  i2c_interface2_0/data_b\[18\]/Q  i2c_interface2_0/data_out_RNO\[50\]/A  i2c_interface2_0/data_out_RNO\[50\]/Y  i2c_interface2_0/data_out\[50\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[19\]/CLK  i2c_interface2_0/data_b\[19\]/Q  i2c_interface2_0/data_out_RNO\[51\]/A  i2c_interface2_0/data_out_RNO\[51\]/Y  i2c_interface2_0/data_out\[51\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[20\]/CLK  i2c_interface2_0/data_b\[20\]/Q  i2c_interface2_0/data_out_RNO\[52\]/A  i2c_interface2_0/data_out_RNO\[52\]/Y  i2c_interface2_0/data_out\[52\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[21\]/CLK  i2c_interface2_0/data_b\[21\]/Q  i2c_interface2_0/data_out_RNO\[53\]/A  i2c_interface2_0/data_out_RNO\[53\]/Y  i2c_interface2_0/data_out\[53\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[22\]/CLK  i2c_interface2_0/data_b\[22\]/Q  i2c_interface2_0/data_out_RNO\[54\]/A  i2c_interface2_0/data_out_RNO\[54\]/Y  i2c_interface2_0/data_out\[54\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[23\]/CLK  i2c_interface2_0/data_b\[23\]/Q  i2c_interface2_0/data_out_RNO\[55\]/A  i2c_interface2_0/data_out_RNO\[55\]/Y  i2c_interface2_0/data_out\[55\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[24\]/CLK  i2c_interface2_0/data_b\[24\]/Q  i2c_interface2_0/data_out_RNO\[56\]/A  i2c_interface2_0/data_out_RNO\[56\]/Y  i2c_interface2_0/data_out\[56\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[25\]/CLK  i2c_interface2_0/data_b\[25\]/Q  i2c_interface2_0/data_out_RNO\[57\]/A  i2c_interface2_0/data_out_RNO\[57\]/Y  i2c_interface2_0/data_out\[57\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[26\]/CLK  i2c_interface2_0/data_b\[26\]/Q  i2c_interface2_0/data_out_RNO\[58\]/A  i2c_interface2_0/data_out_RNO\[58\]/Y  i2c_interface2_0/data_out\[58\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[27\]/CLK  i2c_interface2_0/data_b\[27\]/Q  i2c_interface2_0/data_out_RNO\[59\]/A  i2c_interface2_0/data_out_RNO\[59\]/Y  i2c_interface2_0/data_out\[59\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[28\]/CLK  i2c_interface2_0/data_b\[28\]/Q  i2c_interface2_0/data_out_RNO\[60\]/A  i2c_interface2_0/data_out_RNO\[60\]/Y  i2c_interface2_0/data_out\[60\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[29\]/CLK  i2c_interface2_0/data_b\[29\]/Q  i2c_interface2_0/data_out_RNO\[61\]/A  i2c_interface2_0/data_out_RNO\[61\]/Y  i2c_interface2_0/data_out\[61\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[30\]/CLK  i2c_interface2_0/data_b\[30\]/Q  i2c_interface2_0/data_out_RNO\[62\]/A  i2c_interface2_0/data_out_RNO\[62\]/Y  i2c_interface2_0/data_out\[62\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[31\]/CLK  i2c_interface2_0/data_b\[31\]/Q  i2c_interface2_0/data_out_RNO\[63\]/A  i2c_interface2_0/data_out_RNO\[63\]/Y  i2c_interface2_0/data_out\[63\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[32\]/CLK  i2c_interface2_0/data_b\[32\]/Q  i2c_interface2_0/data_out_RNO\[64\]/A  i2c_interface2_0/data_out_RNO\[64\]/Y  i2c_interface2_0/data_out\[64\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[33\]/CLK  i2c_interface2_0/data_b\[33\]/Q  i2c_interface2_0/data_out_RNO\[65\]/A  i2c_interface2_0/data_out_RNO\[65\]/Y  i2c_interface2_0/data_out\[65\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[34\]/CLK  i2c_interface2_0/data_b\[34\]/Q  i2c_interface2_0/data_out_RNO\[66\]/A  i2c_interface2_0/data_out_RNO\[66\]/Y  i2c_interface2_0/data_out\[66\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[35\]/CLK  i2c_interface2_0/data_b\[35\]/Q  i2c_interface2_0/data_out_RNO\[67\]/A  i2c_interface2_0/data_out_RNO\[67\]/Y  i2c_interface2_0/data_out\[67\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[36\]/CLK  i2c_interface2_0/data_b\[36\]/Q  i2c_interface2_0/data_out_RNO\[68\]/A  i2c_interface2_0/data_out_RNO\[68\]/Y  i2c_interface2_0/data_out\[68\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[37\]/CLK  i2c_interface2_0/data_b\[37\]/Q  i2c_interface2_0/data_out_RNO\[69\]/A  i2c_interface2_0/data_out_RNO\[69\]/Y  i2c_interface2_0/data_out\[69\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[38\]/CLK  i2c_interface2_0/data_b\[38\]/Q  i2c_interface2_0/data_out_RNO\[70\]/A  i2c_interface2_0/data_out_RNO\[70\]/Y  i2c_interface2_0/data_out\[70\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[39\]/CLK  i2c_interface2_0/data_b\[39\]/Q  i2c_interface2_0/data_out_RNO\[71\]/A  i2c_interface2_0/data_out_RNO\[71\]/Y  i2c_interface2_0/data_out\[71\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[40\]/CLK  i2c_interface2_0/data_b\[40\]/Q  i2c_interface2_0/data_out_RNO\[72\]/A  i2c_interface2_0/data_out_RNO\[72\]/Y  i2c_interface2_0/data_out\[72\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[41\]/CLK  i2c_interface2_0/data_b\[41\]/Q  i2c_interface2_0/data_out_RNO\[73\]/A  i2c_interface2_0/data_out_RNO\[73\]/Y  i2c_interface2_0/data_out\[73\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[42\]/CLK  i2c_interface2_0/data_b\[42\]/Q  i2c_interface2_0/data_out_RNO\[74\]/A  i2c_interface2_0/data_out_RNO\[74\]/Y  i2c_interface2_0/data_out\[74\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[43\]/CLK  i2c_interface2_0/data_b\[43\]/Q  i2c_interface2_0/data_out_RNO\[75\]/A  i2c_interface2_0/data_out_RNO\[75\]/Y  i2c_interface2_0/data_out\[75\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[44\]/CLK  i2c_interface2_0/data_b\[44\]/Q  i2c_interface2_0/data_out_RNO\[76\]/A  i2c_interface2_0/data_out_RNO\[76\]/Y  i2c_interface2_0/data_out\[76\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[45\]/CLK  i2c_interface2_0/data_b\[45\]/Q  i2c_interface2_0/data_out_RNO\[77\]/A  i2c_interface2_0/data_out_RNO\[77\]/Y  i2c_interface2_0/data_out\[77\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[46\]/CLK  i2c_interface2_0/data_b\[46\]/Q  i2c_interface2_0/data_out_RNO\[78\]/A  i2c_interface2_0/data_out_RNO\[78\]/Y  i2c_interface2_0/data_out\[78\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[47\]/CLK  i2c_interface2_0/data_b\[47\]/Q  i2c_interface2_0/data_out_RNO\[79\]/A  i2c_interface2_0/data_out_RNO\[79\]/Y  i2c_interface2_0/data_out\[79\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i_RNO/B  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i_RNO/Y  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i/B  spi_mode_config2_0/byte_tracker_a_0_sqmuxa_3_i/Y  spi_mode_config2_0/un1_mem_enable_a28_2_5/A  spi_mode_config2_0/un1_mem_enable_a28_2_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/C  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/S  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[0\]/A  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/C  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m6_0_a2_5/B  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_RNI7ANR/A  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNIKJEE\[10\]/A  timestamp_0/TIMESTAMP_RNIKJEE\[10\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/A  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNICVA01\[11\]/A  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[3\]/B  i2c_interface2_0/state_a_RNO_3\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/A  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/A  i2c_interface2_0/init_ctr_a_RNI6L47\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/A  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_25/A  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_13/A  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[6\]/B  spi_mode_config2_0/byte_out_b_RNO\[6\]/Y  spi_mode_config2_0/byte_out_b\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[7\]/B  spi_mode_config2_0/byte_out_b_RNO\[7\]/Y  spi_mode_config2_0/byte_out_b\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[1\]/B  spi_mode_config2_0/byte_out_b_RNO\[1\]/Y  spi_mode_config2_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[2\]/B  spi_mode_config2_0/byte_out_b_RNO\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[3\]/B  spi_mode_config2_0/byte_out_b_RNO\[3\]/Y  spi_mode_config2_0/byte_out_b\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[0\]/B  spi_mode_config2_0/byte_out_b_RNO\[0\]/Y  spi_mode_config2_0/byte_out_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/A  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/sda_a_RNO_26/B  i2c_interface2_0/sda_a_RNO_26/Y  i2c_interface2_0/sda_a_RNO_20/A  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/B  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/Y  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/C  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/B  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNO_7\[0\]/B  i2c_interface2_0/state_a_RNO_7\[0\]/Y  i2c_interface2_0/state_a_RNO_6\[0\]/B  i2c_interface2_0/state_a_RNO_6\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m6_0_a2_6/B  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/A  spi_mode_config2_0/chip_state_RNI68JL_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/C  memory_controller_0/schedule_RNIKQMAE2_1\[5\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/A  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI68JL\[1\]/B  spi_mode_config2_0/chip_state_RNI68JL\[1\]/Y  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/A  spi_mode_config2_0/chip_state_RNI2B8G1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_15/B  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/A  spi_mode_config2_0/state_b_0_RNIDOUL\[2\]/Y  spi_mode_config2_0/state_b_RNIC6M21\[1\]/B  spi_mode_config2_0/state_b_RNIC6M21\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[9\]/B  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[3\]/B  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[4\]/B  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m6_0_a2_6/A  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/C  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[10\]/CLK  spi_mode_config2_0/miso_high_counter\[10\]/Q  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/B  spi_mode_config2_0/miso_high_counter_RNIGSD25\[10\]/Y  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/A  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/A  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/sda_a_RNO_17/A  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI3G8C2\[1\]/B  i2c_interface2_0/state_a_RNI3G8C2\[1\]/Y  i2c_interface2_0/state_a_RNO\[0\]/C  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m6_0_a2_5/A  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0_o2/A  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/A  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/C  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/C  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/B  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_25/B  i2c_interface2_0/un5_wait_ctr_I_25/Y  i2c_interface2_0/un5_wait_ctr_I_26/A  i2c_interface2_0/un5_wait_ctr_I_26/Y  i2c_interface2_0/wait_ctr_RNO\[9\]/C  i2c_interface2_0/wait_ctr_RNO\[9\]/Y  i2c_interface2_0/wait_ctr\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/C  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNO\[7\]/A  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNIPKD51\[6\]/B  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/A  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/Y  i2c_interface2_0/sda_a_RNO_25/A  i2c_interface2_0/sda_a_RNO_25/Y  i2c_interface2_0/sda_a_RNO_13/A  i2c_interface2_0/sda_a_RNO_13/Y  i2c_interface2_0/sda_a_RNO_5/B  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/un5_wait_ctr_I_36/C  i2c_interface2_0/un5_wait_ctr_I_36/Y  i2c_interface2_0/un5_wait_ctr_I_37/A  i2c_interface2_0/un5_wait_ctr_I_37/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/B  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/state_b_RNIQHH02\[1\]/A  spi_mode_config2_0/state_b_RNIQHH02\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/B  spi_mode_config2_0/tx_state_RNIJLDO\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/A  i2c_interface2_0/state_a_RNIUQUT1_0\[1\]/Y  i2c_interface2_0/force_reset_2_RNITDVA2/A  i2c_interface2_0/force_reset_2_RNITDVA2/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/B  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/C  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_24/B  i2c_interface2_0/un5_wait_ctr_I_24/Y  i2c_interface2_0/un5_wait_ctr_I_27/A  i2c_interface2_0/un5_wait_ctr_I_27/Y  i2c_interface2_0/un5_wait_ctr_I_28/A  i2c_interface2_0/un5_wait_ctr_I_28/Y  i2c_interface2_0/wait_ctr_RNO\[10\]/C  i2c_interface2_0/wait_ctr_RNO\[10\]/Y  i2c_interface2_0/wait_ctr\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNILGMV\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNILGMV\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/force_reset_3_RNIH20C1/B  i2c_interface2_0/force_reset_3_RNIH20C1/Y  i2c_interface2_0/force_reset_3_RNIBKM47/B  i2c_interface2_0/force_reset_3_RNIBKM47/Y  i2c_interface2_0/state_a_RNIL4QGN\[1\]/C  i2c_interface2_0/state_a_RNIL4QGN\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/B  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/next_a_RNO_0/B  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/A  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/B  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/B  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/A  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/sda_a_RNO_6/A  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_26/A  i2c_interface2_0/sda_a_RNO_26/Y  i2c_interface2_0/sda_a_RNO_20/A  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_44/A  i2c_interface2_0/un5_wait_ctr_I_44/Y  i2c_interface2_0/un5_wait_ctr_I_45/B  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_44/A  i2c_interface2_0/un5_wait_ctr_I_44/Y  i2c_interface2_0/un5_wait_ctr_I_48/B  i2c_interface2_0/un5_wait_ctr_I_48/Y  i2c_interface2_0/un5_wait_ctr_I_49/A  i2c_interface2_0/un5_wait_ctr_I_49/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/A  timestamp_0/TIMESTAMP_RNIFQ2A1\[18\]/Y  timestamp_0/TIMESTAMP_RNI14H24\[18\]/C  timestamp_0/TIMESTAMP_RNI14H24\[18\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO_6\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_6\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/un5_wait_ctr_I_31/B  i2c_interface2_0/un5_wait_ctr_I_31/Y  i2c_interface2_0/un5_wait_ctr_I_32/A  i2c_interface2_0/un5_wait_ctr_I_32/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_stage_RNO_11\[1\]/C  read_buffer_0/init_stage_RNO_11\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/C  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n5_0_x2/A  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_31/C  i2c_interface2_0/un5_wait_ctr_I_31/Y  i2c_interface2_0/un5_wait_ctr_I_32/A  i2c_interface2_0/un5_wait_ctr_I_32/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/A  spi_mode_config2_0/tx_state_RNIFB6P2\[3\]/Y  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/A  spi_mode_config2_0/tx_state_RNIS66O3\[3\]/Y  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/A  spi_mode_config2_0/state_b_RNIPGCU4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/S  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/S  spi_mode_config2_0/miso_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/ss_b_RNO_13/A  spi_mode_config2_0/ss_b_RNO_13/Y  spi_mode_config2_0/ss_b_RNO_8/B  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[8\]/CLK  i2c_interface2_0/wait_ctr\[8\]/Q  i2c_interface2_0/un5_wait_ctr_I_25/A  i2c_interface2_0/un5_wait_ctr_I_25/Y  i2c_interface2_0/un5_wait_ctr_I_26/A  i2c_interface2_0/un5_wait_ctr_I_26/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/B  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/init_RNI2UN41/B  i2c_interface2_0/init_RNI2UN41/Y  i2c_interface2_0/init_RNIQH634/B  i2c_interface2_0/init_RNIQH634/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[2\]/CLK  i2c_interface2_0/ctr_a\[2\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_8/Y  i2c_interface2_0/state_a_RNIROOS1\[0\]/A  i2c_interface2_0/state_a_RNIROOS1\[0\]/Y  i2c_interface2_0/scl_enable_RNO_2/B  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_10/C  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/state_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/state_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/begin_pass_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/byte_tracker_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/next_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/byte_tracker_b_0/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/state_b_0\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/state_b_0\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/data_mode_RNICEBT\[0\]/B  i2c_interface2_0/data_mode_RNICEBT\[0\]/Y  i2c_interface2_0/sda_a_RNO_16/B  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_8/A  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/B  i2c_interface2_0/wait_ctr_RNIH8C6\[16\]/Y  i2c_interface2_0/data_mode_RNI45R51\[0\]/C  i2c_interface2_0/data_mode_RNI45R51\[0\]/Y  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/B  i2c_interface2_0/data_mode_RNIS2BP3\[0\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/A  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI0K0E2\[2\]/B  i2c_interface2_0/state_a_RNI0K0E2\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_n12_0_o2/C  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/B  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[4\]/A  spi_mode_config2_0/miso_high_counter_RNO\[4\]/Y  spi_mode_config2_0/miso_high_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNO_0\[3\]/A  i2c_interface2_0/state_a_RNO_0\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/A  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[6\]/A  geig_data_handling_0/geig_counts_RNI88F31\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[7\]/A  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_27/A  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_22/A  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/B  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[1\]/CLK  spi_mode_config2_0/miso_ss_counter\[1\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/B  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[9\]/CLK  geig_data_handling_0/min_counter\[9\]/Q  geig_data_handling_0/min_counter_RNII67K\[9\]/A  geig_data_handling_0/min_counter_RNII67K\[9\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/B  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNO\[8\]/B  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI0K0E2\[2\]/B  i2c_interface2_0/state_a_RNI0K0E2\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/C  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU\[0\]/B  i2c_interface2_0/state_a_RNIFDVU\[0\]/Y  i2c_interface2_0/state_a_RNI0K0E2\[2\]/B  i2c_interface2_0/state_a_RNI0K0E2\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/C  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/A  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_5/B  spi_mode_config2_0/byte_tracker_a_RNO_5/Y  spi_mode_config2_0/byte_tracker_a_RNO_2/A  spi_mode_config2_0/byte_tracker_a_RNO_2/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/A  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU\[3\]/B  i2c_interface2_0/state_a_RNIHFVU\[3\]/Y  i2c_interface2_0/sda_a_RNO_2/A  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_19/A  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/ss_b_RNO_6/A  spi_mode_config2_0/ss_b_RNO_6/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/S  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n6_0_o2/A  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/C  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNI80QQ\[0\]/B  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/read_counter_RNIIARQ1\[0\]/C  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/state_a_RNIBIAE1\[2\]/A  spi_mode_config2_0/state_a_RNIBIAE1\[2\]/Y  spi_mode_config2_0/state_a_RNI5TG06\[2\]/C  spi_mode_config2_0/state_a_RNI5TG06\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/B  geig_data_handling_0/geig_counts_RNI5NQP1\[10\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/read_cmd_RNO_1/B  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/min_counter_RNII67K\[9\]/B  geig_data_handling_0/min_counter_RNII67K\[9\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/B  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/ss_b_RNO_12/A  spi_mode_config2_0/ss_b_RNO_12/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/C  spi_mode_config2_0/tx_state_RNIHPB43\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[6\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/A  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_6\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/start_ctr_RNO/A  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/chip_state_RNO_8\[1\]/C  spi_mode_config2_0/chip_state_RNO_8\[1\]/Y  spi_mode_config2_0/chip_state_RNO_3\[1\]/A  spi_mode_config2_0/chip_state_RNO_3\[1\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/C  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_27/B  i2c_interface2_0/sda_a_RNO_27/Y  i2c_interface2_0/sda_a_RNO_22/A  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_a_RNO_2\[1\]/B  spi_mode_config2_0/state_a_RNO_2\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/C  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/A  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNIROOS1\[0\]/B  i2c_interface2_0/state_a_RNIROOS1\[0\]/Y  i2c_interface2_0/scl_enable_RNO/A  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51_0\[0\]/B  read_buffer_0/init_stage_RNIE9K51_0\[0\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/C  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI68LO8\[0\]/B  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/A  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNI774Q2\[0\]/B  i2c_interface2_0/data_mode_RNI774Q2\[0\]/Y  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/B  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[42\]/CLK  memory_controller_0/geig_buffer\[42\]/Q  memory_controller_0/geig_buffer_RNIVF603\[42\]/A  memory_controller_0/geig_buffer_RNIVF603\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/A  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/B  spi_mode_config2_0/miso_high_counter_RNIV4O83\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[42\]/CLK  memory_controller_0/mag_buffer\[42\]/Q  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/A  memory_controller_0/mag_buffer_RNIDIOCU1\[42\]/Y  memory_controller_0/mag_buffer_RNIUOII44\[42\]/B  memory_controller_0/mag_buffer_RNIUOII44\[42\]/Y  memory_controller_0/data_buffer_RNIHP28D6\[42\]/A  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/A  i2c_interface2_0/ctr_a_RNIBAPT\[0\]/Y  i2c_interface2_0/sda_a_RNO_14/B  i2c_interface2_0/sda_a_RNO_14/Y  i2c_interface2_0/sda_a_RNO_5/C  i2c_interface2_0/sda_a_RNO_5/Y  i2c_interface2_0/sda_a_RNO_1/B  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/B  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/A  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/state_a_RNIFQ491\[1\]/A  i2c_interface2_0/state_a_RNIFQ491\[1\]/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/B  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/A  i2c_interface2_0/init_ctr_a_RNITC5N\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_d_8_m_i_o3\[1\]/B  spi_master_0/state_d_8_m_i_o3\[1\]/Y  spi_master_0/mosi_d_11_iv_i/B  spi_master_0/mosi_d_11_iv_i/Y  spi_master_0/mosi_d/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/A  spi_mode_config2_0/chip_state_RNIBMKC1_0\[1\]/Y  spi_mode_config2_0/state_b_RNINSAF2\[1\]/A  spi_mode_config2_0/state_b_RNINSAF2\[1\]/Y  spi_mode_config2_0/poll_interupt/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_18/C  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/B  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/B  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[9\]/CLK  i2c_interface2_0/wait_ctr\[9\]/Q  i2c_interface2_0/un5_wait_ctr_I_26/B  i2c_interface2_0/un5_wait_ctr_I_26/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_8/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_6/Y  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/A  i2c_interface2_0/un5_sda_a.un5_sda_a_I_7/Y  i2c_interface2_0/ctr_a_RNO_0\[2\]/C  i2c_interface2_0/ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/ctr_a_RNO\[2\]/C  i2c_interface2_0/ctr_a_RNO\[2\]/Y  i2c_interface2_0/ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNO_5\[0\]/C  i2c_interface2_0/state_a_RNO_5\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/A  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/C  i2c_interface2_0/wait_ctr_RNI9FHV\[17\]/Y  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/A  i2c_interface2_0/wait_ctr_RNIC59M2\[17\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/C  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNI1RCJ\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_interupt_RNI75U41/B  spi_mode_config2_0/poll_interupt_RNI75U41/Y  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/S  spi_mode_config2_0/poll_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/B  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/B  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_20/B  i2c_interface2_0/sda_a_RNO_20/Y  i2c_interface2_0/sda_a_RNO_10/B  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/ss_b_RNO_11/A  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_3/A  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/C  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO/C  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/un5_wait_ctr_I_35/B  i2c_interface2_0/un5_wait_ctr_I_35/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/A  spi_mode_config2_0/miso_high_counter_RNICI898\[18\]/Y  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/A  spi_mode_config2_0/state_b_RNI9SEF9\[0\]/Y  spi_mode_config2_0/state_b_RNILSKF9\[0\]/B  spi_mode_config2_0/state_b_RNILSKF9\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/B  spi_mode_config2_0/mem_enable_a15_0_a2_0_0_a2_i_RNI42KU3/Y  spi_mode_config2_0/tx_exit_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_3\[3\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_2\[3\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/C  memory_controller_0/schedule_1_RNIKDHK22_4\[3\]/Y  memory_controller_0/data_buffer\[62\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/sda_a_RNO_11/B  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/un5_wait_ctr_I_37/B  i2c_interface2_0/un5_wait_ctr_I_37/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_9/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/un5_wait_ctr_I_41/A  i2c_interface2_0/un5_wait_ctr_I_41/Y  i2c_interface2_0/un5_wait_ctr_I_44/B  i2c_interface2_0/un5_wait_ctr_I_44/Y  i2c_interface2_0/un5_wait_ctr_I_45/B  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_x2/A  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[13\]/CLK  i2c_interface2_0/wait_ctr\[13\]/Q  i2c_interface2_0/un5_wait_ctr_I_41/B  i2c_interface2_0/un5_wait_ctr_I_41/Y  i2c_interface2_0/un5_wait_ctr_I_44/B  i2c_interface2_0/un5_wait_ctr_I_44/Y  i2c_interface2_0/un5_wait_ctr_I_45/B  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_17/B  i2c_interface2_0/sda_a_RNO_17/Y  i2c_interface2_0/sda_a_RNO_8/C  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_4\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_out\[0\]/CLK  memory_controller_0/data_out\[0\]/Q  sram_interface_0/dout\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[1\]/CLK  memory_controller_0/data_out\[1\]/Q  sram_interface_0/dout\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[2\]/CLK  memory_controller_0/data_out\[2\]/Q  sram_interface_0/dout\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[3\]/CLK  memory_controller_0/data_out\[3\]/Q  sram_interface_0/dout\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[4\]/CLK  memory_controller_0/data_out\[4\]/Q  sram_interface_0/dout\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[5\]/CLK  memory_controller_0/data_out\[5\]/Q  sram_interface_0/dout\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[6\]/CLK  memory_controller_0/data_out\[6\]/Q  sram_interface_0/dout\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[7\]/CLK  memory_controller_0/data_out\[7\]/Q  sram_interface_0/dout\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[8\]/CLK  memory_controller_0/data_out\[8\]/Q  sram_interface_0/dout\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[9\]/CLK  memory_controller_0/data_out\[9\]/Q  sram_interface_0/dout\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[10\]/CLK  memory_controller_0/data_out\[10\]/Q  sram_interface_0/dout\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[11\]/CLK  memory_controller_0/data_out\[11\]/Q  sram_interface_0/dout\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[12\]/CLK  memory_controller_0/data_out\[12\]/Q  sram_interface_0/dout\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[13\]/CLK  memory_controller_0/data_out\[13\]/Q  sram_interface_0/dout\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[14\]/CLK  memory_controller_0/data_out\[14\]/Q  sram_interface_0/dout\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[15\]/CLK  memory_controller_0/data_out\[15\]/Q  sram_interface_0/dout\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[0\]/CLK  memory_controller_0/address_out\[0\]/Q  sram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[1\]/CLK  memory_controller_0/address_out\[1\]/Q  sram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[2\]/CLK  memory_controller_0/address_out\[2\]/Q  sram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[3\]/CLK  memory_controller_0/address_out\[3\]/Q  sram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[4\]/CLK  memory_controller_0/address_out\[4\]/Q  sram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[5\]/CLK  memory_controller_0/address_out\[5\]/Q  sram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[6\]/CLK  memory_controller_0/address_out\[6\]/Q  sram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[7\]/CLK  memory_controller_0/address_out\[7\]/Q  sram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[8\]/CLK  memory_controller_0/address_out\[8\]/Q  sram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[9\]/CLK  memory_controller_0/address_out\[9\]/Q  sram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[10\]/CLK  memory_controller_0/address_out\[10\]/Q  sram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[11\]/CLK  memory_controller_0/address_out\[11\]/Q  sram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[12\]/CLK  memory_controller_0/address_out\[12\]/Q  sram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[13\]/CLK  memory_controller_0/address_out\[13\]/Q  sram_interface_0/address\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[14\]/CLK  memory_controller_0/address_out\[14\]/Q  sram_interface_0/address\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[15\]/CLK  memory_controller_0/address_out\[15\]/Q  sram_interface_0/address\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[16\]/CLK  memory_controller_0/address_out\[16\]/Q  sram_interface_0/address\[16\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[17\]/CLK  memory_controller_0/address_out\[17\]/Q  sram_interface_0/address\[17\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/force_reset_2_RNITDVA2/B  i2c_interface2_0/force_reset_2_RNITDVA2/Y  i2c_interface2_0/sda_a_RNO_6/C  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNI78L42\[5\]/A  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/ss_b_RNO_15/B  spi_mode_config2_0/ss_b_RNO_15/Y  spi_mode_config2_0/ss_b_RNO_10/A  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/un5_wait_ctr_I_40/B  i2c_interface2_0/un5_wait_ctr_I_40/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/B  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/state_a_RNO_5\[0\]/B  i2c_interface2_0/state_a_RNO_5\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/A  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/B  timestamp_0/TIMESTAMP_RNI1J1S\[12\]/Y  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/C  timestamp_0/TIMESTAMP_RNIK5GA1\[8\]/Y  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/C  timestamp_0/TIMESTAMP_RNI2CEL2\[8\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_1\[5\]/B  spi_mode_config2_0/rxbytes_numbytes_RNO_1\[5\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[5\]/C  spi_mode_config2_0/rxbytes_numbytes_RNO\[5\]/Y  spi_mode_config2_0/rxbytes_numbytes\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_1\[4\]/B  spi_mode_config2_0/rxbytes_numbytes_RNO_1\[4\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[4\]/C  spi_mode_config2_0/rxbytes_numbytes_RNO\[4\]/Y  spi_mode_config2_0/rxbytes_numbytes\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[11\]/CLK  spi_mode_config2_0/miso_high_counter\[11\]/Q  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/B  spi_mode_config2_0/miso_high_counter_RNIK39F5\[11\]/Y  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/A  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[3\]/CLK  spi_mode_config2_0/miso_ss_counter\[3\]/Q  spi_mode_config2_0/miso_ss_counter_RNILGMV\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNILGMV\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/ss_b_RNO_10/C  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNIBB101\[1\]/B  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_1/A  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/C  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62/Y  memory_controller_0/busy_hold_RNO/C  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/B  i2c_interface2_0/init_ctr_a_RNI3DO4\[1\]/Y  i2c_interface2_0/init_RNIKRGA/A  i2c_interface2_0/init_RNIKRGA/Y  i2c_interface2_0/init_RNIRC9F/B  i2c_interface2_0/init_RNIRC9F/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_1\[0\]/Y  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/A  i2c_interface2_0/state_a_RNIN4FE1_1\[2\]/Y  i2c_interface2_0/start_ctr_RNO_0/A  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNO\[6\]/A  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNISROA1\[7\]/B  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/A  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/B  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_m3_0_a2/A  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/A  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/A  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNO\[7\]/A  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIB7OR2\[2\]/B  i2c_interface2_0/state_a_RNIB7OR2\[2\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/A  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/A  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/ss_b_RNO_15/A  spi_mode_config2_0/ss_b_RNO_15/Y  spi_mode_config2_0/ss_b_RNO_10/A  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_11/B  i2c_interface2_0/un5_wait_ctr_I_11/Y  i2c_interface2_0/un5_wait_ctr_I_12/A  i2c_interface2_0/un5_wait_ctr_I_12/Y  i2c_interface2_0/wait_ctr_RNO\[4\]/C  i2c_interface2_0/wait_ctr_RNO\[4\]/Y  i2c_interface2_0/wait_ctr\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/state_a_RNO_7\[0\]/A  i2c_interface2_0/state_a_RNO_7\[0\]/Y  i2c_interface2_0/state_a_RNO_6\[0\]/B  i2c_interface2_0/state_a_RNO_6\[0\]/Y  i2c_interface2_0/state_a_RNO_3\[0\]/C  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/C  read_buffer_0/init_stage_RNO_1\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n5_0_x2/A  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/scl_enable_RNO_7/A  i2c_interface2_0/scl_enable_RNO_7/Y  i2c_interface2_0/scl_enable_RNO_5/A  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/A  spi_mode_config2_0/tx_state_RNIDRVU\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/A  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/ss_b_RNO_11/B  spi_mode_config2_0/ss_b_RNO_11/Y  spi_mode_config2_0/ss_b_RNO_7/B  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_3/A  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/A  spi_mode_config2_0/miso_high_counter_RNIQSTR1\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/A  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/force_reset_1_RNIQF7I3/A  i2c_interface2_0/force_reset_1_RNIQF7I3/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/A  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/A  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/address_out_1_sqmuxa_RNI17B152/A  memory_controller_0/address_out_1_sqmuxa_RNI17B152/Y  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/B  memory_controller_0/address_out_1_sqmuxa_RNIBCPVF6/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNIOOCM\[12\]/A  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/ss_b_RNO_12/B  spi_mode_config2_0/ss_b_RNO_12/Y  spi_mode_config2_0/ss_b_RNO_8/A  spi_mode_config2_0/ss_b_RNO_8/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[11\]/CLK  i2c_interface2_0/wait_ctr\[11\]/Q  i2c_interface2_0/un5_wait_ctr_I_32/B  i2c_interface2_0/un5_wait_ctr_I_32/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/A  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2_10/Y  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/C  i2c_interface2_0/force_reset_0_sqmuxa_i_0_a2/Y  i2c_interface2_0/state_a_RNII5ABG\[1\]/C  i2c_interface2_0/state_a_RNII5ABG\[1\]/Y  i2c_interface2_0/force_reset/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_19/B  i2c_interface2_0/un5_wait_ctr_I_19/Y  i2c_interface2_0/un5_wait_ctr_I_20/A  i2c_interface2_0/un5_wait_ctr_I_20/Y  i2c_interface2_0/wait_ctr_RNO\[7\]/C  i2c_interface2_0/wait_ctr_RNO\[7\]/Y  i2c_interface2_0/wait_ctr\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[4\]/CLK  i2c_interface2_0/wait_ctr\[4\]/Q  i2c_interface2_0/un5_wait_ctr_I_18/B  i2c_interface2_0/un5_wait_ctr_I_18/Y  i2c_interface2_0/un5_wait_ctr_I_22/B  i2c_interface2_0/un5_wait_ctr_I_22/Y  i2c_interface2_0/un5_wait_ctr_I_23/A  i2c_interface2_0/un5_wait_ctr_I_23/Y  i2c_interface2_0/wait_ctr_RNO\[8\]/C  i2c_interface2_0/wait_ctr_RNO\[8\]/Y  i2c_interface2_0/wait_ctr\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_15/A  i2c_interface2_0/sda_a_RNO_15/Y  i2c_interface2_0/sda_a_RNO_6/B  i2c_interface2_0/sda_a_RNO_6/Y  i2c_interface2_0/sda_a_RNO_1/C  i2c_interface2_0/sda_a_RNO_1/Y  i2c_interface2_0/sda_a_RNO/A  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[14\]/CLK  i2c_interface2_0/wait_ctr\[14\]/Q  i2c_interface2_0/un5_wait_ctr_I_41/C  i2c_interface2_0/un5_wait_ctr_I_41/Y  i2c_interface2_0/un5_wait_ctr_I_44/B  i2c_interface2_0/un5_wait_ctr_I_44/Y  i2c_interface2_0/un5_wait_ctr_I_45/B  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[4\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[4\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[4\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO\[4\]/Y  spi_mode_config2_0/rxbytes_numbytes\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[5\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[5\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[5\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO\[5\]/Y  spi_mode_config2_0/rxbytes_numbytes\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNI6TCV1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/S  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/S  spi_mode_config2_0/miso_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_1\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNI2TCQ\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/poll_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_m3_0_a2_0/B  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_16/A  i2c_interface2_0/un5_wait_ctr_I_16/Y  i2c_interface2_0/un5_wait_ctr_I_17/A  i2c_interface2_0/un5_wait_ctr_I_17/Y  i2c_interface2_0/wait_ctr_RNO\[6\]/C  i2c_interface2_0/wait_ctr_RNO\[6\]/Y  i2c_interface2_0/wait_ctr\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_10/B  i2c_interface2_0/un5_wait_ctr_I_10/Y  i2c_interface2_0/un5_wait_ctr_I_13/A  i2c_interface2_0/un5_wait_ctr_I_13/Y  i2c_interface2_0/un5_wait_ctr_I_14/A  i2c_interface2_0/un5_wait_ctr_I_14/Y  i2c_interface2_0/wait_ctr_RNO\[5\]/C  i2c_interface2_0/wait_ctr_RNO\[5\]/Y  i2c_interface2_0/wait_ctr\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[10\]/CLK  i2c_interface2_0/wait_ctr\[10\]/Q  i2c_interface2_0/un5_wait_ctr_I_33/B  i2c_interface2_0/un5_wait_ctr_I_33/Y  i2c_interface2_0/un5_wait_ctr_I_42/B  i2c_interface2_0/un5_wait_ctr_I_42/Y  i2c_interface2_0/un5_wait_ctr_I_43/A  i2c_interface2_0/un5_wait_ctr_I_43/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNIEBRT\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/B  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNIAID81\[2\]/B  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/B  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/sda_a_RNO_19/B  i2c_interface2_0/sda_a_RNO_19/Y  i2c_interface2_0/sda_a_RNO_10/A  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/C  i2c_interface2_0/state_a_0_RNI9I9I5\[1\]/Y  i2c_interface2_0/force_reset_0_RNIHC2R8/B  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNO_4\[3\]/B  i2c_interface2_0/state_a_RNO_4\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/B  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/A  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[3\]/S  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[3\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[3\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO\[3\]/Y  spi_mode_config2_0/rxbytes_numbytes\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[2\]/S  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[2\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[2\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO\[2\]/Y  spi_mode_config2_0/rxbytes_numbytes\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/chip_state_RNISKVC\[1\]/B  spi_mode_config2_0/chip_state_RNISKVC\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[1\]/S  spi_mode_config2_0/rxbytes_numbytes_RNO_0\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes_RNO\[1\]/A  spi_mode_config2_0/rxbytes_numbytes_RNO\[1\]/Y  spi_mode_config2_0/rxbytes_numbytes\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_16/A  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNIAID81\[2\]/A  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[17\]/CLK  spi_mode_config2_0/miso_high_counter\[17\]/Q  spi_mode_config2_0/ss_b_RNO_16/B  spi_mode_config2_0/ss_b_RNO_16/Y  spi_mode_config2_0/ss_b_RNO_10/B  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_16/A  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_8/A  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_m3_0_a2_2/A  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIFDVU_0\[0\]/A  i2c_interface2_0/state_a_RNIFDVU_0\[0\]/Y  i2c_interface2_0/state_a_RNI68KE4\[0\]/C  i2c_interface2_0/state_a_RNI68KE4\[0\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/C  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIECVU\[0\]/B  i2c_interface2_0/state_a_RNIECVU\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/A  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNI69GS\[1\]/A  i2c_interface2_0/state_a_RNI69GS\[1\]/Y  i2c_interface2_0/state_hold_RNO_0\[1\]/C  i2c_interface2_0/state_hold_RNO_0\[1\]/Y  i2c_interface2_0/state_hold_RNO\[1\]/C  i2c_interface2_0/state_hold_RNO\[1\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/sda_a_RNO_22/C  i2c_interface2_0/sda_a_RNO_22/Y  i2c_interface2_0/sda_a_RNO_11/A  i2c_interface2_0/sda_a_RNO_11/Y  i2c_interface2_0/sda_a_RNO_4/A  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[16\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/B  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIFAUS2\[1\]/B  i2c_interface2_0/state_a_RNIFAUS2\[1\]/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/B  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/C  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_m3_0_a2_2/B  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/A  geig_data_handling_0/geig_counts_RNIDVCU\[5\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/A  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNITDVA2\[2\]/B  i2c_interface2_0/state_a_RNITDVA2\[2\]/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/B  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/A  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[72\]/CLK  memory_controller_0/mag_buffer\[72\]/Q  memory_controller_0/mag_buffer_RNI43B1U1\[72\]/A  memory_controller_0/mag_buffer_RNI43B1U1\[72\]/Y  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/B  memory_controller_0/mag_buffer_RNIFD2AS3\[72\]/Y  memory_controller_0/data_buffer_RNO_3\[56\]/B  memory_controller_0/data_buffer_RNO_3\[56\]/Y  memory_controller_0/data_buffer_RNO_2\[56\]/C  memory_controller_0/data_buffer_RNO_2\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/C  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/A  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_m3_0_a2_1/B  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/A  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNI6L47_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/A  i2c_interface2_0/init_ctr_a_RNIHSS23\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNI2J894_2/C  i2c_interface2_0/force_reset_0_RNI2J894_2/Y  i2c_interface2_0/data_mode_RNO\[0\]/C  i2c_interface2_0/data_mode_RNO\[0\]/Y  i2c_interface2_0/data_mode\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/wait_ctr_RNIFFUQ\[17\]/A  i2c_interface2_0/wait_ctr_RNIFFUQ\[17\]/Y  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/A  i2c_interface2_0/wait_ctr_RNILJU65\[17\]/Y  i2c_interface2_0/wait_ctr_RNO\[0\]/B  i2c_interface2_0/wait_ctr_RNO\[0\]/Y  i2c_interface2_0/wait_ctr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[18\]/CLK  spi_mode_config2_0/miso_high_counter\[18\]/Q  spi_mode_config2_0/ss_b_RNO_16/A  spi_mode_config2_0/ss_b_RNO_16/Y  spi_mode_config2_0/ss_b_RNO_10/B  spi_mode_config2_0/ss_b_RNO_10/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_1/C  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIG25N/B  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIG25N/B  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/scl_enable_RNO_7/C  i2c_interface2_0/scl_enable_RNO_7/Y  i2c_interface2_0/scl_enable_RNO_5/A  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/state_hold_RNO\[1\]/B  i2c_interface2_0/state_hold_RNO\[1\]/Y  i2c_interface2_0/state_hold\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNISC5G/A  i2c_interface2_0/start_ctr_RNISC5G/Y  i2c_interface2_0/start_ctr_RNI8RCM2/B  i2c_interface2_0/start_ctr_RNI8RCM2/Y  i2c_interface2_0/state_a_RNIHELN7\[2\]/A  i2c_interface2_0/state_a_RNIHELN7\[2\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/A  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_n13_0_o2/A  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m3/C  i2c_interface2_0/un1_data_cntr_1_m3/Y  i2c_interface2_0/un1_data_cntr_1_m4/S  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/A  spi_mode_config2_0/chip_state_RNIHTLI\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/B  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/B  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/B  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/state_b_RNIERS02\[2\]/B  spi_mode_config2_0/state_b_RNIERS02\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[1\]/A  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/C  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/C  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/read_cmd_RNO_1/C  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_m3_0_a2_1/A  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[1\]/CLK  i2c_interface2_0/ctr_a\[1\]/Q  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/B  i2c_interface2_0/un5_sda_a.un5_sda_a_I_5/Y  i2c_interface2_0/ctr_a_RNO_0\[1\]/C  i2c_interface2_0/ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/ctr_a_RNO\[1\]/C  i2c_interface2_0/ctr_a_RNO\[1\]/Y  i2c_interface2_0/ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n3_0_x2/A  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_21/A  i2c_interface2_0/sda_a_RNO_21/Y  i2c_interface2_0/sda_a_RNO_10/C  i2c_interface2_0/sda_a_RNO_10/Y  i2c_interface2_0/sda_a_RNO_3/C  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m1/C  i2c_interface2_0/un1_data_cntr_1_m1/Y  i2c_interface2_0/un1_data_cntr_1_m4/B  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/sda_a_RNO_23/C  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_12/A  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/sda_a_RNO_16/C  i2c_interface2_0/sda_a_RNO_16/Y  i2c_interface2_0/sda_a_RNO_8/A  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/A  i2c_interface2_0/data_mode_RNIDRSV1\[0\]/Y  i2c_interface2_0/state_a_RNIMJCF2\[3\]/A  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/B  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  read_address_traversal_0/address_m3_0_a2_0/A  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/state_a_RNO_3\[0\]/B  i2c_interface2_0/state_a_RNO_3\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/B  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_RNIG25N/C  i2c_interface2_0/init_RNIG25N/Y  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNO_4\[3\]/C  i2c_interface2_0/state_a_RNO_4\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/B  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNICVA01\[11\]/B  timestamp_0/TIMESTAMP_RNICVA01\[11\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/un2_min_counter_I_21/B  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/scl_enable_RNO_7/B  i2c_interface2_0/scl_enable_RNO_7/Y  i2c_interface2_0/scl_enable_RNO_5/A  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/A  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/B  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/B  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/B  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/start_ctr_RNO/C  i2c_interface2_0/start_ctr_RNO/Y  i2c_interface2_0/start_ctr/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_n7_0_o2/A  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/B  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n4_0_x2/A  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/B  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[44\]/CLK  memory_controller_0/geig_buffer\[44\]/Q  memory_controller_0/geig_buffer_RNI3K603\[44\]/A  memory_controller_0/geig_buffer_RNI3K603\[44\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/A  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_5\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[44\]/CLK  memory_controller_0/mag_buffer\[44\]/Q  memory_controller_0/mag_buffer_RNIHMOCU1\[44\]/A  memory_controller_0/mag_buffer_RNIHMOCU1\[44\]/Y  memory_controller_0/mag_buffer_RNI61JI44\[44\]/B  memory_controller_0/mag_buffer_RNI61JI44\[44\]/Y  memory_controller_0/data_buffer_RNIR338D6\[44\]/A  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/B  i2c_interface2_0/state_a_RNIGEVU_0\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[2\]/B  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/B  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIEBB41\[0\]/B  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/state_a_RNIL9ON\[1\]/B  i2c_interface2_0/state_a_RNIL9ON\[1\]/Y  i2c_interface2_0/init_RNO/B  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/B  i2c_interface2_0/state_a_RNIHFVU_0\[3\]/Y  i2c_interface2_0/force_reset_2_RNIG20C1/A  i2c_interface2_0/force_reset_2_RNIG20C1/Y  i2c_interface2_0/state_a_0\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/A  spi_mode_config2_0/miso_high_counter_RNIEAM27\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/ss_b_RNO_7/A  spi_mode_config2_0/ss_b_RNO_7/Y  spi_mode_config2_0/ss_b_RNO_3/A  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_6\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_6\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_RNIRC9F/A  i2c_interface2_0/init_RNIRC9F/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[34\]/CLK  memory_controller_0/geig_buffer\[34\]/Q  memory_controller_0/geig_buffer_RNI1G403\[34\]/A  memory_controller_0/geig_buffer_RNI1G403\[34\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/A  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[36\]/CLK  memory_controller_0/geig_buffer\[36\]/Q  memory_controller_0/geig_buffer_RNI5K403\[36\]/A  memory_controller_0/geig_buffer_RNI5K403\[36\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/A  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[38\]/CLK  memory_controller_0/geig_buffer\[38\]/Q  memory_controller_0/geig_buffer_RNI9O403\[38\]/A  memory_controller_0/geig_buffer_RNI9O403\[38\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/A  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[40\]/CLK  memory_controller_0/geig_buffer\[40\]/Q  memory_controller_0/geig_buffer_RNIRB603\[40\]/A  memory_controller_0/geig_buffer_RNIRB603\[40\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/A  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[46\]/CLK  memory_controller_0/geig_buffer\[46\]/Q  memory_controller_0/geig_buffer_RNI7O603\[46\]/A  memory_controller_0/geig_buffer_RNI7O603\[46\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/A  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[12\]/CLK  i2c_interface2_0/wait_ctr\[12\]/Q  i2c_interface2_0/un5_wait_ctr_I_41/A  i2c_interface2_0/un5_wait_ctr_I_41/Y  i2c_interface2_0/un5_wait_ctr_I_42/C  i2c_interface2_0/un5_wait_ctr_I_42/Y  i2c_interface2_0/un5_wait_ctr_I_43/A  i2c_interface2_0/un5_wait_ctr_I_43/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/chip_rdy_0/G  spi_master_0/chip_rdy_0/Q  spi_master_0/sck_q_RNIGKR3\[1\]/A  spi_master_0/sck_q_RNIGKR3\[1\]/Y  spi_master_0/state_q_RNIB6A31\[1\]/B  spi_master_0/state_q_RNIB6A31\[1\]/Y  spi_master_0/state_d_RNO\[1\]/B  spi_master_0/state_d_RNO\[1\]/Y  spi_master_0/state_d\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n7_0/B  write_address_traversal_0/address_n7_0/Y  write_address_traversal_0/address\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[34\]/CLK  memory_controller_0/mag_buffer\[34\]/Q  memory_controller_0/mag_buffer_RNIFIMCU1\[34\]/A  memory_controller_0/mag_buffer_RNIFIMCU1\[34\]/Y  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/B  memory_controller_0/mag_buffer_RNI2PEI44\[34\]/Y  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/A  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[36\]/CLK  memory_controller_0/mag_buffer\[36\]/Q  memory_controller_0/mag_buffer_RNIJMMCU1\[36\]/A  memory_controller_0/mag_buffer_RNIJMMCU1\[36\]/Y  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/B  memory_controller_0/mag_buffer_RNIA1FI44\[36\]/Y  memory_controller_0/data_buffer_RNI04U7D6\[36\]/A  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[38\]/CLK  memory_controller_0/mag_buffer\[38\]/Q  memory_controller_0/mag_buffer_RNINQMCU1\[38\]/A  memory_controller_0/mag_buffer_RNINQMCU1\[38\]/Y  memory_controller_0/mag_buffer_RNII9FI44\[38\]/B  memory_controller_0/mag_buffer_RNII9FI44\[38\]/Y  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/A  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[40\]/CLK  memory_controller_0/mag_buffer\[40\]/Q  memory_controller_0/mag_buffer_RNI9EOCU1\[40\]/A  memory_controller_0/mag_buffer_RNI9EOCU1\[40\]/Y  memory_controller_0/mag_buffer_RNIMGII44\[40\]/B  memory_controller_0/mag_buffer_RNIMGII44\[40\]/Y  memory_controller_0/data_buffer_RNI7F28D6\[40\]/A  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[46\]/CLK  memory_controller_0/mag_buffer\[46\]/Q  memory_controller_0/mag_buffer_RNILQOCU1\[46\]/A  memory_controller_0/mag_buffer_RNILQOCU1\[46\]/Y  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/B  memory_controller_0/mag_buffer_RNIE9JI44\[46\]/Y  memory_controller_0/data_buffer_RNI5E38D6\[46\]/A  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIO6N81\[6\]/C  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNIMJCF2\[3\]/B  i2c_interface2_0/state_a_RNIMJCF2\[3\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/B  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/A  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/sda_a_RNO_24/A  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_12/B  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/scl_enable_RNO_6/C  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_2/C  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNIFDVU_0\[0\]/B  i2c_interface2_0/state_a_RNIFDVU_0\[0\]/Y  i2c_interface2_0/state_a_RNI68KE4\[0\]/C  i2c_interface2_0/state_a_RNI68KE4\[0\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/C  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[6\]/B  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/chip_state_RNO_8\[1\]/A  spi_mode_config2_0/chip_state_RNO_8\[1\]/Y  spi_mode_config2_0/chip_state_RNO_3\[1\]/A  spi_mode_config2_0/chip_state_RNO_3\[1\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/C  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/B  i2c_interface2_0/init_ctr_a_RNI7HO4\[3\]/Y  i2c_interface2_0/init_RNIRC9F/A  i2c_interface2_0/init_RNIRC9F/Y  i2c_interface2_0/init_RNO_0/A  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[4\]/CLK  spi_mode_config2_0/miso_high_counter\[4\]/Q  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/B  spi_mode_config2_0/miso_high_counter_RNIGURA2\[4\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[12\]/CLK  spi_mode_config2_0/miso_high_counter\[12\]/Q  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/B  spi_mode_config2_0/miso_high_counter_RNIPB4S5\[12\]/Y  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/C  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNI5GN31\[0\]/C  i2c_interface2_0/state_a_RNI5GN31\[0\]/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/B  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/A  spi_mode_config2_0/state_b_0_RNIC6M21\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[12\]/B  spi_mode_config2_0/miso_high_counter_RNO\[12\]/Y  spi_mode_config2_0/miso_high_counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[3\]/CLK  i2c_interface2_0/state_a\[3\]/Q  i2c_interface2_0/state_a_RNITQOS1\[3\]/B  i2c_interface2_0/state_a_RNITQOS1\[3\]/Y  i2c_interface2_0/state_a_RNI259P2\[2\]/B  i2c_interface2_0/state_a_RNI259P2\[2\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/B  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[2\]/Y  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/sda_a_RNO_8/B  i2c_interface2_0/sda_a_RNO_8/Y  i2c_interface2_0/sda_a_RNO_3/A  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n11_0/A  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n11_0/B  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_6\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_6\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[22\]/CLK  memory_controller_0/geig_buffer\[22\]/Q  memory_controller_0/geig_buffer_RNIR7203\[22\]/A  memory_controller_0/geig_buffer_RNIR7203\[22\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/A  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI044G1\[8\]/B  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[22\]/CLK  memory_controller_0/mag_buffer\[22\]/Q  memory_controller_0/mag_buffer_RNI9AKCU1\[22\]/A  memory_controller_0/mag_buffer_RNI9AKCU1\[22\]/Y  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/B  memory_controller_0/mag_buffer_RNIM8AI44\[22\]/Y  memory_controller_0/data_buffer_RNI75O7D6\[22\]/A  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_1/A  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_RNO_4\[0\]/C  i2c_interface2_0/state_a_RNO_4\[0\]/Y  i2c_interface2_0/state_a_RNO_1\[0\]/C  i2c_interface2_0/state_a_RNO_1\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/B  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/scl_enable_RNO_5/B  i2c_interface2_0/scl_enable_RNO_5/Y  i2c_interface2_0/scl_enable_RNO_1/C  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/B  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_15/A  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_RNI5GN31\[0\]/A  i2c_interface2_0/state_a_RNI5GN31\[0\]/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_m1_0_a2_2/B  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_m1_0_a2_2/C  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n16_0/B  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_4\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/B  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/un5_wait_ctr_I_47/A  i2c_interface2_0/un5_wait_ctr_I_47/Y  i2c_interface2_0/un5_wait_ctr_I_48/C  i2c_interface2_0/un5_wait_ctr_I_48/Y  i2c_interface2_0/un5_wait_ctr_I_49/A  i2c_interface2_0/un5_wait_ctr_I_49/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_4\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[32\]/CLK  memory_controller_0/mag_buffer\[32\]/Q  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/A  memory_controller_0/mag_buffer_RNIBEMCU1\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/B  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNO\[5\]/A  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/C  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[0\]/CLK  spi_mode_config2_0/state_b_0\[0\]/Q  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/C  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[32\]/CLK  memory_controller_0/geig_buffer\[32\]/Q  memory_controller_0/geig_buffer_RNITB403\[32\]/A  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/A  memory_controller_0/mag_buffer_RNIQGEI44\[32\]/Y  memory_controller_0/data_buffer_RNICFT7D6\[32\]/A  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_15/B  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[6\]/CLK  memory_controller_0/geig_buffer\[6\]/Q  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/A  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/Y  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/A  memory_controller_0/geig_buffer_RNIBM7G62\[6\]/Y  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/A  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/C  spi_mode_config2_0/miso_high_counter_RNIJU1U\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/A  spi_mode_config2_0/miso_high_counter_RNI5SVC1\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/B  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNIHC2R8/C  i2c_interface2_0/force_reset_0_RNIHC2R8/Y  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/C  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/sda_a_RNO_24/B  i2c_interface2_0/sda_a_RNO_24/Y  i2c_interface2_0/sda_a_RNO_12/B  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/A  spi_mode_config2_0/tx_state_RNI5KL51\[0\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/A  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_m1_0_a2_2/A  write_address_traversal_0/address_m1_0_a2_2/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/state_a_RNI58GS\[0\]/B  i2c_interface2_0/state_a_RNI58GS\[0\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/A  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_a_RNIGEVU\[3\]/A  i2c_interface2_0/state_a_RNIGEVU\[3\]/Y  i2c_interface2_0/scl_enable_RNO_2/A  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_3\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m2_0_a2/C  write_address_traversal_0/address_m2_0_a2/Y  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO_0\[4\]/B  geig_data_handling_0/geig_counts_RNO_0\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/C  spi_mode_config2_0/rst_cntr_RNIN5203\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/B  spi_mode_config2_0/rst_cntr_RNIKF864\[10\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/sda_a_RNO_9/C  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/B  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNI5GN31\[0\]/B  i2c_interface2_0/state_a_RNI5GN31\[0\]/Y  i2c_interface2_0/scl_enable_RNO_3/C  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_13/A  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_19/A  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_22/A  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_hold_RNIL2EN\[2\]/B  i2c_interface2_0/state_hold_RNIL2EN\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/un5_wait_ctr_I_47/B  i2c_interface2_0/un5_wait_ctr_I_47/Y  i2c_interface2_0/un5_wait_ctr_I_48/C  i2c_interface2_0/un5_wait_ctr_I_48/Y  i2c_interface2_0/un5_wait_ctr_I_49/A  i2c_interface2_0/un5_wait_ctr_I_49/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[1\]/CLK  i2c_interface2_0/data_cntr\[1\]/Q  i2c_interface2_0/un1_data_cntr_1_m4/A  i2c_interface2_0/un1_data_cntr_1_m4/Y  i2c_interface2_0/un1_data_cntr_1_m12/B  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/address\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/position_RNI68LO8\[0\]/C  read_buffer_0/position_RNI68LO8\[0\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/data_mode_RNIK4KJ\[0\]/A  i2c_interface2_0/data_mode_RNIK4KJ\[0\]/Y  i2c_interface2_0/force_reset_0_RNISUCS3/C  i2c_interface2_0/force_reset_0_RNISUCS3/Y  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI38IM1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNIJ71O5\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_1\[3\]/B  spi_mode_config2_0/tx_state_RNO_1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/B  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/C  i2c_interface2_0/init_ctr_a_RNIR5PK\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/B  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNI2UN41/A  i2c_interface2_0/init_RNI2UN41/Y  i2c_interface2_0/init_RNIQH634/B  i2c_interface2_0/init_RNIQH634/Y  i2c_interface2_0/scl_enable_RNO_0/C  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/state_a_RNO_4\[3\]/A  i2c_interface2_0/state_a_RNO_4\[3\]/Y  i2c_interface2_0/state_a_RNO_1\[3\]/B  i2c_interface2_0/state_a_RNO_1\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/B  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[5\]/A  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/A  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNI58GS\[0\]/A  i2c_interface2_0/state_a_RNI58GS\[0\]/Y  i2c_interface2_0/state_a_RNIRRSB3\[0\]/A  i2c_interface2_0/state_a_RNIRRSB3\[0\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/C  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/sda_a_RNO_23/A  i2c_interface2_0/sda_a_RNO_23/Y  i2c_interface2_0/sda_a_RNO_12/A  i2c_interface2_0/sda_a_RNO_12/Y  i2c_interface2_0/sda_a_RNO_4/C  i2c_interface2_0/sda_a_RNO_4/Y  i2c_interface2_0/sda_a_RNO/C  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n3_0_x2/A  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[1\]/CLK  i2c_interface2_0/state_a\[1\]/Q  i2c_interface2_0/state_hold_RNIL2EN\[2\]/B  i2c_interface2_0/state_hold_RNIL2EN\[2\]/Y  i2c_interface2_0/scl_enable_RNO_1/B  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/scl_enable_RNO_6/B  i2c_interface2_0/scl_enable_RNO_6/Y  i2c_interface2_0/scl_enable_RNO_2/C  i2c_interface2_0/scl_enable_RNO_2/Y  i2c_interface2_0/scl_enable_RNO_0/B  i2c_interface2_0/scl_enable_RNO_0/Y  i2c_interface2_0/scl_enable/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/sda_a_RNO_18/B  i2c_interface2_0/sda_a_RNO_18/Y  i2c_interface2_0/sda_a_RNO_9/B  i2c_interface2_0/sda_a_RNO_9/Y  i2c_interface2_0/sda_a_RNO_3/B  i2c_interface2_0/sda_a_RNO_3/Y  i2c_interface2_0/sda_a_RNO_0/B  i2c_interface2_0/sda_a_RNO_0/Y  i2c_interface2_0/sda_a/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNIC5EF2\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/S  spi_mode_config2_0/miso_ss_counter_RNO_1\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_stage_RNO_13\[1\]/C  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNI2J894_0/C  i2c_interface2_0/force_reset_0_RNI2J894_0/Y  i2c_interface2_0/data_out\[28\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNI2J894_1/C  i2c_interface2_0/force_reset_0_RNI2J894_1/Y  i2c_interface2_0/data_out\[47\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNI2J894/C  i2c_interface2_0/force_reset_0_RNI2J894/Y  i2c_interface2_0/data_out\[66\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[1\]/CLK  spi_mode_config2_0/state_b_0\[1\]/Q  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/A  spi_mode_config2_0/state_b_0_RNIAVLR\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_n13_0_o2/B  write_address_traversal_0/address_n13_0_o2/Y  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/sda_a_RNO_7/A  i2c_interface2_0/sda_a_RNO_7/Y  i2c_interface2_0/sda_a_RNO_2/B  i2c_interface2_0/sda_a_RNO_2/Y  i2c_interface2_0/sda_a_RNO/B  i2c_interface2_0/sda_a_RNO/Y  i2c_interface2_0/sda_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/geig_counts_RNIKM382\[12\]/B  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/B  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[66\]/CLK  memory_controller_0/mag_buffer\[66\]/Q  memory_controller_0/mag_buffer_RNI75A1U1\[66\]/A  memory_controller_0/mag_buffer_RNI75A1U1\[66\]/Y  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/B  memory_controller_0/mag_buffer_RNILH0AS3\[66\]/Y  memory_controller_0/data_buffer_RNO_0\[66\]/B  memory_controller_0/data_buffer_RNO_0\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/C  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[70\]/CLK  memory_controller_0/mag_buffer\[70\]/Q  memory_controller_0/mag_buffer_RNI21B1U1\[70\]/A  memory_controller_0/mag_buffer_RNI21B1U1\[70\]/Y  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/B  memory_controller_0/mag_buffer_RNIB92AS3\[70\]/Y  memory_controller_0/data_buffer_RNO_0\[70\]/B  memory_controller_0/data_buffer_RNO_0\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/C  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[5\]/A  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[64\]/CLK  memory_controller_0/mag_buffer\[64\]/Q  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/A  memory_controller_0/mag_buffer_RNILUSCU1\[64\]/Y  memory_controller_0/data_buffer_RNO_3\[48\]/B  memory_controller_0/data_buffer_RNO_3\[48\]/Y  memory_controller_0/data_buffer_RNO_2\[48\]/C  memory_controller_0/data_buffer_RNO_2\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/C  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[68\]/CLK  memory_controller_0/mag_buffer\[68\]/Q  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/A  memory_controller_0/mag_buffer_RNIT6TCU1\[68\]/Y  memory_controller_0/data_buffer_RNO_3\[52\]/B  memory_controller_0/data_buffer_RNO_3\[52\]/Y  memory_controller_0/data_buffer_RNO_2\[52\]/C  memory_controller_0/data_buffer_RNO_2\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/C  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[76\]/CLK  memory_controller_0/mag_buffer\[76\]/Q  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/A  memory_controller_0/mag_buffer_RNIR6VCU1\[76\]/Y  memory_controller_0/data_buffer_RNO_3\[60\]/B  memory_controller_0/data_buffer_RNO_3\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[60\]/C  memory_controller_0/data_buffer_RNO_2\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/C  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[78\]/CLK  memory_controller_0/mag_buffer\[78\]/Q  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/A  memory_controller_0/mag_buffer_RNIVAVCU1\[78\]/Y  memory_controller_0/data_buffer_RNO_3\[62\]/B  memory_controller_0/data_buffer_RNO_3\[62\]/Y  memory_controller_0/data_buffer_RNO_2\[62\]/C  memory_controller_0/data_buffer_RNO_2\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/C  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/A  spi_mode_config2_0/tx_state_RNIGM4O\[2\]/Y  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/A  spi_mode_config2_0/tx_state_RNID0BU1\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/A  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[52\]/CLK  memory_controller_0/mag_buffer\[52\]/Q  memory_controller_0/mag_buffer_RNI2V81U1\[52\]/A  memory_controller_0/mag_buffer_RNI2V81U1\[52\]/Y  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/B  memory_controller_0/mag_buffer_RNIB5U9S3\[52\]/Y  memory_controller_0/data_buffer_RNO_1\[52\]/B  memory_controller_0/data_buffer_RNO_1\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_5\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_5\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/A  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[12\]/Y  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/A  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/init_RNIKRGA/B  i2c_interface2_0/init_RNIKRGA/Y  i2c_interface2_0/init_RNIRC9F/B  i2c_interface2_0/init_RNIRC9F/Y  i2c_interface2_0/init_RNO/A  i2c_interface2_0/init_RNO/Y  i2c_interface2_0/init/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/A  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[0\]/CLK  i2c_interface2_0/state_a\[0\]/Q  i2c_interface2_0/state_a_RNO_2\[0\]/A  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/A  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[17\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[17\]/A  spi_mode_config2_0/miso_high_counter_RNO\[17\]/Y  spi_mode_config2_0/miso_high_counter\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNO\[7\]/A  spi_mode_config2_0/read_data_RNO\[7\]/Y  spi_mode_config2_0/read_data\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_n14_0_o2/A  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/C  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNI0K0E2\[2\]/A  i2c_interface2_0/state_a_RNI0K0E2\[2\]/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/C  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_3\[2\]/A  spi_mode_config2_0/tx_state_RNO_3\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/A  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/C  spi_mode_config2_0/rst_cntr_RNI2I412_0\[6\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_22/B  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_19/B  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_1/A  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/A  spi_mode_config2_0/tx_state_RNIFL4O\[1\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/B  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[42\]/CLK  memory_controller_0/data_buffer\[42\]/Q  memory_controller_0/data_buffer_RNIHP28D6\[42\]/B  memory_controller_0/data_buffer_RNIHP28D6\[42\]/Y  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO_0\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/B  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_n9_0_o2/A  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address_n10_0_o2/B  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/B  spi_mode_config2_0/chip_state_RNIBMKC1\[1\]/Y  spi_mode_config2_0/ss_a_RNO/A  spi_mode_config2_0/ss_a_RNO/Y  spi_mode_config2_0/ss_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNIPF7I3/A  i2c_interface2_0/force_reset_0_RNIPF7I3/Y  i2c_interface2_0/wait_ctr\[16\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIQ2C6/B  spi_mode_config2_0/read_tracker_RNIQ2C6/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/A  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/state_a_RNO_2\[3\]/C  i2c_interface2_0/state_a_RNO_2\[3\]/Y  i2c_interface2_0/state_a_RNO\[3\]/C  i2c_interface2_0/state_a_RNO\[3\]/Y  i2c_interface2_0/state_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIIARQ1\[0\]/A  sram_interface_0/read_counter_RNIIARQ1\[0\]/Y  sram_interface_0/read_counter_RNI0M6V2\[0\]/A  sram_interface_0/read_counter_RNI0M6V2\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNI259P2\[2\]/A  i2c_interface2_0/state_a_RNI259P2\[2\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/B  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_n8_0_o2/A  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/num_cycles\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNI3DO4_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/A  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/B  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO_0\[3\]/A  geig_data_handling_0/geig_counts_RNO_0\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[1\]/CLK  memory_controller_0/geig_buffer\[1\]/Q  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/A  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/Y  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/A  memory_controller_0/geig_buffer_RNI6H7G62\[1\]/Y  memory_controller_0/data_buffer_RNI40V4F4\[1\]/A  memory_controller_0/data_buffer_RNI40V4F4\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[65\]/CLK  memory_controller_0/geig_buffer\[65\]/Q  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/A  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/Y  memory_controller_0/mag_buffer_RNINCPH44\[65\]/A  memory_controller_0/mag_buffer_RNINCPH44\[65\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/A  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[67\]/CLK  memory_controller_0/geig_buffer\[67\]/Q  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/A  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/Y  memory_controller_0/mag_buffer_RNITIPH44\[67\]/A  memory_controller_0/mag_buffer_RNITIPH44\[67\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/A  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[69\]/CLK  memory_controller_0/geig_buffer\[69\]/Q  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/A  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/Y  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/A  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/A  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[71\]/CLK  memory_controller_0/geig_buffer\[71\]/Q  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/A  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/Y  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/A  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/A  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[73\]/CLK  memory_controller_0/geig_buffer\[73\]/Q  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/A  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/Y  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/A  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/A  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[75\]/CLK  memory_controller_0/geig_buffer\[75\]/Q  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/A  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/Y  memory_controller_0/mag_buffer_RNIQISH44\[75\]/A  memory_controller_0/mag_buffer_RNIQISH44\[75\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/A  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[77\]/CLK  memory_controller_0/geig_buffer\[77\]/Q  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/A  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/Y  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/A  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/A  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[79\]/CLK  memory_controller_0/geig_buffer\[79\]/Q  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/A  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/Y  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/A  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/A  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[65\]/CLK  memory_controller_0/mag_buffer\[65\]/Q  memory_controller_0/mag_buffer_RNIN0TCU1\[65\]/A  memory_controller_0/mag_buffer_RNIN0TCU1\[65\]/Y  memory_controller_0/mag_buffer_RNINCPH44\[65\]/B  memory_controller_0/mag_buffer_RNINCPH44\[65\]/Y  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/A  memory_controller_0/data_buffer_RNIFKB7D6\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[67\]/CLK  memory_controller_0/mag_buffer\[67\]/Q  memory_controller_0/mag_buffer_RNIR4TCU1\[67\]/A  memory_controller_0/mag_buffer_RNIR4TCU1\[67\]/Y  memory_controller_0/mag_buffer_RNITIPH44\[67\]/B  memory_controller_0/mag_buffer_RNITIPH44\[67\]/Y  memory_controller_0/data_buffer_RNINSB7D6\[67\]/A  memory_controller_0/data_buffer_RNINSB7D6\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[69\]/CLK  memory_controller_0/mag_buffer\[69\]/Q  memory_controller_0/mag_buffer_RNIV8TCU1\[69\]/A  memory_controller_0/mag_buffer_RNIV8TCU1\[69\]/Y  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/B  memory_controller_0/mag_buffer_RNI3PPH44\[69\]/Y  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/A  memory_controller_0/data_buffer_RNIV4C7D6\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[71\]/CLK  memory_controller_0/mag_buffer\[71\]/Q  memory_controller_0/mag_buffer_RNIHSUCU1\[71\]/A  memory_controller_0/mag_buffer_RNIHSUCU1\[71\]/Y  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/B  memory_controller_0/mag_buffer_RNIE6SH44\[71\]/Y  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/A  memory_controller_0/data_buffer_RNI3CF7D6\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[73\]/CLK  memory_controller_0/mag_buffer\[73\]/Q  memory_controller_0/mag_buffer_RNIL0VCU1\[73\]/A  memory_controller_0/mag_buffer_RNIL0VCU1\[73\]/Y  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/B  memory_controller_0/mag_buffer_RNIKCSH44\[73\]/Y  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/A  memory_controller_0/data_buffer_RNIBKF7D6\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[75\]/CLK  memory_controller_0/mag_buffer\[75\]/Q  memory_controller_0/mag_buffer_RNIP4VCU1\[75\]/A  memory_controller_0/mag_buffer_RNIP4VCU1\[75\]/Y  memory_controller_0/mag_buffer_RNIQISH44\[75\]/B  memory_controller_0/mag_buffer_RNIQISH44\[75\]/Y  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/A  memory_controller_0/data_buffer_RNIJSF7D6\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[77\]/CLK  memory_controller_0/mag_buffer\[77\]/Q  memory_controller_0/mag_buffer_RNIT8VCU1\[77\]/A  memory_controller_0/mag_buffer_RNIT8VCU1\[77\]/Y  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/B  memory_controller_0/mag_buffer_RNI0PSH44\[77\]/Y  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/A  memory_controller_0/data_buffer_RNIR4G7D6\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[79\]/CLK  memory_controller_0/mag_buffer\[79\]/Q  memory_controller_0/mag_buffer_RNI1DVCU1\[79\]/A  memory_controller_0/mag_buffer_RNI1DVCU1\[79\]/Y  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/B  memory_controller_0/mag_buffer_RNI6VSH44\[79\]/Y  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/A  memory_controller_0/data_buffer_RNI3DG7D6\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/data_mode_RNIK4KJ\[0\]/B  i2c_interface2_0/data_mode_RNIK4KJ\[0\]/Y  i2c_interface2_0/force_reset_0_RNISUCS3/C  i2c_interface2_0/force_reset_0_RNISUCS3/Y  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[5\]/CLK  spi_mode_config2_0/miso_high_counter\[5\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[6\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[6\]/A  spi_mode_config2_0/miso_high_counter_RNO\[6\]/Y  spi_mode_config2_0/miso_high_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[13\]/CLK  spi_mode_config2_0/miso_high_counter\[13\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_1\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[14\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[14\]/A  spi_mode_config2_0/miso_high_counter_RNO\[14\]/Y  spi_mode_config2_0/miso_high_counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIOG1KT6/B  memory_controller_0/read_prev_RNIOG1KT6/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIHFJDQ4/B  memory_controller_0/read_prev_RNIHFJDQ4/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[0\]/CLK  memory_controller_0/geig_buffer\[0\]/Q  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/A  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/A  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[2\]/CLK  memory_controller_0/geig_buffer\[2\]/Q  memory_controller_0/geig_buffer_RNILRJA3\[2\]/A  memory_controller_0/geig_buffer_RNILRJA3\[2\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/A  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[8\]/CLK  memory_controller_0/geig_buffer\[8\]/Q  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/A  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/A  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[9\]/CLK  memory_controller_0/geig_buffer\[9\]/Q  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/A  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/A  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[10\]/CLK  memory_controller_0/geig_buffer\[10\]/Q  memory_controller_0/geig_buffer_RNILVVV2\[10\]/A  memory_controller_0/geig_buffer_RNILVVV2\[10\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/A  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[11\]/CLK  memory_controller_0/geig_buffer\[11\]/Q  memory_controller_0/geig_buffer_RNIN1003\[11\]/A  memory_controller_0/geig_buffer_RNIN1003\[11\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/A  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[12\]/CLK  memory_controller_0/geig_buffer\[12\]/Q  memory_controller_0/geig_buffer_RNIP3003\[12\]/A  memory_controller_0/geig_buffer_RNIP3003\[12\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/A  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[13\]/CLK  memory_controller_0/geig_buffer\[13\]/Q  memory_controller_0/geig_buffer_RNIR5003\[13\]/A  memory_controller_0/geig_buffer_RNIR5003\[13\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/A  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[14\]/CLK  memory_controller_0/geig_buffer\[14\]/Q  memory_controller_0/geig_buffer_RNIT7003\[14\]/A  memory_controller_0/geig_buffer_RNIT7003\[14\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/A  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[15\]/CLK  memory_controller_0/geig_buffer\[15\]/Q  memory_controller_0/geig_buffer_RNIV9003\[15\]/A  memory_controller_0/geig_buffer_RNIV9003\[15\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/A  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[16\]/CLK  memory_controller_0/geig_buffer\[16\]/Q  memory_controller_0/geig_buffer_RNI1C003\[16\]/A  memory_controller_0/geig_buffer_RNI1C003\[16\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/A  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[17\]/CLK  memory_controller_0/geig_buffer\[17\]/Q  memory_controller_0/geig_buffer_RNI3E003\[17\]/A  memory_controller_0/geig_buffer_RNI3E003\[17\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/A  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[18\]/CLK  memory_controller_0/geig_buffer\[18\]/Q  memory_controller_0/geig_buffer_RNI5G003\[18\]/A  memory_controller_0/geig_buffer_RNI5G003\[18\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/A  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[19\]/CLK  memory_controller_0/geig_buffer\[19\]/Q  memory_controller_0/geig_buffer_RNI7I003\[19\]/A  memory_controller_0/geig_buffer_RNI7I003\[19\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/A  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[20\]/CLK  memory_controller_0/geig_buffer\[20\]/Q  memory_controller_0/geig_buffer_RNIN3203\[20\]/A  memory_controller_0/geig_buffer_RNIN3203\[20\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/A  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[21\]/CLK  memory_controller_0/geig_buffer\[21\]/Q  memory_controller_0/geig_buffer_RNIP5203\[21\]/A  memory_controller_0/geig_buffer_RNIP5203\[21\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/A  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[23\]/CLK  memory_controller_0/geig_buffer\[23\]/Q  memory_controller_0/geig_buffer_RNIT9203\[23\]/A  memory_controller_0/geig_buffer_RNIT9203\[23\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/A  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[24\]/CLK  memory_controller_0/geig_buffer\[24\]/Q  memory_controller_0/geig_buffer_RNIVB203\[24\]/A  memory_controller_0/geig_buffer_RNIVB203\[24\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/A  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[25\]/CLK  memory_controller_0/geig_buffer\[25\]/Q  memory_controller_0/geig_buffer_RNI1E203\[25\]/A  memory_controller_0/geig_buffer_RNI1E203\[25\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/A  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[26\]/CLK  memory_controller_0/geig_buffer\[26\]/Q  memory_controller_0/geig_buffer_RNI3G203\[26\]/A  memory_controller_0/geig_buffer_RNI3G203\[26\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/A  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[28\]/CLK  memory_controller_0/geig_buffer\[28\]/Q  memory_controller_0/geig_buffer_RNI7K203\[28\]/A  memory_controller_0/geig_buffer_RNI7K203\[28\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/A  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[29\]/CLK  memory_controller_0/geig_buffer\[29\]/Q  memory_controller_0/geig_buffer_RNI9M203\[29\]/A  memory_controller_0/geig_buffer_RNI9M203\[29\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/A  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[30\]/CLK  memory_controller_0/geig_buffer\[30\]/Q  memory_controller_0/geig_buffer_RNIP7403\[30\]/A  memory_controller_0/geig_buffer_RNIP7403\[30\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/A  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[31\]/CLK  memory_controller_0/geig_buffer\[31\]/Q  memory_controller_0/geig_buffer_RNIR9403\[31\]/A  memory_controller_0/geig_buffer_RNIR9403\[31\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/A  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[33\]/CLK  memory_controller_0/geig_buffer\[33\]/Q  memory_controller_0/geig_buffer_RNIVD403\[33\]/A  memory_controller_0/geig_buffer_RNIVD403\[33\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/A  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[35\]/CLK  memory_controller_0/geig_buffer\[35\]/Q  memory_controller_0/geig_buffer_RNI3I403\[35\]/A  memory_controller_0/geig_buffer_RNI3I403\[35\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/A  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[37\]/CLK  memory_controller_0/geig_buffer\[37\]/Q  memory_controller_0/geig_buffer_RNI7M403\[37\]/A  memory_controller_0/geig_buffer_RNI7M403\[37\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/A  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[39\]/CLK  memory_controller_0/geig_buffer\[39\]/Q  memory_controller_0/geig_buffer_RNIBQ403\[39\]/A  memory_controller_0/geig_buffer_RNIBQ403\[39\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/A  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[41\]/CLK  memory_controller_0/geig_buffer\[41\]/Q  memory_controller_0/geig_buffer_RNITD603\[41\]/A  memory_controller_0/geig_buffer_RNITD603\[41\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/A  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[43\]/CLK  memory_controller_0/geig_buffer\[43\]/Q  memory_controller_0/geig_buffer_RNI1I603\[43\]/A  memory_controller_0/geig_buffer_RNI1I603\[43\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/A  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[45\]/CLK  memory_controller_0/geig_buffer\[45\]/Q  memory_controller_0/geig_buffer_RNI5M603\[45\]/A  memory_controller_0/geig_buffer_RNI5M603\[45\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/A  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[47\]/CLK  memory_controller_0/geig_buffer\[47\]/Q  memory_controller_0/geig_buffer_RNI9Q603\[47\]/A  memory_controller_0/geig_buffer_RNI9Q603\[47\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/A  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[49\]/CLK  memory_controller_0/geig_buffer\[49\]/Q  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/A  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/A  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[51\]/CLK  memory_controller_0/geig_buffer\[51\]/Q  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/A  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/A  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[53\]/CLK  memory_controller_0/geig_buffer\[53\]/Q  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/A  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/A  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[55\]/CLK  memory_controller_0/geig_buffer\[55\]/Q  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/A  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/A  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[57\]/CLK  memory_controller_0/geig_buffer\[57\]/Q  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/A  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/A  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[59\]/CLK  memory_controller_0/geig_buffer\[59\]/Q  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/A  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/A  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[63\]/CLK  memory_controller_0/geig_buffer\[63\]/Q  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/A  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/A  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[27\]/CLK  memory_controller_0/mag_buffer\[27\]/Q  memory_controller_0/mag_buffer_RNIJKKCU1\[27\]/A  memory_controller_0/mag_buffer_RNIJKKCU1\[27\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/A  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_3\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/A  i2c_interface2_0/init_ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/A  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/state_a_RNIBIAE1\[2\]/B  spi_mode_config2_0/state_a_RNIBIAE1\[2\]/Y  spi_mode_config2_0/state_a_RNI5TG06\[2\]/C  spi_mode_config2_0/state_a_RNI5TG06\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[27\]/CLK  memory_controller_0/geig_buffer\[27\]/Q  memory_controller_0/geig_buffer_RNI5I203\[27\]/A  memory_controller_0/geig_buffer_RNI5I203\[27\]/Y  memory_controller_0/mag_buffer_RNI4ME984\[27\]/B  memory_controller_0/mag_buffer_RNI4ME984\[27\]/Y  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/A  memory_controller_0/data_buffer_RNIQNSUG6\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[0\]/CLK  memory_controller_0/mag_buffer\[0\]/Q  memory_controller_0/mag_buffer_RNI1GHEU1\[0\]/A  memory_controller_0/mag_buffer_RNI1GHEU1\[0\]/Y  memory_controller_0/mag_buffer_RNI60PU44\[0\]/B  memory_controller_0/mag_buffer_RNI60PU44\[0\]/Y  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/A  memory_controller_0/data_buffer_RNI3EGJD6\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[2\]/CLK  memory_controller_0/mag_buffer\[2\]/Q  memory_controller_0/mag_buffer_RNI5KHEU1\[2\]/A  memory_controller_0/mag_buffer_RNI5KHEU1\[2\]/Y  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/B  memory_controller_0/mag_buffer_RNIC6PU44\[2\]/Y  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/A  memory_controller_0/data_buffer_RNIBMGJD6\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[8\]/CLK  memory_controller_0/mag_buffer\[8\]/Q  memory_controller_0/mag_buffer_RNIH0IEU1\[8\]/A  memory_controller_0/mag_buffer_RNIH0IEU1\[8\]/Y  memory_controller_0/mag_buffer_RNI61QU44\[8\]/B  memory_controller_0/mag_buffer_RNI61QU44\[8\]/Y  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/A  memory_controller_0/data_buffer_RNIBNHJD6\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[9\]/CLK  memory_controller_0/mag_buffer\[9\]/Q  memory_controller_0/mag_buffer_RNIJ2IEU1\[9\]/A  memory_controller_0/mag_buffer_RNIJ2IEU1\[9\]/Y  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/B  memory_controller_0/mag_buffer_RNIA5QU44\[9\]/Y  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/A  memory_controller_0/data_buffer_RNIGSHJD6\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[10\]/CLK  memory_controller_0/mag_buffer\[10\]/Q  memory_controller_0/mag_buffer_RNI32ICU1\[10\]/A  memory_controller_0/mag_buffer_RNI32ICU1\[10\]/Y  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/B  memory_controller_0/mag_buffer_RNIAO5I44\[10\]/Y  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/A  memory_controller_0/data_buffer_RNIOGI7D6\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[11\]/CLK  memory_controller_0/mag_buffer\[11\]/Q  memory_controller_0/mag_buffer_RNI54ICU1\[11\]/A  memory_controller_0/mag_buffer_RNI54ICU1\[11\]/Y  memory_controller_0/mag_buffer_RNIES5I44\[11\]/B  memory_controller_0/mag_buffer_RNIES5I44\[11\]/Y  memory_controller_0/data_buffer_RNITLI7D6\[11\]/A  memory_controller_0/data_buffer_RNITLI7D6\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[12\]/CLK  memory_controller_0/mag_buffer\[12\]/Q  memory_controller_0/mag_buffer_RNI76ICU1\[12\]/A  memory_controller_0/mag_buffer_RNI76ICU1\[12\]/Y  memory_controller_0/mag_buffer_RNII06I44\[12\]/B  memory_controller_0/mag_buffer_RNII06I44\[12\]/Y  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/A  memory_controller_0/data_buffer_RNI2RI7D6\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[13\]/CLK  memory_controller_0/mag_buffer\[13\]/Q  memory_controller_0/mag_buffer_RNI98ICU1\[13\]/A  memory_controller_0/mag_buffer_RNI98ICU1\[13\]/Y  memory_controller_0/mag_buffer_RNIM46I44\[13\]/B  memory_controller_0/mag_buffer_RNIM46I44\[13\]/Y  memory_controller_0/data_buffer_RNI70J7D6\[13\]/A  memory_controller_0/data_buffer_RNI70J7D6\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[14\]/CLK  memory_controller_0/mag_buffer\[14\]/Q  memory_controller_0/mag_buffer_RNIBAICU1\[14\]/A  memory_controller_0/mag_buffer_RNIBAICU1\[14\]/Y  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/B  memory_controller_0/mag_buffer_RNIQ86I44\[14\]/Y  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/A  memory_controller_0/data_buffer_RNIC5J7D6\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[15\]/CLK  memory_controller_0/mag_buffer\[15\]/Q  memory_controller_0/mag_buffer_RNIDCICU1\[15\]/A  memory_controller_0/mag_buffer_RNIDCICU1\[15\]/Y  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/B  memory_controller_0/mag_buffer_RNIUC6I44\[15\]/Y  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/A  memory_controller_0/data_buffer_RNIHAJ7D6\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[16\]/CLK  memory_controller_0/mag_buffer\[16\]/Q  memory_controller_0/mag_buffer_RNIFEICU1\[16\]/A  memory_controller_0/mag_buffer_RNIFEICU1\[16\]/Y  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/B  memory_controller_0/mag_buffer_RNI2H6I44\[16\]/Y  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/A  memory_controller_0/data_buffer_RNIMFJ7D6\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[17\]/CLK  memory_controller_0/mag_buffer\[17\]/Q  memory_controller_0/mag_buffer_RNIHGICU1\[17\]/A  memory_controller_0/mag_buffer_RNIHGICU1\[17\]/Y  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/B  memory_controller_0/mag_buffer_RNI6L6I44\[17\]/Y  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/A  memory_controller_0/data_buffer_RNIRKJ7D6\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[18\]/CLK  memory_controller_0/mag_buffer\[18\]/Q  memory_controller_0/mag_buffer_RNIJIICU1\[18\]/A  memory_controller_0/mag_buffer_RNIJIICU1\[18\]/Y  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/B  memory_controller_0/mag_buffer_RNIAP6I44\[18\]/Y  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/A  memory_controller_0/data_buffer_RNI0QJ7D6\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[19\]/CLK  memory_controller_0/mag_buffer\[19\]/Q  memory_controller_0/mag_buffer_RNILKICU1\[19\]/A  memory_controller_0/mag_buffer_RNILKICU1\[19\]/Y  memory_controller_0/mag_buffer_RNIET6I44\[19\]/B  memory_controller_0/mag_buffer_RNIET6I44\[19\]/Y  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/A  memory_controller_0/data_buffer_RNI5VJ7D6\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[20\]/CLK  memory_controller_0/mag_buffer\[20\]/Q  memory_controller_0/mag_buffer_RNI56KCU1\[20\]/A  memory_controller_0/mag_buffer_RNI56KCU1\[20\]/Y  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/B  memory_controller_0/mag_buffer_RNIE0AI44\[20\]/Y  memory_controller_0/data_buffer_RNITQN7D6\[20\]/A  memory_controller_0/data_buffer_RNITQN7D6\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[21\]/CLK  memory_controller_0/mag_buffer\[21\]/Q  memory_controller_0/mag_buffer_RNI78KCU1\[21\]/A  memory_controller_0/mag_buffer_RNI78KCU1\[21\]/Y  memory_controller_0/mag_buffer_RNII4AI44\[21\]/B  memory_controller_0/mag_buffer_RNII4AI44\[21\]/Y  memory_controller_0/data_buffer_RNI20O7D6\[21\]/A  memory_controller_0/data_buffer_RNI20O7D6\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[23\]/CLK  memory_controller_0/mag_buffer\[23\]/Q  memory_controller_0/mag_buffer_RNIBCKCU1\[23\]/A  memory_controller_0/mag_buffer_RNIBCKCU1\[23\]/Y  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/B  memory_controller_0/mag_buffer_RNIQCAI44\[23\]/Y  memory_controller_0/data_buffer_RNICAO7D6\[23\]/A  memory_controller_0/data_buffer_RNICAO7D6\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[24\]/CLK  memory_controller_0/mag_buffer\[24\]/Q  memory_controller_0/mag_buffer_RNIDEKCU1\[24\]/A  memory_controller_0/mag_buffer_RNIDEKCU1\[24\]/Y  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/B  memory_controller_0/mag_buffer_RNIUGAI44\[24\]/Y  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/A  memory_controller_0/data_buffer_RNIHFO7D6\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[25\]/CLK  memory_controller_0/mag_buffer\[25\]/Q  memory_controller_0/mag_buffer_RNIFGKCU1\[25\]/A  memory_controller_0/mag_buffer_RNIFGKCU1\[25\]/Y  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/B  memory_controller_0/mag_buffer_RNI2LAI44\[25\]/Y  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/A  memory_controller_0/data_buffer_RNIMKO7D6\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[26\]/CLK  memory_controller_0/mag_buffer\[26\]/Q  memory_controller_0/mag_buffer_RNIHIKCU1\[26\]/A  memory_controller_0/mag_buffer_RNIHIKCU1\[26\]/Y  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/B  memory_controller_0/mag_buffer_RNI6PAI44\[26\]/Y  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/A  memory_controller_0/data_buffer_RNIRPO7D6\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[28\]/CLK  memory_controller_0/mag_buffer\[28\]/Q  memory_controller_0/mag_buffer_RNILMKCU1\[28\]/A  memory_controller_0/mag_buffer_RNILMKCU1\[28\]/Y  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/B  memory_controller_0/mag_buffer_RNIE1BI44\[28\]/Y  memory_controller_0/data_buffer_RNI54P7D6\[28\]/A  memory_controller_0/data_buffer_RNI54P7D6\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[29\]/CLK  memory_controller_0/mag_buffer\[29\]/Q  memory_controller_0/mag_buffer_RNINOKCU1\[29\]/A  memory_controller_0/mag_buffer_RNINOKCU1\[29\]/Y  memory_controller_0/mag_buffer_RNII5BI44\[29\]/B  memory_controller_0/mag_buffer_RNII5BI44\[29\]/Y  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/A  memory_controller_0/data_buffer_RNIA9P7D6\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[30\]/CLK  memory_controller_0/mag_buffer\[30\]/Q  memory_controller_0/mag_buffer_RNI7AMCU1\[30\]/A  memory_controller_0/mag_buffer_RNI7AMCU1\[30\]/Y  memory_controller_0/mag_buffer_RNII8EI44\[30\]/B  memory_controller_0/mag_buffer_RNII8EI44\[30\]/Y  memory_controller_0/data_buffer_RNI25T7D6\[30\]/A  memory_controller_0/data_buffer_RNI25T7D6\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[31\]/CLK  memory_controller_0/mag_buffer\[31\]/Q  memory_controller_0/mag_buffer_RNI9CMCU1\[31\]/A  memory_controller_0/mag_buffer_RNI9CMCU1\[31\]/Y  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/B  memory_controller_0/mag_buffer_RNIMCEI44\[31\]/Y  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/A  memory_controller_0/data_buffer_RNI7AT7D6\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[33\]/CLK  memory_controller_0/mag_buffer\[33\]/Q  memory_controller_0/mag_buffer_RNIDGMCU1\[33\]/A  memory_controller_0/mag_buffer_RNIDGMCU1\[33\]/Y  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/B  memory_controller_0/mag_buffer_RNIUKEI44\[33\]/Y  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/A  memory_controller_0/data_buffer_RNIHKT7D6\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[35\]/CLK  memory_controller_0/mag_buffer\[35\]/Q  memory_controller_0/mag_buffer_RNIHKMCU1\[35\]/A  memory_controller_0/mag_buffer_RNIHKMCU1\[35\]/Y  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/B  memory_controller_0/mag_buffer_RNI6TEI44\[35\]/Y  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/A  memory_controller_0/data_buffer_RNIRUT7D6\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[37\]/CLK  memory_controller_0/mag_buffer\[37\]/Q  memory_controller_0/mag_buffer_RNILOMCU1\[37\]/A  memory_controller_0/mag_buffer_RNILOMCU1\[37\]/Y  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/B  memory_controller_0/mag_buffer_RNIE5FI44\[37\]/Y  memory_controller_0/data_buffer_RNI59U7D6\[37\]/A  memory_controller_0/data_buffer_RNI59U7D6\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[39\]/CLK  memory_controller_0/mag_buffer\[39\]/Q  memory_controller_0/mag_buffer_RNIPSMCU1\[39\]/A  memory_controller_0/mag_buffer_RNIPSMCU1\[39\]/Y  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/B  memory_controller_0/mag_buffer_RNIMDFI44\[39\]/Y  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/A  memory_controller_0/data_buffer_RNIFJU7D6\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[41\]/CLK  memory_controller_0/mag_buffer\[41\]/Q  memory_controller_0/mag_buffer_RNIBGOCU1\[41\]/A  memory_controller_0/mag_buffer_RNIBGOCU1\[41\]/Y  memory_controller_0/mag_buffer_RNIQKII44\[41\]/B  memory_controller_0/mag_buffer_RNIQKII44\[41\]/Y  memory_controller_0/data_buffer_RNICK28D6\[41\]/A  memory_controller_0/data_buffer_RNICK28D6\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[43\]/CLK  memory_controller_0/mag_buffer\[43\]/Q  memory_controller_0/mag_buffer_RNIFKOCU1\[43\]/A  memory_controller_0/mag_buffer_RNIFKOCU1\[43\]/Y  memory_controller_0/mag_buffer_RNI2TII44\[43\]/B  memory_controller_0/mag_buffer_RNI2TII44\[43\]/Y  memory_controller_0/data_buffer_RNIMU28D6\[43\]/A  memory_controller_0/data_buffer_RNIMU28D6\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[45\]/CLK  memory_controller_0/mag_buffer\[45\]/Q  memory_controller_0/mag_buffer_RNIJOOCU1\[45\]/A  memory_controller_0/mag_buffer_RNIJOOCU1\[45\]/Y  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/B  memory_controller_0/mag_buffer_RNIA5JI44\[45\]/Y  memory_controller_0/data_buffer_RNI0938D6\[45\]/A  memory_controller_0/data_buffer_RNI0938D6\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[47\]/CLK  memory_controller_0/mag_buffer\[47\]/Q  memory_controller_0/mag_buffer_RNINSOCU1\[47\]/A  memory_controller_0/mag_buffer_RNINSOCU1\[47\]/Y  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/B  memory_controller_0/mag_buffer_RNIIDJI44\[47\]/Y  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/A  memory_controller_0/data_buffer_RNIAJ38D6\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[49\]/CLK  memory_controller_0/mag_buffer\[49\]/Q  memory_controller_0/mag_buffer_RNIR0PCU1\[49\]/A  memory_controller_0/mag_buffer_RNIR0PCU1\[49\]/Y  memory_controller_0/mag_buffer_RNITCJH44\[49\]/B  memory_controller_0/mag_buffer_RNITCJH44\[49\]/Y  memory_controller_0/data_buffer_RNINK37D6\[49\]/A  memory_controller_0/data_buffer_RNINK37D6\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[51\]/CLK  memory_controller_0/mag_buffer\[51\]/Q  memory_controller_0/mag_buffer_RNIDKQCU1\[51\]/A  memory_controller_0/mag_buffer_RNIDKQCU1\[51\]/Y  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/B  memory_controller_0/mag_buffer_RNI8QLH44\[51\]/Y  memory_controller_0/data_buffer_RNIRR67D6\[51\]/A  memory_controller_0/data_buffer_RNIRR67D6\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[53\]/CLK  memory_controller_0/mag_buffer\[53\]/Q  memory_controller_0/mag_buffer_RNIHOQCU1\[53\]/A  memory_controller_0/mag_buffer_RNIHOQCU1\[53\]/Y  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/B  memory_controller_0/mag_buffer_RNIE0MH44\[53\]/Y  memory_controller_0/data_buffer_RNI3477D6\[53\]/A  memory_controller_0/data_buffer_RNI3477D6\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[55\]/CLK  memory_controller_0/mag_buffer\[55\]/Q  memory_controller_0/mag_buffer_RNILSQCU1\[55\]/A  memory_controller_0/mag_buffer_RNILSQCU1\[55\]/Y  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/B  memory_controller_0/mag_buffer_RNIK6MH44\[55\]/Y  memory_controller_0/data_buffer_RNIBC77D6\[55\]/A  memory_controller_0/data_buffer_RNIBC77D6\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[57\]/CLK  memory_controller_0/mag_buffer\[57\]/Q  memory_controller_0/mag_buffer_RNIP0RCU1\[57\]/A  memory_controller_0/mag_buffer_RNIP0RCU1\[57\]/Y  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/B  memory_controller_0/mag_buffer_RNIQCMH44\[57\]/Y  memory_controller_0/data_buffer_RNIJK77D6\[57\]/A  memory_controller_0/data_buffer_RNIJK77D6\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[59\]/CLK  memory_controller_0/mag_buffer\[59\]/Q  memory_controller_0/mag_buffer_RNIT4RCU1\[59\]/A  memory_controller_0/mag_buffer_RNIT4RCU1\[59\]/Y  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/B  memory_controller_0/mag_buffer_RNI0JMH44\[59\]/Y  memory_controller_0/data_buffer_RNIRS77D6\[59\]/A  memory_controller_0/data_buffer_RNIRS77D6\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[63\]/CLK  memory_controller_0/mag_buffer\[63\]/Q  memory_controller_0/mag_buffer_RNIJSSCU1\[63\]/A  memory_controller_0/mag_buffer_RNIJSSCU1\[63\]/Y  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/B  memory_controller_0/mag_buffer_RNIH6PH44\[63\]/Y  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/A  memory_controller_0/data_buffer_RNI7CB7D6\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[61\]/CLK  memory_controller_0/geig_buffer\[61\]/Q  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/A  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/Y  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/A  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/A  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/A  i2c_interface2_0/init_ctr_a_RNO_1\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/C  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[61\]/CLK  memory_controller_0/mag_buffer\[61\]/Q  memory_controller_0/mag_buffer_RNIFOSCU1\[61\]/A  memory_controller_0/mag_buffer_RNIFOSCU1\[61\]/Y  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/B  memory_controller_0/mag_buffer_RNIB0PH44\[61\]/Y  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/A  memory_controller_0/data_buffer_RNIV3B7D6\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/B  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/B  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI5DFL1\[9\]/B  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/state_a_RNO_1\[2\]/A  i2c_interface2_0/state_a_RNO_1\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/B  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/byte_tracker_a_RNO_4/A  spi_mode_config2_0/byte_tracker_a_RNO_4/Y  spi_mode_config2_0/byte_tracker_a_RNO_0/C  spi_mode_config2_0/byte_tracker_a_RNO_0/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_0_RNI06THK2\[6\]/B  memory_controller_0/schedule_0_RNI06THK2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/A  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNIF92G\[3\]/B  spi_mode_config2_0/read_data_RNIF92G\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/C  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[3\]/CLK  memory_controller_0/mag_buffer\[3\]/Q  memory_controller_0/mag_buffer_RNI6LHEU1\[3\]/A  memory_controller_0/mag_buffer_RNI6LHEU1\[3\]/Y  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/A  memory_controller_0/mag_buffer_RNIOB5K14\[3\]/Y  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/A  memory_controller_0/data_buffer_RNIOSS8A6\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/un5_wait_ctr_I_45/C  i2c_interface2_0/un5_wait_ctr_I_45/Y  i2c_interface2_0/un5_wait_ctr_I_46/A  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_15/B  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_b\[1\]/CLK  i2c_interface2_0/data_b\[1\]/Q  i2c_interface2_0/data_b_RNO_1\[1\]/A  i2c_interface2_0/data_b_RNO_1\[1\]/Y  i2c_interface2_0/data_b_RNO_0\[1\]/A  i2c_interface2_0/data_b_RNO_0\[1\]/Y  i2c_interface2_0/data_b_RNO\[1\]/B  i2c_interface2_0/data_b_RNO\[1\]/Y  i2c_interface2_0/data_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/state_a_RNI259P2\[2\]/C  i2c_interface2_0/state_a_RNI259P2\[2\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/B  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNO_1\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO_1\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[2\]/A  spi_mode_config2_0/miso_high_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_high_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[0\]/CLK  i2c_interface2_0/wait_ctr\[0\]/Q  i2c_interface2_0/un5_wait_ctr_I_6/B  i2c_interface2_0/un5_wait_ctr_I_6/Y  i2c_interface2_0/un5_wait_ctr_I_7/A  i2c_interface2_0/un5_wait_ctr_I_7/Y  i2c_interface2_0/wait_ctr_RNO\[2\]/C  i2c_interface2_0/wait_ctr_RNO\[2\]/Y  i2c_interface2_0/wait_ctr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_cntr_RNO_0\[3\]/A  i2c_interface2_0/data_cntr_RNO_0\[3\]/Y  i2c_interface2_0/data_cntr_RNO\[3\]/C  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_8/B  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/state_hold_RNIBD6F1\[1\]/B  i2c_interface2_0/state_hold_RNIBD6F1\[1\]/Y  i2c_interface2_0/state_hold_RNI24GLD\[1\]/B  i2c_interface2_0/state_hold_RNI24GLD\[1\]/Y  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/A  i2c_interface2_0/state_a_RNIV4MQJ\[2\]/Y  i2c_interface2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/data_cntr_RNO_0\[1\]/C  i2c_interface2_0/data_cntr_RNO_0\[1\]/Y  i2c_interface2_0/data_cntr_RNO\[1\]/C  i2c_interface2_0/data_cntr_RNO\[1\]/Y  i2c_interface2_0/data_cntr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_11/A  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n17_0_o2/C  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_8/B  i2c_interface2_0/un5_wait_ctr_I_8/Y  i2c_interface2_0/un5_wait_ctr_I_9/A  i2c_interface2_0/un5_wait_ctr_I_9/Y  i2c_interface2_0/wait_ctr_RNO\[3\]/C  i2c_interface2_0/wait_ctr_RNO\[3\]/Y  i2c_interface2_0/wait_ctr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO\[0\]/B  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_8/C  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b_0\[2\]/CLK  spi_mode_config2_0/state_b_0\[2\]/Q  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/B  spi_mode_config2_0/state_b_0_RNIC6M21\[2\]/Y  spi_mode_config2_0/state_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/state_a_RNO_2\[0\]/B  i2c_interface2_0/state_a_RNO_2\[0\]/Y  i2c_interface2_0/state_a_RNO_0\[0\]/A  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/force_reset_0_RNISUCS3/A  i2c_interface2_0/force_reset_0_RNISUCS3/Y  i2c_interface2_0/state_hold_RNO\[2\]/A  i2c_interface2_0/state_hold_RNO\[2\]/Y  i2c_interface2_0/state_hold\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/C  memory_controller_0/schedule_0_RNIOQT3D2\[6\]/Y  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/B  memory_controller_0/schedule_0_RNI5I1M4C\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNO\[4\]/A  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/scl_enable_RNO_3/A  i2c_interface2_0/scl_enable_RNO_3/Y  i2c_interface2_0/scl_enable_RNO/C  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_16/C  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_8/A  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_22/C  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[3\]/CLK  i2c_interface2_0/state_hold\[3\]/Q  i2c_interface2_0/scl_enable_RNO_4/A  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[3\]/A  spi_mode_config2_0/read_data_RNO_0\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init/CLK  i2c_interface2_0/init/Q  i2c_interface2_0/state_hold_RNO_0\[0\]/B  i2c_interface2_0/state_hold_RNO_0\[0\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/C  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/ctr_a\[0\]/CLK  i2c_interface2_0/ctr_a\[0\]/Q  i2c_interface2_0/ctr_a_RNO_0\[0\]/C  i2c_interface2_0/ctr_a_RNO_0\[0\]/Y  i2c_interface2_0/ctr_a_RNO\[0\]/C  i2c_interface2_0/ctr_a_RNO\[0\]/Y  i2c_interface2_0/ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_3\[4\]/B  spi_mode_config2_0/tx_state_RNO_3\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n2_0_x2/A  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/B  memory_controller_0/schedule_0_RNIPRT3D2\[7\]/Y  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/B  memory_controller_0/schedule_0_RNIQ7REUB\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[4\]/B  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[2\]/CLK  i2c_interface2_0/init_ctr_a\[2\]/Q  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/C  i2c_interface2_0/init_ctr_a_RNO_1\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/B  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_0_RNI17THK2\[7\]/B  memory_controller_0/schedule_0_RNI17THK2\[7\]/Y  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/A  memory_controller_0/schedule_0_RNI7K1M4C\[7\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[0\]/S  spi_mode_config2_0/read_data_RNO_0\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[1\]/S  spi_mode_config2_0/read_data_RNO_0\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[4\]/S  spi_mode_config2_0/read_data_RNO_0\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[5\]/S  spi_mode_config2_0/read_data_RNO_0\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[6\]/S  spi_mode_config2_0/read_data_RNO_0\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[0\]/CLK  i2c_interface2_0/state_hold\[0\]/Q  i2c_interface2_0/scl_enable_RNO_4/C  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/B  i2c_interface2_0/init_ctr_a_RNO_2\[2\]/Y  i2c_interface2_0/init_ctr_a_RNO\[2\]/C  i2c_interface2_0/init_ctr_a_RNO\[2\]/Y  i2c_interface2_0/init_ctr_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/start_ctr_RNO_1/C  i2c_interface2_0/start_ctr_RNO_1/Y  i2c_interface2_0/start_ctr_RNO_0/B  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[1\]/CLK  spi_mode_config2_0/poll_interupt_counter\[1\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_interupt_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_2\[4\]/A  spi_mode_config2_0/tx_state_RNO_2\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/B  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a\[2\]/CLK  i2c_interface2_0/state_a\[2\]/Q  i2c_interface2_0/state_a_RNO_0\[0\]/B  i2c_interface2_0/state_a_RNO_0\[0\]/Y  i2c_interface2_0/state_a_RNO\[0\]/A  i2c_interface2_0/state_a_RNO\[0\]/Y  i2c_interface2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[3\]/CLK  spi_mode_config2_0/poll_interupt_counter\[3\]/Q  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/A  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/Y  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/A  spi_mode_config2_0/poll_interupt_counter_RNIT0117\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/A  spi_mode_config2_0/poll_interupt_counter_RNO\[0\]/Y  spi_mode_config2_0/poll_interupt_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_0\[0\]/B  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/C  timestamp_0/TIMESTAMP_RNIM6F63\[16\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/B  timestamp_0/TIMESTAMP_RNIDICS1\[13\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[50\]/CLK  memory_controller_0/mag_buffer\[50\]/Q  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/A  memory_controller_0/mag_buffer_RNIBIQCU1\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/A  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[54\]/CLK  memory_controller_0/mag_buffer\[54\]/Q  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/A  memory_controller_0/mag_buffer_RNIJQQCU1\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/A  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[74\]/CLK  memory_controller_0/mag_buffer\[74\]/Q  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/A  memory_controller_0/mag_buffer_RNIN2VCU1\[74\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/A  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/A  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE/B  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/C  memory_controller_0/address_out_1_sqmuxa_RNI8IBG62_0/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[15\]/CLK  i2c_interface2_0/wait_ctr\[15\]/Q  i2c_interface2_0/un5_wait_ctr_I_43/B  i2c_interface2_0/un5_wait_ctr_I_43/Y  i2c_interface2_0/wait_ctr_RNO\[15\]/A  i2c_interface2_0/wait_ctr_RNO\[15\]/Y  i2c_interface2_0/wait_ctr\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[17\]/CLK  i2c_interface2_0/wait_ctr\[17\]/Q  i2c_interface2_0/un5_wait_ctr_I_49/B  i2c_interface2_0/un5_wait_ctr_I_49/Y  i2c_interface2_0/wait_ctr_RNO\[17\]/A  i2c_interface2_0/wait_ctr_RNO\[17\]/Y  i2c_interface2_0/wait_ctr\[17\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_9/B  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/B  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_3\[4\]/A  spi_mode_config2_0/tx_state_RNO_3\[4\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_1\[0\]/C  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[0\]/CLK  spi_mode_config2_0/poll_ss_counter\[0\]/Q  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/B  spi_mode_config2_0/poll_ss_counter_RNIFC6D\[1\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[0\]/CLK  spi_mode_config2_0/miso_ss_counter\[0\]/Q  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/B  spi_mode_config2_0/miso_ss_counter_RNIHCMV\[1\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_3_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/B  timestamp_0/TIMESTAMP_RNI7NLC5\[21\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[60\]/CLK  memory_controller_0/mag_buffer\[60\]/Q  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/A  memory_controller_0/mag_buffer_RNIDMSCU1\[60\]/Y  memory_controller_0/data_buffer_RNO_2\[44\]/B  memory_controller_0/data_buffer_RNO_2\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/C  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[1\]/CLK  i2c_interface2_0/wait_ctr\[1\]/Q  i2c_interface2_0/un5_wait_ctr_I_5/B  i2c_interface2_0/un5_wait_ctr_I_5/Y  i2c_interface2_0/wait_ctr_RNO\[1\]/C  i2c_interface2_0/wait_ctr_RNO\[1\]/Y  i2c_interface2_0/wait_ctr\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[15\]/CLK  spi_mode_config2_0/miso_high_counter\[15\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[15\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[15\]/A  spi_mode_config2_0/miso_high_counter_RNO\[15\]/Y  spi_mode_config2_0/miso_high_counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/geig_counts_RNO_1\[15\]/A  geig_data_handling_0/geig_counts_RNO_1\[15\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/A  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[48\]/CLK  memory_controller_0/mag_buffer\[48\]/Q  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/A  memory_controller_0/mag_buffer_RNIPUOCU1\[48\]/Y  memory_controller_0/data_buffer_RNO_1\[48\]/B  memory_controller_0/data_buffer_RNO_1\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[56\]/CLK  memory_controller_0/mag_buffer\[56\]/Q  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/A  memory_controller_0/mag_buffer_RNINUQCU1\[56\]/Y  memory_controller_0/data_buffer_RNO_1\[56\]/B  memory_controller_0/data_buffer_RNO_1\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[58\]/CLK  memory_controller_0/mag_buffer\[58\]/Q  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/A  memory_controller_0/mag_buffer_RNIR2RCU1\[58\]/Y  memory_controller_0/data_buffer_RNO_1\[58\]/B  memory_controller_0/data_buffer_RNO_1\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[62\]/CLK  memory_controller_0/mag_buffer\[62\]/Q  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/A  memory_controller_0/mag_buffer_RNIHQSCU1\[62\]/Y  memory_controller_0/data_buffer_RNO_1\[62\]/B  memory_controller_0/data_buffer_RNO_1\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[3\]/CLK  i2c_interface2_0/init_ctr_a\[3\]/Q  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/C  i2c_interface2_0/init_ctr_a_RNO_0\[3\]/Y  i2c_interface2_0/init_ctr_a_RNO\[3\]/B  i2c_interface2_0/init_ctr_a_RNO\[3\]/Y  i2c_interface2_0/init_ctr_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[44\]/CLK  memory_controller_0/data_buffer\[44\]/Q  memory_controller_0/data_buffer_RNIR338D6\[44\]/B  memory_controller_0/data_buffer_RNIR338D6\[44\]/Y  memory_controller_0/data_buffer_RNO_1\[44\]/A  memory_controller_0/data_buffer_RNO_1\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_a_0\[1\]/CLK  i2c_interface2_0/state_a_0\[1\]/Q  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/A  i2c_interface2_0/state_a_0_RNIO2T9D\[1\]/Y  i2c_interface2_0/state_hold\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNO_0\[2\]/B  geig_data_handling_0/geig_counts_RNO_0\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/un2_min_counter_I_25/A  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[1\]/CLK  i2c_interface2_0/state_hold\[1\]/Q  i2c_interface2_0/scl_enable_RNO_4/B  i2c_interface2_0/scl_enable_RNO_4/Y  i2c_interface2_0/scl_enable_RNO_1/A  i2c_interface2_0/scl_enable_RNO_1/Y  i2c_interface2_0/scl_enable_RNO/B  i2c_interface2_0/scl_enable_RNO/Y  i2c_interface2_0/scl_enable/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_RNO_3\[50\]/A  memory_controller_0/data_buffer_RNO_3\[50\]/Y  memory_controller_0/data_buffer_RNO_2\[50\]/C  memory_controller_0/data_buffer_RNO_2\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/C  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[54\]/CLK  memory_controller_0/data_buffer\[54\]/Q  memory_controller_0/data_buffer_RNO_3\[54\]/A  memory_controller_0/data_buffer_RNO_3\[54\]/Y  memory_controller_0/data_buffer_RNO_2\[54\]/C  memory_controller_0/data_buffer_RNO_2\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/C  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[74\]/CLK  memory_controller_0/data_buffer\[74\]/Q  memory_controller_0/data_buffer_RNO_3\[58\]/A  memory_controller_0/data_buffer_RNO_3\[58\]/Y  memory_controller_0/data_buffer_RNO_2\[58\]/C  memory_controller_0/data_buffer_RNO_2\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/C  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI0AKL1\[0\]/B  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[0\]/CLK  i2c_interface2_0/init_ctr_a\[0\]/Q  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/C  i2c_interface2_0/init_ctr_a_RNO_2\[0\]/Y  i2c_interface2_0/init_ctr_a_RNO\[0\]/C  i2c_interface2_0/init_ctr_a_RNO\[0\]/Y  i2c_interface2_0/init_ctr_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_n15_0_o2/A  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[0\]/CLK  i2c_interface2_0/data_cntr\[0\]/Q  i2c_interface2_0/un1_data_cntr_1_m9/C  i2c_interface2_0/un1_data_cntr_1_m9/Y  i2c_interface2_0/data_cntr_RNO\[0\]/C  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n6_0_o2_0/A  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_12/B  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m6_0/C  i2c_interface2_0/un1_data_cntr_1_m6_0/Y  i2c_interface2_0/data_cntr_RNO\[2\]/B  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_mode\[0\]/CLK  i2c_interface2_0/data_mode\[0\]/Q  i2c_interface2_0/state_hold_RNO_0\[0\]/A  i2c_interface2_0/state_hold_RNO_0\[0\]/Y  i2c_interface2_0/state_hold_RNO\[0\]/C  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7_0\[1\]/Y  spi_mode_config2_0/poll_interupt_RNO/B  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_2\[0\]/B  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/B  spi_mode_config2_0/miso_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/state_hold\[2\]/CLK  i2c_interface2_0/state_hold\[2\]/Q  i2c_interface2_0/state_hold_RNIL2EN\[2\]/A  i2c_interface2_0/state_hold_RNIL2EN\[2\]/Y  i2c_interface2_0/state_a_RNO_0\[2\]/B  i2c_interface2_0/state_a_RNO_0\[2\]/Y  i2c_interface2_0/state_a_RNO\[2\]/A  i2c_interface2_0/state_a_RNO\[2\]/Y  i2c_interface2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_n10_0_o2/A  write_address_traversal_0/address_n10_0_o2/Y  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNO_0\[2\]/A  geig_data_handling_0/geig_counts_RNO_0\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNO_0\[4\]/A  geig_data_handling_0/geig_counts_RNO_0\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO_0\[2\]/A  orbit_control_0/cntr_RNO_0\[2\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/init_ctr_a\[1\]/CLK  i2c_interface2_0/init_ctr_a\[1\]/Q  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/C  i2c_interface2_0/init_ctr_a_RNO_2\[1\]/Y  i2c_interface2_0/init_ctr_a_RNO\[1\]/C  i2c_interface2_0/init_ctr_a_RNO\[1\]/Y  i2c_interface2_0/init_ctr_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNO_0\[3\]/B  geig_data_handling_0/geig_counts_RNO_0\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_17/B  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[34\]/CLK  memory_controller_0/data_buffer\[34\]/Q  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/B  memory_controller_0/data_buffer_RNIMPT7D6\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/B  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[36\]/CLK  memory_controller_0/data_buffer\[36\]/Q  memory_controller_0/data_buffer_RNI04U7D6\[36\]/B  memory_controller_0/data_buffer_RNI04U7D6\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/B  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[38\]/CLK  memory_controller_0/data_buffer\[38\]/Q  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/B  memory_controller_0/data_buffer_RNIAEU7D6\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/B  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[40\]/CLK  memory_controller_0/data_buffer\[40\]/Q  memory_controller_0/data_buffer_RNI7F28D6\[40\]/B  memory_controller_0/data_buffer_RNI7F28D6\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/B  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[46\]/CLK  memory_controller_0/data_buffer\[46\]/Q  memory_controller_0/data_buffer_RNI5E38D6\[46\]/B  memory_controller_0/data_buffer_RNI5E38D6\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/B  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n2_0_x2/A  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/wait_ctr\[16\]/CLK  i2c_interface2_0/wait_ctr\[16\]/Q  i2c_interface2_0/un5_wait_ctr_I_46/B  i2c_interface2_0/un5_wait_ctr_I_46/Y  i2c_interface2_0/wait_ctr_RNO\[16\]/A  i2c_interface2_0/wait_ctr_RNO\[16\]/Y  i2c_interface2_0/wait_ctr\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/data_cntr\[2\]/CLK  i2c_interface2_0/data_cntr\[2\]/Q  i2c_interface2_0/un1_data_cntr_1_m12/C  i2c_interface2_0/un1_data_cntr_1_m12/Y  i2c_interface2_0/data_cntr_RNO\[3\]/A  i2c_interface2_0/data_cntr_RNO\[3\]/Y  i2c_interface2_0/data_cntr\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/start_a_RNO_1/C  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[48\]/CLK  memory_controller_0/data_buffer\[48\]/Q  memory_controller_0/data_buffer_RNO_1\[32\]/A  memory_controller_0/data_buffer_RNO_1\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/C  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[52\]/CLK  memory_controller_0/data_buffer\[52\]/Q  memory_controller_0/data_buffer_RNO_1\[36\]/A  memory_controller_0/data_buffer_RNO_1\[36\]/Y  memory_controller_0/data_buffer_RNO_0\[36\]/C  memory_controller_0/data_buffer_RNO_0\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/C  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[56\]/CLK  memory_controller_0/data_buffer\[56\]/Q  memory_controller_0/data_buffer_RNO_1\[40\]/A  memory_controller_0/data_buffer_RNO_1\[40\]/Y  memory_controller_0/data_buffer_RNO_0\[40\]/C  memory_controller_0/data_buffer_RNO_0\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/C  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[62\]/CLK  memory_controller_0/data_buffer\[62\]/Q  memory_controller_0/data_buffer_RNO_1\[46\]/A  memory_controller_0/data_buffer_RNO_1\[46\]/Y  memory_controller_0/data_buffer_RNO_0\[46\]/C  memory_controller_0/data_buffer_RNO_0\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/C  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_RNO_1\[34\]/A  memory_controller_0/data_buffer_RNO_1\[34\]/Y  memory_controller_0/data_buffer_RNO_0\[34\]/C  memory_controller_0/data_buffer_RNO_0\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/C  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[54\]/CLK  memory_controller_0/data_buffer\[54\]/Q  memory_controller_0/data_buffer_RNO_1\[38\]/A  memory_controller_0/data_buffer_RNO_1\[38\]/Y  memory_controller_0/data_buffer_RNO_0\[38\]/C  memory_controller_0/data_buffer_RNO_0\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/C  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[0\]/CLK  spi_mode_config2_0/poll_interupt_counter\[0\]/Q  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/B  spi_mode_config2_0/poll_interupt_counter_RNIPBG7\[1\]/Y  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/B  spi_mode_config2_0/poll_interupt_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_interupt_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_1\[4\]/A  spi_mode_config2_0/tx_state_RNO_1\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNO/C  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_2\[2\]/A  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/C  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIIVPL1\[10\]/B  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[1\]/CLK  spi_mode_config2_0/miso_high_counter\[1\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/A  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[3\]/CLK  spi_mode_config2_0/miso_high_counter\[3\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[3\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[3\]/A  spi_mode_config2_0/miso_high_counter_RNO\[3\]/Y  spi_mode_config2_0/miso_high_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[7\]/CLK  spi_mode_config2_0/miso_high_counter\[7\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[7\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[7\]/A  spi_mode_config2_0/miso_high_counter_RNO\[7\]/Y  spi_mode_config2_0/miso_high_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[3\]/A  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_13/B  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[58\]/CLK  memory_controller_0/data_buffer\[58\]/Q  memory_controller_0/data_buffer_9_0_0_RNO\[42\]/A  memory_controller_0/data_buffer_9_0_0_RNO\[42\]/Y  memory_controller_0/data_buffer_9_0_0\[42\]/A  memory_controller_0/data_buffer_9_0_0\[42\]/Y  memory_controller_0/data_buffer_9_0\[42\]/B  memory_controller_0/data_buffer_9_0\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[22\]/CLK  memory_controller_0/data_buffer\[22\]/Q  memory_controller_0/data_buffer_RNI75O7D6\[22\]/B  memory_controller_0/data_buffer_RNI75O7D6\[22\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/B  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[6\]/CLK  memory_controller_0/data_buffer\[6\]/Q  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/B  memory_controller_0/data_buffer_RNIEAV4F4\[6\]/Y  memory_controller_0/data_buffer_RNO_0\[6\]/A  memory_controller_0/data_buffer_RNO_0\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/C  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_n9_0_o2/A  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_2\[0\]/A  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_6/B  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[32\]/CLK  memory_controller_0/data_buffer\[32\]/Q  memory_controller_0/data_buffer_RNICFT7D6\[32\]/B  memory_controller_0/data_buffer_RNICFT7D6\[32\]/Y  memory_controller_0/data_buffer_RNO_0\[32\]/A  memory_controller_0/data_buffer_RNO_0\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/C  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/A  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/Y  memory_controller_0/data_out_RNO\[6\]/A  memory_controller_0/data_out_RNO\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/A  memory_controller_0/mag_buffer_RNI7MHEU1\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNO_0\[2\]/B  orbit_control_0/cntr_RNO_0\[2\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/poll_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/B  spi_mode_config2_0/poll_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/poll_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO_0\[12\]/A  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[3\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[3\]/Y  spi_mode_config2_0/rx_ss_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/init_RNO_0/C  i2c_interface2_0/init_RNO_0/Y  i2c_interface2_0/init/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_13/C  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/data_cntr_RNO\[2\]/C  i2c_interface2_0/data_cntr_RNO\[2\]/Y  i2c_interface2_0/data_cntr\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/state_hold_RNO\[0\]/A  i2c_interface2_0/state_hold_RNO\[0\]/Y  i2c_interface2_0/state_hold\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_0/CLK  i2c_interface2_0/force_reset_0/Q  i2c_interface2_0/data_cntr_RNO\[0\]/B  i2c_interface2_0/data_cntr_RNO\[0\]/Y  i2c_interface2_0/data_cntr\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8_0\[1\]/B  sram_interface_0/read_counter_RNI71K8_0\[1\]/Y  sram_interface_0/read_cycle_RNO/B  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_6/A  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_0\[0\]/A  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/force_reset_RNIEJ88/A  i2c_interface2_0/force_reset_RNIEJ88/Y  i2c_interface2_0/data_out\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/force_reset_RNIEJ88/A  i2c_interface2_0/force_reset_RNIEJ88/Y  i2c_interface2_0/data_out\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/read_cmd_RNO_1/A  read_buffer_0/read_cmd_RNO_1/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_ss_counter\[2\]/CLK  spi_mode_config2_0/poll_ss_counter\[2\]/Q  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/B  spi_mode_config2_0/poll_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/C  spi_mode_config2_0/poll_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/poll_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_19/C  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[1\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[1\]/A  spi_mode_config2_0/miso_high_counter_RNO\[1\]/Y  spi_mode_config2_0/miso_high_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[35\]/B  i2c_interface2_0/data_out_RNO\[35\]/Y  i2c_interface2_0/data_out\[35\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[36\]/B  i2c_interface2_0/data_out_RNO\[36\]/Y  i2c_interface2_0/data_out\[36\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[76\]/B  i2c_interface2_0/data_out_RNO\[76\]/Y  i2c_interface2_0/data_out\[76\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[73\]/B  i2c_interface2_0/data_out_RNO\[73\]/Y  i2c_interface2_0/data_out\[73\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[70\]/B  i2c_interface2_0/data_out_RNO\[70\]/Y  i2c_interface2_0/data_out\[70\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[72\]/B  i2c_interface2_0/data_out_RNO\[72\]/Y  i2c_interface2_0/data_out\[72\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[74\]/B  i2c_interface2_0/data_out_RNO\[74\]/Y  i2c_interface2_0/data_out\[74\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[79\]/B  i2c_interface2_0/data_out_RNO\[79\]/Y  i2c_interface2_0/data_out\[79\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[37\]/B  i2c_interface2_0/data_out_RNO\[37\]/Y  i2c_interface2_0/data_out\[37\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[50\]/B  i2c_interface2_0/data_out_RNO\[50\]/Y  i2c_interface2_0/data_out\[50\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[46\]/B  i2c_interface2_0/data_out_RNO\[46\]/Y  i2c_interface2_0/data_out\[46\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[45\]/B  i2c_interface2_0/data_out_RNO\[45\]/Y  i2c_interface2_0/data_out\[45\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[43\]/B  i2c_interface2_0/data_out_RNO\[43\]/Y  i2c_interface2_0/data_out\[43\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[42\]/B  i2c_interface2_0/data_out_RNO\[42\]/Y  i2c_interface2_0/data_out\[42\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[39\]/B  i2c_interface2_0/data_out_RNO\[39\]/Y  i2c_interface2_0/data_out\[39\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_2/CLK  i2c_interface2_0/force_reset_2/Q  i2c_interface2_0/data_out_RNO\[34\]/B  i2c_interface2_0/data_out_RNO\[34\]/Y  i2c_interface2_0/data_out\[34\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[61\]/B  i2c_interface2_0/data_out_RNO\[61\]/Y  i2c_interface2_0/data_out\[61\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[78\]/B  i2c_interface2_0/data_out_RNO\[78\]/Y  i2c_interface2_0/data_out\[78\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[75\]/B  i2c_interface2_0/data_out_RNO\[75\]/Y  i2c_interface2_0/data_out\[75\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[71\]/B  i2c_interface2_0/data_out_RNO\[71\]/Y  i2c_interface2_0/data_out\[71\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[69\]/B  i2c_interface2_0/data_out_RNO\[69\]/Y  i2c_interface2_0/data_out\[69\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[67\]/B  i2c_interface2_0/data_out_RNO\[67\]/Y  i2c_interface2_0/data_out\[67\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[62\]/B  i2c_interface2_0/data_out_RNO\[62\]/Y  i2c_interface2_0/data_out\[62\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[59\]/B  i2c_interface2_0/data_out_RNO\[59\]/Y  i2c_interface2_0/data_out\[59\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[58\]/B  i2c_interface2_0/data_out_RNO\[58\]/Y  i2c_interface2_0/data_out\[58\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[57\]/B  i2c_interface2_0/data_out_RNO\[57\]/Y  i2c_interface2_0/data_out\[57\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[54\]/B  i2c_interface2_0/data_out_RNO\[54\]/Y  i2c_interface2_0/data_out\[54\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[53\]/B  i2c_interface2_0/data_out_RNO\[53\]/Y  i2c_interface2_0/data_out\[53\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[51\]/B  i2c_interface2_0/data_out_RNO\[51\]/Y  i2c_interface2_0/data_out\[51\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[15\]/B  i2c_interface2_0/data_out_RNO\[15\]/Y  i2c_interface2_0/data_out\[15\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[14\]/B  i2c_interface2_0/data_out_RNO\[14\]/Y  i2c_interface2_0/data_out\[14\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[13\]/B  i2c_interface2_0/data_out_RNO\[13\]/Y  i2c_interface2_0/data_out\[13\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[12\]/B  i2c_interface2_0/data_out_RNO\[12\]/Y  i2c_interface2_0/data_out\[12\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[11\]/B  i2c_interface2_0/data_out_RNO\[11\]/Y  i2c_interface2_0/data_out\[11\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[10\]/B  i2c_interface2_0/data_out_RNO\[10\]/Y  i2c_interface2_0/data_out\[10\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_3/CLK  i2c_interface2_0/force_reset_3/Q  i2c_interface2_0/data_out_RNO\[77\]/B  i2c_interface2_0/data_out_RNO\[77\]/Y  i2c_interface2_0/data_out\[77\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[32\]/B  i2c_interface2_0/data_out_RNO\[32\]/Y  i2c_interface2_0/data_out\[32\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[9\]/B  i2c_interface2_0/data_out_RNO\[9\]/Y  i2c_interface2_0/data_out\[9\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[68\]/B  i2c_interface2_0/data_out_RNO\[68\]/Y  i2c_interface2_0/data_out\[68\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[44\]/B  i2c_interface2_0/data_out_RNO\[44\]/Y  i2c_interface2_0/data_out\[44\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[41\]/B  i2c_interface2_0/data_out_RNO\[41\]/Y  i2c_interface2_0/data_out\[41\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[33\]/B  i2c_interface2_0/data_out_RNO\[33\]/Y  i2c_interface2_0/data_out\[33\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[38\]/B  i2c_interface2_0/data_out_RNO\[38\]/Y  i2c_interface2_0/data_out\[38\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[40\]/B  i2c_interface2_0/data_out_RNO\[40\]/Y  i2c_interface2_0/data_out\[40\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[48\]/B  i2c_interface2_0/data_out_RNO\[48\]/Y  i2c_interface2_0/data_out\[48\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[49\]/B  i2c_interface2_0/data_out_RNO\[49\]/Y  i2c_interface2_0/data_out\[49\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[56\]/B  i2c_interface2_0/data_out_RNO\[56\]/Y  i2c_interface2_0/data_out\[56\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[64\]/B  i2c_interface2_0/data_out_RNO\[64\]/Y  i2c_interface2_0/data_out\[64\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[65\]/B  i2c_interface2_0/data_out_RNO\[65\]/Y  i2c_interface2_0/data_out\[65\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[47\]/B  i2c_interface2_0/data_out_RNO\[47\]/Y  i2c_interface2_0/data_out\[47\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[52\]/B  i2c_interface2_0/data_out_RNO\[52\]/Y  i2c_interface2_0/data_out\[52\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[55\]/B  i2c_interface2_0/data_out_RNO\[55\]/Y  i2c_interface2_0/data_out\[55\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[60\]/B  i2c_interface2_0/data_out_RNO\[60\]/Y  i2c_interface2_0/data_out\[60\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[63\]/B  i2c_interface2_0/data_out_RNO\[63\]/Y  i2c_interface2_0/data_out\[63\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[66\]/B  i2c_interface2_0/data_out_RNO\[66\]/Y  i2c_interface2_0/data_out\[66\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset_1/CLK  i2c_interface2_0/force_reset_1/Q  i2c_interface2_0/data_out_RNO\[8\]/B  i2c_interface2_0/data_out_RNO\[8\]/Y  i2c_interface2_0/data_out\[8\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/start_ctr/CLK  i2c_interface2_0/start_ctr/Q  i2c_interface2_0/start_ctr_RNO_1/B  i2c_interface2_0/start_ctr_RNO_1/Y  i2c_interface2_0/start_ctr_RNO_0/B  i2c_interface2_0/start_ctr_RNO_0/Y  i2c_interface2_0/start_ctr/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/chip_select_RNO/B  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_ss_counter\[2\]/CLK  spi_mode_config2_0/miso_ss_counter\[2\]/Q  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/A  spi_mode_config2_0/miso_ss_counter_RNO_0\[2\]/Y  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/C  spi_mode_config2_0/miso_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/miso_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/A  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/B  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[16\]/CLK  spi_mode_config2_0/miso_high_counter\[16\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO_0\[16\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[16\]/A  spi_mode_config2_0/miso_high_counter_RNO\[16\]/Y  spi_mode_config2_0/miso_high_counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNO\[3\]/A  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/miso_high_counter\[0\]/CLK  spi_mode_config2_0/miso_high_counter\[0\]/Q  spi_mode_config2_0/miso_high_counter_RNO_0\[0\]/B  spi_mode_config2_0/miso_high_counter_RNO_0\[0\]/Y  spi_mode_config2_0/miso_high_counter_RNO\[0\]/A  spi_mode_config2_0/miso_high_counter_RNO\[0\]/Y  spi_mode_config2_0/miso_high_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNO/B  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/poll_interupt_counter\[2\]/CLK  spi_mode_config2_0/poll_interupt_counter\[2\]/Q  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/B  spi_mode_config2_0/poll_interupt_counter_RNITFG7\[3\]/Y  spi_mode_config2_0/poll_interupt_RNO/A  spi_mode_config2_0/poll_interupt_RNO/Y  spi_mode_config2_0/poll_interupt/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[16\]/B  i2c_interface2_0/data_out_RNO\[16\]/Y  i2c_interface2_0/data_out\[16\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[24\]/B  i2c_interface2_0/data_out_RNO\[24\]/Y  i2c_interface2_0/data_out\[24\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[31\]/B  i2c_interface2_0/data_out_RNO\[31\]/Y  i2c_interface2_0/data_out\[31\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[30\]/B  i2c_interface2_0/data_out_RNO\[30\]/Y  i2c_interface2_0/data_out\[30\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[29\]/B  i2c_interface2_0/data_out_RNO\[29\]/Y  i2c_interface2_0/data_out\[29\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[28\]/B  i2c_interface2_0/data_out_RNO\[28\]/Y  i2c_interface2_0/data_out\[28\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[27\]/B  i2c_interface2_0/data_out_RNO\[27\]/Y  i2c_interface2_0/data_out\[27\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[26\]/B  i2c_interface2_0/data_out_RNO\[26\]/Y  i2c_interface2_0/data_out\[26\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[25\]/B  i2c_interface2_0/data_out_RNO\[25\]/Y  i2c_interface2_0/data_out\[25\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[23\]/B  i2c_interface2_0/data_out_RNO\[23\]/Y  i2c_interface2_0/data_out\[23\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[22\]/B  i2c_interface2_0/data_out_RNO\[22\]/Y  i2c_interface2_0/data_out\[22\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[21\]/B  i2c_interface2_0/data_out_RNO\[21\]/Y  i2c_interface2_0/data_out\[21\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[20\]/B  i2c_interface2_0/data_out_RNO\[20\]/Y  i2c_interface2_0/data_out\[20\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[19\]/B  i2c_interface2_0/data_out_RNO\[19\]/Y  i2c_interface2_0/data_out\[19\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[18\]/B  i2c_interface2_0/data_out_RNO\[18\]/Y  i2c_interface2_0/data_out\[18\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT i2c_interface2_0/force_reset/CLK  i2c_interface2_0/force_reset/Q  i2c_interface2_0/data_out_RNO\[17\]/B  i2c_interface2_0/data_out_RNO\[17\]/Y  i2c_interface2_0/data_out\[17\]/D  	(9.2:9.2:9.2) )

  )
)
)
