
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= LIMMEXT.Out=>B_EX.In                                   Premise(F10)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S15= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S17= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S18= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S22= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S23= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S25= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S30= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F31)
	S34= IR_EX.Out=>FU.IR_EX                                    Premise(F32)
	S35= IR_ID.Out=>FU.IR_ID                                    Premise(F33)
	S36= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F34)
	S37= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F35)
	S38= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F36)
	S39= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F37)
	S40= ALU.Out=>FU.InEX                                       Premise(F38)
	S41= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F39)
	S42= GPR.Rdata1=>FU.InID1                                   Premise(F40)
	S43= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F41)
	S44= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F42)
	S45= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F43)
	S46= IR_ID.Out25_21=>GPR.RReg1                              Premise(F44)
	S47= IR_WB.Out20_16=>GPR.WReg                               Premise(F45)
	S48= IMMU.Addr=>IAddrReg.In                                 Premise(F46)
	S49= PC.Out=>ICache.IEA                                     Premise(F47)
	S50= ICache.IEA=addr                                        Path(S5,S49)
	S51= ICache.Hit=ICacheHit(addr)                             ICache-Search(S50)
	S52= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S50,S3)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S51,S23)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S51,S31)
	S55= ICache.Out=>ICacheReg.In                               Premise(F48)
	S56= ICacheReg.In={12,rS,rD,UIMM}                           Path(S52,S55)
	S57= PC.Out=>IMMU.IEA                                       Premise(F49)
	S58= IMMU.IEA=addr                                          Path(S5,S57)
	S59= CP0.ASID=>IMMU.PID                                     Premise(F50)
	S60= IMMU.PID=pid                                           Path(S4,S59)
	S61= IMMU.Addr={pid,addr}                                   IMMU-Search(S60,S58)
	S62= IAddrReg.In={pid,addr}                                 Path(S61,S48)
	S63= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S60,S58)
	S64= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S63,S24)
	S65= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F51)
	S66= IR_ID.Out=>IR_EX.In                                    Premise(F52)
	S67= ICache.Out=>IR_ID.In                                   Premise(F53)
	S68= IR_ID.In={12,rS,rD,UIMM}                               Path(S52,S67)
	S69= ICache.Out=>IR_IMMU.In                                 Premise(F54)
	S70= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S52,S69)
	S71= IR_EX.Out=>IR_MEM.In                                   Premise(F55)
	S72= IR_DMMU2.Out=>IR_WB.In                                 Premise(F56)
	S73= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F57)
	S74= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F58)
	S75= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F59)
	S76= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F60)
	S77= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F61)
	S78= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F62)
	S79= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F63)
	S80= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F64)
	S81= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F65)
	S82= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F66)
	S83= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F67)
	S84= IR_EX.Out31_26=>CU_EX.Op                               Premise(F68)
	S85= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F69)
	S86= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F70)
	S87= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F71)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F72)
	S89= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F73)
	S90= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F74)
	S91= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F75)
	S92= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F76)
	S93= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F77)
	S94= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F78)
	S95= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F79)
	S96= IR_WB.Out31_26=>CU_WB.Op                               Premise(F80)
	S97= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F81)
	S98= CtrlA_EX=0                                             Premise(F82)
	S99= CtrlB_EX=0                                             Premise(F83)
	S100= CtrlALUOut_MEM=0                                      Premise(F84)
	S101= CtrlALUOut_DMMU1=0                                    Premise(F85)
	S102= CtrlALUOut_DMMU2=0                                    Premise(F86)
	S103= CtrlALUOut_WB=0                                       Premise(F87)
	S104= CtrlA_MEM=0                                           Premise(F88)
	S105= CtrlA_WB=0                                            Premise(F89)
	S106= CtrlB_MEM=0                                           Premise(F90)
	S107= CtrlB_WB=0                                            Premise(F91)
	S108= CtrlICache=0                                          Premise(F92)
	S109= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S108)
	S110= CtrlIMMU=0                                            Premise(F93)
	S111= CtrlIR_DMMU1=0                                        Premise(F94)
	S112= CtrlIR_DMMU2=0                                        Premise(F95)
	S113= CtrlIR_EX=0                                           Premise(F96)
	S114= CtrlIR_ID=1                                           Premise(F97)
	S115= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S68,S114)
	S116= CtrlIR_IMMU=0                                         Premise(F98)
	S117= CtrlIR_MEM=0                                          Premise(F99)
	S118= CtrlIR_WB=0                                           Premise(F100)
	S119= CtrlGPR=0                                             Premise(F101)
	S120= CtrlIAddrReg=0                                        Premise(F102)
	S121= CtrlPC=0                                              Premise(F103)
	S122= CtrlPCInc=1                                           Premise(F104)
	S123= PC[Out]=addr+4                                        PC-Inc(S1,S121,S122)
	S124= PC[CIA]=addr                                          PC-Inc(S1,S121,S122)
	S125= CtrlIMem=0                                            Premise(F105)
	S126= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=0                                       Premise(F106)
	S128= CtrlASIDIn=0                                          Premise(F107)
	S129= CtrlCP0=0                                             Premise(F108)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F109)
	S132= CtrlExCodeIn=0                                        Premise(F110)
	S133= CtrlIRMux=0                                           Premise(F111)
	S134= GPR[rS]=a                                             Premise(F112)

ID	S135= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S115)
	S136= IR_ID.Out31_26=12                                     IR-Out(S115)
	S137= IR_ID.Out25_21=rS                                     IR-Out(S115)
	S138= IR_ID.Out20_16=rD                                     IR-Out(S115)
	S139= IR_ID.Out15_0=UIMM                                    IR-Out(S115)
	S140= PC.Out=addr+4                                         PC-Out(S123)
	S141= PC.CIA=addr                                           PC-Out(S124)
	S142= PC.CIA31_28=addr[31:28]                               PC-Out(S124)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S144= A_EX.Out=>ALU.A                                       Premise(F221)
	S145= B_EX.Out=>ALU.B                                       Premise(F222)
	S146= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F223)
	S147= ALU.Out=>ALUOut_MEM.In                                Premise(F224)
	S148= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F225)
	S149= FU.OutID1=>A_EX.In                                    Premise(F226)
	S150= LIMMEXT.Out=>B_EX.In                                  Premise(F227)
	S151= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F228)
	S152= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F229)
	S153= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F230)
	S154= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F231)
	S155= FU.Bub_ID=>CU_ID.Bub                                  Premise(F232)
	S156= FU.Halt_ID=>CU_ID.Halt                                Premise(F233)
	S157= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F234)
	S158= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F235)
	S159= FU.Bub_IF=>CU_IF.Bub                                  Premise(F236)
	S160= FU.Halt_IF=>CU_IF.Halt                                Premise(F237)
	S161= ICache.Hit=>CU_IF.ICacheHit                           Premise(F238)
	S162= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F239)
	S163= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F240)
	S164= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F241)
	S165= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F242)
	S166= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F243)
	S167= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F244)
	S168= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F245)
	S169= ICache.Hit=>FU.ICacheHit                              Premise(F246)
	S170= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F247)
	S171= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F248)
	S172= IR_EX.Out=>FU.IR_EX                                   Premise(F249)
	S173= IR_ID.Out=>FU.IR_ID                                   Premise(F250)
	S174= FU.IR_ID={12,rS,rD,UIMM}                              Path(S135,S173)
	S175= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F251)
	S176= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F252)
	S177= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F253)
	S178= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F254)
	S179= ALU.Out=>FU.InEX                                      Premise(F255)
	S180= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F256)
	S181= GPR.Rdata1=>FU.InID1                                  Premise(F257)
	S182= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F258)
	S183= FU.InID1_RReg=rS                                      Path(S137,S182)
	S184= FU.InID2_RReg=5'b00000                                Premise(F259)
	S185= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F260)
	S186= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F261)
	S187= IR_ID.Out25_21=>GPR.RReg1                             Premise(F262)
	S188= GPR.RReg1=rS                                          Path(S137,S187)
	S189= GPR.Rdata1=a                                          GPR-Read(S188,S134)
	S190= FU.InID1=a                                            Path(S189,S181)
	S191= FU.OutID1=FU(a)                                       FU-Forward(S190)
	S192= A_EX.In=FU(a)                                         Path(S191,S149)
	S193= IR_WB.Out20_16=>GPR.WReg                              Premise(F263)
	S194= IMMU.Addr=>IAddrReg.In                                Premise(F264)
	S195= PC.Out=>ICache.IEA                                    Premise(F265)
	S196= ICache.IEA=addr+4                                     Path(S140,S195)
	S197= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S196)
	S198= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S197,S161)
	S199= FU.ICacheHit=ICacheHit(addr+4)                        Path(S197,S169)
	S200= ICache.Out=>ICacheReg.In                              Premise(F266)
	S201= PC.Out=>IMMU.IEA                                      Premise(F267)
	S202= IMMU.IEA=addr+4                                       Path(S140,S201)
	S203= CP0.ASID=>IMMU.PID                                    Premise(F268)
	S204= IMMU.PID=pid                                          Path(S143,S203)
	S205= IMMU.Addr={pid,addr+4}                                IMMU-Search(S204,S202)
	S206= IAddrReg.In={pid,addr+4}                              Path(S205,S194)
	S207= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S204,S202)
	S208= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S207,S162)
	S209= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F269)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F270)
	S211= IR_EX.In={12,rS,rD,UIMM}                              Path(S135,S210)
	S212= ICache.Out=>IR_ID.In                                  Premise(F271)
	S213= ICache.Out=>IR_IMMU.In                                Premise(F272)
	S214= IR_EX.Out=>IR_MEM.In                                  Premise(F273)
	S215= IR_DMMU2.Out=>IR_WB.In                                Premise(F274)
	S216= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F275)
	S217= LIMMEXT.In=UIMM                                       Path(S139,S216)
	S218= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S217)
	S219= B_EX.In={16{0},UIMM}                                  Path(S218,S150)
	S220= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F276)
	S221= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F277)
	S222= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F278)
	S223= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F279)
	S224= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F280)
	S225= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F281)
	S226= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F282)
	S227= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F283)
	S228= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F284)
	S229= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F285)
	S230= IR_EX.Out31_26=>CU_EX.Op                              Premise(F286)
	S231= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F287)
	S232= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F288)
	S233= CU_ID.IRFunc1=rD                                      Path(S138,S232)
	S234= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F289)
	S235= CU_ID.IRFunc2=rS                                      Path(S137,S234)
	S236= IR_ID.Out31_26=>CU_ID.Op                              Premise(F290)
	S237= CU_ID.Op=12                                           Path(S136,S236)
	S238= CU_ID.Func=alu_add                                    CU_ID(S237)
	S239= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F291)
	S240= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F292)
	S241= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F293)
	S242= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F294)
	S243= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F295)
	S244= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F296)
	S245= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F297)
	S246= IR_WB.Out31_26=>CU_WB.Op                              Premise(F298)
	S247= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F299)
	S248= CtrlA_EX=1                                            Premise(F300)
	S249= [A_EX]=FU(a)                                          A_EX-Write(S192,S248)
	S250= CtrlB_EX=1                                            Premise(F301)
	S251= [B_EX]={16{0},UIMM}                                   B_EX-Write(S219,S250)
	S252= CtrlALUOut_MEM=0                                      Premise(F302)
	S253= CtrlALUOut_DMMU1=0                                    Premise(F303)
	S254= CtrlALUOut_DMMU2=0                                    Premise(F304)
	S255= CtrlALUOut_WB=0                                       Premise(F305)
	S256= CtrlA_MEM=0                                           Premise(F306)
	S257= CtrlA_WB=0                                            Premise(F307)
	S258= CtrlB_MEM=0                                           Premise(F308)
	S259= CtrlB_WB=0                                            Premise(F309)
	S260= CtrlICache=0                                          Premise(F310)
	S261= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S109,S260)
	S262= CtrlIMMU=0                                            Premise(F311)
	S263= CtrlIR_DMMU1=0                                        Premise(F312)
	S264= CtrlIR_DMMU2=0                                        Premise(F313)
	S265= CtrlIR_EX=1                                           Premise(F314)
	S266= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S211,S265)
	S267= CtrlIR_ID=0                                           Premise(F315)
	S268= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S115,S267)
	S269= CtrlIR_IMMU=0                                         Premise(F316)
	S270= CtrlIR_MEM=0                                          Premise(F317)
	S271= CtrlIR_WB=0                                           Premise(F318)
	S272= CtrlGPR=0                                             Premise(F319)
	S273= GPR[rS]=a                                             GPR-Hold(S134,S272)
	S274= CtrlIAddrReg=0                                        Premise(F320)
	S275= CtrlPC=0                                              Premise(F321)
	S276= CtrlPCInc=0                                           Premise(F322)
	S277= PC[CIA]=addr                                          PC-Hold(S124,S276)
	S278= PC[Out]=addr+4                                        PC-Hold(S123,S275,S276)
	S279= CtrlIMem=0                                            Premise(F323)
	S280= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S126,S279)
	S281= CtrlICacheReg=0                                       Premise(F324)
	S282= CtrlASIDIn=0                                          Premise(F325)
	S283= CtrlCP0=0                                             Premise(F326)
	S284= CP0[ASID]=pid                                         CP0-Hold(S130,S283)
	S285= CtrlEPCIn=0                                           Premise(F327)
	S286= CtrlExCodeIn=0                                        Premise(F328)
	S287= CtrlIRMux=0                                           Premise(F329)

EX	S288= A_EX.Out=FU(a)                                        A_EX-Out(S249)
	S289= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S249)
	S290= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S249)
	S291= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S251)
	S292= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S251)
	S293= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S251)
	S294= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S266)
	S295= IR_EX.Out31_26=12                                     IR_EX-Out(S266)
	S296= IR_EX.Out25_21=rS                                     IR_EX-Out(S266)
	S297= IR_EX.Out20_16=rD                                     IR_EX-Out(S266)
	S298= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S266)
	S299= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S268)
	S300= IR_ID.Out31_26=12                                     IR-Out(S268)
	S301= IR_ID.Out25_21=rS                                     IR-Out(S268)
	S302= IR_ID.Out20_16=rD                                     IR-Out(S268)
	S303= IR_ID.Out15_0=UIMM                                    IR-Out(S268)
	S304= PC.CIA=addr                                           PC-Out(S277)
	S305= PC.CIA31_28=addr[31:28]                               PC-Out(S277)
	S306= PC.Out=addr+4                                         PC-Out(S278)
	S307= CP0.ASID=pid                                          CP0-Read-ASID(S284)
	S308= A_EX.Out=>ALU.A                                       Premise(F330)
	S309= ALU.A=FU(a)                                           Path(S288,S308)
	S310= B_EX.Out=>ALU.B                                       Premise(F331)
	S311= ALU.B={16{0},UIMM}                                    Path(S291,S310)
	S312= ALU.Func=6'b000000                                    Premise(F332)
	S313= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S309,S311)
	S314= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S309,S311)
	S315= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S309,S311)
	S316= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S309,S311)
	S317= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S309,S311)
	S318= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F333)
	S319= ALU.Out=>ALUOut_MEM.In                                Premise(F334)
	S320= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S313,S319)
	S321= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F335)
	S322= FU.OutID1=>A_EX.In                                    Premise(F336)
	S323= LIMMEXT.Out=>B_EX.In                                  Premise(F337)
	S324= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F338)
	S325= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F339)
	S326= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F340)
	S327= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F341)
	S328= FU.Bub_ID=>CU_ID.Bub                                  Premise(F342)
	S329= FU.Halt_ID=>CU_ID.Halt                                Premise(F343)
	S330= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F344)
	S331= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F345)
	S332= FU.Bub_IF=>CU_IF.Bub                                  Premise(F346)
	S333= FU.Halt_IF=>CU_IF.Halt                                Premise(F347)
	S334= ICache.Hit=>CU_IF.ICacheHit                           Premise(F348)
	S335= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F349)
	S336= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F350)
	S337= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F351)
	S338= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F352)
	S339= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F353)
	S340= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F354)
	S341= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F355)
	S342= ICache.Hit=>FU.ICacheHit                              Premise(F356)
	S343= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F357)
	S344= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F358)
	S345= IR_EX.Out=>FU.IR_EX                                   Premise(F359)
	S346= FU.IR_EX={12,rS,rD,UIMM}                              Path(S294,S345)
	S347= IR_ID.Out=>FU.IR_ID                                   Premise(F360)
	S348= FU.IR_ID={12,rS,rD,UIMM}                              Path(S299,S347)
	S349= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F361)
	S350= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F362)
	S351= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F363)
	S352= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F364)
	S353= ALU.Out=>FU.InEX                                      Premise(F365)
	S354= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S313,S353)
	S355= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F366)
	S356= FU.InEX_WReg=rD                                       Path(S297,S355)
	S357= GPR.Rdata1=>FU.InID1                                  Premise(F367)
	S358= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F368)
	S359= FU.InID1_RReg=rS                                      Path(S301,S358)
	S360= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F369)
	S361= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F370)
	S362= IR_ID.Out25_21=>GPR.RReg1                             Premise(F371)
	S363= GPR.RReg1=rS                                          Path(S301,S362)
	S364= GPR.Rdata1=a                                          GPR-Read(S363,S273)
	S365= FU.InID1=a                                            Path(S364,S357)
	S366= FU.OutID1=FU(a)                                       FU-Forward(S365)
	S367= A_EX.In=FU(a)                                         Path(S366,S322)
	S368= IR_WB.Out20_16=>GPR.WReg                              Premise(F372)
	S369= IMMU.Addr=>IAddrReg.In                                Premise(F373)
	S370= PC.Out=>ICache.IEA                                    Premise(F374)
	S371= ICache.IEA=addr+4                                     Path(S306,S370)
	S372= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S371)
	S373= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S372,S334)
	S374= FU.ICacheHit=ICacheHit(addr+4)                        Path(S372,S342)
	S375= ICache.Out=>ICacheReg.In                              Premise(F375)
	S376= PC.Out=>IMMU.IEA                                      Premise(F376)
	S377= IMMU.IEA=addr+4                                       Path(S306,S376)
	S378= CP0.ASID=>IMMU.PID                                    Premise(F377)
	S379= IMMU.PID=pid                                          Path(S307,S378)
	S380= IMMU.Addr={pid,addr+4}                                IMMU-Search(S379,S377)
	S381= IAddrReg.In={pid,addr+4}                              Path(S380,S369)
	S382= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S379,S377)
	S383= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S382,S335)
	S384= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F378)
	S385= IR_ID.Out=>IR_EX.In                                   Premise(F379)
	S386= IR_EX.In={12,rS,rD,UIMM}                              Path(S299,S385)
	S387= ICache.Out=>IR_ID.In                                  Premise(F380)
	S388= ICache.Out=>IR_IMMU.In                                Premise(F381)
	S389= IR_EX.Out=>IR_MEM.In                                  Premise(F382)
	S390= IR_MEM.In={12,rS,rD,UIMM}                             Path(S294,S389)
	S391= IR_DMMU2.Out=>IR_WB.In                                Premise(F383)
	S392= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F384)
	S393= LIMMEXT.In=UIMM                                       Path(S303,S392)
	S394= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S393)
	S395= B_EX.In={16{0},UIMM}                                  Path(S394,S323)
	S396= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F385)
	S397= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F386)
	S398= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F387)
	S399= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F388)
	S400= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F389)
	S401= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F390)
	S402= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F391)
	S403= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F392)
	S404= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F393)
	S405= CU_EX.IRFunc1=rD                                      Path(S297,S404)
	S406= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F394)
	S407= CU_EX.IRFunc2=rS                                      Path(S296,S406)
	S408= IR_EX.Out31_26=>CU_EX.Op                              Premise(F395)
	S409= CU_EX.Op=12                                           Path(S295,S408)
	S410= CU_EX.Func=alu_add                                    CU_EX(S409)
	S411= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F396)
	S412= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F397)
	S413= CU_ID.IRFunc1=rD                                      Path(S302,S412)
	S414= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F398)
	S415= CU_ID.IRFunc2=rS                                      Path(S301,S414)
	S416= IR_ID.Out31_26=>CU_ID.Op                              Premise(F399)
	S417= CU_ID.Op=12                                           Path(S300,S416)
	S418= CU_ID.Func=alu_add                                    CU_ID(S417)
	S419= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F400)
	S420= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F401)
	S421= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F402)
	S422= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F403)
	S423= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F404)
	S424= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F405)
	S425= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F406)
	S426= IR_WB.Out31_26=>CU_WB.Op                              Premise(F407)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F408)
	S428= CtrlA_EX=0                                            Premise(F409)
	S429= [A_EX]=FU(a)                                          A_EX-Hold(S249,S428)
	S430= CtrlB_EX=0                                            Premise(F410)
	S431= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S251,S430)
	S432= CtrlALUOut_MEM=1                                      Premise(F411)
	S433= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S320,S432)
	S434= CtrlALUOut_DMMU1=0                                    Premise(F412)
	S435= CtrlALUOut_DMMU2=0                                    Premise(F413)
	S436= CtrlALUOut_WB=0                                       Premise(F414)
	S437= CtrlA_MEM=0                                           Premise(F415)
	S438= CtrlA_WB=0                                            Premise(F416)
	S439= CtrlB_MEM=0                                           Premise(F417)
	S440= CtrlB_WB=0                                            Premise(F418)
	S441= CtrlICache=0                                          Premise(F419)
	S442= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S261,S441)
	S443= CtrlIMMU=0                                            Premise(F420)
	S444= CtrlIR_DMMU1=0                                        Premise(F421)
	S445= CtrlIR_DMMU2=0                                        Premise(F422)
	S446= CtrlIR_EX=0                                           Premise(F423)
	S447= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S266,S446)
	S448= CtrlIR_ID=0                                           Premise(F424)
	S449= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S268,S448)
	S450= CtrlIR_IMMU=0                                         Premise(F425)
	S451= CtrlIR_MEM=1                                          Premise(F426)
	S452= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S390,S451)
	S453= CtrlIR_WB=0                                           Premise(F427)
	S454= CtrlGPR=0                                             Premise(F428)
	S455= GPR[rS]=a                                             GPR-Hold(S273,S454)
	S456= CtrlIAddrReg=0                                        Premise(F429)
	S457= CtrlPC=0                                              Premise(F430)
	S458= CtrlPCInc=0                                           Premise(F431)
	S459= PC[CIA]=addr                                          PC-Hold(S277,S458)
	S460= PC[Out]=addr+4                                        PC-Hold(S278,S457,S458)
	S461= CtrlIMem=0                                            Premise(F432)
	S462= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S280,S461)
	S463= CtrlICacheReg=0                                       Premise(F433)
	S464= CtrlASIDIn=0                                          Premise(F434)
	S465= CtrlCP0=0                                             Premise(F435)
	S466= CP0[ASID]=pid                                         CP0-Hold(S284,S465)
	S467= CtrlEPCIn=0                                           Premise(F436)
	S468= CtrlExCodeIn=0                                        Premise(F437)
	S469= CtrlIRMux=0                                           Premise(F438)

MEM	S470= A_EX.Out=FU(a)                                        A_EX-Out(S429)
	S471= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S429)
	S472= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S429)
	S473= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S431)
	S474= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S431)
	S475= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S431)
	S476= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S433)
	S477= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S433)
	S478= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S433)
	S479= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S447)
	S480= IR_EX.Out31_26=12                                     IR_EX-Out(S447)
	S481= IR_EX.Out25_21=rS                                     IR_EX-Out(S447)
	S482= IR_EX.Out20_16=rD                                     IR_EX-Out(S447)
	S483= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S447)
	S484= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S449)
	S485= IR_ID.Out31_26=12                                     IR-Out(S449)
	S486= IR_ID.Out25_21=rS                                     IR-Out(S449)
	S487= IR_ID.Out20_16=rD                                     IR-Out(S449)
	S488= IR_ID.Out15_0=UIMM                                    IR-Out(S449)
	S489= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S452)
	S490= IR_MEM.Out31_26=12                                    IR_MEM-Out(S452)
	S491= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S452)
	S492= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S452)
	S493= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S452)
	S494= PC.CIA=addr                                           PC-Out(S459)
	S495= PC.CIA31_28=addr[31:28]                               PC-Out(S459)
	S496= PC.Out=addr+4                                         PC-Out(S460)
	S497= CP0.ASID=pid                                          CP0-Read-ASID(S466)
	S498= A_EX.Out=>ALU.A                                       Premise(F439)
	S499= ALU.A=FU(a)                                           Path(S470,S498)
	S500= B_EX.Out=>ALU.B                                       Premise(F440)
	S501= ALU.B={16{0},UIMM}                                    Path(S473,S500)
	S502= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F441)
	S503= ALU.Out=>ALUOut_MEM.In                                Premise(F442)
	S504= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F443)
	S505= FU.OutID1=>A_EX.In                                    Premise(F444)
	S506= LIMMEXT.Out=>B_EX.In                                  Premise(F445)
	S507= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F446)
	S508= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F447)
	S509= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F448)
	S510= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F449)
	S511= FU.Bub_ID=>CU_ID.Bub                                  Premise(F450)
	S512= FU.Halt_ID=>CU_ID.Halt                                Premise(F451)
	S513= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F452)
	S514= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F453)
	S515= FU.Bub_IF=>CU_IF.Bub                                  Premise(F454)
	S516= FU.Halt_IF=>CU_IF.Halt                                Premise(F455)
	S517= ICache.Hit=>CU_IF.ICacheHit                           Premise(F456)
	S518= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F457)
	S519= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F458)
	S520= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F459)
	S521= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F460)
	S522= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F461)
	S523= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F462)
	S524= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F463)
	S525= ICache.Hit=>FU.ICacheHit                              Premise(F464)
	S526= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F465)
	S527= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F466)
	S528= IR_EX.Out=>FU.IR_EX                                   Premise(F467)
	S529= FU.IR_EX={12,rS,rD,UIMM}                              Path(S479,S528)
	S530= IR_ID.Out=>FU.IR_ID                                   Premise(F468)
	S531= FU.IR_ID={12,rS,rD,UIMM}                              Path(S484,S530)
	S532= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F469)
	S533= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F470)
	S534= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F471)
	S535= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F472)
	S536= ALU.Out=>FU.InEX                                      Premise(F473)
	S537= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F474)
	S538= FU.InEX_WReg=rD                                       Path(S482,S537)
	S539= GPR.Rdata1=>FU.InID1                                  Premise(F475)
	S540= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F476)
	S541= FU.InID1_RReg=rS                                      Path(S486,S540)
	S542= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F477)
	S543= FU.InMEM_WReg=rD                                      Path(S492,S542)
	S544= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F478)
	S545= IR_ID.Out25_21=>GPR.RReg1                             Premise(F479)
	S546= GPR.RReg1=rS                                          Path(S486,S545)
	S547= GPR.Rdata1=a                                          GPR-Read(S546,S455)
	S548= FU.InID1=a                                            Path(S547,S539)
	S549= FU.OutID1=FU(a)                                       FU-Forward(S548)
	S550= A_EX.In=FU(a)                                         Path(S549,S505)
	S551= IR_WB.Out20_16=>GPR.WReg                              Premise(F480)
	S552= IMMU.Addr=>IAddrReg.In                                Premise(F481)
	S553= PC.Out=>ICache.IEA                                    Premise(F482)
	S554= ICache.IEA=addr+4                                     Path(S496,S553)
	S555= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S554)
	S556= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S555,S517)
	S557= FU.ICacheHit=ICacheHit(addr+4)                        Path(S555,S525)
	S558= ICache.Out=>ICacheReg.In                              Premise(F483)
	S559= PC.Out=>IMMU.IEA                                      Premise(F484)
	S560= IMMU.IEA=addr+4                                       Path(S496,S559)
	S561= CP0.ASID=>IMMU.PID                                    Premise(F485)
	S562= IMMU.PID=pid                                          Path(S497,S561)
	S563= IMMU.Addr={pid,addr+4}                                IMMU-Search(S562,S560)
	S564= IAddrReg.In={pid,addr+4}                              Path(S563,S552)
	S565= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S562,S560)
	S566= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S565,S518)
	S567= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F486)
	S568= IR_ID.Out=>IR_EX.In                                   Premise(F487)
	S569= IR_EX.In={12,rS,rD,UIMM}                              Path(S484,S568)
	S570= ICache.Out=>IR_ID.In                                  Premise(F488)
	S571= ICache.Out=>IR_IMMU.In                                Premise(F489)
	S572= IR_EX.Out=>IR_MEM.In                                  Premise(F490)
	S573= IR_MEM.In={12,rS,rD,UIMM}                             Path(S479,S572)
	S574= IR_DMMU2.Out=>IR_WB.In                                Premise(F491)
	S575= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F492)
	S576= LIMMEXT.In=UIMM                                       Path(S488,S575)
	S577= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S576)
	S578= B_EX.In={16{0},UIMM}                                  Path(S577,S506)
	S579= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F493)
	S580= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F494)
	S581= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F495)
	S582= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F496)
	S583= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F497)
	S584= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F498)
	S585= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F499)
	S586= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F500)
	S587= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F501)
	S588= CU_EX.IRFunc1=rD                                      Path(S482,S587)
	S589= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F502)
	S590= CU_EX.IRFunc2=rS                                      Path(S481,S589)
	S591= IR_EX.Out31_26=>CU_EX.Op                              Premise(F503)
	S592= CU_EX.Op=12                                           Path(S480,S591)
	S593= CU_EX.Func=alu_add                                    CU_EX(S592)
	S594= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F504)
	S595= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F505)
	S596= CU_ID.IRFunc1=rD                                      Path(S487,S595)
	S597= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F506)
	S598= CU_ID.IRFunc2=rS                                      Path(S486,S597)
	S599= IR_ID.Out31_26=>CU_ID.Op                              Premise(F507)
	S600= CU_ID.Op=12                                           Path(S485,S599)
	S601= CU_ID.Func=alu_add                                    CU_ID(S600)
	S602= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F508)
	S603= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F509)
	S604= CU_MEM.IRFunc1=rD                                     Path(S492,S603)
	S605= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F510)
	S606= CU_MEM.IRFunc2=rS                                     Path(S491,S605)
	S607= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F511)
	S608= CU_MEM.Op=12                                          Path(S490,S607)
	S609= CU_MEM.Func=alu_add                                   CU_MEM(S608)
	S610= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F512)
	S611= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F513)
	S612= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F514)
	S613= IR_WB.Out31_26=>CU_WB.Op                              Premise(F515)
	S614= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F516)
	S615= CtrlA_EX=0                                            Premise(F517)
	S616= [A_EX]=FU(a)                                          A_EX-Hold(S429,S615)
	S617= CtrlB_EX=0                                            Premise(F518)
	S618= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S431,S617)
	S619= CtrlALUOut_MEM=0                                      Premise(F519)
	S620= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S433,S619)
	S621= CtrlALUOut_DMMU1=1                                    Premise(F520)
	S622= CtrlALUOut_DMMU2=0                                    Premise(F521)
	S623= CtrlALUOut_WB=1                                       Premise(F522)
	S624= CtrlA_MEM=0                                           Premise(F523)
	S625= CtrlA_WB=1                                            Premise(F524)
	S626= CtrlB_MEM=0                                           Premise(F525)
	S627= CtrlB_WB=1                                            Premise(F526)
	S628= CtrlICache=0                                          Premise(F527)
	S629= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S442,S628)
	S630= CtrlIMMU=0                                            Premise(F528)
	S631= CtrlIR_DMMU1=1                                        Premise(F529)
	S632= CtrlIR_DMMU2=0                                        Premise(F530)
	S633= CtrlIR_EX=0                                           Premise(F531)
	S634= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S447,S633)
	S635= CtrlIR_ID=0                                           Premise(F532)
	S636= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S449,S635)
	S637= CtrlIR_IMMU=0                                         Premise(F533)
	S638= CtrlIR_MEM=0                                          Premise(F534)
	S639= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S452,S638)
	S640= CtrlIR_WB=1                                           Premise(F535)
	S641= CtrlGPR=0                                             Premise(F536)
	S642= GPR[rS]=a                                             GPR-Hold(S455,S641)
	S643= CtrlIAddrReg=0                                        Premise(F537)
	S644= CtrlPC=0                                              Premise(F538)
	S645= CtrlPCInc=0                                           Premise(F539)
	S646= PC[CIA]=addr                                          PC-Hold(S459,S645)
	S647= PC[Out]=addr+4                                        PC-Hold(S460,S644,S645)
	S648= CtrlIMem=0                                            Premise(F540)
	S649= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S462,S648)
	S650= CtrlICacheReg=0                                       Premise(F541)
	S651= CtrlASIDIn=0                                          Premise(F542)
	S652= CtrlCP0=0                                             Premise(F543)
	S653= CP0[ASID]=pid                                         CP0-Hold(S466,S652)
	S654= CtrlEPCIn=0                                           Premise(F544)
	S655= CtrlExCodeIn=0                                        Premise(F545)
	S656= CtrlIRMux=0                                           Premise(F546)

WB	S657= A_EX.Out=FU(a)                                        A_EX-Out(S616)
	S658= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S616)
	S659= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S616)
	S660= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S618)
	S661= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S618)
	S662= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S618)
	S663= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S620)
	S664= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S620)
	S665= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S620)
	S666= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S634)
	S667= IR_EX.Out31_26=12                                     IR_EX-Out(S634)
	S668= IR_EX.Out25_21=rS                                     IR_EX-Out(S634)
	S669= IR_EX.Out20_16=rD                                     IR_EX-Out(S634)
	S670= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S634)
	S671= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S636)
	S672= IR_ID.Out31_26=12                                     IR-Out(S636)
	S673= IR_ID.Out25_21=rS                                     IR-Out(S636)
	S674= IR_ID.Out20_16=rD                                     IR-Out(S636)
	S675= IR_ID.Out15_0=UIMM                                    IR-Out(S636)
	S676= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S639)
	S677= IR_MEM.Out31_26=12                                    IR_MEM-Out(S639)
	S678= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S639)
	S679= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S639)
	S680= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S639)
	S681= PC.CIA=addr                                           PC-Out(S646)
	S682= PC.CIA31_28=addr[31:28]                               PC-Out(S646)
	S683= PC.Out=addr+4                                         PC-Out(S647)
	S684= CP0.ASID=pid                                          CP0-Read-ASID(S653)
	S685= A_EX.Out=>ALU.A                                       Premise(F763)
	S686= ALU.A=FU(a)                                           Path(S657,S685)
	S687= B_EX.Out=>ALU.B                                       Premise(F764)
	S688= ALU.B={16{0},UIMM}                                    Path(S660,S687)
	S689= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F765)
	S690= ALU.Out=>ALUOut_MEM.In                                Premise(F766)
	S691= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F767)
	S692= FU.OutID1=>A_EX.In                                    Premise(F768)
	S693= LIMMEXT.Out=>B_EX.In                                  Premise(F769)
	S694= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F770)
	S695= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F771)
	S696= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F772)
	S697= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F773)
	S698= FU.Bub_ID=>CU_ID.Bub                                  Premise(F774)
	S699= FU.Halt_ID=>CU_ID.Halt                                Premise(F775)
	S700= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F776)
	S701= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F777)
	S702= FU.Bub_IF=>CU_IF.Bub                                  Premise(F778)
	S703= FU.Halt_IF=>CU_IF.Halt                                Premise(F779)
	S704= ICache.Hit=>CU_IF.ICacheHit                           Premise(F780)
	S705= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F781)
	S706= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F782)
	S707= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F783)
	S708= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F784)
	S709= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F785)
	S710= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F786)
	S711= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F787)
	S712= ICache.Hit=>FU.ICacheHit                              Premise(F788)
	S713= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F789)
	S714= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F790)
	S715= IR_EX.Out=>FU.IR_EX                                   Premise(F791)
	S716= FU.IR_EX={12,rS,rD,UIMM}                              Path(S666,S715)
	S717= IR_ID.Out=>FU.IR_ID                                   Premise(F792)
	S718= FU.IR_ID={12,rS,rD,UIMM}                              Path(S671,S717)
	S719= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F793)
	S720= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F794)
	S721= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F795)
	S722= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F796)
	S723= ALU.Out=>FU.InEX                                      Premise(F797)
	S724= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F798)
	S725= FU.InEX_WReg=rD                                       Path(S669,S724)
	S726= GPR.Rdata1=>FU.InID1                                  Premise(F799)
	S727= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F800)
	S728= FU.InID1_RReg=rS                                      Path(S673,S727)
	S729= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F801)
	S730= FU.InMEM_WReg=rD                                      Path(S679,S729)
	S731= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F802)
	S732= IR_ID.Out25_21=>GPR.RReg1                             Premise(F803)
	S733= GPR.RReg1=rS                                          Path(S673,S732)
	S734= GPR.Rdata1=a                                          GPR-Read(S733,S642)
	S735= FU.InID1=a                                            Path(S734,S726)
	S736= FU.OutID1=FU(a)                                       FU-Forward(S735)
	S737= A_EX.In=FU(a)                                         Path(S736,S692)
	S738= IR_WB.Out20_16=>GPR.WReg                              Premise(F804)
	S739= IMMU.Addr=>IAddrReg.In                                Premise(F805)
	S740= PC.Out=>ICache.IEA                                    Premise(F806)
	S741= ICache.IEA=addr+4                                     Path(S683,S740)
	S742= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S741)
	S743= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S742,S704)
	S744= FU.ICacheHit=ICacheHit(addr+4)                        Path(S742,S712)
	S745= ICache.Out=>ICacheReg.In                              Premise(F807)
	S746= PC.Out=>IMMU.IEA                                      Premise(F808)
	S747= IMMU.IEA=addr+4                                       Path(S683,S746)
	S748= CP0.ASID=>IMMU.PID                                    Premise(F809)
	S749= IMMU.PID=pid                                          Path(S684,S748)
	S750= IMMU.Addr={pid,addr+4}                                IMMU-Search(S749,S747)
	S751= IAddrReg.In={pid,addr+4}                              Path(S750,S739)
	S752= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S749,S747)
	S753= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S752,S705)
	S754= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F810)
	S755= IR_ID.Out=>IR_EX.In                                   Premise(F811)
	S756= IR_EX.In={12,rS,rD,UIMM}                              Path(S671,S755)
	S757= ICache.Out=>IR_ID.In                                  Premise(F812)
	S758= ICache.Out=>IR_IMMU.In                                Premise(F813)
	S759= IR_EX.Out=>IR_MEM.In                                  Premise(F814)
	S760= IR_MEM.In={12,rS,rD,UIMM}                             Path(S666,S759)
	S761= IR_DMMU2.Out=>IR_WB.In                                Premise(F815)
	S762= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F816)
	S763= LIMMEXT.In=UIMM                                       Path(S675,S762)
	S764= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S763)
	S765= B_EX.In={16{0},UIMM}                                  Path(S764,S693)
	S766= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F817)
	S767= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F818)
	S768= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F819)
	S769= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F820)
	S770= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F821)
	S771= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F822)
	S772= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F823)
	S773= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F824)
	S774= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F825)
	S775= CU_EX.IRFunc1=rD                                      Path(S669,S774)
	S776= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F826)
	S777= CU_EX.IRFunc2=rS                                      Path(S668,S776)
	S778= IR_EX.Out31_26=>CU_EX.Op                              Premise(F827)
	S779= CU_EX.Op=12                                           Path(S667,S778)
	S780= CU_EX.Func=alu_add                                    CU_EX(S779)
	S781= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F828)
	S782= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F829)
	S783= CU_ID.IRFunc1=rD                                      Path(S674,S782)
	S784= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F830)
	S785= CU_ID.IRFunc2=rS                                      Path(S673,S784)
	S786= IR_ID.Out31_26=>CU_ID.Op                              Premise(F831)
	S787= CU_ID.Op=12                                           Path(S672,S786)
	S788= CU_ID.Func=alu_add                                    CU_ID(S787)
	S789= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F832)
	S790= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F833)
	S791= CU_MEM.IRFunc1=rD                                     Path(S679,S790)
	S792= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F834)
	S793= CU_MEM.IRFunc2=rS                                     Path(S678,S792)
	S794= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F835)
	S795= CU_MEM.Op=12                                          Path(S677,S794)
	S796= CU_MEM.Func=alu_add                                   CU_MEM(S795)
	S797= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F836)
	S798= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F837)
	S799= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F838)
	S800= IR_WB.Out31_26=>CU_WB.Op                              Premise(F839)
	S801= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F840)
	S802= CtrlA_EX=0                                            Premise(F841)
	S803= [A_EX]=FU(a)                                          A_EX-Hold(S616,S802)
	S804= CtrlB_EX=0                                            Premise(F842)
	S805= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S618,S804)
	S806= CtrlALUOut_MEM=0                                      Premise(F843)
	S807= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S620,S806)
	S808= CtrlALUOut_DMMU1=0                                    Premise(F844)
	S809= CtrlALUOut_DMMU2=0                                    Premise(F845)
	S810= CtrlALUOut_WB=0                                       Premise(F846)
	S811= CtrlA_MEM=0                                           Premise(F847)
	S812= CtrlA_WB=0                                            Premise(F848)
	S813= CtrlB_MEM=0                                           Premise(F849)
	S814= CtrlB_WB=0                                            Premise(F850)
	S815= CtrlICache=0                                          Premise(F851)
	S816= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S629,S815)
	S817= CtrlIMMU=0                                            Premise(F852)
	S818= CtrlIR_DMMU1=0                                        Premise(F853)
	S819= CtrlIR_DMMU2=0                                        Premise(F854)
	S820= CtrlIR_EX=0                                           Premise(F855)
	S821= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S634,S820)
	S822= CtrlIR_ID=0                                           Premise(F856)
	S823= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S636,S822)
	S824= CtrlIR_IMMU=0                                         Premise(F857)
	S825= CtrlIR_MEM=0                                          Premise(F858)
	S826= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S639,S825)
	S827= CtrlIR_WB=0                                           Premise(F859)
	S828= CtrlGPR=1                                             Premise(F860)
	S829= CtrlIAddrReg=0                                        Premise(F861)
	S830= CtrlPC=0                                              Premise(F862)
	S831= CtrlPCInc=0                                           Premise(F863)
	S832= PC[CIA]=addr                                          PC-Hold(S646,S831)
	S833= PC[Out]=addr+4                                        PC-Hold(S647,S830,S831)
	S834= CtrlIMem=0                                            Premise(F864)
	S835= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S649,S834)
	S836= CtrlICacheReg=0                                       Premise(F865)
	S837= CtrlASIDIn=0                                          Premise(F866)
	S838= CtrlCP0=0                                             Premise(F867)
	S839= CP0[ASID]=pid                                         CP0-Hold(S653,S838)
	S840= CtrlEPCIn=0                                           Premise(F868)
	S841= CtrlExCodeIn=0                                        Premise(F869)
	S842= CtrlIRMux=0                                           Premise(F870)

POST	S803= [A_EX]=FU(a)                                          A_EX-Hold(S616,S802)
	S805= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S618,S804)
	S807= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S620,S806)
	S816= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S629,S815)
	S821= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S634,S820)
	S823= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S636,S822)
	S826= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S639,S825)
	S832= PC[CIA]=addr                                          PC-Hold(S646,S831)
	S833= PC[Out]=addr+4                                        PC-Hold(S647,S830,S831)
	S835= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S649,S834)
	S839= CP0[ASID]=pid                                         CP0-Hold(S653,S838)

