The circuit shown in ﬁgure 7.26 uses the clocked inputs of D ﬂip-ﬂops to load data into the
register on the rising edge of a LOAD pulse.