
Firmware_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e44c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000062c  0800e630  0800e630  0000f630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec5c  0800ec5c  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ec5c  0800ec5c  0000fc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec64  0800ec64  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec64  0800ec64  0000fc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ec68  0800ec68  0000fc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ec6c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005d78  200001d8  0800ee44  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005f50  0800ee44  00010f50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ebdd  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000479e  00000000  00000000  0002ede5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001960  00000000  00000000  00033588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b2  00000000  00000000  00034ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223d9  00000000  00000000  0003629a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000212ff  00000000  00000000  00058673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4555  00000000  00000000  00079972  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014dec7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ee0  00000000  00000000  0014df0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00155dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e614 	.word	0x0800e614

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800e614 	.word	0x0800e614

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <adxl_write>:
#include "imu.h"
#include <math.h>

// Fonction utilitaire d'criture I2C (Interne)
static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	70fb      	strb	r3, [r7, #3]
 800107c:	4613      	mov	r3, r2
 800107e:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8001080:	78fb      	ldrb	r3, [r7, #3]
 8001082:	b29a      	uxth	r2, r3
 8001084:	2364      	movs	r3, #100	@ 0x64
 8001086:	9302      	str	r3, [sp, #8]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	1cbb      	adds	r3, r7, #2
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	21a6      	movs	r1, #166	@ 0xa6
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f002 fdb5 	bl	8003c04 <HAL_I2C_Mem_Write>
 800109a:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			ADXL_I2C_TIMEOUT);
}
 800109c:	4618      	mov	r0, r3
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <adxl_read>:

// Fonction utilitaire de lecture I2C (Interne)
static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *value)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b088      	sub	sp, #32
 80010a8:	af04      	add	r7, sp, #16
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	460b      	mov	r3, r1
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 80010b2:	7afb      	ldrb	r3, [r7, #11]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	9302      	str	r3, [sp, #8]
 80010ba:	2301      	movs	r3, #1
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	21a6      	movs	r1, #166	@ 0xa6
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f002 feb0 	bl	8003e2c <HAL_I2C_Mem_Read>
 80010cc:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			ADXL_I2C_TIMEOUT);
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <ADXL343_Init>:

// Initialisation
HAL_StatusTypeDef ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b084      	sub	sp, #16
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef status;

	// Vrifier l'ID du capteur
	status = adxl_read(hi2c, ADXL_DEVID, &devid);
 80010e2:	f107 030d 	add.w	r3, r7, #13
 80010e6:	461a      	mov	r2, r3
 80010e8:	2100      	movs	r1, #0
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffda 	bl	80010a4 <adxl_read>
 80010f0:	4603      	mov	r3, r0
 80010f2:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <ADXL343_Init+0x28>
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	e027      	b.n	800114e <ADXL343_Init+0x78>

	if (devid != 0xE5) return HAL_ERROR;
 80010fe:	7b7b      	ldrb	r3, [r7, #13]
 8001100:	2be5      	cmp	r3, #229	@ 0xe5
 8001102:	d001      	beq.n	8001108 <ADXL343_Init+0x32>
 8001104:	2301      	movs	r3, #1
 8001106:	e022      	b.n	800114e <ADXL343_Init+0x78>

	// 100 Hz
	status = adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ);
 8001108:	220a      	movs	r2, #10
 800110a:	212c      	movs	r1, #44	@ 0x2c
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffaf 	bl	8001070 <adxl_write>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <ADXL343_Init+0x4a>
 800111c:	7bfb      	ldrb	r3, [r7, #15]
 800111e:	e016      	b.n	800114e <ADXL343_Init+0x78>

	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8001120:	2308      	movs	r3, #8
 8001122:	73bb      	strb	r3, [r7, #14]
	status = adxl_write(hi2c, ADXL_DATA_FORMAT, data_format);
 8001124:	7bbb      	ldrb	r3, [r7, #14]
 8001126:	461a      	mov	r2, r3
 8001128:	2131      	movs	r1, #49	@ 0x31
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa0 	bl	8001070 <adxl_write>
 8001130:	4603      	mov	r3, r0
 8001132:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <ADXL343_Init+0x68>
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	e007      	b.n	800114e <ADXL343_Init+0x78>

	// Mode mesure
	status = adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE);
 800113e:	2208      	movs	r2, #8
 8001140:	212d      	movs	r1, #45	@ 0x2d
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ff94 	bl	8001070 <adxl_write>
 8001148:	4603      	mov	r3, r0
 800114a:	73fb      	strb	r3, [r7, #15]
	return status;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <ADXL343_ReadAxes>:

// Lecture des axes
HAL_StatusTypeDef ADXL343_ReadAxes(I2C_HandleTypeDef *hi2c, adxl343_axes_t *axes)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b088      	sub	sp, #32
 800115a:	af04      	add	r7, sp, #16
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	uint8_t buf[6];
	HAL_StatusTypeDef status;

	status = HAL_I2C_Mem_Read(hi2c, ADXL343_ADDR, ADXL_DATAX0, I2C_MEMADD_SIZE_8BIT, buf, 6, ADXL_I2C_TIMEOUT);
 8001160:	2364      	movs	r3, #100	@ 0x64
 8001162:	9302      	str	r3, [sp, #8]
 8001164:	2306      	movs	r3, #6
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	f107 0308 	add.w	r3, r7, #8
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2301      	movs	r3, #1
 8001170:	2232      	movs	r2, #50	@ 0x32
 8001172:	21a6      	movs	r1, #166	@ 0xa6
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f002 fe59 	bl	8003e2c <HAL_I2C_Mem_Read>
 800117a:	4603      	mov	r3, r0
 800117c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <ADXL343_ReadAxes+0x32>
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	e01e      	b.n	80011c6 <ADXL343_ReadAxes+0x70>

	axes->x = (int16_t)((buf[1] << 8) | buf[0]);
 8001188:	7a7b      	ldrb	r3, [r7, #9]
 800118a:	b21b      	sxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	7a3b      	ldrb	r3, [r7, #8]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21a      	sxth	r2, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	801a      	strh	r2, [r3, #0]
	axes->y = (int16_t)((buf[3] << 8) | buf[2]);
 800119c:	7afb      	ldrb	r3, [r7, #11]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7abb      	ldrb	r3, [r7, #10]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	4313      	orrs	r3, r2
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	805a      	strh	r2, [r3, #2]
	axes->z = (int16_t)((buf[5] << 8) | buf[4]);
 80011b0:	7b7b      	ldrb	r3, [r7, #13]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7b3b      	ldrb	r3, [r7, #12]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	809a      	strh	r2, [r3, #4]

	return HAL_OK;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <ADXL343_ConfigShock>:

// Configuration dtection de choc
HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c, float thresh_g, float dur_ms)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	@ 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011dc:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;

	// Seuil choc (62.5 mg/LSB)
	const float lsb_g = 0.0625f;
 80011e0:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 80011e4:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 80011e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80011ea:	ed97 7a08 	vldr	s14, [r7, #32]
 80011ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011f6:	edc7 7a00 	vstr	s15, [r7]
 80011fa:	783b      	ldrb	r3, [r7, #0]
 80011fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001204:	2b00      	cmp	r3, #0
 8001206:	d102      	bne.n	800120e <ADXL343_ConfigShock+0x3e>
 8001208:	2301      	movs	r3, #1
 800120a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 800120e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001212:	461a      	mov	r2, r3
 8001214:	211d      	movs	r1, #29
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f7ff ff2a 	bl	8001070 <adxl_write>
 800121c:	4603      	mov	r3, r0
 800121e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <ADXL343_ConfigShock+0x5a>
 8001226:	7ffb      	ldrb	r3, [r7, #31]
 8001228:	e049      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Dure choc (625 s/LSB)
	const float lsb_ms = 0.625f;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <ADXL343_ConfigShock+0xf8>)
 800122c:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 800122e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001232:	ed97 7a06 	vldr	s14, [r7, #24]
 8001236:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800123a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800123e:	edc7 7a00 	vstr	s15, [r7]
 8001242:	783b      	ldrb	r3, [r7, #0]
 8001244:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8001248:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800124c:	2b00      	cmp	r3, #0
 800124e:	d102      	bne.n	8001256 <ADXL343_ConfigShock+0x86>
 8001250:	2301      	movs	r3, #1
 8001252:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 8001256:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800125a:	461a      	mov	r2, r3
 800125c:	2121      	movs	r1, #33	@ 0x21
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f7ff ff06 	bl	8001070 <adxl_write>
 8001264:	4603      	mov	r3, r0
 8001266:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001268:	7ffb      	ldrb	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <ADXL343_ConfigShock+0xa2>
 800126e:	7ffb      	ldrb	r3, [r7, #31]
 8001270:	e025      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 8001272:	2207      	movs	r2, #7
 8001274:	212a      	movs	r1, #42	@ 0x2a
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff fefa 	bl	8001070 <adxl_write>
 800127c:	4603      	mov	r3, r0
 800127e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <ADXL343_ConfigShock+0xba>
 8001286:	7ffb      	ldrb	r3, [r7, #31]
 8001288:	e019      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Enable l'interruption SINGLE_TAP
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	461a      	mov	r2, r3
 8001292:	212e      	movs	r1, #46	@ 0x2e
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff feeb 	bl	8001070 <adxl_write>
 800129a:	4603      	mov	r3, r0
 800129c:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 800129e:	7ffb      	ldrb	r3, [r7, #31]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <ADXL343_ConfigShock+0xd8>
 80012a4:	7ffb      	ldrb	r3, [r7, #31]
 80012a6:	e00a      	b.n	80012be <ADXL343_ConfigShock+0xee>

	// Map sur INT2 (0x40)
	uint8_t int_map = 0x40;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	461a      	mov	r2, r3
 80012b0:	212f      	movs	r1, #47	@ 0x2f
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f7ff fedc 	bl	8001070 <adxl_write>
 80012b8:	4603      	mov	r3, r0
 80012ba:	77fb      	strb	r3, [r7, #31]

	return ret;
 80012bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3728      	adds	r7, #40	@ 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	3f200000 	.word	0x3f200000

080012cc <ADXL343_CheckShock>:

// Vrifier le choc (Retourne 1 si dtect, 0 sinon)
uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if (adxl_read(hi2c, ADXL_INT_SOURCE, &src) != HAL_OK) {
 80012d8:	f107 030f 	add.w	r3, r7, #15
 80012dc:	461a      	mov	r2, r3
 80012de:	2130      	movs	r1, #48	@ 0x30
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff fedf 	bl	80010a4 <adxl_read>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <ADXL343_CheckShock+0x24>
		return 0; // Erreur de lecture considre comme "pas de choc"
 80012ec:	2300      	movs	r3, #0
 80012ee:	e005      	b.n	80012fc <ADXL343_CheckShock+0x30>
	}

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	119b      	asrs	r3, r3, #6
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	b2db      	uxtb	r3, r3
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <ydlidar_init>:
static uint16_t g_scan_distances_mm[NB_DEGRES] = {0};


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len);

void ydlidar_init(uint8_t *buffer, uint16_t size) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]
    current_parsing_state = STATE_WAIT_HEADER;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <ydlidar_init+0x68>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
    current_packet_idx = 0;
 8001316:	4b16      	ldr	r3, [pc, #88]	@ (8001370 <ydlidar_init+0x6c>)
 8001318:	2200      	movs	r2, #0
 800131a:	801a      	strh	r2, [r3, #0]
    expected_packet_len = 0;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <ydlidar_init+0x70>)
 800131e:	2200      	movs	r2, #0
 8001320:	801a      	strh	r2, [r3, #0]
    memset(g_scan_distances_mm, 0, sizeof(g_scan_distances_mm));
 8001322:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001326:	2100      	movs	r1, #0
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <ydlidar_init+0x74>)
 800132a:	f009 fcf3 	bl	800ad14 <memset>
    
    __HAL_UART_CLEAR_OREFLAG(&huart2);
 800132e:	4b13      	ldr	r3, [pc, #76]	@ (800137c <ydlidar_init+0x78>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2208      	movs	r2, #8
 8001334:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(&huart2);
 8001336:	4b11      	ldr	r3, [pc, #68]	@ (800137c <ydlidar_init+0x78>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2204      	movs	r2, #4
 800133c:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(&huart2);
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <ydlidar_init+0x78>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2202      	movs	r2, #2
 8001344:	621a      	str	r2, [r3, #32]

    if (HAL_UART_Receive_DMA(&huart2, buffer, size) != HAL_OK) {
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	461a      	mov	r2, r3
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <ydlidar_init+0x78>)
 800134e:	f005 fbc5 	bl	8006adc <HAL_UART_Receive_DMA>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d002      	beq.n	800135e <ydlidar_init+0x5a>
      printf("LIDAR DMA Error\r\n");
 8001358:	4809      	ldr	r0, [pc, #36]	@ (8001380 <ydlidar_init+0x7c>)
 800135a:	f009 fbd9 	bl	800ab10 <puts>
    }
    LIDAR_LOG("YDLIDAR driver initialized.\r\n");
 800135e:	4809      	ldr	r0, [pc, #36]	@ (8001384 <ydlidar_init+0x80>)
 8001360:	f009 fbd6 	bl	800ab10 <puts>
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200001f4 	.word	0x200001f4
 8001370:	200003fc 	.word	0x200003fc
 8001374:	200003fe 	.word	0x200003fe
 8001378:	20000400 	.word	0x20000400
 800137c:	20000d04 	.word	0x20000d04
 8001380:	0800e630 	.word	0x0800e630
 8001384:	0800e644 	.word	0x0800e644

08001388 <ydlidar_process_data>:

static uint8_t last_byte = 0;

void ydlidar_process_data(const uint8_t* data, size_t len) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    for (size_t i = 0; i < len; ++i) {
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	e082      	b.n	800149e <ydlidar_process_data+0x116>
        uint8_t byte = data[i];
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	72fb      	strb	r3, [r7, #11]

        switch (current_parsing_state) {
 80013a2:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d04e      	beq.n	8001448 <ydlidar_process_data+0xc0>
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	dc71      	bgt.n	8001492 <ydlidar_process_data+0x10a>
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d002      	beq.n	80013b8 <ydlidar_process_data+0x30>
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d017      	beq.n	80013e6 <ydlidar_process_data+0x5e>
 80013b6:	e06c      	b.n	8001492 <ydlidar_process_data+0x10a>
            case STATE_WAIT_HEADER:
                if (last_byte == 0xAA && byte == 0x55) {
 80013b8:	4b3f      	ldr	r3, [pc, #252]	@ (80014b8 <ydlidar_process_data+0x130>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2baa      	cmp	r3, #170	@ 0xaa
 80013be:	d163      	bne.n	8001488 <ydlidar_process_data+0x100>
 80013c0:	7afb      	ldrb	r3, [r7, #11]
 80013c2:	2b55      	cmp	r3, #85	@ 0x55
 80013c4:	d160      	bne.n	8001488 <ydlidar_process_data+0x100>
                    current_packet_buffer[0] = 0xAA;
 80013c6:	4b3d      	ldr	r3, [pc, #244]	@ (80014bc <ydlidar_process_data+0x134>)
 80013c8:	22aa      	movs	r2, #170	@ 0xaa
 80013ca:	701a      	strb	r2, [r3, #0]
                    current_packet_buffer[1] = 0x55;
 80013cc:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <ydlidar_process_data+0x134>)
 80013ce:	2255      	movs	r2, #85	@ 0x55
 80013d0:	705a      	strb	r2, [r3, #1]
                    current_packet_idx = 2; // PH (2 bytes) received
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013d4:	2202      	movs	r2, #2
 80013d6:	801a      	strh	r2, [r3, #0]
                    current_parsing_state = STATE_RECEIVE_HEADER;
 80013d8:	4b36      	ldr	r3, [pc, #216]	@ (80014b4 <ydlidar_process_data+0x12c>)
 80013da:	2201      	movs	r2, #1
 80013dc:	701a      	strb	r2, [r3, #0]
                    expected_packet_len = 0; // Reset expected length
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <ydlidar_process_data+0x13c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	801a      	strh	r2, [r3, #0]
                }
                break;
 80013e4:	e050      	b.n	8001488 <ydlidar_process_data+0x100>

            case STATE_RECEIVE_HEADER:
                current_packet_buffer[current_packet_idx++] = byte;
 80013e6:	4b36      	ldr	r3, [pc, #216]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	1c5a      	adds	r2, r3, #1
 80013ec:	b291      	uxth	r1, r2
 80013ee:	4a34      	ldr	r2, [pc, #208]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013f0:	8011      	strh	r1, [r2, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	4a31      	ldr	r2, [pc, #196]	@ (80014bc <ydlidar_process_data+0x134>)
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	5453      	strb	r3, [r2, r1]
                if (current_packet_idx >= (2 + 8)) {
 80013fa:	4b31      	ldr	r3, [pc, #196]	@ (80014c0 <ydlidar_process_data+0x138>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	2b09      	cmp	r3, #9
 8001400:	d944      	bls.n	800148c <ydlidar_process_data+0x104>
                    uint8_t lsn = current_packet_buffer[3];
 8001402:	4b2e      	ldr	r3, [pc, #184]	@ (80014bc <ydlidar_process_data+0x134>)
 8001404:	78db      	ldrb	r3, [r3, #3]
 8001406:	72bb      	strb	r3, [r7, #10]
                    expected_packet_len = 10 + (lsn * 2);
 8001408:	7abb      	ldrb	r3, [r7, #10]
 800140a:	3305      	adds	r3, #5
 800140c:	b29b      	uxth	r3, r3
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	b29a      	uxth	r2, r3
 8001412:	4b2c      	ldr	r3, [pc, #176]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001414:	801a      	strh	r2, [r3, #0]

                    if (expected_packet_len > MAX_PACKET_SIZE) {
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001418:	881b      	ldrh	r3, [r3, #0]
 800141a:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 800141e:	d30f      	bcc.n	8001440 <ydlidar_process_data+0xb8>
                        LIDAR_LOG("Error: Packet too large (%d bytes). Resetting.\r\n", expected_packet_len);
 8001420:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <ydlidar_process_data+0x140>)
 8001428:	f009 fb0a 	bl	800aa40 <iprintf>
                        current_parsing_state = STATE_WAIT_HEADER;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <ydlidar_process_data+0x12c>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
                        current_packet_idx = 0;
 8001432:	4b23      	ldr	r3, [pc, #140]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001434:	2200      	movs	r2, #0
 8001436:	801a      	strh	r2, [r3, #0]
                        expected_packet_len = 0;
 8001438:	4b22      	ldr	r3, [pc, #136]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800143a:	2200      	movs	r2, #0
 800143c:	801a      	strh	r2, [r3, #0]
                        break;
 800143e:	e028      	b.n	8001492 <ydlidar_process_data+0x10a>
                    }
                    current_parsing_state = STATE_RECEIVE_SAMPLES;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001442:	2202      	movs	r2, #2
 8001444:	701a      	strb	r2, [r3, #0]
                }
                break;
 8001446:	e021      	b.n	800148c <ydlidar_process_data+0x104>

            case STATE_RECEIVE_SAMPLES:
                current_packet_buffer[current_packet_idx++] = byte;
 8001448:	4b1d      	ldr	r3, [pc, #116]	@ (80014c0 <ydlidar_process_data+0x138>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	1c5a      	adds	r2, r3, #1
 800144e:	b291      	uxth	r1, r2
 8001450:	4a1b      	ldr	r2, [pc, #108]	@ (80014c0 <ydlidar_process_data+0x138>)
 8001452:	8011      	strh	r1, [r2, #0]
 8001454:	4619      	mov	r1, r3
 8001456:	4a19      	ldr	r2, [pc, #100]	@ (80014bc <ydlidar_process_data+0x134>)
 8001458:	7afb      	ldrb	r3, [r7, #11]
 800145a:	5453      	strb	r3, [r2, r1]

                if (current_packet_idx >= expected_packet_len) {
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <ydlidar_process_data+0x138>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b18      	ldr	r3, [pc, #96]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	429a      	cmp	r2, r3
 8001466:	d313      	bcc.n	8001490 <ydlidar_process_data+0x108>
                    decode_packet(current_packet_buffer, expected_packet_len);
 8001468:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <ydlidar_process_data+0x13c>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	4619      	mov	r1, r3
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <ydlidar_process_data+0x134>)
 8001470:	f000 f82e 	bl	80014d0 <decode_packet>

                    current_parsing_state = STATE_WAIT_HEADER;
 8001474:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <ydlidar_process_data+0x12c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
                    current_packet_idx = 0;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <ydlidar_process_data+0x138>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]
                    expected_packet_len = 0;
 8001480:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <ydlidar_process_data+0x13c>)
 8001482:	2200      	movs	r2, #0
 8001484:	801a      	strh	r2, [r3, #0]
                }
                break;
 8001486:	e003      	b.n	8001490 <ydlidar_process_data+0x108>
                break;
 8001488:	bf00      	nop
 800148a:	e002      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 800148c:	bf00      	nop
 800148e:	e000      	b.n	8001492 <ydlidar_process_data+0x10a>
                break;
 8001490:	bf00      	nop
        }
        last_byte = byte; // Store the current byte for the next iteration
 8001492:	4a09      	ldr	r2, [pc, #36]	@ (80014b8 <ydlidar_process_data+0x130>)
 8001494:	7afb      	ldrb	r3, [r7, #11]
 8001496:	7013      	strb	r3, [r2, #0]
    for (size_t i = 0; i < len; ++i) {
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fa      	ldr	r2, [r7, #12]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	429a      	cmp	r2, r3
 80014a4:	f4ff af78 	bcc.w	8001398 <ydlidar_process_data+0x10>
    }
}
 80014a8:	bf00      	nop
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200001f4 	.word	0x200001f4
 80014b8:	200006d0 	.word	0x200006d0
 80014bc:	200001f8 	.word	0x200001f8
 80014c0:	200003fc 	.word	0x200003fc
 80014c4:	200003fe 	.word	0x200003fe
 80014c8:	0800e664 	.word	0x0800e664
 80014cc:	00000000 	.word	0x00000000

080014d0 <decode_packet>:


static void decode_packet(const uint8_t* packet_data, uint16_t packet_len) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	@ 0x40
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
    // Checksum validation
    uint16_t calculated_checksum = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	87fb      	strh	r3, [r7, #62]	@ 0x3e

    // Calculate checksum over PH(2), CT(1)+LSN(1), FSA(2), LSA(2)
    for (int i = 0; i < 8; i += 2) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014e4:	e016      	b.n	8001514 <decode_packet+0x44>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 80014e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	4413      	add	r3, r2
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b21a      	sxth	r2, r3
 80014f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014f2:	3301      	adds	r3, #1
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	440b      	add	r3, r1
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	813b      	strh	r3, [r7, #8]
        calculated_checksum ^= word;
 8001506:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001508:	893b      	ldrh	r3, [r7, #8]
 800150a:	4053      	eors	r3, r2
 800150c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 0; i < 8; i += 2) {
 800150e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001510:	3302      	adds	r3, #2
 8001512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001516:	2b07      	cmp	r3, #7
 8001518:	dde5      	ble.n	80014e6 <decode_packet+0x16>
    }
    // Calculate checksum over Samples (starting at byte 10)
    for (int i = 10; i < packet_len; i += 2) {
 800151a:	230a      	movs	r3, #10
 800151c:	637b      	str	r3, [r7, #52]	@ 0x34
 800151e:	e016      	b.n	800154e <decode_packet+0x7e>
        uint16_t word = packet_data[i] | (packet_data[i+1] << 8);
 8001520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	4413      	add	r3, r2
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21a      	sxth	r2, r3
 800152a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800152c:	3301      	adds	r3, #1
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	440b      	add	r3, r1
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	b21b      	sxth	r3, r3
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	b21b      	sxth	r3, r3
 800153a:	4313      	orrs	r3, r2
 800153c:	b21b      	sxth	r3, r3
 800153e:	817b      	strh	r3, [r7, #10]
        calculated_checksum ^= word;
 8001540:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001542:	897b      	ldrh	r3, [r7, #10]
 8001544:	4053      	eors	r3, r2
 8001546:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    for (int i = 10; i < packet_len; i += 2) {
 8001548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800154a:	3302      	adds	r3, #2
 800154c:	637b      	str	r3, [r7, #52]	@ 0x34
 800154e:	887b      	ldrh	r3, [r7, #2]
 8001550:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe4      	blt.n	8001520 <decode_packet+0x50>
    }

    lidar_response_point_cloud_t* response = (lidar_response_point_cloud_t*)&packet_data[2];
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3302      	adds	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
    uint16_t received_checksum = response->check_code;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	88db      	ldrh	r3, [r3, #6]
 8001560:	827b      	strh	r3, [r7, #18]

    if (calculated_checksum != received_checksum) {
 8001562:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	429a      	cmp	r2, r3
 8001568:	d006      	beq.n	8001578 <decode_packet+0xa8>
        LIDAR_LOG("Checksum error: Calculated 0x%04X, Received 0x%04X. Packet discarded.\r\n", calculated_checksum, received_checksum);
 800156a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800156c:	8a7a      	ldrh	r2, [r7, #18]
 800156e:	4619      	mov	r1, r3
 8001570:	4893      	ldr	r0, [pc, #588]	@ (80017c0 <decode_packet+0x2f0>)
 8001572:	f009 fa65 	bl	800aa40 <iprintf>
        return; // Discard packet
 8001576:	e11b      	b.n	80017b0 <decode_packet+0x2e0>
    }

    float start_angle_deg = ((float)(response->start_angle >> 1) / 64.0f); // Rshiftbit(FSA,1)/64
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	885b      	ldrh	r3, [r3, #2]
 800157c:	085b      	lsrs	r3, r3, #1
 800157e:	b29b      	uxth	r3, r3
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001588:	eddf 6a8e 	vldr	s13, [pc, #568]	@ 80017c4 <decode_packet+0x2f4>
 800158c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001590:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float end_angle_deg = ((float)(response->end_angle >> 1) / 64.0f); // Rshiftbit(LSA,1)/64
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	889b      	ldrh	r3, [r3, #4]
 8001598:	085b      	lsrs	r3, r3, #1
 800159a:	b29b      	uxth	r3, r3
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015a4:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80017c4 <decode_packet+0x2f4>
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // Adjust angles to be within 0-360 range
    if (start_angle_deg > 360.0f) start_angle_deg -= 360.0f;
 80015b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015b4:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80017c8 <decode_packet+0x2f8>
 80015b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c0:	dd07      	ble.n	80015d2 <decode_packet+0x102>
 80015c2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80015c6:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80017c8 <decode_packet+0x2f8>
 80015ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015ce:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    if (end_angle_deg > 360.0f) end_angle_deg -= 360.0f;
 80015d2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015d6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80017c8 <decode_packet+0x2f8>
 80015da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e2:	dd07      	ble.n	80015f4 <decode_packet+0x124>
 80015e4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80015e8:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 80017c8 <decode_packet+0x2f8>
 80015ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    if (response->sample_quantity > 0) {
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80d9 	beq.w	80017b0 <decode_packet+0x2e0>
        // printf("Samples:\r\n");
        float diff_angle_deg = 0;
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (response->sample_quantity > 1) {
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d916      	bls.n	800163a <decode_packet+0x16a>
            diff_angle_deg = end_angle_deg - start_angle_deg;
 800160c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001610:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001614:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001618:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            if (diff_angle_deg < 0) {
 800161c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	d507      	bpl.n	800163a <decode_packet+0x16a>
                diff_angle_deg += 360.0f;
 800162a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800162e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80017c8 <decode_packet+0x2f8>
 8001632:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001636:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            }
        }

        for (int i = 0; i < response->sample_quantity; i++) {
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	@ 0x24
 800163e:	e0b0      	b.n	80017a2 <decode_packet+0x2d2>
            uint16_t raw_distance = response->samples[i];
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001644:	3204      	adds	r2, #4
 8001646:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800164a:	823b      	strh	r3, [r7, #16]
            float distance_mm = (float)raw_distance / 4.0f;
 800164c:	8a3b      	ldrh	r3, [r7, #16]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001656:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800165a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800165e:	edc7 7a03 	vstr	s15, [r7, #12]

            float current_angle_deg;
            if (response->sample_quantity == 1) {
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	785b      	ldrb	r3, [r3, #1]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d102      	bne.n	8001670 <decode_packet+0x1a0>
                current_angle_deg = start_angle_deg;
 800166a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800166c:	623b      	str	r3, [r7, #32]
 800166e:	e017      	b.n	80016a0 <decode_packet+0x1d0>
            } else {
                current_angle_deg = start_angle_deg + (diff_angle_deg / (response->sample_quantity - 1)) * i;
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	785b      	ldrb	r3, [r3, #1]
 8001674:	3b01      	subs	r3, #1
 8001676:	ee07 3a90 	vmov	s15, r3
 800167a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001688:	ee07 3a90 	vmov	s15, r3
 800168c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	edc7 7a08 	vstr	s15, [r7, #32]
            }

            // Second-level analysis (Geometric Correction)
            float ang_correct = 0.0f;
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
            if (distance_mm > 0.0f) {
 80016a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80016aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b2:	dd27      	ble.n	8001704 <decode_packet+0x234>
                ang_correct = atanf(21.8f * (155.3f - distance_mm) / (155.3f * distance_mm)) * (180.0f / M_PI);
 80016b4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80017cc <decode_packet+0x2fc>
 80016b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80017d0 <decode_packet+0x300>
 80016c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80017cc <decode_packet+0x2fc>
 80016d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016d8:	eeb0 0a66 	vmov.f32	s0, s13
 80016dc:	f00c febe 	bl	800e45c <atanf>
 80016e0:	ee10 3a10 	vmov	r3, s0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7fe ff57 	bl	8000598 <__aeabi_f2d>
 80016ea:	a333      	add	r3, pc, #204	@ (adr r3, 80017b8 <decode_packet+0x2e8>)
 80016ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f0:	f7fe ffaa 	bl	8000648 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fa9c 	bl	8000c38 <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	61fb      	str	r3, [r7, #28]
            }
            current_angle_deg += ang_correct;
 8001704:	ed97 7a08 	vldr	s14, [r7, #32]
 8001708:	edd7 7a07 	vldr	s15, [r7, #28]
 800170c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001710:	edc7 7a08 	vstr	s15, [r7, #32]

            if (current_angle_deg >= 360.0f) current_angle_deg -= 360.0f;
 8001714:	edd7 7a08 	vldr	s15, [r7, #32]
 8001718:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80017c8 <decode_packet+0x2f8>
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	db08      	blt.n	8001738 <decode_packet+0x268>
 8001726:	edd7 7a08 	vldr	s15, [r7, #32]
 800172a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80017c8 <decode_packet+0x2f8>
 800172e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001732:	edc7 7a08 	vstr	s15, [r7, #32]
 8001736:	e00e      	b.n	8001756 <decode_packet+0x286>
            else if (current_angle_deg < 0.0f) current_angle_deg += 360.0f;
 8001738:	edd7 7a08 	vldr	s15, [r7, #32]
 800173c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001744:	d507      	bpl.n	8001756 <decode_packet+0x286>
 8001746:	edd7 7a08 	vldr	s15, [r7, #32]
 800174a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80017c8 <decode_packet+0x2f8>
 800174e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001752:	edc7 7a08 	vstr	s15, [r7, #32]

            // Store in 360-degree buffer
            int index = (int)(current_angle_deg + 0.5f);
 8001756:	edd7 7a08 	vldr	s15, [r7, #32]
 800175a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800175e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001762:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001766:	ee17 3a90 	vmov	r3, s15
 800176a:	61bb      	str	r3, [r7, #24]
            if (index >= NB_DEGRES) index = 0;
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001772:	db01      	blt.n	8001778 <decode_packet+0x2a8>
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]

            if (distance_mm > 0) {
 8001778:	edd7 7a03 	vldr	s15, [r7, #12]
 800177c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dd0a      	ble.n	800179c <decode_packet+0x2cc>
                 g_scan_distances_mm[index] = (uint16_t)distance_mm;
 8001786:	edd7 7a03 	vldr	s15, [r7, #12]
 800178a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	b299      	uxth	r1, r3
 8001794:	4a0f      	ldr	r2, [pc, #60]	@ (80017d4 <decode_packet+0x304>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < response->sample_quantity; i++) {
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	3301      	adds	r3, #1
 80017a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	785b      	ldrb	r3, [r3, #1]
 80017a6:	461a      	mov	r2, r3
 80017a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017aa:	4293      	cmp	r3, r2
 80017ac:	f6ff af48 	blt.w	8001640 <decode_packet+0x170>
            }
        }
    }
}
 80017b0:	3740      	adds	r7, #64	@ 0x40
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	1a63c1f8 	.word	0x1a63c1f8
 80017bc:	404ca5dc 	.word	0x404ca5dc
 80017c0:	0800e698 	.word	0x0800e698
 80017c4:	42800000 	.word	0x42800000
 80017c8:	43b40000 	.word	0x43b40000
 80017cc:	431b4ccd 	.word	0x431b4ccd
 80017d0:	41ae6666 	.word	0x41ae6666
 80017d4:	20000400 	.word	0x20000400

080017d8 <ydlidar_detect_objects>:
uint16_t ydlidar_get_distance(uint16_t angle_deg) {
    if (angle_deg >= NB_DEGRES) return 0;
    return g_scan_distances_mm[angle_deg];
}

void ydlidar_detect_objects(LidarObject_t* objects, uint8_t* object_count) {
 80017d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017da:	b08d      	sub	sp, #52	@ 0x34
 80017dc:	af04      	add	r7, sp, #16
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
    *object_count = 0;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
    int points_in_object = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
    float sum_dist = 0;
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	61bb      	str	r3, [r7, #24]
    float sum_angle = 0; // Warning: Simple average works for small objects not crossing 0/360
 80017f2:	f04f 0300 	mov.w	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]

    for (int i = 1; i < NB_DEGRES; i++) {
 80017f8:	2301      	movs	r3, #1
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	e0fc      	b.n	80019f8 <ydlidar_detect_objects+0x220>
        uint16_t dist_prev = g_scan_distances_mm[i - 1];
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	3b01      	subs	r3, #1
 8001802:	4a77      	ldr	r2, [pc, #476]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 8001804:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001808:	81fb      	strh	r3, [r7, #14]
        uint16_t dist_curr = g_scan_distances_mm[i];
 800180a:	4a75      	ldr	r2, [pc, #468]	@ (80019e0 <ydlidar_detect_objects+0x208>)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001812:	81bb      	strh	r3, [r7, #12]

        if (dist_curr == 0) continue;
 8001814:	89bb      	ldrh	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 80ea 	beq.w	80019f0 <ydlidar_detect_objects+0x218>
        if (dist_prev == 0) {
 800181c:	89fb      	ldrh	r3, [r7, #14]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d110      	bne.n	8001844 <ydlidar_detect_objects+0x6c>
            sum_dist = dist_curr;
 8001822:	89bb      	ldrh	r3, [r7, #12]
 8001824:	ee07 3a90 	vmov	s15, r3
 8001828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800182c:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	ee07 3a90 	vmov	s15, r3
 8001836:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800183a:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	61fb      	str	r3, [r7, #28]
            continue;
 8001842:	e0d6      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        }

        // Check discontinuity
        if (fabsf((float)dist_curr - (float)dist_prev) > DETECT_THRESHOLD) {
 8001844:	89bb      	ldrh	r3, [r7, #12]
 8001846:	ee07 3a90 	vmov	s15, r3
 800184a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184e:	89fb      	ldrh	r3, [r7, #14]
 8001850:	ee07 3a90 	vmov	s15, r3
 8001854:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185c:	eef0 7ae7 	vabs.f32	s15, s15
 8001860:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80019e4 <ydlidar_detect_objects+0x20c>
 8001864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	f340 809e 	ble.w	80019ac <ydlidar_detect_objects+0x1d4>
            // End of an object, save it if valid
            if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	2b01      	cmp	r3, #1
 8001874:	f340 8089 	ble.w	800198a <ydlidar_detect_objects+0x1b2>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b13      	cmp	r3, #19
 800187e:	f200 8084 	bhi.w	800198a <ydlidar_detect_objects+0x1b2>
                objects[*object_count].distance = sum_dist / points_in_object;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	ee07 3a90 	vmov	s15, r3
 8001888:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	461a      	mov	r2, r3
 8001892:	4613      	mov	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4413      	add	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	461a      	mov	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4413      	add	r3, r2
 80018a0:	edd7 6a06 	vldr	s13, [r7, #24]
 80018a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018a8:	edc3 7a01 	vstr	s15, [r3, #4]
                objects[*object_count].angle = sum_angle / points_in_object;
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4613      	mov	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	461a      	mov	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80018ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018d2:	edc3 7a00 	vstr	s15, [r3]
                objects[*object_count].size = points_in_object;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	4613      	mov	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	4413      	add	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	461a      	mov	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	609a      	str	r2, [r3, #8]

                // Filter by distance
                if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4613      	mov	r3, r2
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	4413      	add	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	461a      	mov	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	edd3 7a01 	vldr	s15, [r3, #4]
 8001906:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80019ec <ydlidar_detect_objects+0x214>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	d83a      	bhi.n	800198a <ydlidar_detect_objects+0x1b2>
                    LIDAR_LOG("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	461e      	mov	r6, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	461a      	mov	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fe31 	bl	8000598 <__aeabi_f2d>
 8001936:	4604      	mov	r4, r0
 8001938:	460d      	mov	r5, r1
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	461a      	mov	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fe21 	bl	8000598 <__aeabi_f2d>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	4613      	mov	r3, r2
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	461a      	mov	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	9302      	str	r3, [sp, #8]
 800196e:	e9cd 0100 	strd	r0, r1, [sp]
 8001972:	4622      	mov	r2, r4
 8001974:	462b      	mov	r3, r5
 8001976:	4631      	mov	r1, r6
 8001978:	481b      	ldr	r0, [pc, #108]	@ (80019e8 <ydlidar_detect_objects+0x210>)
 800197a:	f009 f861 	bl	800aa40 <iprintf>
                    (*object_count)++;
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	3301      	adds	r3, #1
 8001984:	b2da      	uxtb	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	701a      	strb	r2, [r3, #0]
                }
            }

            // Start new object
            sum_dist = dist_curr;
 800198a:	89bb      	ldrh	r3, [r7, #12]
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001994:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle = i;
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019a2:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	e022      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
        } else {
            // Continue object
            sum_dist += dist_curr;
 80019ac:	89bb      	ldrh	r3, [r7, #12]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019b6:	ed97 7a06 	vldr	s14, [r7, #24]
 80019ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019be:	edc7 7a06 	vstr	s15, [r7, #24]
            sum_angle += i;
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ed97 7a05 	vldr	s14, [r7, #20]
 80019d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d4:	edc7 7a05 	vstr	s15, [r7, #20]
            points_in_object++;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	3301      	adds	r3, #1
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e008      	b.n	80019f2 <ydlidar_detect_objects+0x21a>
 80019e0:	20000400 	.word	0x20000400
 80019e4:	42480000 	.word	0x42480000
 80019e8:	0800e6e0 	.word	0x0800e6e0
 80019ec:	44fa0000 	.word	0x44fa0000
        if (dist_curr == 0) continue;
 80019f0:	bf00      	nop
    for (int i = 1; i < NB_DEGRES; i++) {
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	3301      	adds	r3, #1
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80019fe:	f6ff aefe 	blt.w	80017fe <ydlidar_detect_objects+0x26>
        }
    }

    // Check last segment
    if (points_in_object > 1 && *object_count < MAX_LIDAR_OBJECTS) {
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	f340 8089 	ble.w	8001b1c <ydlidar_detect_objects+0x344>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b13      	cmp	r3, #19
 8001a10:	f200 8084 	bhi.w	8001b1c <ydlidar_detect_objects+0x344>
         objects[*object_count].distance = sum_dist / points_in_object;
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	ee07 3a90 	vmov	s15, r3
 8001a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	461a      	mov	r2, r3
 8001a24:	4613      	mov	r3, r2
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	edd7 6a06 	vldr	s13, [r7, #24]
 8001a36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a3a:	edc3 7a01 	vstr	s15, [r3, #4]
         objects[*object_count].angle = sum_angle / points_in_object;
 8001a3e:	69fb      	ldr	r3, [r7, #28]
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	461a      	mov	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a64:	edc3 7a00 	vstr	s15, [r3]
         objects[*object_count].size = points_in_object;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	461a      	mov	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	69fa      	ldr	r2, [r7, #28]
 8001a7e:	609a      	str	r2, [r3, #8]

         // Filter by distance
         if (objects[*object_count].distance <= MAX_DETECTION_DISTANCE_MM) {
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4613      	mov	r3, r2
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	4413      	add	r3, r2
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4413      	add	r3, r2
 8001a94:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a98:	ed1f 7a2c 	vldr	s14, [pc, #-176]	@ 80019ec <ydlidar_detect_objects+0x214>
 8001a9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	d83a      	bhi.n	8001b1c <ydlidar_detect_objects+0x344>
            LIDAR_LOG("Detected Object %d: Angle=%.2f, Dist=%.2f, Size=%d\r\n", *object_count, objects[*object_count].angle, objects[*object_count].distance, objects[*object_count].size);
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	461e      	mov	r6, r3
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	4413      	add	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	461a      	mov	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fd68 	bl	8000598 <__aeabi_f2d>
 8001ac8:	4604      	mov	r4, r0
 8001aca:	460d      	mov	r5, r1
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	461a      	mov	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4413      	add	r3, r2
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd58 	bl	8000598 <__aeabi_f2d>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	461a      	mov	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4413      	add	r3, r2
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	e9cd 0100 	strd	r0, r1, [sp]
 8001b04:	4622      	mov	r2, r4
 8001b06:	462b      	mov	r3, r5
 8001b08:	4631      	mov	r1, r6
 8001b0a:	4809      	ldr	r0, [pc, #36]	@ (8001b30 <ydlidar_detect_objects+0x358>)
 8001b0c:	f008 ff98 	bl	800aa40 <iprintf>
            (*object_count)++;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	701a      	strb	r2, [r3, #0]
         }
    }
    LIDAR_LOG("Total Objects Detected: %d\r\n", *object_count);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4619      	mov	r1, r3
 8001b22:	4804      	ldr	r0, [pc, #16]	@ (8001b34 <ydlidar_detect_objects+0x35c>)
 8001b24:	f008 ff8c 	bl	800aa40 <iprintf>
}
 8001b28:	bf00      	nop
 8001b2a:	3724      	adds	r7, #36	@ 0x24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b30:	0800e6e0 	.word	0x0800e6e0
 8001b34:	0800e718 	.word	0x0800e718

08001b38 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
    
  /* Create Mutexes */
  xI2C1Mutex = xSemaphoreCreateMutex();
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f006 f99c 	bl	8007e7c <xQueueCreateMutex>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4a18      	ldr	r2, [pc, #96]	@ (8001ba8 <MX_FREERTOS_Init+0x70>)
 8001b48:	6013      	str	r3, [r2, #0]
  xUARTMutex = xSemaphoreCreateMutex();
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	f006 f996 	bl	8007e7c <xQueueCreateMutex>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a16      	ldr	r2, [pc, #88]	@ (8001bac <MX_FREERTOS_Init+0x74>)
 8001b54:	6013      	str	r3, [r2, #0]

  /* Create Tasks */
  if (xTaskCreate(vImuTask, "ImuTask", 256, NULL, 1, &xImuTaskHandle) != pdPASS)
 8001b56:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <MX_FREERTOS_Init+0x78>)
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b64:	4913      	ldr	r1, [pc, #76]	@ (8001bb4 <MX_FREERTOS_Init+0x7c>)
 8001b66:	4814      	ldr	r0, [pc, #80]	@ (8001bb8 <MX_FREERTOS_Init+0x80>)
 8001b68:	f006 fcb4 	bl	80084d4 <xTaskCreate>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d004      	beq.n	8001b7c <MX_FREERTOS_Init+0x44>
  {
	  printf("IMU Task Creation Failed\r\n");
 8001b72:	4812      	ldr	r0, [pc, #72]	@ (8001bbc <MX_FREERTOS_Init+0x84>)
 8001b74:	f008 ffcc 	bl	800ab10 <puts>
	  Error_Handler();
 8001b78:	f000 fb76 	bl	8002268 <Error_Handler>
  }

  if (xTaskCreate(vLidarTask, "LidarTask", 512, NULL, 2, &xLidarTaskHandle) != pdPASS)
 8001b7c:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <MX_FREERTOS_Init+0x88>)
 8001b7e:	9301      	str	r3, [sp, #4]
 8001b80:	2302      	movs	r3, #2
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	2300      	movs	r3, #0
 8001b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b8a:	490e      	ldr	r1, [pc, #56]	@ (8001bc4 <MX_FREERTOS_Init+0x8c>)
 8001b8c:	480e      	ldr	r0, [pc, #56]	@ (8001bc8 <MX_FREERTOS_Init+0x90>)
 8001b8e:	f006 fca1 	bl	80084d4 <xTaskCreate>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d004      	beq.n	8001ba2 <MX_FREERTOS_Init+0x6a>
  {
	  printf("Lidar Task Creation Failed\r\n");
 8001b98:	480c      	ldr	r0, [pc, #48]	@ (8001bcc <MX_FREERTOS_Init+0x94>)
 8001b9a:	f008 ffb9 	bl	800ab10 <puts>
	  Error_Handler();
 8001b9e:	f000 fb63 	bl	8002268 <Error_Handler>
  }

  /* USER CODE END Init */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	200006dc 	.word	0x200006dc
 8001bac:	200006e0 	.word	0x200006e0
 8001bb0:	200006d8 	.word	0x200006d8
 8001bb4:	0800e738 	.word	0x0800e738
 8001bb8:	08001cd1 	.word	0x08001cd1
 8001bbc:	0800e740 	.word	0x0800e740
 8001bc0:	200006d4 	.word	0x200006d4
 8001bc4:	0800e75c 	.word	0x0800e75c
 8001bc8:	08001bd1 	.word	0x08001bd1
 8001bcc:	0800e768 	.word	0x0800e768

08001bd0 <vLidarTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vLidarTask */
void vLidarTask(void *pvParameters)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b0c0      	sub	sp, #256	@ 0x100
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vLidarTask */
    ydlidar_init(lidar_dma_buffer, LIDAR_DMA_BUFFER_SIZE);
 8001bd8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bdc:	4838      	ldr	r0, [pc, #224]	@ (8001cc0 <vLidarTask+0xf0>)
 8001bde:	f7ff fb91 	bl	8001304 <ydlidar_init>

  uint16_t old_pos = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
  static uint32_t last_check = 0;

  for(;;)
  {
    // 1. Process Incoming Data from DMA
    uint16_t pos = LIDAR_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8001be8:	4b36      	ldr	r3, [pc, #216]	@ (8001cc4 <vLidarTask+0xf4>)
 8001bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001bf8:	f8a7 30fc 	strh.w	r3, [r7, #252]	@ 0xfc

    if (pos != old_pos) {
 8001bfc:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 8001c00:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d02c      	beq.n	8001c62 <vLidarTask+0x92>
      if (pos > old_pos) {
 8001c08:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 8001c0c:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d90c      	bls.n	8001c2e <vLidarTask+0x5e>
        ydlidar_process_data(&lidar_dma_buffer[old_pos], pos - old_pos);
 8001c14:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c18:	4a29      	ldr	r2, [pc, #164]	@ (8001cc0 <vLidarTask+0xf0>)
 8001c1a:	1898      	adds	r0, r3, r2
 8001c1c:	f8b7 20fc 	ldrh.w	r2, [r7, #252]	@ 0xfc
 8001c20:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	4619      	mov	r1, r3
 8001c28:	f7ff fbae 	bl	8001388 <ydlidar_process_data>
 8001c2c:	e015      	b.n	8001c5a <vLidarTask+0x8a>
      } else {
        ydlidar_process_data(&lidar_dma_buffer[old_pos], LIDAR_DMA_BUFFER_SIZE - old_pos);
 8001c2e:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c32:	4a23      	ldr	r2, [pc, #140]	@ (8001cc0 <vLidarTask+0xf0>)
 8001c34:	441a      	add	r2, r3
 8001c36:	f8b7 30fe 	ldrh.w	r3, [r7, #254]	@ 0xfe
 8001c3a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4610      	mov	r0, r2
 8001c42:	f7ff fba1 	bl	8001388 <ydlidar_process_data>
        if (pos > 0) {
 8001c46:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d005      	beq.n	8001c5a <vLidarTask+0x8a>
            ydlidar_process_data(&lidar_dma_buffer[0], pos);
 8001c4e:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8001c52:	4619      	mov	r1, r3
 8001c54:	481a      	ldr	r0, [pc, #104]	@ (8001cc0 <vLidarTask+0xf0>)
 8001c56:	f7ff fb97 	bl	8001388 <ydlidar_process_data>
        }
      }
      old_pos = pos;
 8001c5a:	f8b7 30fc 	ldrh.w	r3, [r7, #252]	@ 0xfc
 8001c5e:	f8a7 30fe 	strh.w	r3, [r7, #254]	@ 0xfe
    }

    // 2. Object Detection (every 0.5s)
    if ((HAL_GetTick() - last_check) > 500) {
 8001c62:	f001 f8ef 	bl	8002e44 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <vLidarTask+0xf8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001c72:	d920      	bls.n	8001cb6 <vLidarTask+0xe6>
        LidarObject_t objects[MAX_LIDAR_OBJECTS];
        uint8_t count = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb

        // Wait for the UART to be free (Priority to Lidar)
        if (xSemaphoreTake(xUARTMutex, portMAX_DELAY) == pdTRUE) {
 8001c7a:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <vLidarTask+0xfc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c82:	4618      	mov	r0, r3
 8001c84:	f006 fa14 	bl	80080b0 <xQueueSemaphoreTake>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d10e      	bne.n	8001cac <vLidarTask+0xdc>
            ydlidar_detect_objects(objects, &count);
 8001c8e:	f107 02fb 	add.w	r2, r7, #251	@ 0xfb
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	4611      	mov	r1, r2
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fd9d 	bl	80017d8 <ydlidar_detect_objects>
            xSemaphoreGive(xUARTMutex);
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <vLidarTask+0xfc>)
 8001ca0:	6818      	ldr	r0, [r3, #0]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	f006 f900 	bl	8007eac <xQueueGenericSend>
        }

        last_check = HAL_GetTick();
 8001cac:	f001 f8ca 	bl	8002e44 <HAL_GetTick>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	4a05      	ldr	r2, [pc, #20]	@ (8001cc8 <vLidarTask+0xf8>)
 8001cb4:	6013      	str	r3, [r2, #0]
    }

    // Yield
    vTaskDelay(pdMS_TO_TICKS(10));
 8001cb6:	200a      	movs	r0, #10
 8001cb8:	f006 fd58 	bl	800876c <vTaskDelay>
  {
 8001cbc:	e794      	b.n	8001be8 <vLidarTask+0x18>
 8001cbe:	bf00      	nop
 8001cc0:	200006e4 	.word	0x200006e4
 8001cc4:	20000d04 	.word	0x20000d04
 8001cc8:	20000ae4 	.word	0x20000ae4
 8001ccc:	200006e0 	.word	0x200006e0

08001cd0 <vImuTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vImuTask */
void vImuTask(void *pvParameters)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vImuTask */
  // Initialization with Mutex Protection
  if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8001cd8:	4b45      	ldr	r3, [pc, #276]	@ (8001df0 <vImuTask+0x120>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f006 f9e5 	bl	80080b0 <xQueueSemaphoreTake>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d11a      	bne.n	8001d22 <vImuTask+0x52>
      if (ADXL343_Init(&hi2c1) != HAL_OK) {
 8001cec:	4841      	ldr	r0, [pc, #260]	@ (8001df4 <vImuTask+0x124>)
 8001cee:	f7ff f9f2 	bl	80010d6 <ADXL343_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <vImuTask+0x30>
          printf("IMU Init Failed\r\n");
 8001cf8:	483f      	ldr	r0, [pc, #252]	@ (8001df8 <vImuTask+0x128>)
 8001cfa:	f008 ff09 	bl	800ab10 <puts>
 8001cfe:	e009      	b.n	8001d14 <vImuTask+0x44>
      } else {
          ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8001d00:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8001d04:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001d08:	483a      	ldr	r0, [pc, #232]	@ (8001df4 <vImuTask+0x124>)
 8001d0a:	f7ff fa61 	bl	80011d0 <ADXL343_ConfigShock>
          printf("IMU Init OK\r\n");
 8001d0e:	483b      	ldr	r0, [pc, #236]	@ (8001dfc <vImuTask+0x12c>)
 8001d10:	f008 fefe 	bl	800ab10 <puts>
      }
      xSemaphoreGive(xI2C1Mutex);
 8001d14:	4b36      	ldr	r3, [pc, #216]	@ (8001df0 <vImuTask+0x120>)
 8001d16:	6818      	ldr	r0, [r3, #0]
 8001d18:	2300      	movs	r3, #0
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	f006 f8c5 	bl	8007eac <xQueueGenericSend>
  }

  adxl343_axes_t accel_data;
  uint8_t error_count = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	75fb      	strb	r3, [r7, #23]

  for(;;)
  {
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8001d26:	4b32      	ldr	r3, [pc, #200]	@ (8001df0 <vImuTask+0x120>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f006 f9be 	bl	80080b0 <xQueueSemaphoreTake>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d155      	bne.n	8001de6 <vImuTask+0x116>
        
        uint8_t shock_detected = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	75bb      	strb	r3, [r7, #22]
        HAL_StatusTypeDef status_read;

        // Read Axes
        status_read = ADXL343_ReadAxes(&hi2c1, &accel_data);
 8001d3e:	f107 0308 	add.w	r3, r7, #8
 8001d42:	4619      	mov	r1, r3
 8001d44:	482b      	ldr	r0, [pc, #172]	@ (8001df4 <vImuTask+0x124>)
 8001d46:	f7ff fa06 	bl	8001156 <ADXL343_ReadAxes>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	73fb      	strb	r3, [r7, #15]
        
        if (status_read != HAL_OK) {
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d003      	beq.n	8001d5c <vImuTask+0x8c>
            error_count++;
 8001d54:	7dfb      	ldrb	r3, [r7, #23]
 8001d56:	3301      	adds	r3, #1
 8001d58:	75fb      	strb	r3, [r7, #23]
 8001d5a:	e009      	b.n	8001d70 <vImuTask+0xa0>
        } else {
            error_count = 0;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	75fb      	strb	r3, [r7, #23]
            // Only check shock if bus is healthy
            if (ADXL343_CheckShock(&hi2c1)) {
 8001d60:	4824      	ldr	r0, [pc, #144]	@ (8001df4 <vImuTask+0x124>)
 8001d62:	f7ff fab3 	bl	80012cc <ADXL343_CheckShock>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <vImuTask+0xa0>
                shock_detected = 1;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	75bb      	strb	r3, [r7, #22]
            }
        }
        
        // Error Recovery
        if (error_count > 5) {
 8001d70:	7dfb      	ldrb	r3, [r7, #23]
 8001d72:	2b05      	cmp	r3, #5
 8001d74:	d916      	bls.n	8001da4 <vImuTask+0xd4>
            printf("IMU I2C Error. Resetting...\r\n");
 8001d76:	4822      	ldr	r0, [pc, #136]	@ (8001e00 <vImuTask+0x130>)
 8001d78:	f008 feca 	bl	800ab10 <puts>
            HAL_I2C_DeInit(&hi2c1);
 8001d7c:	481d      	ldr	r0, [pc, #116]	@ (8001df4 <vImuTask+0x124>)
 8001d7e:	f001 ff12 	bl	8003ba6 <HAL_I2C_DeInit>
            MX_I2C1_Init();
 8001d82:	f000 f925 	bl	8001fd0 <MX_I2C1_Init>
            HAL_Delay(10); // Short hardware delay
 8001d86:	200a      	movs	r0, #10
 8001d88:	f001 f868 	bl	8002e5c <HAL_Delay>
            ADXL343_Init(&hi2c1);
 8001d8c:	4819      	ldr	r0, [pc, #100]	@ (8001df4 <vImuTask+0x124>)
 8001d8e:	f7ff f9a2 	bl	80010d6 <ADXL343_Init>
            ADXL343_ConfigShock(&hi2c1, 3.5f, 10.0f);
 8001d92:	eef2 0a04 	vmov.f32	s1, #36	@ 0x41200000  10.0
 8001d96:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001d9a:	4816      	ldr	r0, [pc, #88]	@ (8001df4 <vImuTask+0x124>)
 8001d9c:	f7ff fa18 	bl	80011d0 <ADXL343_ConfigShock>
            error_count = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	75fb      	strb	r3, [r7, #23]
        }

        xSemaphoreGive(xI2C1Mutex);
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <vImuTask+0x120>)
 8001da6:	6818      	ldr	r0, [r3, #0]
 8001da8:	2300      	movs	r3, #0
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	f006 f87d 	bl	8007eac <xQueueGenericSend>

        if (shock_detected) {
 8001db2:	7dbb      	ldrb	r3, [r7, #22]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d016      	beq.n	8001de6 <vImuTask+0x116>
            for(int i=0; i<4; i++) {
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	e00a      	b.n	8001dd4 <vImuTask+0x104>
                HAL_GPIO_TogglePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin);
 8001dbe:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001dc2:	4810      	ldr	r0, [pc, #64]	@ (8001e04 <vImuTask+0x134>)
 8001dc4:	f001 fe3a 	bl	8003a3c <HAL_GPIO_TogglePin>
                vTaskDelay(pdMS_TO_TICKS(100)); // Use vTaskDelay instead of HAL_Delay
 8001dc8:	2064      	movs	r0, #100	@ 0x64
 8001dca:	f006 fccf 	bl	800876c <vTaskDelay>
            for(int i=0; i<4; i++) {
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	ddf1      	ble.n	8001dbe <vImuTask+0xee>
            }
            // Ensure LEDs are off at the end
            HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin | STATUS_CHAT_LED_Pin, GPIO_PIN_RESET);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001de0:	4808      	ldr	r0, [pc, #32]	@ (8001e04 <vImuTask+0x134>)
 8001de2:	f001 fe13 	bl	8003a0c <HAL_GPIO_WritePin>
        }
    }

    vTaskDelay(pdMS_TO_TICKS(100)); // 10Hz
 8001de6:	2064      	movs	r0, #100	@ 0x64
 8001de8:	f006 fcc0 	bl	800876c <vTaskDelay>
    if (xSemaphoreTake(xI2C1Mutex, portMAX_DELAY) == pdTRUE) {
 8001dec:	e79b      	b.n	8001d26 <vImuTask+0x56>
 8001dee:	bf00      	nop
 8001df0:	200006dc 	.word	0x200006dc
 8001df4:	20000ae8 	.word	0x20000ae8
 8001df8:	0800e784 	.word	0x0800e784
 8001dfc:	0800e798 	.word	0x0800e798
 8001e00:	0800e7a8 	.word	0x0800e7a8
 8001e04:	48000800 	.word	0x48000800

08001e08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001e0e:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e12:	4a11      	ldr	r2, [pc, #68]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e14:	f043 0304 	orr.w	r3, r3, #4
 8001e18:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e26:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e2a:	4a0b      	ldr	r2, [pc, #44]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	6493      	str	r3, [r2, #72]	@ 0x48
 8001e32:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <MX_DMA_Init+0x50>)
 8001e34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2105      	movs	r1, #5
 8001e42:	200b      	movs	r0, #11
 8001e44:	f001 f8e4 	bl	8003010 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e48:	200b      	movs	r0, #11
 8001e4a:	f001 f8fb 	bl	8003044 <HAL_NVIC_EnableIRQ>

}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000

08001e5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	@ 0x28
 8001e60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e62:	f107 0314 	add.w	r3, r7, #20
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	605a      	str	r2, [r3, #4]
 8001e6c:	609a      	str	r2, [r3, #8]
 8001e6e:	60da      	str	r2, [r3, #12]
 8001e70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e72:	4b53      	ldr	r3, [pc, #332]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e76:	4a52      	ldr	r2, [pc, #328]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e78:	f043 0304 	orr.w	r3, r3, #4
 8001e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7e:	4b50      	ldr	r3, [pc, #320]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e82:	f003 0304 	and.w	r3, r3, #4
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e8a:	4b4d      	ldr	r3, [pc, #308]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8e:	4a4c      	ldr	r2, [pc, #304]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e90:	f043 0320 	orr.w	r3, r3, #32
 8001e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e96:	4b4a      	ldr	r3, [pc, #296]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9a:	f003 0320 	and.w	r3, r3, #32
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ea2:	4b47      	ldr	r3, [pc, #284]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea6:	4a46      	ldr	r2, [pc, #280]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ea8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001eac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eae:	4b44      	ldr	r3, [pc, #272]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eba:	4b41      	ldr	r3, [pc, #260]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	4a40      	ldr	r2, [pc, #256]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	607b      	str	r3, [r7, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed6:	4a3a      	ldr	r2, [pc, #232]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ede:	4b38      	ldr	r3, [pc, #224]	@ (8001fc0 <MX_GPIO_Init+0x164>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin, GPIO_PIN_RESET);
 8001eea:	2200      	movs	r2, #0
 8001eec:	f44f 414c 	mov.w	r1, #52224	@ 0xcc00
 8001ef0:	4834      	ldr	r0, [pc, #208]	@ (8001fc4 <MX_GPIO_Init+0x168>)
 8001ef2:	f001 fd8b 	bl	8003a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin, GPIO_PIN_RESET);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f44f 4101 	mov.w	r1, #33024	@ 0x8100
 8001efc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f00:	f001 fd84 	bl	8003a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 8001f04:	2200      	movs	r2, #0
 8001f06:	21f8      	movs	r1, #248	@ 0xf8
 8001f08:	482f      	ldr	r0, [pc, #188]	@ (8001fc8 <MX_GPIO_Init+0x16c>)
 8001f0a:	f001 fd7f 	bl	8003a0c <HAL_GPIO_WritePin>
                          |TOF4_GPIO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STATUS_SOURIS_LED_Pin STATUS_CHAT_LED_Pin TOF2_XSHUT_Pin TOF3_XSHUT_Pin */
  GPIO_InitStruct.Pin = STATUS_SOURIS_LED_Pin|STATUS_CHAT_LED_Pin|TOF2_XSHUT_Pin|TOF3_XSHUT_Pin;
 8001f0e:	f44f 434c 	mov.w	r3, #52224	@ 0xcc00
 8001f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f14:	2301      	movs	r3, #1
 8001f16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f20:	f107 0314 	add.w	r3, r7, #20
 8001f24:	4619      	mov	r1, r3
 8001f26:	4827      	ldr	r0, [pc, #156]	@ (8001fc4 <MX_GPIO_Init+0x168>)
 8001f28:	f001 fb0c 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_RESET_Pin */
  GPIO_InitStruct.Pin = BOUTON_RESET_Pin;
 8001f2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_RESET_GPIO_Port, &GPIO_InitStruct);
 8001f3a:	f107 0314 	add.w	r3, r7, #20
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4822      	ldr	r0, [pc, #136]	@ (8001fcc <MX_GPIO_Init+0x170>)
 8001f42:	f001 faff 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT2_Pin ACC_INT1_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin|ACC_INT1_Pin;
 8001f46:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	4619      	mov	r1, r3
 8001f5a:	481b      	ldr	r0, [pc, #108]	@ (8001fc8 <MX_GPIO_Init+0x16c>)
 8001f5c:	f001 faf2 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTON_Chat_Souris_Pin */
  GPIO_InitStruct.Pin = BOUTON_Chat_Souris_Pin;
 8001f60:	2340      	movs	r3, #64	@ 0x40
 8001f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f64:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOUTON_Chat_Souris_GPIO_Port, &GPIO_InitStruct);
 8001f6e:	f107 0314 	add.w	r3, r7, #20
 8001f72:	4619      	mov	r1, r3
 8001f74:	4813      	ldr	r0, [pc, #76]	@ (8001fc4 <MX_GPIO_Init+0x168>)
 8001f76:	f001 fae5 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIDAR_M_CTR_Pin TOF1_XSHUT_Pin */
  GPIO_InitStruct.Pin = LIDAR_M_CTR_Pin|TOF1_XSHUT_Pin;
 8001f7a:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8001f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f80:	2301      	movs	r3, #1
 8001f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8c:	f107 0314 	add.w	r3, r7, #20
 8001f90:	4619      	mov	r1, r3
 8001f92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f96:	f001 fad5 	bl	8003544 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF4_XSHUT_Pin TOF1_GPIO_Pin TOF2_GPIO_Pin TOF3_GPIO_Pin
                           TOF4_GPIO_Pin */
  GPIO_InitStruct.Pin = TOF4_XSHUT_Pin|TOF1_GPIO_Pin|TOF2_GPIO_Pin|TOF3_GPIO_Pin
 8001f9a:	23f8      	movs	r3, #248	@ 0xf8
 8001f9c:	617b      	str	r3, [r7, #20]
                          |TOF4_GPIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4805      	ldr	r0, [pc, #20]	@ (8001fc8 <MX_GPIO_Init+0x16c>)
 8001fb2:	f001 fac7 	bl	8003544 <HAL_GPIO_Init>

}
 8001fb6:	bf00      	nop
 8001fb8:	3728      	adds	r7, #40	@ 0x28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	48000800 	.word	0x48000800
 8001fc8:	48000400 	.word	0x48000400
 8001fcc:	48001800 	.word	0x48001800

08001fd0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <MX_I2C1_Init+0x78>)
 8001fd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001fda:	4b1a      	ldr	r3, [pc, #104]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800204c <MX_I2C1_Init+0x7c>)
 8001fde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001fe0:	4b18      	ldr	r3, [pc, #96]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fe6:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fec:	4b15      	ldr	r3, [pc, #84]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ff2:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ff8:	4b12      	ldr	r3, [pc, #72]	@ (8002044 <MX_I2C1_Init+0x74>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ffe:	4b11      	ldr	r3, [pc, #68]	@ (8002044 <MX_I2C1_Init+0x74>)
 8002000:	2200      	movs	r2, #0
 8002002:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002004:	4b0f      	ldr	r3, [pc, #60]	@ (8002044 <MX_I2C1_Init+0x74>)
 8002006:	2200      	movs	r2, #0
 8002008:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800200a:	480e      	ldr	r0, [pc, #56]	@ (8002044 <MX_I2C1_Init+0x74>)
 800200c:	f001 fd30 	bl	8003a70 <HAL_I2C_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002016:	f000 f927 	bl	8002268 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800201a:	2100      	movs	r1, #0
 800201c:	4809      	ldr	r0, [pc, #36]	@ (8002044 <MX_I2C1_Init+0x74>)
 800201e:	f002 fae1 	bl	80045e4 <HAL_I2CEx_ConfigAnalogFilter>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002028:	f000 f91e 	bl	8002268 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800202c:	2100      	movs	r1, #0
 800202e:	4805      	ldr	r0, [pc, #20]	@ (8002044 <MX_I2C1_Init+0x74>)
 8002030:	f002 fb23 	bl	800467a <HAL_I2CEx_ConfigDigitalFilter>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800203a:	f000 f915 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000ae8 	.word	0x20000ae8
 8002048:	40005400 	.word	0x40005400
 800204c:	40b285c2 	.word	0x40b285c2

08002050 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b09a      	sub	sp, #104	@ 0x68
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002068:	f107 0310 	add.w	r3, r7, #16
 800206c:	2244      	movs	r2, #68	@ 0x44
 800206e:	2100      	movs	r1, #0
 8002070:	4618      	mov	r0, r3
 8002072:	f008 fe4f 	bl	800ad14 <memset>
  if(i2cHandle->Instance==I2C1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a1f      	ldr	r2, [pc, #124]	@ (80020f8 <HAL_I2C_MspInit+0xa8>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d136      	bne.n	80020ee <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002080:	2340      	movs	r3, #64	@ 0x40
 8002082:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002084:	2300      	movs	r3, #0
 8002086:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002088:	f107 0310 	add.w	r3, r7, #16
 800208c:	4618      	mov	r0, r3
 800208e:	f003 f951 	bl	8005334 <HAL_RCCEx_PeriphCLKConfig>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002098:	f000 f8e6 	bl	8002268 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209c:	4b17      	ldr	r3, [pc, #92]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 800209e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a0:	4a16      	ldr	r2, [pc, #88]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020a8:	4b14      	ldr	r3, [pc, #80]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 80020aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80020b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020b8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ba:	2312      	movs	r3, #18
 80020bc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020c6:	2304      	movs	r3, #4
 80020c8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020ce:	4619      	mov	r1, r3
 80020d0:	480b      	ldr	r0, [pc, #44]	@ (8002100 <HAL_I2C_MspInit+0xb0>)
 80020d2:	f001 fa37 	bl	8003544 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020d6:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 80020d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020da:	4a08      	ldr	r2, [pc, #32]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 80020dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80020e2:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <HAL_I2C_MspInit+0xac>)
 80020e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80020ee:	bf00      	nop
 80020f0:	3768      	adds	r7, #104	@ 0x68
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40005400 	.word	0x40005400
 80020fc:	40021000 	.word	0x40021000
 8002100:	48000400 	.word	0x48000400

08002104 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a0b      	ldr	r2, [pc, #44]	@ (8002140 <HAL_I2C_MspDeInit+0x3c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d10f      	bne.n	8002136 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002116:	4b0b      	ldr	r3, [pc, #44]	@ (8002144 <HAL_I2C_MspDeInit+0x40>)
 8002118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211a:	4a0a      	ldr	r2, [pc, #40]	@ (8002144 <HAL_I2C_MspDeInit+0x40>)
 800211c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002120:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002122:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002126:	4808      	ldr	r0, [pc, #32]	@ (8002148 <HAL_I2C_MspDeInit+0x44>)
 8002128:	f001 fb8e 	bl	8003848 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800212c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002130:	4805      	ldr	r0, [pc, #20]	@ (8002148 <HAL_I2C_MspDeInit+0x44>)
 8002132:	f001 fb89 	bl	8003848 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40005400 	.word	0x40005400
 8002144:	40021000 	.word	0x40021000
 8002148:	48000400 	.word	0x48000400

0800214c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002154:	1d39      	adds	r1, r7, #4
 8002156:	f04f 33ff 	mov.w	r3, #4294967295
 800215a:	2201      	movs	r2, #1
 800215c:	4803      	ldr	r0, [pc, #12]	@ (800216c <__io_putchar+0x20>)
 800215e:	f004 fc2f 	bl	80069c0 <HAL_UART_Transmit>
	return ch;
 8002162:	687b      	ldr	r3, [r7, #4]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000c70 	.word	0x20000c70

08002170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002174:	f000 fe3b 	bl	8002dee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002178:	f000 f818 	bl	80021ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800217c:	f7ff fe6e 	bl	8001e5c <MX_GPIO_Init>
  MX_DMA_Init();
 8002180:	f7ff fe42 	bl	8001e08 <MX_DMA_Init>
  MX_I2C1_Init();
 8002184:	f7ff ff24 	bl	8001fd0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002188:	f000 fc6a 	bl	8002a60 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800218c:	f000 fcb4 	bl	8002af8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8002190:	f000 fc1a 	bl	80029c8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002194:	f000 fa0c 	bl	80025b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002198:	f000 fa5e 	bl	8002658 <MX_TIM3_Init>
  MX_TIM4_Init();
 800219c:	f000 fad8 	bl	8002750 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80021a0:	f7ff fcca 	bl	8001b38 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80021a4:	f006 fb18 	bl	80087d8 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021a8:	bf00      	nop
 80021aa:	e7fd      	b.n	80021a8 <main+0x38>

080021ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b094      	sub	sp, #80	@ 0x50
 80021b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b2:	f107 0318 	add.w	r3, r7, #24
 80021b6:	2238      	movs	r2, #56	@ 0x38
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f008 fdaa 	bl	800ad14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
 80021cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80021ce:	2000      	movs	r0, #0
 80021d0:	f002 faa0 	bl	8004714 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021d4:	2302      	movs	r3, #2
 80021d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021de:	2340      	movs	r3, #64	@ 0x40
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021e2:	2302      	movs	r3, #2
 80021e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021e6:	2302      	movs	r3, #2
 80021e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80021ea:	2304      	movs	r3, #4
 80021ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80021ee:	2355      	movs	r3, #85	@ 0x55
 80021f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021f2:	2302      	movs	r3, #2
 80021f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80021f6:	2302      	movs	r3, #2
 80021f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80021fa:	2302      	movs	r3, #2
 80021fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021fe:	f107 0318 	add.w	r3, r7, #24
 8002202:	4618      	mov	r0, r3
 8002204:	f002 fb3a 	bl	800487c <HAL_RCC_OscConfig>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800220e:	f000 f82b 	bl	8002268 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002212:	230f      	movs	r3, #15
 8002214:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002216:	2303      	movs	r3, #3
 8002218:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002226:	1d3b      	adds	r3, r7, #4
 8002228:	2104      	movs	r1, #4
 800222a:	4618      	mov	r0, r3
 800222c:	f002 fe38 	bl	8004ea0 <HAL_RCC_ClockConfig>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002236:	f000 f817 	bl	8002268 <Error_Handler>
  }
}
 800223a:	bf00      	nop
 800223c:	3750      	adds	r7, #80	@ 0x50
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a04      	ldr	r2, [pc, #16]	@ (8002264 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d101      	bne.n	800225a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002256:	f000 fde3 	bl	8002e20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40012c00 	.word	0x40012c00

08002268 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800226c:	b672      	cpsid	i
}
 800226e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002270:	bf00      	nop
 8002272:	e7fd      	b.n	8002270 <Error_Handler+0x8>

08002274 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800227a:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_MspInit+0x50>)
 800227c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800227e:	4a11      	ldr	r2, [pc, #68]	@ (80022c4 <HAL_MspInit+0x50>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6613      	str	r3, [r2, #96]	@ 0x60
 8002286:	4b0f      	ldr	r3, [pc, #60]	@ (80022c4 <HAL_MspInit+0x50>)
 8002288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	607b      	str	r3, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002292:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <HAL_MspInit+0x50>)
 8002294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002296:	4a0b      	ldr	r2, [pc, #44]	@ (80022c4 <HAL_MspInit+0x50>)
 8002298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800229c:	6593      	str	r3, [r2, #88]	@ 0x58
 800229e:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_MspInit+0x50>)
 80022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	603b      	str	r3, [r7, #0]
 80022a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022aa:	2200      	movs	r2, #0
 80022ac:	210f      	movs	r1, #15
 80022ae:	f06f 0001 	mvn.w	r0, #1
 80022b2:	f000 fead 	bl	8003010 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80022b6:	f002 fad1 	bl	800485c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40021000 	.word	0x40021000

080022c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	@ 0x30
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80022d8:	4b2c      	ldr	r3, [pc, #176]	@ (800238c <HAL_InitTick+0xc4>)
 80022da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022dc:	4a2b      	ldr	r2, [pc, #172]	@ (800238c <HAL_InitTick+0xc4>)
 80022de:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022e2:	6613      	str	r3, [r2, #96]	@ 0x60
 80022e4:	4b29      	ldr	r3, [pc, #164]	@ (800238c <HAL_InitTick+0xc4>)
 80022e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022f0:	f107 020c 	add.w	r2, r7, #12
 80022f4:	f107 0310 	add.w	r3, r7, #16
 80022f8:	4611      	mov	r1, r2
 80022fa:	4618      	mov	r0, r3
 80022fc:	f002 ffa4 	bl	8005248 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002300:	f002 ff8c 	bl	800521c <HAL_RCC_GetPCLK2Freq>
 8002304:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002308:	4a21      	ldr	r2, [pc, #132]	@ (8002390 <HAL_InitTick+0xc8>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0c9b      	lsrs	r3, r3, #18
 8002310:	3b01      	subs	r3, #1
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002314:	4b1f      	ldr	r3, [pc, #124]	@ (8002394 <HAL_InitTick+0xcc>)
 8002316:	4a20      	ldr	r2, [pc, #128]	@ (8002398 <HAL_InitTick+0xd0>)
 8002318:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800231a:	4b1e      	ldr	r3, [pc, #120]	@ (8002394 <HAL_InitTick+0xcc>)
 800231c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002320:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002322:	4a1c      	ldr	r2, [pc, #112]	@ (8002394 <HAL_InitTick+0xcc>)
 8002324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002326:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002328:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <HAL_InitTick+0xcc>)
 800232a:	2200      	movs	r2, #0
 800232c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800232e:	4b19      	ldr	r3, [pc, #100]	@ (8002394 <HAL_InitTick+0xcc>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8002334:	4817      	ldr	r0, [pc, #92]	@ (8002394 <HAL_InitTick+0xcc>)
 8002336:	f003 f9ed 	bl	8005714 <HAL_TIM_Base_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002340:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002344:	2b00      	cmp	r3, #0
 8002346:	d11b      	bne.n	8002380 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002348:	4812      	ldr	r0, [pc, #72]	@ (8002394 <HAL_InitTick+0xcc>)
 800234a:	f003 fa45 	bl	80057d8 <HAL_TIM_Base_Start_IT>
 800234e:	4603      	mov	r3, r0
 8002350:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002354:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002358:	2b00      	cmp	r3, #0
 800235a:	d111      	bne.n	8002380 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800235c:	2019      	movs	r0, #25
 800235e:	f000 fe71 	bl	8003044 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2b0f      	cmp	r3, #15
 8002366:	d808      	bhi.n	800237a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8002368:	2200      	movs	r2, #0
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	2019      	movs	r0, #25
 800236e:	f000 fe4f 	bl	8003010 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002372:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <HAL_InitTick+0xd4>)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6013      	str	r3, [r2, #0]
 8002378:	e002      	b.n	8002380 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002380:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002384:	4618      	mov	r0, r3
 8002386:	3730      	adds	r7, #48	@ 0x30
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40021000 	.word	0x40021000
 8002390:	431bde83 	.word	0x431bde83
 8002394:	20000b3c 	.word	0x20000b3c
 8002398:	40012c00 	.word	0x40012c00
 800239c:	20000004 	.word	0x20000004

080023a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <NMI_Handler+0x4>

080023a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <MemManage_Handler+0x4>

080023b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <BusFault_Handler+0x4>

080023c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <UsageFault_Handler+0x4>

080023c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023dc:	4802      	ldr	r0, [pc, #8]	@ (80023e8 <DMA1_Channel1_IRQHandler+0x10>)
 80023de:	f000 ff62 	bl	80032a6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	20000e2c 	.word	0x20000e2c

080023ec <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023f0:	4802      	ldr	r0, [pc, #8]	@ (80023fc <TIM1_UP_TIM16_IRQHandler+0x10>)
 80023f2:	f003 fb58 	bl	8005aa6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000b3c 	.word	0x20000b3c

08002400 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return 1;
 8002404:	2301      	movs	r3, #1
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_kill>:

int _kill(int pid, int sig)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800241a:	f008 fd2b 	bl	800ae74 <__errno>
 800241e:	4603      	mov	r3, r0
 8002420:	2216      	movs	r2, #22
 8002422:	601a      	str	r2, [r3, #0]
  return -1;
 8002424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <_exit>:

void _exit (int status)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002438:	f04f 31ff 	mov.w	r1, #4294967295
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff ffe7 	bl	8002410 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002442:	bf00      	nop
 8002444:	e7fd      	b.n	8002442 <_exit+0x12>

08002446 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	e00a      	b.n	800246e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002458:	f3af 8000 	nop.w
 800245c:	4601      	mov	r1, r0
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	60ba      	str	r2, [r7, #8]
 8002464:	b2ca      	uxtb	r2, r1
 8002466:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	3301      	adds	r3, #1
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	697a      	ldr	r2, [r7, #20]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	429a      	cmp	r2, r3
 8002474:	dbf0      	blt.n	8002458 <_read+0x12>
  }

  return len;
 8002476:	687b      	ldr	r3, [r7, #4]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	e009      	b.n	80024a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	60ba      	str	r2, [r7, #8]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff fe56 	bl	800214c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3301      	adds	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	dbf1      	blt.n	8002492 <_write+0x12>
  }
  return len;
 80024ae:	687b      	ldr	r3, [r7, #4]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_close>:

int _close(int file)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024e0:	605a      	str	r2, [r3, #4]
  return 0;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_isatty>:

int _isatty(int file)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024f8:	2301      	movs	r3, #1
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002506:	b480      	push	{r7}
 8002508:	b085      	sub	sp, #20
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002528:	4a14      	ldr	r2, [pc, #80]	@ (800257c <_sbrk+0x5c>)
 800252a:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <_sbrk+0x60>)
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002534:	4b13      	ldr	r3, [pc, #76]	@ (8002584 <_sbrk+0x64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d102      	bne.n	8002542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800253c:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <_sbrk+0x64>)
 800253e:	4a12      	ldr	r2, [pc, #72]	@ (8002588 <_sbrk+0x68>)
 8002540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002542:	4b10      	ldr	r3, [pc, #64]	@ (8002584 <_sbrk+0x64>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	429a      	cmp	r2, r3
 800254e:	d207      	bcs.n	8002560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002550:	f008 fc90 	bl	800ae74 <__errno>
 8002554:	4603      	mov	r3, r0
 8002556:	220c      	movs	r2, #12
 8002558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
 800255e:	e009      	b.n	8002574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002560:	4b08      	ldr	r3, [pc, #32]	@ (8002584 <_sbrk+0x64>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002566:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <_sbrk+0x64>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4413      	add	r3, r2
 800256e:	4a05      	ldr	r2, [pc, #20]	@ (8002584 <_sbrk+0x64>)
 8002570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002572:	68fb      	ldr	r3, [r7, #12]
}
 8002574:	4618      	mov	r0, r3
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	20008000 	.word	0x20008000
 8002580:	00000400 	.word	0x00000400
 8002584:	20000b88 	.word	0x20000b88
 8002588:	20005f50 	.word	0x20005f50

0800258c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002590:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <SystemInit+0x20>)
 8002592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002596:	4a05      	ldr	r2, [pc, #20]	@ (80025ac <SystemInit+0x20>)
 8002598:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800259c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08c      	sub	sp, #48	@ 0x30
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80025b6:	f107 030c 	add.w	r3, r7, #12
 80025ba:	2224      	movs	r2, #36	@ 0x24
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f008 fba8 	bl	800ad14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	463b      	mov	r3, r7
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025ce:	4b21      	ldr	r3, [pc, #132]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80025d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80025e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025e4:	f04f 32ff 	mov.w	r2, #4294967295
 80025e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f0:	4b18      	ldr	r3, [pc, #96]	@ (8002654 <MX_TIM2_Init+0xa4>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025f6:	2301      	movs	r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025fa:	2300      	movs	r3, #0
 80025fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025fe:	2301      	movs	r3, #1
 8002600:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002602:	2300      	movs	r3, #0
 8002604:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800260e:	2301      	movs	r3, #1
 8002610:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002612:	2300      	movs	r3, #0
 8002614:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800261a:	f107 030c 	add.w	r3, r7, #12
 800261e:	4619      	mov	r1, r3
 8002620:	480c      	ldr	r0, [pc, #48]	@ (8002654 <MX_TIM2_Init+0xa4>)
 8002622:	f003 f99a 	bl	800595a <HAL_TIM_Encoder_Init>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800262c:	f7ff fe1c 	bl	8002268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002630:	2300      	movs	r3, #0
 8002632:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002638:	463b      	mov	r3, r7
 800263a:	4619      	mov	r1, r3
 800263c:	4805      	ldr	r0, [pc, #20]	@ (8002654 <MX_TIM2_Init+0xa4>)
 800263e:	f004 f84f 	bl	80066e0 <HAL_TIMEx_MasterConfigSynchronization>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002648:	f7ff fe0e 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800264c:	bf00      	nop
 800264e:	3730      	adds	r7, #48	@ 0x30
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000b8c 	.word	0x20000b8c

08002658 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08a      	sub	sp, #40	@ 0x28
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800265e:	f107 031c 	add.w	r3, r7, #28
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	605a      	str	r2, [r3, #4]
 8002668:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800266a:	463b      	mov	r3, r7
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
 8002678:	615a      	str	r2, [r3, #20]
 800267a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800267c:	4b32      	ldr	r3, [pc, #200]	@ (8002748 <MX_TIM3_Init+0xf0>)
 800267e:	4a33      	ldr	r2, [pc, #204]	@ (800274c <MX_TIM3_Init+0xf4>)
 8002680:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002682:	4b31      	ldr	r3, [pc, #196]	@ (8002748 <MX_TIM3_Init+0xf0>)
 8002684:	2200      	movs	r2, #0
 8002686:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002688:	4b2f      	ldr	r3, [pc, #188]	@ (8002748 <MX_TIM3_Init+0xf0>)
 800268a:	2200      	movs	r2, #0
 800268c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800268e:	4b2e      	ldr	r3, [pc, #184]	@ (8002748 <MX_TIM3_Init+0xf0>)
 8002690:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002694:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002696:	4b2c      	ldr	r3, [pc, #176]	@ (8002748 <MX_TIM3_Init+0xf0>)
 8002698:	2200      	movs	r2, #0
 800269a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800269c:	4b2a      	ldr	r3, [pc, #168]	@ (8002748 <MX_TIM3_Init+0xf0>)
 800269e:	2200      	movs	r2, #0
 80026a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80026a2:	4829      	ldr	r0, [pc, #164]	@ (8002748 <MX_TIM3_Init+0xf0>)
 80026a4:	f003 f902 	bl	80058ac <HAL_TIM_PWM_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80026ae:	f7ff fddb 	bl	8002268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b6:	2300      	movs	r3, #0
 80026b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026ba:	f107 031c 	add.w	r3, r7, #28
 80026be:	4619      	mov	r1, r3
 80026c0:	4821      	ldr	r0, [pc, #132]	@ (8002748 <MX_TIM3_Init+0xf0>)
 80026c2:	f004 f80d 	bl	80066e0 <HAL_TIMEx_MasterConfigSynchronization>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80026cc:	f7ff fdcc 	bl	8002268 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026d0:	2360      	movs	r3, #96	@ 0x60
 80026d2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026dc:	2300      	movs	r3, #0
 80026de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026e0:	463b      	mov	r3, r7
 80026e2:	2200      	movs	r2, #0
 80026e4:	4619      	mov	r1, r3
 80026e6:	4818      	ldr	r0, [pc, #96]	@ (8002748 <MX_TIM3_Init+0xf0>)
 80026e8:	f003 fb2c 	bl	8005d44 <HAL_TIM_PWM_ConfigChannel>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80026f2:	f7ff fdb9 	bl	8002268 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80026f6:	463b      	mov	r3, r7
 80026f8:	2204      	movs	r2, #4
 80026fa:	4619      	mov	r1, r3
 80026fc:	4812      	ldr	r0, [pc, #72]	@ (8002748 <MX_TIM3_Init+0xf0>)
 80026fe:	f003 fb21 	bl	8005d44 <HAL_TIM_PWM_ConfigChannel>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002708:	f7ff fdae 	bl	8002268 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800270c:	463b      	mov	r3, r7
 800270e:	2208      	movs	r2, #8
 8002710:	4619      	mov	r1, r3
 8002712:	480d      	ldr	r0, [pc, #52]	@ (8002748 <MX_TIM3_Init+0xf0>)
 8002714:	f003 fb16 	bl	8005d44 <HAL_TIM_PWM_ConfigChannel>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 800271e:	f7ff fda3 	bl	8002268 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002722:	463b      	mov	r3, r7
 8002724:	220c      	movs	r2, #12
 8002726:	4619      	mov	r1, r3
 8002728:	4807      	ldr	r0, [pc, #28]	@ (8002748 <MX_TIM3_Init+0xf0>)
 800272a:	f003 fb0b 	bl	8005d44 <HAL_TIM_PWM_ConfigChannel>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8002734:	f7ff fd98 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002738:	4803      	ldr	r0, [pc, #12]	@ (8002748 <MX_TIM3_Init+0xf0>)
 800273a:	f000 f8f1 	bl	8002920 <HAL_TIM_MspPostInit>

}
 800273e:	bf00      	nop
 8002740:	3728      	adds	r7, #40	@ 0x28
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000bd8 	.word	0x20000bd8
 800274c:	40000400 	.word	0x40000400

08002750 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b08c      	sub	sp, #48	@ 0x30
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002756:	f107 030c 	add.w	r3, r7, #12
 800275a:	2224      	movs	r2, #36	@ 0x24
 800275c:	2100      	movs	r1, #0
 800275e:	4618      	mov	r0, r3
 8002760:	f008 fad8 	bl	800ad14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002764:	463b      	mov	r3, r7
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]
 800276c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800276e:	4b21      	ldr	r3, [pc, #132]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 8002770:	4a21      	ldr	r2, [pc, #132]	@ (80027f8 <MX_TIM4_Init+0xa8>)
 8002772:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002774:	4b1f      	ldr	r3, [pc, #124]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 8002776:	2200      	movs	r2, #0
 8002778:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800277a:	4b1e      	ldr	r3, [pc, #120]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 800277c:	2200      	movs	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002780:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 8002782:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002786:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002788:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278e:	4b19      	ldr	r3, [pc, #100]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002794:	2301      	movs	r3, #1
 8002796:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002798:	2300      	movs	r3, #0
 800279a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800279c:	2301      	movs	r3, #1
 800279e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027a0:	2300      	movs	r3, #0
 80027a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80027a4:	2300      	movs	r3, #0
 80027a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027a8:	2300      	movs	r3, #0
 80027aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027ac:	2301      	movs	r3, #1
 80027ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027b0:	2300      	movs	r3, #0
 80027b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	4619      	mov	r1, r3
 80027be:	480d      	ldr	r0, [pc, #52]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 80027c0:	f003 f8cb 	bl	800595a <HAL_TIM_Encoder_Init>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80027ca:	f7ff fd4d 	bl	8002268 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ce:	2300      	movs	r3, #0
 80027d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027d6:	463b      	mov	r3, r7
 80027d8:	4619      	mov	r1, r3
 80027da:	4806      	ldr	r0, [pc, #24]	@ (80027f4 <MX_TIM4_Init+0xa4>)
 80027dc:	f003 ff80 	bl	80066e0 <HAL_TIMEx_MasterConfigSynchronization>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80027e6:	f7ff fd3f 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80027ea:	bf00      	nop
 80027ec:	3730      	adds	r7, #48	@ 0x30
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000c24 	.word	0x20000c24
 80027f8:	40000800 	.word	0x40000800

080027fc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08c      	sub	sp, #48	@ 0x30
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002804:	f107 031c 	add.w	r3, r7, #28
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800281c:	d129      	bne.n	8002872 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800281e:	4b2e      	ldr	r3, [pc, #184]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002822:	4a2d      	ldr	r2, [pc, #180]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6593      	str	r3, [r2, #88]	@ 0x58
 800282a:	4b2b      	ldr	r3, [pc, #172]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800282c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002836:	4b28      	ldr	r3, [pc, #160]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800283a:	4a27      	ldr	r2, [pc, #156]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002842:	4b25      	ldr	r3, [pc, #148]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC1_PH1_Pin|ENC1_PH2_Pin;
 800284e:	2303      	movs	r3, #3
 8002850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	2302      	movs	r3, #2
 8002854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285a:	2300      	movs	r3, #0
 800285c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800285e:	2301      	movs	r3, #1
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002862:	f107 031c 	add.w	r3, r7, #28
 8002866:	4619      	mov	r1, r3
 8002868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800286c:	f000 fe6a 	bl	8003544 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002870:	e02e      	b.n	80028d0 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a19      	ldr	r2, [pc, #100]	@ (80028dc <HAL_TIM_Encoder_MspInit+0xe0>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d129      	bne.n	80028d0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800287c:	4b16      	ldr	r3, [pc, #88]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800287e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002880:	4a15      	ldr	r2, [pc, #84]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002882:	f043 0304 	orr.w	r3, r3, #4
 8002886:	6593      	str	r3, [r2, #88]	@ 0x58
 8002888:	4b13      	ldr	r3, [pc, #76]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800288a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	613b      	str	r3, [r7, #16]
 8002892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002894:	4b10      	ldr	r3, [pc, #64]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002898:	4a0f      	ldr	r2, [pc, #60]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028a0:	4b0d      	ldr	r3, [pc, #52]	@ (80028d8 <HAL_TIM_Encoder_MspInit+0xdc>)
 80028a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_PH1_Pin|ENC2_PH2_Pin;
 80028ac:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80028b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b2:	2302      	movs	r3, #2
 80028b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ba:	2300      	movs	r3, #0
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80028be:	230a      	movs	r3, #10
 80028c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c2:	f107 031c 	add.w	r3, r7, #28
 80028c6:	4619      	mov	r1, r3
 80028c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028cc:	f000 fe3a 	bl	8003544 <HAL_GPIO_Init>
}
 80028d0:	bf00      	nop
 80028d2:	3730      	adds	r7, #48	@ 0x30
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	40000800 	.word	0x40000800

080028e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002918 <HAL_TIM_PWM_MspInit+0x38>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d10b      	bne.n	800290a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028f2:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <HAL_TIM_PWM_MspInit+0x3c>)
 80028f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f6:	4a09      	ldr	r2, [pc, #36]	@ (800291c <HAL_TIM_PWM_MspInit+0x3c>)
 80028f8:	f043 0302 	orr.w	r3, r3, #2
 80028fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80028fe:	4b07      	ldr	r3, [pc, #28]	@ (800291c <HAL_TIM_PWM_MspInit+0x3c>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800290a:	bf00      	nop
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40000400 	.word	0x40000400
 800291c:	40021000 	.word	0x40021000

08002920 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	@ 0x28
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a1f      	ldr	r2, [pc, #124]	@ (80029bc <HAL_TIM_MspPostInit+0x9c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d138      	bne.n	80029b4 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002946:	4a1e      	ldr	r2, [pc, #120]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800294e:	4b1c      	ldr	r3, [pc, #112]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 800295c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295e:	4a18      	ldr	r2, [pc, #96]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 8002960:	f043 0302 	orr.w	r3, r3, #2
 8002964:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002966:	4b16      	ldr	r3, [pc, #88]	@ (80029c0 <HAL_TIM_MspPostInit+0xa0>)
 8002968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM_Mot1_CH1_Pin|PWM_Mot1_CH2_Pin;
 8002972:	23c0      	movs	r3, #192	@ 0xc0
 8002974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2300      	movs	r3, #0
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002982:	2302      	movs	r3, #2
 8002984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002990:	f000 fdd8 	bl	8003544 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_Mot2_CH1_Pin|PWM_Mot2_CH2_Pin;
 8002994:	2303      	movs	r3, #3
 8002996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002998:	2302      	movs	r3, #2
 800299a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299c:	2300      	movs	r3, #0
 800299e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a0:	2300      	movs	r3, #0
 80029a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029a4:	2302      	movs	r3, #2
 80029a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a8:	f107 0314 	add.w	r3, r7, #20
 80029ac:	4619      	mov	r1, r3
 80029ae:	4805      	ldr	r0, [pc, #20]	@ (80029c4 <HAL_TIM_MspPostInit+0xa4>)
 80029b0:	f000 fdc8 	bl	8003544 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80029b4:	bf00      	nop
 80029b6:	3728      	adds	r7, #40	@ 0x28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40000400 	.word	0x40000400
 80029c0:	40021000 	.word	0x40021000
 80029c4:	48000400 	.word	0x48000400

080029c8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029cc:	4b22      	ldr	r3, [pc, #136]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029ce:	4a23      	ldr	r2, [pc, #140]	@ (8002a5c <MX_USART1_UART_Init+0x94>)
 80029d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029d2:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029da:	4b1f      	ldr	r3, [pc, #124]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029ee:	220c      	movs	r2, #12
 80029f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029f2:	4b19      	ldr	r3, [pc, #100]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f8:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029fe:	4b16      	ldr	r3, [pc, #88]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a04:	4b14      	ldr	r3, [pc, #80]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a0a:	4b13      	ldr	r3, [pc, #76]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a10:	4811      	ldr	r0, [pc, #68]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a12:	f003 ff2d 	bl	8006870 <HAL_UART_Init>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d001      	beq.n	8002a20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002a1c:	f7ff fc24 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a20:	2100      	movs	r1, #0
 8002a22:	480d      	ldr	r0, [pc, #52]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a24:	f004 ffd1 	bl	80079ca <HAL_UARTEx_SetTxFifoThreshold>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002a2e:	f7ff fc1b 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a32:	2100      	movs	r1, #0
 8002a34:	4808      	ldr	r0, [pc, #32]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a36:	f005 f806 	bl	8007a46 <HAL_UARTEx_SetRxFifoThreshold>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002a40:	f7ff fc12 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002a44:	4804      	ldr	r0, [pc, #16]	@ (8002a58 <MX_USART1_UART_Init+0x90>)
 8002a46:	f004 ff87 	bl	8007958 <HAL_UARTEx_DisableFifoMode>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002a50:	f7ff fc0a 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000c70 	.word	0x20000c70
 8002a5c:	40013800 	.word	0x40013800

08002a60 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a64:	4b22      	ldr	r3, [pc, #136]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a66:	4a23      	ldr	r2, [pc, #140]	@ (8002af4 <MX_USART2_UART_Init+0x94>)
 8002a68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a6a:	4b21      	ldr	r3, [pc, #132]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a72:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a78:	4b1d      	ldr	r3, [pc, #116]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8002a84:	4b1a      	ldr	r3, [pc, #104]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a86:	2204      	movs	r2, #4
 8002a88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a8a:	4b19      	ldr	r3, [pc, #100]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a90:	4b17      	ldr	r3, [pc, #92]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a96:	4b16      	ldr	r3, [pc, #88]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a9c:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002aa2:	4b13      	ldr	r3, [pc, #76]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002aa8:	4811      	ldr	r0, [pc, #68]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002aaa:	f003 ff31 	bl	8006910 <HAL_HalfDuplex_Init>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002ab4:	f7ff fbd8 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ab8:	2100      	movs	r1, #0
 8002aba:	480d      	ldr	r0, [pc, #52]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002abc:	f004 ff85 	bl	80079ca <HAL_UARTEx_SetTxFifoThreshold>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002ac6:	f7ff fbcf 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aca:	2100      	movs	r1, #0
 8002acc:	4808      	ldr	r0, [pc, #32]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002ace:	f004 ffba 	bl	8007a46 <HAL_UARTEx_SetRxFifoThreshold>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002ad8:	f7ff fbc6 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002adc:	4804      	ldr	r0, [pc, #16]	@ (8002af0 <MX_USART2_UART_Init+0x90>)
 8002ade:	f004 ff3b 	bl	8007958 <HAL_UARTEx_DisableFifoMode>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002ae8:	f7ff fbbe 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002aec:	bf00      	nop
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20000d04 	.word	0x20000d04
 8002af4:	40004400 	.word	0x40004400

08002af8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002afc:	4b22      	ldr	r3, [pc, #136]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002afe:	4a23      	ldr	r2, [pc, #140]	@ (8002b8c <MX_USART3_UART_Init+0x94>)
 8002b00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002b02:	4b21      	ldr	r3, [pc, #132]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002b08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002b10:	4b1d      	ldr	r3, [pc, #116]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002b16:	4b1c      	ldr	r3, [pc, #112]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b1e:	220c      	movs	r2, #12
 8002b20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b22:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b28:	4b17      	ldr	r3, [pc, #92]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b2e:	4b16      	ldr	r3, [pc, #88]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b34:	4b14      	ldr	r3, [pc, #80]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b3a:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b40:	4811      	ldr	r0, [pc, #68]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b42:	f003 fe95 	bl	8006870 <HAL_UART_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002b4c:	f7ff fb8c 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b50:	2100      	movs	r1, #0
 8002b52:	480d      	ldr	r0, [pc, #52]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b54:	f004 ff39 	bl	80079ca <HAL_UARTEx_SetTxFifoThreshold>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002b5e:	f7ff fb83 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b62:	2100      	movs	r1, #0
 8002b64:	4808      	ldr	r0, [pc, #32]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b66:	f004 ff6e 	bl	8007a46 <HAL_UARTEx_SetRxFifoThreshold>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002b70:	f7ff fb7a 	bl	8002268 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002b74:	4804      	ldr	r0, [pc, #16]	@ (8002b88 <MX_USART3_UART_Init+0x90>)
 8002b76:	f004 feef 	bl	8007958 <HAL_UARTEx_DisableFifoMode>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002b80:	f7ff fb72 	bl	8002268 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b84:	bf00      	nop
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	20000d98 	.word	0x20000d98
 8002b8c:	40004800 	.word	0x40004800

08002b90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b09e      	sub	sp, #120	@ 0x78
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b98:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	605a      	str	r2, [r3, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	60da      	str	r2, [r3, #12]
 8002ba6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ba8:	f107 0320 	add.w	r3, r7, #32
 8002bac:	2244      	movs	r2, #68	@ 0x44
 8002bae:	2100      	movs	r1, #0
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f008 f8af 	bl	800ad14 <memset>
  if(uartHandle->Instance==USART1)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a71      	ldr	r2, [pc, #452]	@ (8002d80 <HAL_UART_MspInit+0x1f0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d138      	bne.n	8002c32 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc8:	f107 0320 	add.w	r3, r7, #32
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f002 fbb1 	bl	8005334 <HAL_RCCEx_PeriphCLKConfig>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002bd8:	f7ff fb46 	bl	8002268 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bdc:	4b69      	ldr	r3, [pc, #420]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002bde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be0:	4a68      	ldr	r2, [pc, #416]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002be6:	6613      	str	r3, [r2, #96]	@ 0x60
 8002be8:	4b66      	ldr	r3, [pc, #408]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf4:	4b63      	ldr	r3, [pc, #396]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf8:	4a62      	ldr	r2, [pc, #392]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002bfa:	f043 0301 	orr.w	r3, r3, #1
 8002bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c00:	4b60      	ldr	r3, [pc, #384]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	61bb      	str	r3, [r7, #24]
 8002c0a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002c0c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002c10:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	2302      	movs	r3, #2
 8002c14:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c1e:	2307      	movs	r3, #7
 8002c20:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c22:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002c26:	4619      	mov	r1, r3
 8002c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c2c:	f000 fc8a 	bl	8003544 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002c30:	e0a2      	b.n	8002d78 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART2)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a54      	ldr	r2, [pc, #336]	@ (8002d88 <HAL_UART_MspInit+0x1f8>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d161      	bne.n	8002d00 <HAL_UART_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c40:	2300      	movs	r3, #0
 8002c42:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c44:	f107 0320 	add.w	r3, r7, #32
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f002 fb73 	bl	8005334 <HAL_RCCEx_PeriphCLKConfig>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8002c54:	f7ff fb08 	bl	8002268 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c58:	4b4a      	ldr	r3, [pc, #296]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5c:	4a49      	ldr	r2, [pc, #292]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c62:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c64:	4b47      	ldr	r3, [pc, #284]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6c:	617b      	str	r3, [r7, #20]
 8002c6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c70:	4b44      	ldr	r3, [pc, #272]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c74:	4a43      	ldr	r2, [pc, #268]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c7c:	4b41      	ldr	r3, [pc, #260]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8002c88:	2304      	movs	r3, #4
 8002c8a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c8c:	2312      	movs	r3, #18
 8002c8e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c94:	2300      	movs	r3, #0
 8002c96:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c98:	2307      	movs	r3, #7
 8002c9a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8002c9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ca6:	f000 fc4d 	bl	8003544 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8002caa:	4b38      	ldr	r3, [pc, #224]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cac:	4a38      	ldr	r2, [pc, #224]	@ (8002d90 <HAL_UART_MspInit+0x200>)
 8002cae:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002cb0:	4b36      	ldr	r3, [pc, #216]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cb2:	221a      	movs	r2, #26
 8002cb4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cb6:	4b35      	ldr	r3, [pc, #212]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cbc:	4b33      	ldr	r3, [pc, #204]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cc2:	4b32      	ldr	r3, [pc, #200]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cc4:	2280      	movs	r2, #128	@ 0x80
 8002cc6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cc8:	4b30      	ldr	r3, [pc, #192]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cce:	4b2f      	ldr	r3, [pc, #188]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002cda:	4b2c      	ldr	r3, [pc, #176]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ce0:	482a      	ldr	r0, [pc, #168]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002ce2:	f000 f9bd 	bl	8003060 <HAL_DMA_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8002cec:	f7ff fabc 	bl	8002268 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a26      	ldr	r2, [pc, #152]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002cf8:	4a24      	ldr	r2, [pc, #144]	@ (8002d8c <HAL_UART_MspInit+0x1fc>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002cfe:	e03b      	b.n	8002d78 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a23      	ldr	r2, [pc, #140]	@ (8002d94 <HAL_UART_MspInit+0x204>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d136      	bne.n	8002d78 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002d0a:	2304      	movs	r3, #4
 8002d0c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d12:	f107 0320 	add.w	r3, r7, #32
 8002d16:	4618      	mov	r0, r3
 8002d18:	f002 fb0c 	bl	8005334 <HAL_RCCEx_PeriphCLKConfig>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <HAL_UART_MspInit+0x196>
      Error_Handler();
 8002d22:	f7ff faa1 	bl	8002268 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d26:	4b17      	ldr	r3, [pc, #92]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	4a16      	ldr	r2, [pc, #88]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d30:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d32:	4b14      	ldr	r3, [pc, #80]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3e:	4b11      	ldr	r3, [pc, #68]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d42:	4a10      	ldr	r2, [pc, #64]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d44:	f043 0302 	orr.w	r3, r3, #2
 8002d48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d84 <HAL_UART_MspInit+0x1f4>)
 8002d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Bluetooth_TX_Pin|Bluetooth_RX_Pin;
 8002d56:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d5a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d64:	2300      	movs	r3, #0
 8002d66:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d68:	2307      	movs	r3, #7
 8002d6a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d6c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d70:	4619      	mov	r1, r3
 8002d72:	4809      	ldr	r0, [pc, #36]	@ (8002d98 <HAL_UART_MspInit+0x208>)
 8002d74:	f000 fbe6 	bl	8003544 <HAL_GPIO_Init>
}
 8002d78:	bf00      	nop
 8002d7a:	3778      	adds	r7, #120	@ 0x78
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40013800 	.word	0x40013800
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40004400 	.word	0x40004400
 8002d8c:	20000e2c 	.word	0x20000e2c
 8002d90:	40020008 	.word	0x40020008
 8002d94:	40004800 	.word	0x40004800
 8002d98:	48000400 	.word	0x48000400

08002d9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d9c:	480d      	ldr	r0, [pc, #52]	@ (8002dd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002da0:	f7ff fbf4 	bl	800258c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002da4:	480c      	ldr	r0, [pc, #48]	@ (8002dd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002da6:	490d      	ldr	r1, [pc, #52]	@ (8002ddc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002da8:	4a0d      	ldr	r2, [pc, #52]	@ (8002de0 <LoopForever+0xe>)
  movs r3, #0
 8002daa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002dac:	e002      	b.n	8002db4 <LoopCopyDataInit>

08002dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db2:	3304      	adds	r3, #4

08002db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002db8:	d3f9      	bcc.n	8002dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dba:	4a0a      	ldr	r2, [pc, #40]	@ (8002de4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002dbc:	4c0a      	ldr	r4, [pc, #40]	@ (8002de8 <LoopForever+0x16>)
  movs r3, #0
 8002dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc0:	e001      	b.n	8002dc6 <LoopFillZerobss>

08002dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc4:	3204      	adds	r2, #4

08002dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dc8:	d3fb      	bcc.n	8002dc2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002dca:	f008 f859 	bl	800ae80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002dce:	f7ff f9cf 	bl	8002170 <main>

08002dd2 <LoopForever>:

LoopForever:
    b LoopForever
 8002dd2:	e7fe      	b.n	8002dd2 <LoopForever>
  ldr   r0, =_estack
 8002dd4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002dd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ddc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002de0:	0800ec6c 	.word	0x0800ec6c
  ldr r2, =_sbss
 8002de4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002de8:	20005f50 	.word	0x20005f50

08002dec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002dec:	e7fe      	b.n	8002dec <ADC1_2_IRQHandler>

08002dee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002df8:	2003      	movs	r0, #3
 8002dfa:	f000 f8fe 	bl	8002ffa <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dfe:	200f      	movs	r0, #15
 8002e00:	f7ff fa62 	bl	80022c8 <HAL_InitTick>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d002      	beq.n	8002e10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	71fb      	strb	r3, [r7, #7]
 8002e0e:	e001      	b.n	8002e14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e10:	f7ff fa30 	bl	8002274 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e14:	79fb      	ldrb	r3, [r7, #7]

}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e24:	4b05      	ldr	r3, [pc, #20]	@ (8002e3c <HAL_IncTick+0x1c>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <HAL_IncTick+0x20>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	4a03      	ldr	r2, [pc, #12]	@ (8002e3c <HAL_IncTick+0x1c>)
 8002e30:	6013      	str	r3, [r2, #0]
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	20000e8c 	.word	0x20000e8c
 8002e40:	20000008 	.word	0x20000008

08002e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  return uwTick;
 8002e48:	4b03      	ldr	r3, [pc, #12]	@ (8002e58 <HAL_GetTick+0x14>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	20000e8c 	.word	0x20000e8c

08002e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e64:	f7ff ffee 	bl	8002e44 <HAL_GetTick>
 8002e68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e74:	d004      	beq.n	8002e80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e76:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <HAL_Delay+0x40>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e80:	bf00      	nop
 8002e82:	f7ff ffdf 	bl	8002e44 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d8f7      	bhi.n	8002e82 <HAL_Delay+0x26>
  {
  }
}
 8002e92:	bf00      	nop
 8002e94:	bf00      	nop
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	20000008 	.word	0x20000008

08002ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ed2:	4a04      	ldr	r2, [pc, #16]	@ (8002ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	60d3      	str	r3, [r2, #12]
}
 8002ed8:	bf00      	nop
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	e000ed00 	.word	0xe000ed00

08002ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eec:	4b04      	ldr	r3, [pc, #16]	@ (8002f00 <__NVIC_GetPriorityGrouping+0x18>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	0a1b      	lsrs	r3, r3, #8
 8002ef2:	f003 0307 	and.w	r3, r3, #7
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	e000ed00 	.word	0xe000ed00

08002f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	db0b      	blt.n	8002f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f16:	79fb      	ldrb	r3, [r7, #7]
 8002f18:	f003 021f 	and.w	r2, r3, #31
 8002f1c:	4907      	ldr	r1, [pc, #28]	@ (8002f3c <__NVIC_EnableIRQ+0x38>)
 8002f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f22:	095b      	lsrs	r3, r3, #5
 8002f24:	2001      	movs	r0, #1
 8002f26:	fa00 f202 	lsl.w	r2, r0, r2
 8002f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	e000e100 	.word	0xe000e100

08002f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	4603      	mov	r3, r0
 8002f48:	6039      	str	r1, [r7, #0]
 8002f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	db0a      	blt.n	8002f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	490c      	ldr	r1, [pc, #48]	@ (8002f8c <__NVIC_SetPriority+0x4c>)
 8002f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5e:	0112      	lsls	r2, r2, #4
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	440b      	add	r3, r1
 8002f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f68:	e00a      	b.n	8002f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	4908      	ldr	r1, [pc, #32]	@ (8002f90 <__NVIC_SetPriority+0x50>)
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	f003 030f 	and.w	r3, r3, #15
 8002f76:	3b04      	subs	r3, #4
 8002f78:	0112      	lsls	r2, r2, #4
 8002f7a:	b2d2      	uxtb	r2, r2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	761a      	strb	r2, [r3, #24]
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	e000e100 	.word	0xe000e100
 8002f90:	e000ed00 	.word	0xe000ed00

08002f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b089      	sub	sp, #36	@ 0x24
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f1c3 0307 	rsb	r3, r3, #7
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	bf28      	it	cs
 8002fb2:	2304      	movcs	r3, #4
 8002fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	3304      	adds	r3, #4
 8002fba:	2b06      	cmp	r3, #6
 8002fbc:	d902      	bls.n	8002fc4 <NVIC_EncodePriority+0x30>
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	3b03      	subs	r3, #3
 8002fc2:	e000      	b.n	8002fc6 <NVIC_EncodePriority+0x32>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd2:	43da      	mvns	r2, r3
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	401a      	ands	r2, r3
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe6:	43d9      	mvns	r1, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fec:	4313      	orrs	r3, r2
         );
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3724      	adds	r7, #36	@ 0x24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr

08002ffa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff ff4c 	bl	8002ea0 <__NVIC_SetPriorityGrouping>
}
 8003008:	bf00      	nop
 800300a:	3708      	adds	r7, #8
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b086      	sub	sp, #24
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800301e:	f7ff ff63 	bl	8002ee8 <__NVIC_GetPriorityGrouping>
 8003022:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	6978      	ldr	r0, [r7, #20]
 800302a:	f7ff ffb3 	bl	8002f94 <NVIC_EncodePriority>
 800302e:	4602      	mov	r2, r0
 8003030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff ff82 	bl	8002f40 <__NVIC_SetPriority>
}
 800303c:	bf00      	nop
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff ff56 	bl	8002f04 <__NVIC_EnableIRQ>
}
 8003058:	bf00      	nop
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e08d      	b.n	800318e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	4b47      	ldr	r3, [pc, #284]	@ (8003198 <HAL_DMA_Init+0x138>)
 800307a:	429a      	cmp	r2, r3
 800307c:	d80f      	bhi.n	800309e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	4b45      	ldr	r3, [pc, #276]	@ (800319c <HAL_DMA_Init+0x13c>)
 8003086:	4413      	add	r3, r2
 8003088:	4a45      	ldr	r2, [pc, #276]	@ (80031a0 <HAL_DMA_Init+0x140>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	091b      	lsrs	r3, r3, #4
 8003090:	009a      	lsls	r2, r3, #2
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a42      	ldr	r2, [pc, #264]	@ (80031a4 <HAL_DMA_Init+0x144>)
 800309a:	641a      	str	r2, [r3, #64]	@ 0x40
 800309c:	e00e      	b.n	80030bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	4b40      	ldr	r3, [pc, #256]	@ (80031a8 <HAL_DMA_Init+0x148>)
 80030a6:	4413      	add	r3, r2
 80030a8:	4a3d      	ldr	r2, [pc, #244]	@ (80031a0 <HAL_DMA_Init+0x140>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	009a      	lsls	r2, r3, #2
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a3c      	ldr	r2, [pc, #240]	@ (80031ac <HAL_DMA_Init+0x14c>)
 80030ba:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80030d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	4313      	orrs	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f9b6 	bl	8003480 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800311c:	d102      	bne.n	8003124 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003138:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d010      	beq.n	8003164 <HAL_DMA_Init+0x104>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b04      	cmp	r3, #4
 8003148:	d80c      	bhi.n	8003164 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f9d6 	bl	80034fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	e008      	b.n	8003176 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	40020407 	.word	0x40020407
 800319c:	bffdfff8 	.word	0xbffdfff8
 80031a0:	cccccccd 	.word	0xcccccccd
 80031a4:	40020000 	.word	0x40020000
 80031a8:	bffdfbf8 	.word	0xbffdfbf8
 80031ac:	40020400 	.word	0x40020400

080031b0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
 80031bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_DMA_Start_IT+0x20>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e066      	b.n	800329e <HAL_DMA_Start_IT+0xee>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d155      	bne.n	8003290 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0201 	bic.w	r2, r2, #1
 8003200:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	68b9      	ldr	r1, [r7, #8]
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 f8fb 	bl	8003404 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 020e 	orr.w	r2, r2, #14
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	e00f      	b.n	8003248 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f022 0204 	bic.w	r2, r2, #4
 8003236:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 020a 	orr.w	r2, r2, #10
 8003246:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d007      	beq.n	8003266 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003260:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003264:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326a:	2b00      	cmp	r3, #0
 800326c:	d007      	beq.n	800327e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003278:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800327c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	e005      	b.n	800329c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003298:	2302      	movs	r3, #2
 800329a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800329c:	7dfb      	ldrb	r3, [r7, #23]
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b084      	sub	sp, #16
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c2:	f003 031f 	and.w	r3, r3, #31
 80032c6:	2204      	movs	r2, #4
 80032c8:	409a      	lsls	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	4013      	ands	r3, r2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d026      	beq.n	8003320 <HAL_DMA_IRQHandler+0x7a>
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d021      	beq.n	8003320 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0320 	and.w	r3, r3, #32
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d107      	bne.n	80032fa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0204 	bic.w	r2, r2, #4
 80032f8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fe:	f003 021f 	and.w	r2, r3, #31
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003306:	2104      	movs	r1, #4
 8003308:	fa01 f202 	lsl.w	r2, r1, r2
 800330c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	2b00      	cmp	r3, #0
 8003314:	d071      	beq.n	80033fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800331e:	e06c      	b.n	80033fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	2202      	movs	r2, #2
 800332a:	409a      	lsls	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4013      	ands	r3, r2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d02e      	beq.n	8003392 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d029      	beq.n	8003392 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0320 	and.w	r3, r3, #32
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10b      	bne.n	8003364 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f022 020a 	bic.w	r2, r2, #10
 800335a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003368:	f003 021f 	and.w	r2, r3, #31
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	2102      	movs	r1, #2
 8003372:	fa01 f202 	lsl.w	r2, r1, r2
 8003376:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d038      	beq.n	80033fa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003390:	e033      	b.n	80033fa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	f003 031f 	and.w	r3, r3, #31
 800339a:	2208      	movs	r2, #8
 800339c:	409a      	lsls	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4013      	ands	r3, r2
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d02a      	beq.n	80033fc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d025      	beq.n	80033fc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 020e 	bic.w	r2, r2, #14
 80033be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c4:	f003 021f 	and.w	r2, r3, #31
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	2101      	movs	r1, #1
 80033ce:	fa01 f202 	lsl.w	r2, r1, r2
 80033d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2201      	movs	r2, #1
 80033d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d004      	beq.n	80033fc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80033fa:	bf00      	nop
 80033fc:	bf00      	nop
}
 80033fe:	3710      	adds	r7, #16
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800341a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003420:	2b00      	cmp	r3, #0
 8003422:	d004      	beq.n	800342e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003428:	68fa      	ldr	r2, [r7, #12]
 800342a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800342c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	f003 021f 	and.w	r2, r3, #31
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	2101      	movs	r1, #1
 800343c:	fa01 f202 	lsl.w	r2, r1, r2
 8003440:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	2b10      	cmp	r3, #16
 8003450:	d108      	bne.n	8003464 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003462:	e007      	b.n	8003474 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68ba      	ldr	r2, [r7, #8]
 800346a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	60da      	str	r2, [r3, #12]
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003480:	b480      	push	{r7}
 8003482:	b087      	sub	sp, #28
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	461a      	mov	r2, r3
 800348e:	4b16      	ldr	r3, [pc, #88]	@ (80034e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003490:	429a      	cmp	r2, r3
 8003492:	d802      	bhi.n	800349a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003494:	4b15      	ldr	r3, [pc, #84]	@ (80034ec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	e001      	b.n	800349e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800349a:	4b15      	ldr	r3, [pc, #84]	@ (80034f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800349c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	3b08      	subs	r3, #8
 80034aa:	4a12      	ldr	r2, [pc, #72]	@ (80034f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80034ac:	fba2 2303 	umull	r2, r3, r2, r3
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b8:	089b      	lsrs	r3, r3, #2
 80034ba:	009a      	lsls	r2, r3, #2
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4413      	add	r3, r2
 80034c0:	461a      	mov	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a0b      	ldr	r2, [pc, #44]	@ (80034f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80034ca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f003 031f 	and.w	r3, r3, #31
 80034d2:	2201      	movs	r2, #1
 80034d4:	409a      	lsls	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80034da:	bf00      	nop
 80034dc:	371c      	adds	r7, #28
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40020407 	.word	0x40020407
 80034ec:	40020800 	.word	0x40020800
 80034f0:	40020820 	.word	0x40020820
 80034f4:	cccccccd 	.word	0xcccccccd
 80034f8:	40020880 	.word	0x40020880

080034fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	b2db      	uxtb	r3, r3
 800350a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800350c:	68fa      	ldr	r2, [r7, #12]
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	461a      	mov	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a08      	ldr	r2, [pc, #32]	@ (8003540 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800351e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	3b01      	subs	r3, #1
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	2201      	movs	r2, #1
 800352a:	409a      	lsls	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	1000823f 	.word	0x1000823f
 8003540:	40020940 	.word	0x40020940

08003544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003544:	b480      	push	{r7}
 8003546:	b087      	sub	sp, #28
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003552:	e15a      	b.n	800380a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	2101      	movs	r1, #1
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	4013      	ands	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 814c 	beq.w	8003804 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d005      	beq.n	8003584 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003580:	2b02      	cmp	r3, #2
 8003582:	d130      	bne.n	80035e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	2203      	movs	r2, #3
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4013      	ands	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	693a      	ldr	r2, [r7, #16]
 80035b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035ba:	2201      	movs	r2, #1
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	fa02 f303 	lsl.w	r3, r2, r3
 80035c2:	43db      	mvns	r3, r3
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4013      	ands	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	091b      	lsrs	r3, r3, #4
 80035d0:	f003 0201 	and.w	r2, r3, #1
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d017      	beq.n	8003622 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	2203      	movs	r2, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4013      	ands	r3, r2
 8003608:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	693a      	ldr	r2, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d123      	bne.n	8003676 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	08da      	lsrs	r2, r3, #3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3208      	adds	r2, #8
 8003636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800363a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	220f      	movs	r2, #15
 8003646:	fa02 f303 	lsl.w	r3, r2, r3
 800364a:	43db      	mvns	r3, r3
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691a      	ldr	r2, [r3, #16]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	08da      	lsrs	r2, r3, #3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3208      	adds	r2, #8
 8003670:	6939      	ldr	r1, [r7, #16]
 8003672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	2203      	movs	r2, #3
 8003682:	fa02 f303 	lsl.w	r3, r2, r3
 8003686:	43db      	mvns	r3, r3
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4013      	ands	r3, r2
 800368c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0203 	and.w	r2, r3, #3
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	fa02 f303 	lsl.w	r3, r2, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f000 80a6 	beq.w	8003804 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b8:	4b5b      	ldr	r3, [pc, #364]	@ (8003828 <HAL_GPIO_Init+0x2e4>)
 80036ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036bc:	4a5a      	ldr	r2, [pc, #360]	@ (8003828 <HAL_GPIO_Init+0x2e4>)
 80036be:	f043 0301 	orr.w	r3, r3, #1
 80036c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80036c4:	4b58      	ldr	r3, [pc, #352]	@ (8003828 <HAL_GPIO_Init+0x2e4>)
 80036c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	60bb      	str	r3, [r7, #8]
 80036ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d0:	4a56      	ldr	r2, [pc, #344]	@ (800382c <HAL_GPIO_Init+0x2e8>)
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	089b      	lsrs	r3, r3, #2
 80036d6:	3302      	adds	r3, #2
 80036d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	220f      	movs	r2, #15
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4013      	ands	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80036fa:	d01f      	beq.n	800373c <HAL_GPIO_Init+0x1f8>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	4a4c      	ldr	r2, [pc, #304]	@ (8003830 <HAL_GPIO_Init+0x2ec>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d019      	beq.n	8003738 <HAL_GPIO_Init+0x1f4>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a4b      	ldr	r2, [pc, #300]	@ (8003834 <HAL_GPIO_Init+0x2f0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d013      	beq.n	8003734 <HAL_GPIO_Init+0x1f0>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a4a      	ldr	r2, [pc, #296]	@ (8003838 <HAL_GPIO_Init+0x2f4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d00d      	beq.n	8003730 <HAL_GPIO_Init+0x1ec>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a49      	ldr	r2, [pc, #292]	@ (800383c <HAL_GPIO_Init+0x2f8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d007      	beq.n	800372c <HAL_GPIO_Init+0x1e8>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a48      	ldr	r2, [pc, #288]	@ (8003840 <HAL_GPIO_Init+0x2fc>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d101      	bne.n	8003728 <HAL_GPIO_Init+0x1e4>
 8003724:	2305      	movs	r3, #5
 8003726:	e00a      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 8003728:	2306      	movs	r3, #6
 800372a:	e008      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 800372c:	2304      	movs	r3, #4
 800372e:	e006      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 8003730:	2303      	movs	r3, #3
 8003732:	e004      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 8003734:	2302      	movs	r3, #2
 8003736:	e002      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <HAL_GPIO_Init+0x1fa>
 800373c:	2300      	movs	r3, #0
 800373e:	697a      	ldr	r2, [r7, #20]
 8003740:	f002 0203 	and.w	r2, r2, #3
 8003744:	0092      	lsls	r2, r2, #2
 8003746:	4093      	lsls	r3, r2
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800374e:	4937      	ldr	r1, [pc, #220]	@ (800382c <HAL_GPIO_Init+0x2e8>)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	3302      	adds	r3, #2
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800375c:	4b39      	ldr	r3, [pc, #228]	@ (8003844 <HAL_GPIO_Init+0x300>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	43db      	mvns	r3, r3
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003780:	4a30      	ldr	r2, [pc, #192]	@ (8003844 <HAL_GPIO_Init+0x300>)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003786:	4b2f      	ldr	r3, [pc, #188]	@ (8003844 <HAL_GPIO_Init+0x300>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037aa:	4a26      	ldr	r2, [pc, #152]	@ (8003844 <HAL_GPIO_Init+0x300>)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80037b0:	4b24      	ldr	r3, [pc, #144]	@ (8003844 <HAL_GPIO_Init+0x300>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003844 <HAL_GPIO_Init+0x300>)
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80037da:	4b1a      	ldr	r3, [pc, #104]	@ (8003844 <HAL_GPIO_Init+0x300>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	43db      	mvns	r3, r3
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	4013      	ands	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037fe:	4a11      	ldr	r2, [pc, #68]	@ (8003844 <HAL_GPIO_Init+0x300>)
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3301      	adds	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	fa22 f303 	lsr.w	r3, r2, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	f47f ae9d 	bne.w	8003554 <HAL_GPIO_Init+0x10>
  }
}
 800381a:	bf00      	nop
 800381c:	bf00      	nop
 800381e:	371c      	adds	r7, #28
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr
 8003828:	40021000 	.word	0x40021000
 800382c:	40010000 	.word	0x40010000
 8003830:	48000400 	.word	0x48000400
 8003834:	48000800 	.word	0x48000800
 8003838:	48000c00 	.word	0x48000c00
 800383c:	48001000 	.word	0x48001000
 8003840:	48001400 	.word	0x48001400
 8003844:	40010400 	.word	0x40010400

08003848 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8003856:	e0bd      	b.n	80039d4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8003858:	2201      	movs	r2, #1
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	4013      	ands	r3, r2
 8003864:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 80b0 	beq.w	80039ce <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800386e:	4a60      	ldr	r2, [pc, #384]	@ (80039f0 <HAL_GPIO_DeInit+0x1a8>)
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	089b      	lsrs	r3, r3, #2
 8003874:	3302      	adds	r3, #2
 8003876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	220f      	movs	r2, #15
 8003886:	fa02 f303 	lsl.w	r3, r2, r3
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4013      	ands	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003896:	d01f      	beq.n	80038d8 <HAL_GPIO_DeInit+0x90>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a56      	ldr	r2, [pc, #344]	@ (80039f4 <HAL_GPIO_DeInit+0x1ac>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d019      	beq.n	80038d4 <HAL_GPIO_DeInit+0x8c>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a55      	ldr	r2, [pc, #340]	@ (80039f8 <HAL_GPIO_DeInit+0x1b0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d013      	beq.n	80038d0 <HAL_GPIO_DeInit+0x88>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a54      	ldr	r2, [pc, #336]	@ (80039fc <HAL_GPIO_DeInit+0x1b4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00d      	beq.n	80038cc <HAL_GPIO_DeInit+0x84>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a53      	ldr	r2, [pc, #332]	@ (8003a00 <HAL_GPIO_DeInit+0x1b8>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d007      	beq.n	80038c8 <HAL_GPIO_DeInit+0x80>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a52      	ldr	r2, [pc, #328]	@ (8003a04 <HAL_GPIO_DeInit+0x1bc>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d101      	bne.n	80038c4 <HAL_GPIO_DeInit+0x7c>
 80038c0:	2305      	movs	r3, #5
 80038c2:	e00a      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038c4:	2306      	movs	r3, #6
 80038c6:	e008      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038c8:	2304      	movs	r3, #4
 80038ca:	e006      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038cc:	2303      	movs	r3, #3
 80038ce:	e004      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e002      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038d4:	2301      	movs	r3, #1
 80038d6:	e000      	b.n	80038da <HAL_GPIO_DeInit+0x92>
 80038d8:	2300      	movs	r3, #0
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	f002 0203 	and.w	r2, r2, #3
 80038e0:	0092      	lsls	r2, r2, #2
 80038e2:	4093      	lsls	r3, r2
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d132      	bne.n	8003950 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80038ea:	4b47      	ldr	r3, [pc, #284]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	43db      	mvns	r3, r3
 80038f2:	4945      	ldr	r1, [pc, #276]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80038f8:	4b43      	ldr	r3, [pc, #268]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 80038fa:	685a      	ldr	r2, [r3, #4]
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	43db      	mvns	r3, r3
 8003900:	4941      	ldr	r1, [pc, #260]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 8003902:	4013      	ands	r3, r2
 8003904:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003906:	4b40      	ldr	r3, [pc, #256]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 8003908:	68da      	ldr	r2, [r3, #12]
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	43db      	mvns	r3, r3
 800390e:	493e      	ldr	r1, [pc, #248]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 8003910:	4013      	ands	r3, r2
 8003912:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003914:	4b3c      	ldr	r3, [pc, #240]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	43db      	mvns	r3, r3
 800391c:	493a      	ldr	r1, [pc, #232]	@ (8003a08 <HAL_GPIO_DeInit+0x1c0>)
 800391e:	4013      	ands	r3, r2
 8003920:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	f003 0303 	and.w	r3, r3, #3
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	220f      	movs	r2, #15
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003932:	4a2f      	ldr	r2, [pc, #188]	@ (80039f0 <HAL_GPIO_DeInit+0x1a8>)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	3302      	adds	r3, #2
 800393a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	43da      	mvns	r2, r3
 8003942:	482b      	ldr	r0, [pc, #172]	@ (80039f0 <HAL_GPIO_DeInit+0x1a8>)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	089b      	lsrs	r3, r3, #2
 8003948:	400a      	ands	r2, r1
 800394a:	3302      	adds	r3, #2
 800394c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	2103      	movs	r1, #3
 800395a:	fa01 f303 	lsl.w	r3, r1, r3
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	08da      	lsrs	r2, r3, #3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	3208      	adds	r2, #8
 800396c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f003 0307 	and.w	r3, r3, #7
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	220f      	movs	r2, #15
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	43db      	mvns	r3, r3
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	08d2      	lsrs	r2, r2, #3
 8003984:	4019      	ands	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3208      	adds	r2, #8
 800398a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68da      	ldr	r2, [r3, #12]
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2103      	movs	r1, #3
 8003998:	fa01 f303 	lsl.w	r3, r1, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	401a      	ands	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	2101      	movs	r1, #1
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	fa01 f303 	lsl.w	r3, r1, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	401a      	ands	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	005b      	lsls	r3, r3, #1
 80039c0:	2103      	movs	r1, #3
 80039c2:	fa01 f303 	lsl.w	r3, r1, r3
 80039c6:	43db      	mvns	r3, r3
 80039c8:	401a      	ands	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	609a      	str	r2, [r3, #8]
    }

    position++;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	3301      	adds	r3, #1
 80039d2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	fa22 f303 	lsr.w	r3, r2, r3
 80039dc:	2b00      	cmp	r3, #0
 80039de:	f47f af3b 	bne.w	8003858 <HAL_GPIO_DeInit+0x10>
  }
}
 80039e2:	bf00      	nop
 80039e4:	bf00      	nop
 80039e6:	371c      	adds	r7, #28
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	40010000 	.word	0x40010000
 80039f4:	48000400 	.word	0x48000400
 80039f8:	48000800 	.word	0x48000800
 80039fc:	48000c00 	.word	0x48000c00
 8003a00:	48001000 	.word	0x48001000
 8003a04:	48001400 	.word	0x48001400
 8003a08:	40010400 	.word	0x40010400

08003a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	460b      	mov	r3, r1
 8003a16:	807b      	strh	r3, [r7, #2]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a1c:	787b      	ldrb	r3, [r7, #1]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a22:	887a      	ldrh	r2, [r7, #2]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a28:	e002      	b.n	8003a30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a2a:	887a      	ldrh	r2, [r7, #2]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a4e:	887a      	ldrh	r2, [r7, #2]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4013      	ands	r3, r2
 8003a54:	041a      	lsls	r2, r3, #16
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	43d9      	mvns	r1, r3
 8003a5a:	887b      	ldrh	r3, [r7, #2]
 8003a5c:	400b      	ands	r3, r1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	619a      	str	r2, [r3, #24]
}
 8003a64:	bf00      	nop
 8003a66:	3714      	adds	r7, #20
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e08d      	b.n	8003b9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7fe fada 	bl	8002050 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2224      	movs	r2, #36	@ 0x24
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0201 	bic.w	r2, r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ac0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ad0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d107      	bne.n	8003aea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ae6:	609a      	str	r2, [r3, #8]
 8003ae8:	e006      	b.n	8003af8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003af6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d108      	bne.n	8003b12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b0e:	605a      	str	r2, [r3, #4]
 8003b10:	e007      	b.n	8003b22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685a      	ldr	r2, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68da      	ldr	r2, [r3, #12]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691a      	ldr	r2, [r3, #16]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	69d9      	ldr	r1, [r3, #28]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1a      	ldr	r2, [r3, #32]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f042 0201 	orr.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2220      	movs	r2, #32
 8003b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e021      	b.n	8003bfc <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2224      	movs	r2, #36	@ 0x24
 8003bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 0201 	bic.w	r2, r2, #1
 8003bce:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7fe fa97 	bl	8002104 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b088      	sub	sp, #32
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	4608      	mov	r0, r1
 8003c0e:	4611      	mov	r1, r2
 8003c10:	461a      	mov	r2, r3
 8003c12:	4603      	mov	r3, r0
 8003c14:	817b      	strh	r3, [r7, #10]
 8003c16:	460b      	mov	r3, r1
 8003c18:	813b      	strh	r3, [r7, #8]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b20      	cmp	r3, #32
 8003c28:	f040 80f9 	bne.w	8003e1e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_I2C_Mem_Write+0x34>
 8003c32:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d105      	bne.n	8003c44 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c3e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0ed      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_I2C_Mem_Write+0x4e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e0e6      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c5a:	f7ff f8f3 	bl	8002e44 <HAL_GetTick>
 8003c5e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	2319      	movs	r3, #25
 8003c66:	2201      	movs	r2, #1
 8003c68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c6c:	68f8      	ldr	r0, [r7, #12]
 8003c6e:	f000 fac3 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0d1      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2221      	movs	r2, #33	@ 0x21
 8003c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2240      	movs	r2, #64	@ 0x40
 8003c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a3a      	ldr	r2, [r7, #32]
 8003c96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ca4:	88f8      	ldrh	r0, [r7, #6]
 8003ca6:	893a      	ldrh	r2, [r7, #8]
 8003ca8:	8979      	ldrh	r1, [r7, #10]
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	9301      	str	r3, [sp, #4]
 8003cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f9d3 	bl	8004060 <I2C_RequestMemoryWrite>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e0a9      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2bff      	cmp	r3, #255	@ 0xff
 8003cd4:	d90e      	bls.n	8003cf4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	22ff      	movs	r2, #255	@ 0xff
 8003cda:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce0:	b2da      	uxtb	r2, r3
 8003ce2:	8979      	ldrh	r1, [r7, #10]
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fc47 	bl	8004580 <I2C_TransferConfig>
 8003cf2:	e00f      	b.n	8003d14 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	8979      	ldrh	r1, [r7, #10]
 8003d06:	2300      	movs	r3, #0
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fc36 	bl	8004580 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 fac6 	bl	80042aa <I2C_WaitOnTXISFlagUntilTimeout>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e07b      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d034      	beq.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d130      	bne.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	9300      	str	r3, [sp, #0]
 8003d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d70:	2200      	movs	r2, #0
 8003d72:	2180      	movs	r1, #128	@ 0x80
 8003d74:	68f8      	ldr	r0, [r7, #12]
 8003d76:	f000 fa3f 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e04d      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d88:	b29b      	uxth	r3, r3
 8003d8a:	2bff      	cmp	r3, #255	@ 0xff
 8003d8c:	d90e      	bls.n	8003dac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	22ff      	movs	r2, #255	@ 0xff
 8003d92:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	8979      	ldrh	r1, [r7, #10]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	9300      	str	r3, [sp, #0]
 8003da0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 fbeb 	bl	8004580 <I2C_TransferConfig>
 8003daa:	e00f      	b.n	8003dcc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	8979      	ldrh	r1, [r7, #10]
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fbda 	bl	8004580 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d19e      	bne.n	8003d14 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dda:	68f8      	ldr	r0, [r7, #12]
 8003ddc:	f000 faac 	bl	8004338 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e01a      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	2220      	movs	r2, #32
 8003df0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	6859      	ldr	r1, [r3, #4]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <HAL_I2C_Mem_Write+0x224>)
 8003dfe:	400b      	ands	r3, r1
 8003e00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e000      	b.n	8003e20 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e1e:	2302      	movs	r3, #2
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3718      	adds	r7, #24
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	fe00e800 	.word	0xfe00e800

08003e2c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b088      	sub	sp, #32
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	817b      	strh	r3, [r7, #10]
 8003e3e:	460b      	mov	r3, r1
 8003e40:	813b      	strh	r3, [r7, #8]
 8003e42:	4613      	mov	r3, r2
 8003e44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b20      	cmp	r3, #32
 8003e50:	f040 80fd 	bne.w	800404e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e54:	6a3b      	ldr	r3, [r7, #32]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d002      	beq.n	8003e60 <HAL_I2C_Mem_Read+0x34>
 8003e5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d105      	bne.n	8003e6c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e66:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0f1      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d101      	bne.n	8003e7a <HAL_I2C_Mem_Read+0x4e>
 8003e76:	2302      	movs	r3, #2
 8003e78:	e0ea      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e82:	f7fe ffdf 	bl	8002e44 <HAL_GetTick>
 8003e86:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	2319      	movs	r3, #25
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003e94:	68f8      	ldr	r0, [r7, #12]
 8003e96:	f000 f9af 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0d5      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2222      	movs	r2, #34	@ 0x22
 8003ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2240      	movs	r2, #64	@ 0x40
 8003eb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6a3a      	ldr	r2, [r7, #32]
 8003ebe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003ec4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ecc:	88f8      	ldrh	r0, [r7, #6]
 8003ece:	893a      	ldrh	r2, [r7, #8]
 8003ed0:	8979      	ldrh	r1, [r7, #10]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	9301      	str	r3, [sp, #4]
 8003ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	4603      	mov	r3, r0
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f913 	bl	8004108 <I2C_RequestMemoryRead>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0ad      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2bff      	cmp	r3, #255	@ 0xff
 8003efc:	d90e      	bls.n	8003f1c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	22ff      	movs	r2, #255	@ 0xff
 8003f02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f08:	b2da      	uxtb	r2, r3
 8003f0a:	8979      	ldrh	r1, [r7, #10]
 8003f0c:	4b52      	ldr	r3, [pc, #328]	@ (8004058 <HAL_I2C_Mem_Read+0x22c>)
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 fb33 	bl	8004580 <I2C_TransferConfig>
 8003f1a:	e00f      	b.n	8003f3c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2a:	b2da      	uxtb	r2, r3
 8003f2c:	8979      	ldrh	r1, [r7, #10]
 8003f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004058 <HAL_I2C_Mem_Read+0x22c>)
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fb22 	bl	8004580 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f42:	2200      	movs	r2, #0
 8003f44:	2104      	movs	r1, #4
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 f956 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e07c      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	1c5a      	adds	r2, r3, #1
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f72:	3b01      	subs	r3, #1
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d034      	beq.n	8003ffc <HAL_I2C_Mem_Read+0x1d0>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d130      	bne.n	8003ffc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	9300      	str	r3, [sp, #0]
 8003f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2180      	movs	r1, #128	@ 0x80
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 f927 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e04d      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	2bff      	cmp	r3, #255	@ 0xff
 8003fbc:	d90e      	bls.n	8003fdc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	22ff      	movs	r2, #255	@ 0xff
 8003fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	8979      	ldrh	r1, [r7, #10]
 8003fcc:	2300      	movs	r3, #0
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003fd4:	68f8      	ldr	r0, [r7, #12]
 8003fd6:	f000 fad3 	bl	8004580 <I2C_TransferConfig>
 8003fda:	e00f      	b.n	8003ffc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fea:	b2da      	uxtb	r2, r3
 8003fec:	8979      	ldrh	r1, [r7, #10]
 8003fee:	2300      	movs	r3, #0
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fac2 	bl	8004580 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d19a      	bne.n	8003f3c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f994 	bl	8004338 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e01a      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2220      	movs	r2, #32
 8004020:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	6859      	ldr	r1, [r3, #4]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <HAL_I2C_Mem_Read+0x230>)
 800402e:	400b      	ands	r3, r1
 8004030:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	e000      	b.n	8004050 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800404e:	2302      	movs	r3, #2
  }
}
 8004050:	4618      	mov	r0, r3
 8004052:	3718      	adds	r7, #24
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	80002400 	.word	0x80002400
 800405c:	fe00e800 	.word	0xfe00e800

08004060 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af02      	add	r7, sp, #8
 8004066:	60f8      	str	r0, [r7, #12]
 8004068:	4608      	mov	r0, r1
 800406a:	4611      	mov	r1, r2
 800406c:	461a      	mov	r2, r3
 800406e:	4603      	mov	r3, r0
 8004070:	817b      	strh	r3, [r7, #10]
 8004072:	460b      	mov	r3, r1
 8004074:	813b      	strh	r3, [r7, #8]
 8004076:	4613      	mov	r3, r2
 8004078:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	8979      	ldrh	r1, [r7, #10]
 8004080:	4b20      	ldr	r3, [pc, #128]	@ (8004104 <I2C_RequestMemoryWrite+0xa4>)
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 fa79 	bl	8004580 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800408e:	69fa      	ldr	r2, [r7, #28]
 8004090:	69b9      	ldr	r1, [r7, #24]
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 f909 	bl	80042aa <I2C_WaitOnTXISFlagUntilTimeout>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e02c      	b.n	80040fc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d105      	bne.n	80040b4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040a8:	893b      	ldrh	r3, [r7, #8]
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80040b2:	e015      	b.n	80040e0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80040b4:	893b      	ldrh	r3, [r7, #8]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c2:	69fa      	ldr	r2, [r7, #28]
 80040c4:	69b9      	ldr	r1, [r7, #24]
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 f8ef 	bl	80042aa <I2C_WaitOnTXISFlagUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e012      	b.n	80040fc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80040d6:	893b      	ldrh	r3, [r7, #8]
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	9300      	str	r3, [sp, #0]
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	2200      	movs	r2, #0
 80040e8:	2180      	movs	r1, #128	@ 0x80
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 f884 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	80002000 	.word	0x80002000

08004108 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af02      	add	r7, sp, #8
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	4608      	mov	r0, r1
 8004112:	4611      	mov	r1, r2
 8004114:	461a      	mov	r2, r3
 8004116:	4603      	mov	r3, r0
 8004118:	817b      	strh	r3, [r7, #10]
 800411a:	460b      	mov	r3, r1
 800411c:	813b      	strh	r3, [r7, #8]
 800411e:	4613      	mov	r3, r2
 8004120:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004122:	88fb      	ldrh	r3, [r7, #6]
 8004124:	b2da      	uxtb	r2, r3
 8004126:	8979      	ldrh	r1, [r7, #10]
 8004128:	4b20      	ldr	r3, [pc, #128]	@ (80041ac <I2C_RequestMemoryRead+0xa4>)
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	2300      	movs	r3, #0
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 fa26 	bl	8004580 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	69b9      	ldr	r1, [r7, #24]
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 f8b6 	bl	80042aa <I2C_WaitOnTXISFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e02c      	b.n	80041a2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004148:	88fb      	ldrh	r3, [r7, #6]
 800414a:	2b01      	cmp	r3, #1
 800414c:	d105      	bne.n	800415a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800414e:	893b      	ldrh	r3, [r7, #8]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	629a      	str	r2, [r3, #40]	@ 0x28
 8004158:	e015      	b.n	8004186 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800415a:	893b      	ldrh	r3, [r7, #8]
 800415c:	0a1b      	lsrs	r3, r3, #8
 800415e:	b29b      	uxth	r3, r3
 8004160:	b2da      	uxtb	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004168:	69fa      	ldr	r2, [r7, #28]
 800416a:	69b9      	ldr	r1, [r7, #24]
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 f89c 	bl	80042aa <I2C_WaitOnTXISFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e012      	b.n	80041a2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800417c:	893b      	ldrh	r3, [r7, #8]
 800417e:	b2da      	uxtb	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	2200      	movs	r2, #0
 800418e:	2140      	movs	r1, #64	@ 0x40
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f000 f831 	bl	80041f8 <I2C_WaitOnFlagUntilTimeout>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	80002000 	.word	0x80002000

080041b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d103      	bne.n	80041ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2200      	movs	r2, #0
 80041cc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d007      	beq.n	80041ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f042 0201 	orr.w	r2, r2, #1
 80041ea:	619a      	str	r2, [r3, #24]
  }
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	603b      	str	r3, [r7, #0]
 8004204:	4613      	mov	r3, r2
 8004206:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004208:	e03b      	b.n	8004282 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	6839      	ldr	r1, [r7, #0]
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 f8d6 	bl	80043c0 <I2C_IsErrorOccurred>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e041      	b.n	80042a2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004224:	d02d      	beq.n	8004282 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004226:	f7fe fe0d 	bl	8002e44 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	429a      	cmp	r2, r3
 8004234:	d302      	bcc.n	800423c <I2C_WaitOnFlagUntilTimeout+0x44>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d122      	bne.n	8004282 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699a      	ldr	r2, [r3, #24]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4013      	ands	r3, r2
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	429a      	cmp	r2, r3
 800424a:	bf0c      	ite	eq
 800424c:	2301      	moveq	r3, #1
 800424e:	2300      	movne	r3, #0
 8004250:	b2db      	uxtb	r3, r3
 8004252:	461a      	mov	r2, r3
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	429a      	cmp	r2, r3
 8004258:	d113      	bne.n	8004282 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800425e:	f043 0220 	orr.w	r2, r3, #32
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2220      	movs	r2, #32
 800426a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e00f      	b.n	80042a2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699a      	ldr	r2, [r3, #24]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	4013      	ands	r3, r2
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	429a      	cmp	r2, r3
 8004290:	bf0c      	ite	eq
 8004292:	2301      	moveq	r3, #1
 8004294:	2300      	movne	r3, #0
 8004296:	b2db      	uxtb	r3, r3
 8004298:	461a      	mov	r2, r3
 800429a:	79fb      	ldrb	r3, [r7, #7]
 800429c:	429a      	cmp	r2, r3
 800429e:	d0b4      	beq.n	800420a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80042b6:	e033      	b.n	8004320 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	68b9      	ldr	r1, [r7, #8]
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f87f 	bl	80043c0 <I2C_IsErrorOccurred>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d001      	beq.n	80042cc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e031      	b.n	8004330 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d2:	d025      	beq.n	8004320 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d4:	f7fe fdb6 	bl	8002e44 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d302      	bcc.n	80042ea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d11a      	bne.n	8004320 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d013      	beq.n	8004320 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fc:	f043 0220 	orr.w	r2, r3, #32
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2220      	movs	r2, #32
 8004308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	e007      	b.n	8004330 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	699b      	ldr	r3, [r3, #24]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b02      	cmp	r3, #2
 800432c:	d1c4      	bne.n	80042b8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004344:	e02f      	b.n	80043a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	68b9      	ldr	r1, [r7, #8]
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f838 	bl	80043c0 <I2C_IsErrorOccurred>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e02d      	b.n	80043b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800435a:	f7fe fd73 	bl	8002e44 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	429a      	cmp	r2, r3
 8004368:	d302      	bcc.n	8004370 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d11a      	bne.n	80043a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b20      	cmp	r3, #32
 800437c:	d013      	beq.n	80043a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004382:	f043 0220 	orr.w	r2, r3, #32
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e007      	b.n	80043b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d1c8      	bne.n	8004346 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	@ 0x28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80043da:	2300      	movs	r3, #0
 80043dc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d068      	beq.n	80044be <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2210      	movs	r2, #16
 80043f2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043f4:	e049      	b.n	800448a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fc:	d045      	beq.n	800448a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80043fe:	f7fe fd21 	bl	8002e44 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	429a      	cmp	r2, r3
 800440c:	d302      	bcc.n	8004414 <I2C_IsErrorOccurred+0x54>
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d13a      	bne.n	800448a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800441e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004426:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004436:	d121      	bne.n	800447c <I2C_IsErrorOccurred+0xbc>
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800443e:	d01d      	beq.n	800447c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004440:	7cfb      	ldrb	r3, [r7, #19]
 8004442:	2b20      	cmp	r3, #32
 8004444:	d01a      	beq.n	800447c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004454:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004456:	f7fe fcf5 	bl	8002e44 <HAL_GetTick>
 800445a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800445c:	e00e      	b.n	800447c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800445e:	f7fe fcf1 	bl	8002e44 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	2b19      	cmp	r3, #25
 800446a:	d907      	bls.n	800447c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	f043 0320 	orr.w	r3, r3, #32
 8004472:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800447a:	e006      	b.n	800448a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b20      	cmp	r3, #32
 8004488:	d1e9      	bne.n	800445e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b20      	cmp	r3, #32
 8004496:	d003      	beq.n	80044a0 <I2C_IsErrorOccurred+0xe0>
 8004498:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800449c:	2b00      	cmp	r3, #0
 800449e:	d0aa      	beq.n	80043f6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80044a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d103      	bne.n	80044b0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2220      	movs	r2, #32
 80044ae:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80044b0:	6a3b      	ldr	r3, [r7, #32]
 80044b2:	f043 0304 	orr.w	r3, r3, #4
 80044b6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00b      	beq.n	80044e8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	f043 0301 	orr.w	r3, r3, #1
 80044d6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00b      	beq.n	800450a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f043 0308 	orr.w	r3, r3, #8
 80044f8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004502:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00b      	beq.n	800452c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004514:	6a3b      	ldr	r3, [r7, #32]
 8004516:	f043 0302 	orr.w	r3, r3, #2
 800451a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004524:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800452c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004530:	2b00      	cmp	r3, #0
 8004532:	d01c      	beq.n	800456e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f7ff fe3b 	bl	80041b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6859      	ldr	r1, [r3, #4]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	4b0d      	ldr	r3, [pc, #52]	@ (800457c <I2C_IsErrorOccurred+0x1bc>)
 8004546:	400b      	ands	r3, r1
 8004548:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	431a      	orrs	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2220      	movs	r2, #32
 800455a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800456e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004572:	4618      	mov	r0, r3
 8004574:	3728      	adds	r7, #40	@ 0x28
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	fe00e800 	.word	0xfe00e800

08004580 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	607b      	str	r3, [r7, #4]
 800458a:	460b      	mov	r3, r1
 800458c:	817b      	strh	r3, [r7, #10]
 800458e:	4613      	mov	r3, r2
 8004590:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004592:	897b      	ldrh	r3, [r7, #10]
 8004594:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004598:	7a7b      	ldrb	r3, [r7, #9]
 800459a:	041b      	lsls	r3, r3, #16
 800459c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045a0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045ae:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	6a3b      	ldr	r3, [r7, #32]
 80045b8:	0d5b      	lsrs	r3, r3, #21
 80045ba:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80045be:	4b08      	ldr	r3, [pc, #32]	@ (80045e0 <I2C_TransferConfig+0x60>)
 80045c0:	430b      	orrs	r3, r1
 80045c2:	43db      	mvns	r3, r3
 80045c4:	ea02 0103 	and.w	r1, r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80045d2:	bf00      	nop
 80045d4:	371c      	adds	r7, #28
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	03ff63ff 	.word	0x03ff63ff

080045e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d138      	bne.n	800466c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004600:	2b01      	cmp	r3, #1
 8004602:	d101      	bne.n	8004608 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004604:	2302      	movs	r3, #2
 8004606:	e032      	b.n	800466e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2224      	movs	r2, #36	@ 0x24
 8004614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004636:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6819      	ldr	r1, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	430a      	orrs	r2, r1
 8004646:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0201 	orr.w	r2, r2, #1
 8004656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2220      	movs	r2, #32
 800465c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	e000      	b.n	800466e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800466c:	2302      	movs	r3, #2
  }
}
 800466e:	4618      	mov	r0, r3
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800467a:	b480      	push	{r7}
 800467c:	b085      	sub	sp, #20
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
 8004682:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b20      	cmp	r3, #32
 800468e:	d139      	bne.n	8004704 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004696:	2b01      	cmp	r3, #1
 8004698:	d101      	bne.n	800469e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800469a:	2302      	movs	r3, #2
 800469c:	e033      	b.n	8004706 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2224      	movs	r2, #36	@ 0x24
 80046aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0201 	bic.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80046cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	4313      	orrs	r3, r2
 80046d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0201 	orr.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2220      	movs	r2, #32
 80046f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	e000      	b.n	8004706 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004704:	2302      	movs	r3, #2
  }
}
 8004706:	4618      	mov	r0, r3
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d141      	bne.n	80047a6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004722:	4b4b      	ldr	r3, [pc, #300]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800472a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472e:	d131      	bne.n	8004794 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004730:	4b47      	ldr	r3, [pc, #284]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004736:	4a46      	ldr	r2, [pc, #280]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004738:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800473c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004740:	4b43      	ldr	r3, [pc, #268]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004748:	4a41      	ldr	r2, [pc, #260]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800474e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004750:	4b40      	ldr	r3, [pc, #256]	@ (8004854 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2232      	movs	r2, #50	@ 0x32
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	4a3f      	ldr	r2, [pc, #252]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800475c:	fba2 2303 	umull	r2, r3, r2, r3
 8004760:	0c9b      	lsrs	r3, r3, #18
 8004762:	3301      	adds	r3, #1
 8004764:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004766:	e002      	b.n	800476e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	3b01      	subs	r3, #1
 800476c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800476e:	4b38      	ldr	r3, [pc, #224]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477a:	d102      	bne.n	8004782 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1f2      	bne.n	8004768 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004782:	4b33      	ldr	r3, [pc, #204]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800478a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800478e:	d158      	bne.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e057      	b.n	8004844 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004794:	4b2e      	ldr	r3, [pc, #184]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004796:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800479a:	4a2d      	ldr	r2, [pc, #180]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800479c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047a4:	e04d      	b.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047ac:	d141      	bne.n	8004832 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047ae:	4b28      	ldr	r3, [pc, #160]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80047b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ba:	d131      	bne.n	8004820 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047bc:	4b24      	ldr	r3, [pc, #144]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80047c2:	4a23      	ldr	r2, [pc, #140]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047cc:	4b20      	ldr	r3, [pc, #128]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047da:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80047dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004854 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2232      	movs	r2, #50	@ 0x32
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004858 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80047e8:	fba2 2303 	umull	r2, r3, r2, r3
 80047ec:	0c9b      	lsrs	r3, r3, #18
 80047ee:	3301      	adds	r3, #1
 80047f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047f2:	e002      	b.n	80047fa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047fa:	4b15      	ldr	r3, [pc, #84]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004806:	d102      	bne.n	800480e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1f2      	bne.n	80047f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800480e:	4b10      	ldr	r3, [pc, #64]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800481a:	d112      	bne.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e011      	b.n	8004844 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004822:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004826:	4a0a      	ldr	r2, [pc, #40]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800482c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004830:	e007      	b.n	8004842 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004832:	4b07      	ldr	r3, [pc, #28]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800483a:	4a05      	ldr	r2, [pc, #20]	@ (8004850 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004840:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	40007000 	.word	0x40007000
 8004854:	20000000 	.word	0x20000000
 8004858:	431bde83 	.word	0x431bde83

0800485c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	4a04      	ldr	r2, [pc, #16]	@ (8004878 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004866:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800486a:	6093      	str	r3, [r2, #8]
}
 800486c:	bf00      	nop
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	40007000 	.word	0x40007000

0800487c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e2fe      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d075      	beq.n	8004986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800489a:	4b97      	ldr	r3, [pc, #604]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 030c 	and.w	r3, r3, #12
 80048a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048a4:	4b94      	ldr	r3, [pc, #592]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	f003 0303 	and.w	r3, r3, #3
 80048ac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80048ae:	69bb      	ldr	r3, [r7, #24]
 80048b0:	2b0c      	cmp	r3, #12
 80048b2:	d102      	bne.n	80048ba <HAL_RCC_OscConfig+0x3e>
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	2b03      	cmp	r3, #3
 80048b8:	d002      	beq.n	80048c0 <HAL_RCC_OscConfig+0x44>
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	2b08      	cmp	r3, #8
 80048be:	d10b      	bne.n	80048d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c0:	4b8d      	ldr	r3, [pc, #564]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d05b      	beq.n	8004984 <HAL_RCC_OscConfig+0x108>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d157      	bne.n	8004984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e2d9      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048e0:	d106      	bne.n	80048f0 <HAL_RCC_OscConfig+0x74>
 80048e2:	4b85      	ldr	r3, [pc, #532]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a84      	ldr	r2, [pc, #528]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80048e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	e01d      	b.n	800492c <HAL_RCC_OscConfig+0xb0>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048f8:	d10c      	bne.n	8004914 <HAL_RCC_OscConfig+0x98>
 80048fa:	4b7f      	ldr	r3, [pc, #508]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a7e      	ldr	r2, [pc, #504]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	4b7c      	ldr	r3, [pc, #496]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a7b      	ldr	r2, [pc, #492]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 800490c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	e00b      	b.n	800492c <HAL_RCC_OscConfig+0xb0>
 8004914:	4b78      	ldr	r3, [pc, #480]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a77      	ldr	r2, [pc, #476]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 800491a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	4b75      	ldr	r3, [pc, #468]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a74      	ldr	r2, [pc, #464]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800492a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d013      	beq.n	800495c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004934:	f7fe fa86 	bl	8002e44 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800493a:	e008      	b.n	800494e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800493c:	f7fe fa82 	bl	8002e44 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	2b64      	cmp	r3, #100	@ 0x64
 8004948:	d901      	bls.n	800494e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	e29e      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800494e:	4b6a      	ldr	r3, [pc, #424]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d0f0      	beq.n	800493c <HAL_RCC_OscConfig+0xc0>
 800495a:	e014      	b.n	8004986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800495c:	f7fe fa72 	bl	8002e44 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004964:	f7fe fa6e 	bl	8002e44 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	@ 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e28a      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004976:	4b60      	ldr	r3, [pc, #384]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1f0      	bne.n	8004964 <HAL_RCC_OscConfig+0xe8>
 8004982:	e000      	b.n	8004986 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0302 	and.w	r3, r3, #2
 800498e:	2b00      	cmp	r3, #0
 8004990:	d075      	beq.n	8004a7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004992:	4b59      	ldr	r3, [pc, #356]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 030c 	and.w	r3, r3, #12
 800499a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800499c:	4b56      	ldr	r3, [pc, #344]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	f003 0303 	and.w	r3, r3, #3
 80049a4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	2b0c      	cmp	r3, #12
 80049aa:	d102      	bne.n	80049b2 <HAL_RCC_OscConfig+0x136>
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d002      	beq.n	80049b8 <HAL_RCC_OscConfig+0x13c>
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d11f      	bne.n	80049f8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049b8:	4b4f      	ldr	r3, [pc, #316]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <HAL_RCC_OscConfig+0x154>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e25d      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d0:	4b49      	ldr	r3, [pc, #292]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	061b      	lsls	r3, r3, #24
 80049de:	4946      	ldr	r1, [pc, #280]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80049e4:	4b45      	ldr	r3, [pc, #276]	@ (8004afc <HAL_RCC_OscConfig+0x280>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fd fc6d 	bl	80022c8 <HAL_InitTick>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d043      	beq.n	8004a7c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e249      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d023      	beq.n	8004a48 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a00:	4b3d      	ldr	r3, [pc, #244]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a3c      	ldr	r2, [pc, #240]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0c:	f7fe fa1a 	bl	8002e44 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a14:	f7fe fa16 	bl	8002e44 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e232      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a26:	4b34      	ldr	r3, [pc, #208]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d0f0      	beq.n	8004a14 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a32:	4b31      	ldr	r3, [pc, #196]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	061b      	lsls	r3, r3, #24
 8004a40:	492d      	ldr	r1, [pc, #180]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	604b      	str	r3, [r1, #4]
 8004a46:	e01a      	b.n	8004a7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a48:	4b2b      	ldr	r3, [pc, #172]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a54:	f7fe f9f6 	bl	8002e44 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a5c:	f7fe f9f2 	bl	8002e44 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e20e      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a6e:	4b22      	ldr	r3, [pc, #136]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1f0      	bne.n	8004a5c <HAL_RCC_OscConfig+0x1e0>
 8004a7a:	e000      	b.n	8004a7e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d041      	beq.n	8004b0e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d01c      	beq.n	8004acc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a92:	4b19      	ldr	r3, [pc, #100]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a98:	4a17      	ldr	r2, [pc, #92]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004a9a:	f043 0301 	orr.w	r3, r3, #1
 8004a9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aa2:	f7fe f9cf 	bl	8002e44 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aaa:	f7fe f9cb 	bl	8002e44 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e1e7      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004abc:	4b0e      	ldr	r3, [pc, #56]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d0ef      	beq.n	8004aaa <HAL_RCC_OscConfig+0x22e>
 8004aca:	e020      	b.n	8004b0e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004acc:	4b0a      	ldr	r3, [pc, #40]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004ace:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ad2:	4a09      	ldr	r2, [pc, #36]	@ (8004af8 <HAL_RCC_OscConfig+0x27c>)
 8004ad4:	f023 0301 	bic.w	r3, r3, #1
 8004ad8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004adc:	f7fe f9b2 	bl	8002e44 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ae2:	e00d      	b.n	8004b00 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ae4:	f7fe f9ae 	bl	8002e44 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d906      	bls.n	8004b00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e1ca      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
 8004af6:	bf00      	nop
 8004af8:	40021000 	.word	0x40021000
 8004afc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b00:	4b8c      	ldr	r3, [pc, #560]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1ea      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f000 80a6 	beq.w	8004c68 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b20:	4b84      	ldr	r3, [pc, #528]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <HAL_RCC_OscConfig+0x2b4>
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <HAL_RCC_OscConfig+0x2b6>
 8004b30:	2300      	movs	r3, #0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00d      	beq.n	8004b52 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b36:	4b7f      	ldr	r3, [pc, #508]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b40:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b42:	4b7c      	ldr	r3, [pc, #496]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b52:	4b79      	ldr	r3, [pc, #484]	@ (8004d38 <HAL_RCC_OscConfig+0x4bc>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d118      	bne.n	8004b90 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b5e:	4b76      	ldr	r3, [pc, #472]	@ (8004d38 <HAL_RCC_OscConfig+0x4bc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a75      	ldr	r2, [pc, #468]	@ (8004d38 <HAL_RCC_OscConfig+0x4bc>)
 8004b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b6a:	f7fe f96b 	bl	8002e44 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b72:	f7fe f967 	bl	8002e44 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e183      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b84:	4b6c      	ldr	r3, [pc, #432]	@ (8004d38 <HAL_RCC_OscConfig+0x4bc>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d108      	bne.n	8004baa <HAL_RCC_OscConfig+0x32e>
 8004b98:	4b66      	ldr	r3, [pc, #408]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9e:	4a65      	ldr	r2, [pc, #404]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004ba0:	f043 0301 	orr.w	r3, r3, #1
 8004ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ba8:	e024      	b.n	8004bf4 <HAL_RCC_OscConfig+0x378>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	2b05      	cmp	r3, #5
 8004bb0:	d110      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x358>
 8004bb2:	4b60      	ldr	r3, [pc, #384]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb8:	4a5e      	ldr	r2, [pc, #376]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bba:	f043 0304 	orr.w	r3, r3, #4
 8004bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc8:	4a5a      	ldr	r2, [pc, #360]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bd2:	e00f      	b.n	8004bf4 <HAL_RCC_OscConfig+0x378>
 8004bd4:	4b57      	ldr	r3, [pc, #348]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bda:	4a56      	ldr	r2, [pc, #344]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bdc:	f023 0301 	bic.w	r3, r3, #1
 8004be0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004be4:	4b53      	ldr	r3, [pc, #332]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bea:	4a52      	ldr	r2, [pc, #328]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004bec:	f023 0304 	bic.w	r3, r3, #4
 8004bf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d016      	beq.n	8004c2a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfc:	f7fe f922 	bl	8002e44 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c02:	e00a      	b.n	8004c1a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c04:	f7fe f91e 	bl	8002e44 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e138      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c1a:	4b46      	ldr	r3, [pc, #280]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c20:	f003 0302 	and.w	r3, r3, #2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0ed      	beq.n	8004c04 <HAL_RCC_OscConfig+0x388>
 8004c28:	e015      	b.n	8004c56 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c2a:	f7fe f90b 	bl	8002e44 <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c30:	e00a      	b.n	8004c48 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c32:	f7fe f907 	bl	8002e44 <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e121      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c48:	4b3a      	ldr	r3, [pc, #232]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1ed      	bne.n	8004c32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c56:	7ffb      	ldrb	r3, [r7, #31]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d105      	bne.n	8004c68 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c5c:	4b35      	ldr	r3, [pc, #212]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c60:	4a34      	ldr	r2, [pc, #208]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c66:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0320 	and.w	r3, r3, #32
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d03c      	beq.n	8004cee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01c      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c7c:	4b2d      	ldr	r3, [pc, #180]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c82:	4a2c      	ldr	r2, [pc, #176]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c8c:	f7fe f8da 	bl	8002e44 <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c94:	f7fe f8d6 	bl	8002e44 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e0f2      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ca6:	4b23      	ldr	r3, [pc, #140]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004ca8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d0ef      	beq.n	8004c94 <HAL_RCC_OscConfig+0x418>
 8004cb4:	e01b      	b.n	8004cee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004cb6:	4b1f      	ldr	r3, [pc, #124]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004cb8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004cbe:	f023 0301 	bic.w	r3, r3, #1
 8004cc2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc6:	f7fe f8bd 	bl	8002e44 <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cce:	f7fe f8b9 	bl	8002e44 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e0d5      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ce0:	4b14      	ldr	r3, [pc, #80]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004ce2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1ef      	bne.n	8004cce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80c9 	beq.w	8004e8a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f003 030c 	and.w	r3, r3, #12
 8004d00:	2b0c      	cmp	r3, #12
 8004d02:	f000 8083 	beq.w	8004e0c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69db      	ldr	r3, [r3, #28]
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d15e      	bne.n	8004dcc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0e:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a08      	ldr	r2, [pc, #32]	@ (8004d34 <HAL_RCC_OscConfig+0x4b8>)
 8004d14:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1a:	f7fe f893 	bl	8002e44 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d20:	e00c      	b.n	8004d3c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d22:	f7fe f88f 	bl	8002e44 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d905      	bls.n	8004d3c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e0ab      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
 8004d34:	40021000 	.word	0x40021000
 8004d38:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d3c:	4b55      	ldr	r3, [pc, #340]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1ec      	bne.n	8004d22 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d48:	4b52      	ldr	r3, [pc, #328]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	4b52      	ldr	r3, [pc, #328]	@ (8004e98 <HAL_RCC_OscConfig+0x61c>)
 8004d4e:	4013      	ands	r3, r2
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	6a11      	ldr	r1, [r2, #32]
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d58:	3a01      	subs	r2, #1
 8004d5a:	0112      	lsls	r2, r2, #4
 8004d5c:	4311      	orrs	r1, r2
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004d62:	0212      	lsls	r2, r2, #8
 8004d64:	4311      	orrs	r1, r2
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004d6a:	0852      	lsrs	r2, r2, #1
 8004d6c:	3a01      	subs	r2, #1
 8004d6e:	0552      	lsls	r2, r2, #21
 8004d70:	4311      	orrs	r1, r2
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d76:	0852      	lsrs	r2, r2, #1
 8004d78:	3a01      	subs	r2, #1
 8004d7a:	0652      	lsls	r2, r2, #25
 8004d7c:	4311      	orrs	r1, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d82:	06d2      	lsls	r2, r2, #27
 8004d84:	430a      	orrs	r2, r1
 8004d86:	4943      	ldr	r1, [pc, #268]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d8c:	4b41      	ldr	r3, [pc, #260]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a40      	ldr	r2, [pc, #256]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d96:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d98:	4b3e      	ldr	r3, [pc, #248]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	4a3d      	ldr	r2, [pc, #244]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004d9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004da2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da4:	f7fe f84e 	bl	8002e44 <HAL_GetTick>
 8004da8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004daa:	e008      	b.n	8004dbe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dac:	f7fe f84a 	bl	8002e44 <HAL_GetTick>
 8004db0:	4602      	mov	r2, r0
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	1ad3      	subs	r3, r2, r3
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d901      	bls.n	8004dbe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e066      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004dbe:	4b35      	ldr	r3, [pc, #212]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0f0      	beq.n	8004dac <HAL_RCC_OscConfig+0x530>
 8004dca:	e05e      	b.n	8004e8a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dcc:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a30      	ldr	r2, [pc, #192]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004dd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd8:	f7fe f834 	bl	8002e44 <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004de0:	f7fe f830 	bl	8002e44 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e04c      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004df2:	4b28      	ldr	r3, [pc, #160]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1f0      	bne.n	8004de0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004dfe:	4b25      	ldr	r3, [pc, #148]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	4924      	ldr	r1, [pc, #144]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004e04:	4b25      	ldr	r3, [pc, #148]	@ (8004e9c <HAL_RCC_OscConfig+0x620>)
 8004e06:	4013      	ands	r3, r2
 8004e08:	60cb      	str	r3, [r1, #12]
 8004e0a:	e03e      	b.n	8004e8a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e039      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004e18:	4b1e      	ldr	r3, [pc, #120]	@ (8004e94 <HAL_RCC_OscConfig+0x618>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f003 0203 	and.w	r2, r3, #3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d12c      	bne.n	8004e86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e36:	3b01      	subs	r3, #1
 8004e38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d123      	bne.n	8004e86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e48:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d11b      	bne.n	8004e86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e58:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d113      	bne.n	8004e86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e68:	085b      	lsrs	r3, r3, #1
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d109      	bne.n	8004e86 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e7c:	085b      	lsrs	r3, r3, #1
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d001      	beq.n	8004e8a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e000      	b.n	8004e8c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3720      	adds	r7, #32
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}
 8004e94:	40021000 	.word	0x40021000
 8004e98:	019f800c 	.word	0x019f800c
 8004e9c:	feeefffc 	.word	0xfeeefffc

08004ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e11e      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004eb8:	4b91      	ldr	r3, [pc, #580]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d910      	bls.n	8004ee8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ec6:	4b8e      	ldr	r3, [pc, #568]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f023 020f 	bic.w	r2, r3, #15
 8004ece:	498c      	ldr	r1, [pc, #560]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ed6:	4b8a      	ldr	r3, [pc, #552]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 030f 	and.w	r3, r3, #15
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d001      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e106      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d073      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	2b03      	cmp	r3, #3
 8004efa:	d129      	bne.n	8004f50 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004efc:	4b81      	ldr	r3, [pc, #516]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d101      	bne.n	8004f0c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e0f4      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004f0c:	f000 f9ce 	bl	80052ac <RCC_GetSysClockFreqFromPLLSource>
 8004f10:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	4a7c      	ldr	r2, [pc, #496]	@ (8005108 <HAL_RCC_ClockConfig+0x268>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d93f      	bls.n	8004f9a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f1a:	4b7a      	ldr	r3, [pc, #488]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d009      	beq.n	8004f3a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d033      	beq.n	8004f9a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d12f      	bne.n	8004f9a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f3a:	4b72      	ldr	r3, [pc, #456]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f42:	4a70      	ldr	r2, [pc, #448]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f48:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f4a:	2380      	movs	r3, #128	@ 0x80
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	e024      	b.n	8004f9a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f58:	4b6a      	ldr	r3, [pc, #424]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d109      	bne.n	8004f78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0c6      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f68:	4b66      	ldr	r3, [pc, #408]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0be      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004f78:	f000 f8ce 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4a61      	ldr	r2, [pc, #388]	@ (8005108 <HAL_RCC_ClockConfig+0x268>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d909      	bls.n	8004f9a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f86:	4b5f      	ldr	r3, [pc, #380]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f94:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004f96:	2380      	movs	r3, #128	@ 0x80
 8004f98:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f9a:	4b5a      	ldr	r3, [pc, #360]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f023 0203 	bic.w	r2, r3, #3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	4957      	ldr	r1, [pc, #348]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fac:	f7fd ff4a 	bl	8002e44 <HAL_GetTick>
 8004fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb2:	e00a      	b.n	8004fca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb4:	f7fd ff46 	bl	8002e44 <HAL_GetTick>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e095      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fca:	4b4e      	ldr	r3, [pc, #312]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 020c 	and.w	r2, r3, #12
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d1eb      	bne.n	8004fb4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d023      	beq.n	8005030 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0304 	and.w	r3, r3, #4
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d005      	beq.n	8005000 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ff4:	4b43      	ldr	r3, [pc, #268]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	4a42      	ldr	r2, [pc, #264]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8004ffa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004ffe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	2b00      	cmp	r3, #0
 800500a:	d007      	beq.n	800501c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800500c:	4b3d      	ldr	r3, [pc, #244]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005014:	4a3b      	ldr	r2, [pc, #236]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8005016:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800501a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800501c:	4b39      	ldr	r3, [pc, #228]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	4936      	ldr	r1, [pc, #216]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
 800502e:	e008      	b.n	8005042 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	2b80      	cmp	r3, #128	@ 0x80
 8005034:	d105      	bne.n	8005042 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005036:	4b33      	ldr	r3, [pc, #204]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	4a32      	ldr	r2, [pc, #200]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 800503c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005040:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005042:	4b2f      	ldr	r3, [pc, #188]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 030f 	and.w	r3, r3, #15
 800504a:	683a      	ldr	r2, [r7, #0]
 800504c:	429a      	cmp	r2, r3
 800504e:	d21d      	bcs.n	800508c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005050:	4b2b      	ldr	r3, [pc, #172]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f023 020f 	bic.w	r2, r3, #15
 8005058:	4929      	ldr	r1, [pc, #164]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	4313      	orrs	r3, r2
 800505e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005060:	f7fd fef0 	bl	8002e44 <HAL_GetTick>
 8005064:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005066:	e00a      	b.n	800507e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005068:	f7fd feec 	bl	8002e44 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005076:	4293      	cmp	r3, r2
 8005078:	d901      	bls.n	800507e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e03b      	b.n	80050f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800507e:	4b20      	ldr	r3, [pc, #128]	@ (8005100 <HAL_RCC_ClockConfig+0x260>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 030f 	and.w	r3, r3, #15
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	429a      	cmp	r2, r3
 800508a:	d1ed      	bne.n	8005068 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 0304 	and.w	r3, r3, #4
 8005094:	2b00      	cmp	r3, #0
 8005096:	d008      	beq.n	80050aa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005098:	4b1a      	ldr	r3, [pc, #104]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	4917      	ldr	r1, [pc, #92]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0308 	and.w	r3, r3, #8
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d009      	beq.n	80050ca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050b6:	4b13      	ldr	r3, [pc, #76]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	00db      	lsls	r3, r3, #3
 80050c4:	490f      	ldr	r1, [pc, #60]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050ca:	f000 f825 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 80050ce:	4602      	mov	r2, r0
 80050d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005104 <HAL_RCC_ClockConfig+0x264>)
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	091b      	lsrs	r3, r3, #4
 80050d6:	f003 030f 	and.w	r3, r3, #15
 80050da:	490c      	ldr	r1, [pc, #48]	@ (800510c <HAL_RCC_ClockConfig+0x26c>)
 80050dc:	5ccb      	ldrb	r3, [r1, r3]
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	fa22 f303 	lsr.w	r3, r2, r3
 80050e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005110 <HAL_RCC_ClockConfig+0x270>)
 80050e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80050ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005114 <HAL_RCC_ClockConfig+0x274>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fd f8ea 	bl	80022c8 <HAL_InitTick>
 80050f4:	4603      	mov	r3, r0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	40022000 	.word	0x40022000
 8005104:	40021000 	.word	0x40021000
 8005108:	04c4b400 	.word	0x04c4b400
 800510c:	0800e7d0 	.word	0x0800e7d0
 8005110:	20000000 	.word	0x20000000
 8005114:	20000004 	.word	0x20000004

08005118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800511e:	4b2c      	ldr	r3, [pc, #176]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b04      	cmp	r3, #4
 8005128:	d102      	bne.n	8005130 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800512a:	4b2a      	ldr	r3, [pc, #168]	@ (80051d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800512c:	613b      	str	r3, [r7, #16]
 800512e:	e047      	b.n	80051c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005130:	4b27      	ldr	r3, [pc, #156]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f003 030c 	and.w	r3, r3, #12
 8005138:	2b08      	cmp	r3, #8
 800513a:	d102      	bne.n	8005142 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800513c:	4b25      	ldr	r3, [pc, #148]	@ (80051d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	e03e      	b.n	80051c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005142:	4b23      	ldr	r3, [pc, #140]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 030c 	and.w	r3, r3, #12
 800514a:	2b0c      	cmp	r3, #12
 800514c:	d136      	bne.n	80051bc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800514e:	4b20      	ldr	r3, [pc, #128]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	f003 0303 	and.w	r3, r3, #3
 8005156:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005158:	4b1d      	ldr	r3, [pc, #116]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	091b      	lsrs	r3, r3, #4
 800515e:	f003 030f 	and.w	r3, r3, #15
 8005162:	3301      	adds	r3, #1
 8005164:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2b03      	cmp	r3, #3
 800516a:	d10c      	bne.n	8005186 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800516c:	4a19      	ldr	r2, [pc, #100]	@ (80051d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	fbb2 f3f3 	udiv	r3, r2, r3
 8005174:	4a16      	ldr	r2, [pc, #88]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005176:	68d2      	ldr	r2, [r2, #12]
 8005178:	0a12      	lsrs	r2, r2, #8
 800517a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800517e:	fb02 f303 	mul.w	r3, r2, r3
 8005182:	617b      	str	r3, [r7, #20]
      break;
 8005184:	e00c      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005186:	4a13      	ldr	r2, [pc, #76]	@ (80051d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	fbb2 f3f3 	udiv	r3, r2, r3
 800518e:	4a10      	ldr	r2, [pc, #64]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005190:	68d2      	ldr	r2, [r2, #12]
 8005192:	0a12      	lsrs	r2, r2, #8
 8005194:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	617b      	str	r3, [r7, #20]
      break;
 800519e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051a0:	4b0b      	ldr	r3, [pc, #44]	@ (80051d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	0e5b      	lsrs	r3, r3, #25
 80051a6:	f003 0303 	and.w	r3, r3, #3
 80051aa:	3301      	adds	r3, #1
 80051ac:	005b      	lsls	r3, r3, #1
 80051ae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	e001      	b.n	80051c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80051c0:	693b      	ldr	r3, [r7, #16]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	371c      	adds	r7, #28
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40021000 	.word	0x40021000
 80051d4:	00f42400 	.word	0x00f42400

080051d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051d8:	b480      	push	{r7}
 80051da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051dc:	4b03      	ldr	r3, [pc, #12]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x14>)
 80051de:	681b      	ldr	r3, [r3, #0]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	20000000 	.word	0x20000000

080051f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80051f4:	f7ff fff0 	bl	80051d8 <HAL_RCC_GetHCLKFreq>
 80051f8:	4602      	mov	r2, r0
 80051fa:	4b06      	ldr	r3, [pc, #24]	@ (8005214 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	0a1b      	lsrs	r3, r3, #8
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	4904      	ldr	r1, [pc, #16]	@ (8005218 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005206:	5ccb      	ldrb	r3, [r1, r3]
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005210:	4618      	mov	r0, r3
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40021000 	.word	0x40021000
 8005218:	0800e7e0 	.word	0x0800e7e0

0800521c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005220:	f7ff ffda 	bl	80051d8 <HAL_RCC_GetHCLKFreq>
 8005224:	4602      	mov	r2, r0
 8005226:	4b06      	ldr	r3, [pc, #24]	@ (8005240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	0adb      	lsrs	r3, r3, #11
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	4904      	ldr	r1, [pc, #16]	@ (8005244 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005232:	5ccb      	ldrb	r3, [r1, r3]
 8005234:	f003 031f 	and.w	r3, r3, #31
 8005238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800523c:	4618      	mov	r0, r3
 800523e:	bd80      	pop	{r7, pc}
 8005240:	40021000 	.word	0x40021000
 8005244:	0800e7e0 	.word	0x0800e7e0

08005248 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	220f      	movs	r2, #15
 8005256:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005258:	4b12      	ldr	r3, [pc, #72]	@ (80052a4 <HAL_RCC_GetClockConfig+0x5c>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0203 	and.w	r2, r3, #3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005264:	4b0f      	ldr	r3, [pc, #60]	@ (80052a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005270:	4b0c      	ldr	r3, [pc, #48]	@ (80052a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800527c:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <HAL_RCC_GetClockConfig+0x5c>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	08db      	lsrs	r3, r3, #3
 8005282:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800528a:	4b07      	ldr	r3, [pc, #28]	@ (80052a8 <HAL_RCC_GetClockConfig+0x60>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 020f 	and.w	r2, r3, #15
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	601a      	str	r2, [r3, #0]
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	40021000 	.word	0x40021000
 80052a8:	40022000 	.word	0x40022000

080052ac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b087      	sub	sp, #28
 80052b0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052b2:	4b1e      	ldr	r3, [pc, #120]	@ (800532c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052bc:	4b1b      	ldr	r3, [pc, #108]	@ (800532c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	091b      	lsrs	r3, r3, #4
 80052c2:	f003 030f 	and.w	r3, r3, #15
 80052c6:	3301      	adds	r3, #1
 80052c8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	2b03      	cmp	r3, #3
 80052ce:	d10c      	bne.n	80052ea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052d0:	4a17      	ldr	r2, [pc, #92]	@ (8005330 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d8:	4a14      	ldr	r2, [pc, #80]	@ (800532c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052da:	68d2      	ldr	r2, [r2, #12]
 80052dc:	0a12      	lsrs	r2, r2, #8
 80052de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052e2:	fb02 f303 	mul.w	r3, r2, r3
 80052e6:	617b      	str	r3, [r7, #20]
    break;
 80052e8:	e00c      	b.n	8005304 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052ea:	4a11      	ldr	r2, [pc, #68]	@ (8005330 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f2:	4a0e      	ldr	r2, [pc, #56]	@ (800532c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80052f4:	68d2      	ldr	r2, [r2, #12]
 80052f6:	0a12      	lsrs	r2, r2, #8
 80052f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80052fc:	fb02 f303 	mul.w	r3, r2, r3
 8005300:	617b      	str	r3, [r7, #20]
    break;
 8005302:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005304:	4b09      	ldr	r3, [pc, #36]	@ (800532c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	0e5b      	lsrs	r3, r3, #25
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	3301      	adds	r3, #1
 8005310:	005b      	lsls	r3, r3, #1
 8005312:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	fbb2 f3f3 	udiv	r3, r2, r3
 800531c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800531e:	687b      	ldr	r3, [r7, #4]
}
 8005320:	4618      	mov	r0, r3
 8005322:	371c      	adds	r7, #28
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	40021000 	.word	0x40021000
 8005330:	00f42400 	.word	0x00f42400

08005334 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800533c:	2300      	movs	r3, #0
 800533e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005340:	2300      	movs	r3, #0
 8005342:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800534c:	2b00      	cmp	r3, #0
 800534e:	f000 8098 	beq.w	8005482 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005352:	2300      	movs	r3, #0
 8005354:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005356:	4b43      	ldr	r3, [pc, #268]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800535a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10d      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005362:	4b40      	ldr	r3, [pc, #256]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005366:	4a3f      	ldr	r2, [pc, #252]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800536c:	6593      	str	r3, [r2, #88]	@ 0x58
 800536e:	4b3d      	ldr	r3, [pc, #244]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005376:	60bb      	str	r3, [r7, #8]
 8005378:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800537a:	2301      	movs	r3, #1
 800537c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800537e:	4b3a      	ldr	r3, [pc, #232]	@ (8005468 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a39      	ldr	r2, [pc, #228]	@ (8005468 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005388:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800538a:	f7fd fd5b 	bl	8002e44 <HAL_GetTick>
 800538e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005390:	e009      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005392:	f7fd fd57 	bl	8002e44 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d902      	bls.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	74fb      	strb	r3, [r7, #19]
        break;
 80053a4:	e005      	b.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053a6:	4b30      	ldr	r3, [pc, #192]	@ (8005468 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0ef      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80053b2:	7cfb      	ldrb	r3, [r7, #19]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d159      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d01e      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d019      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053d4:	4b23      	ldr	r3, [pc, #140]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053e0:	4b20      	ldr	r3, [pc, #128]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053e6:	4a1f      	ldr	r2, [pc, #124]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053f0:	4b1c      	ldr	r3, [pc, #112]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005400:	4a18      	ldr	r2, [pc, #96]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b00      	cmp	r3, #0
 8005410:	d016      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005412:	f7fd fd17 	bl	8002e44 <HAL_GetTick>
 8005416:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005418:	e00b      	b.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800541a:	f7fd fd13 	bl	8002e44 <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005428:	4293      	cmp	r3, r2
 800542a:	d902      	bls.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	74fb      	strb	r3, [r7, #19]
            break;
 8005430:	e006      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005432:	4b0c      	ldr	r3, [pc, #48]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005438:	f003 0302 	and.w	r3, r3, #2
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0ec      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005440:	7cfb      	ldrb	r3, [r7, #19]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005446:	4b07      	ldr	r3, [pc, #28]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800544c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005454:	4903      	ldr	r1, [pc, #12]	@ (8005464 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005456:	4313      	orrs	r3, r2
 8005458:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800545c:	e008      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800545e:	7cfb      	ldrb	r3, [r7, #19]
 8005460:	74bb      	strb	r3, [r7, #18]
 8005462:	e005      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005464:	40021000 	.word	0x40021000
 8005468:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546c:	7cfb      	ldrb	r3, [r7, #19]
 800546e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005470:	7c7b      	ldrb	r3, [r7, #17]
 8005472:	2b01      	cmp	r3, #1
 8005474:	d105      	bne.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005476:	4ba6      	ldr	r3, [pc, #664]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800547a:	4aa5      	ldr	r2, [pc, #660]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800547c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005480:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d00a      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800548e:	4ba0      	ldr	r3, [pc, #640]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005494:	f023 0203 	bic.w	r2, r3, #3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	499c      	ldr	r1, [pc, #624]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054b0:	4b97      	ldr	r3, [pc, #604]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054b6:	f023 020c 	bic.w	r2, r3, #12
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	4994      	ldr	r1, [pc, #592]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0304 	and.w	r3, r3, #4
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054d2:	4b8f      	ldr	r3, [pc, #572]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	498b      	ldr	r1, [pc, #556]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0308 	and.w	r3, r3, #8
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00a      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054f4:	4b86      	ldr	r3, [pc, #536]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	691b      	ldr	r3, [r3, #16]
 8005502:	4983      	ldr	r1, [pc, #524]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005504:	4313      	orrs	r3, r2
 8005506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0320 	and.w	r3, r3, #32
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005516:	4b7e      	ldr	r3, [pc, #504]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	497a      	ldr	r1, [pc, #488]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005538:	4b75      	ldr	r3, [pc, #468]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	4972      	ldr	r1, [pc, #456]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800555a:	4b6d      	ldr	r3, [pc, #436]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	4969      	ldr	r1, [pc, #420]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800557c:	4b64      	ldr	r3, [pc, #400]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005582:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a1b      	ldr	r3, [r3, #32]
 800558a:	4961      	ldr	r1, [pc, #388]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800559e:	4b5c      	ldr	r3, [pc, #368]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ac:	4958      	ldr	r1, [pc, #352]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d015      	beq.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055c0:	4b53      	ldr	r3, [pc, #332]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ce:	4950      	ldr	r1, [pc, #320]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055de:	d105      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055e0:	4b4b      	ldr	r3, [pc, #300]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	4a4a      	ldr	r2, [pc, #296]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055ea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d015      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80055f8:	4b45      	ldr	r3, [pc, #276]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005606:	4942      	ldr	r1, [pc, #264]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005608:	4313      	orrs	r3, r2
 800560a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005616:	d105      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005618:	4b3d      	ldr	r3, [pc, #244]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	4a3c      	ldr	r2, [pc, #240]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800561e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005622:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d015      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005630:	4b37      	ldr	r3, [pc, #220]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005636:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800563e:	4934      	ldr	r1, [pc, #208]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005640:	4313      	orrs	r3, r2
 8005642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800564a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800564e:	d105      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005650:	4b2f      	ldr	r3, [pc, #188]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	4a2e      	ldr	r2, [pc, #184]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800565a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d015      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005668:	4b29      	ldr	r3, [pc, #164]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800566a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005676:	4926      	ldr	r1, [pc, #152]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005678:	4313      	orrs	r3, r2
 800567a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005682:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005686:	d105      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005688:	4b21      	ldr	r3, [pc, #132]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	4a20      	ldr	r2, [pc, #128]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800568e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005692:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d015      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ae:	4918      	ldr	r1, [pc, #96]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056be:	d105      	bne.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056c0:	4b13      	ldr	r3, [pc, #76]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	4a12      	ldr	r2, [pc, #72]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d015      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80056d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e6:	490a      	ldr	r1, [pc, #40]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056e8:	4313      	orrs	r3, r2
 80056ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056f6:	d105      	bne.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80056f8:	4b05      	ldr	r3, [pc, #20]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	4a04      	ldr	r2, [pc, #16]	@ (8005710 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005702:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005704:	7cbb      	ldrb	r3, [r7, #18]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	40021000 	.word	0x40021000

08005714 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e049      	b.n	80057ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b00      	cmp	r3, #0
 8005730:	d106      	bne.n	8005740 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f841 	bl	80057c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3304      	adds	r3, #4
 8005750:	4619      	mov	r1, r3
 8005752:	4610      	mov	r0, r2
 8005754:	f000 fc32 	bl	8005fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3708      	adds	r7, #8
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
	...

080057d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d001      	beq.n	80057f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e04a      	b.n	8005886 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a21      	ldr	r2, [pc, #132]	@ (8005894 <HAL_TIM_Base_Start_IT+0xbc>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d018      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x6c>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581a:	d013      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x6c>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1d      	ldr	r2, [pc, #116]	@ (8005898 <HAL_TIM_Base_Start_IT+0xc0>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d00e      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x6c>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1c      	ldr	r2, [pc, #112]	@ (800589c <HAL_TIM_Base_Start_IT+0xc4>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d009      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x6c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1a      	ldr	r2, [pc, #104]	@ (80058a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d004      	beq.n	8005844 <HAL_TIM_Base_Start_IT+0x6c>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a19      	ldr	r2, [pc, #100]	@ (80058a4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d115      	bne.n	8005870 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	4b17      	ldr	r3, [pc, #92]	@ (80058a8 <HAL_TIM_Base_Start_IT+0xd0>)
 800584c:	4013      	ands	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b06      	cmp	r3, #6
 8005854:	d015      	beq.n	8005882 <HAL_TIM_Base_Start_IT+0xaa>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585c:	d011      	beq.n	8005882 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f042 0201 	orr.w	r2, r2, #1
 800586c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800586e:	e008      	b.n	8005882 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0201 	orr.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]
 8005880:	e000      	b.n	8005884 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005882:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005884:	2300      	movs	r3, #0
}
 8005886:	4618      	mov	r0, r3
 8005888:	3714      	adds	r7, #20
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40012c00 	.word	0x40012c00
 8005898:	40000400 	.word	0x40000400
 800589c:	40000800 	.word	0x40000800
 80058a0:	40013400 	.word	0x40013400
 80058a4:	40014000 	.word	0x40014000
 80058a8:	00010007 	.word	0x00010007

080058ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e049      	b.n	8005952 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d106      	bne.n	80058d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7fd f804 	bl	80028e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	3304      	adds	r3, #4
 80058e8:	4619      	mov	r1, r3
 80058ea:	4610      	mov	r0, r2
 80058ec:	f000 fb66 	bl	8005fbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2201      	movs	r2, #1
 80058f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b086      	sub	sp, #24
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e097      	b.n	8005a9e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005974:	b2db      	uxtb	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d106      	bne.n	8005988 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f7fc ff3a 	bl	80027fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	6812      	ldr	r2, [r2, #0]
 800599a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800599e:	f023 0307 	bic.w	r3, r3, #7
 80059a2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3304      	adds	r3, #4
 80059ac:	4619      	mov	r1, r3
 80059ae:	4610      	mov	r0, r2
 80059b0:	f000 fb04 	bl	8005fbc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059dc:	f023 0303 	bic.w	r3, r3, #3
 80059e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	689a      	ldr	r2, [r3, #8]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	4313      	orrs	r3, r2
 80059ee:	693a      	ldr	r2, [r7, #16]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80059fa:	f023 030c 	bic.w	r3, r3, #12
 80059fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	4313      	orrs	r3, r2
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	011a      	lsls	r2, r3, #4
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	031b      	lsls	r3, r3, #12
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a38:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005a40:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d020      	beq.n	8005b0a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d01b      	beq.n	8005b0a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f06f 0202 	mvn.w	r2, #2
 8005ada:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	f003 0303 	and.w	r3, r3, #3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 fa45 	bl	8005f80 <HAL_TIM_IC_CaptureCallback>
 8005af6:	e005      	b.n	8005b04 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fa37 	bl	8005f6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 fa48 	bl	8005f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d020      	beq.n	8005b56 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d01b      	beq.n	8005b56 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f06f 0204 	mvn.w	r2, #4
 8005b26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d003      	beq.n	8005b44 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 fa1f 	bl	8005f80 <HAL_TIM_IC_CaptureCallback>
 8005b42:	e005      	b.n	8005b50 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fa11 	bl	8005f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fa22 	bl	8005f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f003 0308 	and.w	r3, r3, #8
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d020      	beq.n	8005ba2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f003 0308 	and.w	r3, r3, #8
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01b      	beq.n	8005ba2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f06f 0208 	mvn.w	r2, #8
 8005b72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2204      	movs	r2, #4
 8005b78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	f003 0303 	and.w	r3, r3, #3
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d003      	beq.n	8005b90 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 f9f9 	bl	8005f80 <HAL_TIM_IC_CaptureCallback>
 8005b8e:	e005      	b.n	8005b9c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 f9eb 	bl	8005f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f9fc 	bl	8005f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d020      	beq.n	8005bee <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f003 0310 	and.w	r3, r3, #16
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d01b      	beq.n	8005bee <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f06f 0210 	mvn.w	r2, #16
 8005bbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2208      	movs	r2, #8
 8005bc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d003      	beq.n	8005bdc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 f9d3 	bl	8005f80 <HAL_TIM_IC_CaptureCallback>
 8005bda:	e005      	b.n	8005be8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 f9c5 	bl	8005f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f9d6 	bl	8005f94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f003 0301 	and.w	r3, r3, #1
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00c      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d007      	beq.n	8005c12 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f06f 0201 	mvn.w	r2, #1
 8005c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f7fc fb19 	bl	8002244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d104      	bne.n	8005c26 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00c      	beq.n	8005c40 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d007      	beq.n	8005c40 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 fddc 	bl	80067f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00c      	beq.n	8005c64 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d007      	beq.n	8005c64 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fdd4 	bl	800680c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00c      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d007      	beq.n	8005c88 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f990 	bl	8005fa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00c      	beq.n	8005cac <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f003 0320 	and.w	r3, r3, #32
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d007      	beq.n	8005cac <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0220 	mvn.w	r2, #32
 8005ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f000 fd9c 	bl	80067e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00c      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d007      	beq.n	8005cd0 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fda8 	bl	8006820 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00c      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d007      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fda0 	bl	8006834 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00c      	beq.n	8005d18 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d007      	beq.n	8005d18 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fd98 	bl	8006848 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00c      	beq.n	8005d3c <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d007      	beq.n	8005d3c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fd90 	bl	800685c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d3c:	bf00      	nop
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b086      	sub	sp, #24
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d50:	2300      	movs	r3, #0
 8005d52:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e0ff      	b.n	8005f62 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b14      	cmp	r3, #20
 8005d6e:	f200 80f0 	bhi.w	8005f52 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d72:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005dcd 	.word	0x08005dcd
 8005d7c:	08005f53 	.word	0x08005f53
 8005d80:	08005f53 	.word	0x08005f53
 8005d84:	08005f53 	.word	0x08005f53
 8005d88:	08005e0d 	.word	0x08005e0d
 8005d8c:	08005f53 	.word	0x08005f53
 8005d90:	08005f53 	.word	0x08005f53
 8005d94:	08005f53 	.word	0x08005f53
 8005d98:	08005e4f 	.word	0x08005e4f
 8005d9c:	08005f53 	.word	0x08005f53
 8005da0:	08005f53 	.word	0x08005f53
 8005da4:	08005f53 	.word	0x08005f53
 8005da8:	08005e8f 	.word	0x08005e8f
 8005dac:	08005f53 	.word	0x08005f53
 8005db0:	08005f53 	.word	0x08005f53
 8005db4:	08005f53 	.word	0x08005f53
 8005db8:	08005ed1 	.word	0x08005ed1
 8005dbc:	08005f53 	.word	0x08005f53
 8005dc0:	08005f53 	.word	0x08005f53
 8005dc4:	08005f53 	.word	0x08005f53
 8005dc8:	08005f11 	.word	0x08005f11
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68b9      	ldr	r1, [r7, #8]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f000 f98e 	bl	80060f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0208 	orr.w	r2, r2, #8
 8005de6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699a      	ldr	r2, [r3, #24]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f022 0204 	bic.w	r2, r2, #4
 8005df6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6999      	ldr	r1, [r3, #24]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	691a      	ldr	r2, [r3, #16]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	430a      	orrs	r2, r1
 8005e08:	619a      	str	r2, [r3, #24]
      break;
 8005e0a:	e0a5      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68b9      	ldr	r1, [r7, #8]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f000 f9fe 	bl	8006214 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	699a      	ldr	r2, [r3, #24]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699a      	ldr	r2, [r3, #24]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	6999      	ldr	r1, [r3, #24]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	021a      	lsls	r2, r3, #8
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	430a      	orrs	r2, r1
 8005e4a:	619a      	str	r2, [r3, #24]
      break;
 8005e4c:	e084      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68b9      	ldr	r1, [r7, #8]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 fa67 	bl	8006328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69da      	ldr	r2, [r3, #28]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f042 0208 	orr.w	r2, r2, #8
 8005e68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	69da      	ldr	r2, [r3, #28]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 0204 	bic.w	r2, r2, #4
 8005e78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69d9      	ldr	r1, [r3, #28]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	61da      	str	r2, [r3, #28]
      break;
 8005e8c:	e064      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68b9      	ldr	r1, [r7, #8]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f000 facf 	bl	8006438 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69da      	ldr	r2, [r3, #28]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ea8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69da      	ldr	r2, [r3, #28]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005eb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69d9      	ldr	r1, [r3, #28]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	021a      	lsls	r2, r3, #8
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	61da      	str	r2, [r3, #28]
      break;
 8005ece:	e043      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68b9      	ldr	r1, [r7, #8]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fb38 	bl	800654c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0208 	orr.w	r2, r2, #8
 8005eea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0204 	bic.w	r2, r2, #4
 8005efa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	691a      	ldr	r2, [r3, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f0e:	e023      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68b9      	ldr	r1, [r7, #8]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 fb7c 	bl	8006614 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f2a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f3a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	021a      	lsls	r2, r3, #8
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f50:	e002      	b.n	8005f58 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	75fb      	strb	r3, [r7, #23]
      break;
 8005f56:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f60:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop

08005f6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a42      	ldr	r2, [pc, #264]	@ (80060d8 <TIM_Base_SetConfig+0x11c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00f      	beq.n	8005ff4 <TIM_Base_SetConfig+0x38>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fda:	d00b      	beq.n	8005ff4 <TIM_Base_SetConfig+0x38>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a3f      	ldr	r2, [pc, #252]	@ (80060dc <TIM_Base_SetConfig+0x120>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d007      	beq.n	8005ff4 <TIM_Base_SetConfig+0x38>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80060e0 <TIM_Base_SetConfig+0x124>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_Base_SetConfig+0x38>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a3d      	ldr	r2, [pc, #244]	@ (80060e4 <TIM_Base_SetConfig+0x128>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d108      	bne.n	8006006 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	4313      	orrs	r3, r2
 8006004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a33      	ldr	r2, [pc, #204]	@ (80060d8 <TIM_Base_SetConfig+0x11c>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d01b      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006014:	d017      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a30      	ldr	r2, [pc, #192]	@ (80060dc <TIM_Base_SetConfig+0x120>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d013      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a2f      	ldr	r2, [pc, #188]	@ (80060e0 <TIM_Base_SetConfig+0x124>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00f      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a2e      	ldr	r2, [pc, #184]	@ (80060e4 <TIM_Base_SetConfig+0x128>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d00b      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a2d      	ldr	r2, [pc, #180]	@ (80060e8 <TIM_Base_SetConfig+0x12c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d007      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2c      	ldr	r2, [pc, #176]	@ (80060ec <TIM_Base_SetConfig+0x130>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_Base_SetConfig+0x8a>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a2b      	ldr	r2, [pc, #172]	@ (80060f0 <TIM_Base_SetConfig+0x134>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d108      	bne.n	8006058 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a16      	ldr	r2, [pc, #88]	@ (80060d8 <TIM_Base_SetConfig+0x11c>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d00f      	beq.n	80060a4 <TIM_Base_SetConfig+0xe8>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a17      	ldr	r2, [pc, #92]	@ (80060e4 <TIM_Base_SetConfig+0x128>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d00b      	beq.n	80060a4 <TIM_Base_SetConfig+0xe8>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a16      	ldr	r2, [pc, #88]	@ (80060e8 <TIM_Base_SetConfig+0x12c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d007      	beq.n	80060a4 <TIM_Base_SetConfig+0xe8>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a15      	ldr	r2, [pc, #84]	@ (80060ec <TIM_Base_SetConfig+0x130>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d003      	beq.n	80060a4 <TIM_Base_SetConfig+0xe8>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a14      	ldr	r2, [pc, #80]	@ (80060f0 <TIM_Base_SetConfig+0x134>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d103      	bne.n	80060ac <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	691a      	ldr	r2, [r3, #16]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d105      	bne.n	80060ca <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	f023 0201 	bic.w	r2, r3, #1
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	611a      	str	r2, [r3, #16]
  }
}
 80060ca:	bf00      	nop
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40012c00 	.word	0x40012c00
 80060dc:	40000400 	.word	0x40000400
 80060e0:	40000800 	.word	0x40000800
 80060e4:	40013400 	.word	0x40013400
 80060e8:	40014000 	.word	0x40014000
 80060ec:	40014400 	.word	0x40014400
 80060f0:	40014800 	.word	0x40014800

080060f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b087      	sub	sp, #28
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	f023 0201 	bic.w	r2, r3, #1
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 0303 	bic.w	r3, r3, #3
 800612e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	f023 0302 	bic.w	r3, r3, #2
 8006140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	4313      	orrs	r3, r2
 800614a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a2c      	ldr	r2, [pc, #176]	@ (8006200 <TIM_OC1_SetConfig+0x10c>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d00f      	beq.n	8006174 <TIM_OC1_SetConfig+0x80>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a2b      	ldr	r2, [pc, #172]	@ (8006204 <TIM_OC1_SetConfig+0x110>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d00b      	beq.n	8006174 <TIM_OC1_SetConfig+0x80>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a2a      	ldr	r2, [pc, #168]	@ (8006208 <TIM_OC1_SetConfig+0x114>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d007      	beq.n	8006174 <TIM_OC1_SetConfig+0x80>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a29      	ldr	r2, [pc, #164]	@ (800620c <TIM_OC1_SetConfig+0x118>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d003      	beq.n	8006174 <TIM_OC1_SetConfig+0x80>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	4a28      	ldr	r2, [pc, #160]	@ (8006210 <TIM_OC1_SetConfig+0x11c>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d10c      	bne.n	800618e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f023 0308 	bic.w	r3, r3, #8
 800617a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	4313      	orrs	r3, r2
 8006184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f023 0304 	bic.w	r3, r3, #4
 800618c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a1b      	ldr	r2, [pc, #108]	@ (8006200 <TIM_OC1_SetConfig+0x10c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00f      	beq.n	80061b6 <TIM_OC1_SetConfig+0xc2>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a1a      	ldr	r2, [pc, #104]	@ (8006204 <TIM_OC1_SetConfig+0x110>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d00b      	beq.n	80061b6 <TIM_OC1_SetConfig+0xc2>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a19      	ldr	r2, [pc, #100]	@ (8006208 <TIM_OC1_SetConfig+0x114>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d007      	beq.n	80061b6 <TIM_OC1_SetConfig+0xc2>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a18      	ldr	r2, [pc, #96]	@ (800620c <TIM_OC1_SetConfig+0x118>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d003      	beq.n	80061b6 <TIM_OC1_SetConfig+0xc2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a17      	ldr	r2, [pc, #92]	@ (8006210 <TIM_OC1_SetConfig+0x11c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d111      	bne.n	80061da <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80061bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	693a      	ldr	r2, [r7, #16]
 80061de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	621a      	str	r2, [r3, #32]
}
 80061f4:	bf00      	nop
 80061f6:	371c      	adds	r7, #28
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	40012c00 	.word	0x40012c00
 8006204:	40013400 	.word	0x40013400
 8006208:	40014000 	.word	0x40014000
 800620c:	40014400 	.word	0x40014400
 8006210:	40014800 	.word	0x40014800

08006214 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f023 0210 	bic.w	r2, r3, #16
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006242:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800624e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	021b      	lsls	r3, r3, #8
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f023 0320 	bic.w	r3, r3, #32
 8006262:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	4313      	orrs	r3, r2
 800626e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a28      	ldr	r2, [pc, #160]	@ (8006314 <TIM_OC2_SetConfig+0x100>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d003      	beq.n	8006280 <TIM_OC2_SetConfig+0x6c>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a27      	ldr	r2, [pc, #156]	@ (8006318 <TIM_OC2_SetConfig+0x104>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d10d      	bne.n	800629c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006286:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	011b      	lsls	r3, r3, #4
 800628e:	697a      	ldr	r2, [r7, #20]
 8006290:	4313      	orrs	r3, r2
 8006292:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800629a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	4a1d      	ldr	r2, [pc, #116]	@ (8006314 <TIM_OC2_SetConfig+0x100>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d00f      	beq.n	80062c4 <TIM_OC2_SetConfig+0xb0>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a1c      	ldr	r2, [pc, #112]	@ (8006318 <TIM_OC2_SetConfig+0x104>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d00b      	beq.n	80062c4 <TIM_OC2_SetConfig+0xb0>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a1b      	ldr	r2, [pc, #108]	@ (800631c <TIM_OC2_SetConfig+0x108>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d007      	beq.n	80062c4 <TIM_OC2_SetConfig+0xb0>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a1a      	ldr	r2, [pc, #104]	@ (8006320 <TIM_OC2_SetConfig+0x10c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d003      	beq.n	80062c4 <TIM_OC2_SetConfig+0xb0>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	4a19      	ldr	r2, [pc, #100]	@ (8006324 <TIM_OC2_SetConfig+0x110>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d113      	bne.n	80062ec <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	621a      	str	r2, [r3, #32]
}
 8006306:	bf00      	nop
 8006308:	371c      	adds	r7, #28
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	40012c00 	.word	0x40012c00
 8006318:	40013400 	.word	0x40013400
 800631c:	40014000 	.word	0x40014000
 8006320:	40014400 	.word	0x40014400
 8006324:	40014800 	.word	0x40014800

08006328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006328:	b480      	push	{r7}
 800632a:	b087      	sub	sp, #28
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
 8006330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	69db      	ldr	r3, [r3, #28]
 800634e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f023 0303 	bic.w	r3, r3, #3
 8006362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	021b      	lsls	r3, r3, #8
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	4313      	orrs	r3, r2
 8006380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a27      	ldr	r2, [pc, #156]	@ (8006424 <TIM_OC3_SetConfig+0xfc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d003      	beq.n	8006392 <TIM_OC3_SetConfig+0x6a>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	4a26      	ldr	r2, [pc, #152]	@ (8006428 <TIM_OC3_SetConfig+0x100>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d10d      	bne.n	80063ae <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006398:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	021b      	lsls	r3, r3, #8
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006424 <TIM_OC3_SetConfig+0xfc>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d00f      	beq.n	80063d6 <TIM_OC3_SetConfig+0xae>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a1b      	ldr	r2, [pc, #108]	@ (8006428 <TIM_OC3_SetConfig+0x100>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00b      	beq.n	80063d6 <TIM_OC3_SetConfig+0xae>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a1a      	ldr	r2, [pc, #104]	@ (800642c <TIM_OC3_SetConfig+0x104>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d007      	beq.n	80063d6 <TIM_OC3_SetConfig+0xae>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a19      	ldr	r2, [pc, #100]	@ (8006430 <TIM_OC3_SetConfig+0x108>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d003      	beq.n	80063d6 <TIM_OC3_SetConfig+0xae>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4a18      	ldr	r2, [pc, #96]	@ (8006434 <TIM_OC3_SetConfig+0x10c>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d113      	bne.n	80063fe <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	011b      	lsls	r3, r3, #4
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	011b      	lsls	r3, r3, #4
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	621a      	str	r2, [r3, #32]
}
 8006418:	bf00      	nop
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	40012c00 	.word	0x40012c00
 8006428:	40013400 	.word	0x40013400
 800642c:	40014000 	.word	0x40014000
 8006430:	40014400 	.word	0x40014400
 8006434:	40014800 	.word	0x40014800

08006438 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	69db      	ldr	r3, [r3, #28]
 800645e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800646a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	021b      	lsls	r3, r3, #8
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4313      	orrs	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006486:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	031b      	lsls	r3, r3, #12
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	4313      	orrs	r3, r2
 8006492:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a28      	ldr	r2, [pc, #160]	@ (8006538 <TIM_OC4_SetConfig+0x100>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d003      	beq.n	80064a4 <TIM_OC4_SetConfig+0x6c>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a27      	ldr	r2, [pc, #156]	@ (800653c <TIM_OC4_SetConfig+0x104>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d10d      	bne.n	80064c0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80064aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	031b      	lsls	r3, r3, #12
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a1d      	ldr	r2, [pc, #116]	@ (8006538 <TIM_OC4_SetConfig+0x100>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d00f      	beq.n	80064e8 <TIM_OC4_SetConfig+0xb0>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a1c      	ldr	r2, [pc, #112]	@ (800653c <TIM_OC4_SetConfig+0x104>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d00b      	beq.n	80064e8 <TIM_OC4_SetConfig+0xb0>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a1b      	ldr	r2, [pc, #108]	@ (8006540 <TIM_OC4_SetConfig+0x108>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d007      	beq.n	80064e8 <TIM_OC4_SetConfig+0xb0>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a1a      	ldr	r2, [pc, #104]	@ (8006544 <TIM_OC4_SetConfig+0x10c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d003      	beq.n	80064e8 <TIM_OC4_SetConfig+0xb0>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	4a19      	ldr	r2, [pc, #100]	@ (8006548 <TIM_OC4_SetConfig+0x110>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d113      	bne.n	8006510 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064ee:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80064f6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	019b      	lsls	r3, r3, #6
 80064fe:	693a      	ldr	r2, [r7, #16]
 8006500:	4313      	orrs	r3, r2
 8006502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	019b      	lsls	r3, r3, #6
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	621a      	str	r2, [r3, #32]
}
 800652a:	bf00      	nop
 800652c:	371c      	adds	r7, #28
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	40012c00 	.word	0x40012c00
 800653c:	40013400 	.word	0x40013400
 8006540:	40014000 	.word	0x40014000
 8006544:	40014400 	.word	0x40014400
 8006548:	40014800 	.word	0x40014800

0800654c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800654c:	b480      	push	{r7}
 800654e:	b087      	sub	sp, #28
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a1b      	ldr	r3, [r3, #32]
 8006560:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800657a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800657e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	4313      	orrs	r3, r2
 8006588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006590:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	041b      	lsls	r3, r3, #16
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	4313      	orrs	r3, r2
 800659c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a17      	ldr	r2, [pc, #92]	@ (8006600 <TIM_OC5_SetConfig+0xb4>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00f      	beq.n	80065c6 <TIM_OC5_SetConfig+0x7a>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a16      	ldr	r2, [pc, #88]	@ (8006604 <TIM_OC5_SetConfig+0xb8>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d00b      	beq.n	80065c6 <TIM_OC5_SetConfig+0x7a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a15      	ldr	r2, [pc, #84]	@ (8006608 <TIM_OC5_SetConfig+0xbc>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d007      	beq.n	80065c6 <TIM_OC5_SetConfig+0x7a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a14      	ldr	r2, [pc, #80]	@ (800660c <TIM_OC5_SetConfig+0xc0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d003      	beq.n	80065c6 <TIM_OC5_SetConfig+0x7a>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a13      	ldr	r2, [pc, #76]	@ (8006610 <TIM_OC5_SetConfig+0xc4>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d109      	bne.n	80065da <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	695b      	ldr	r3, [r3, #20]
 80065d2:	021b      	lsls	r3, r3, #8
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	697a      	ldr	r2, [r7, #20]
 80065de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	621a      	str	r2, [r3, #32]
}
 80065f4:	bf00      	nop
 80065f6:	371c      	adds	r7, #28
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr
 8006600:	40012c00 	.word	0x40012c00
 8006604:	40013400 	.word	0x40013400
 8006608:	40014000 	.word	0x40014000
 800660c:	40014400 	.word	0x40014400
 8006610:	40014800 	.word	0x40014800

08006614 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006614:	b480      	push	{r7}
 8006616:	b087      	sub	sp, #28
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6a1b      	ldr	r3, [r3, #32]
 8006628:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800663a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006642:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006646:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	021b      	lsls	r3, r3, #8
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800665a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	051b      	lsls	r3, r3, #20
 8006662:	693a      	ldr	r2, [r7, #16]
 8006664:	4313      	orrs	r3, r2
 8006666:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a18      	ldr	r2, [pc, #96]	@ (80066cc <TIM_OC6_SetConfig+0xb8>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d00f      	beq.n	8006690 <TIM_OC6_SetConfig+0x7c>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a17      	ldr	r2, [pc, #92]	@ (80066d0 <TIM_OC6_SetConfig+0xbc>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d00b      	beq.n	8006690 <TIM_OC6_SetConfig+0x7c>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4a16      	ldr	r2, [pc, #88]	@ (80066d4 <TIM_OC6_SetConfig+0xc0>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d007      	beq.n	8006690 <TIM_OC6_SetConfig+0x7c>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a15      	ldr	r2, [pc, #84]	@ (80066d8 <TIM_OC6_SetConfig+0xc4>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_OC6_SetConfig+0x7c>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a14      	ldr	r2, [pc, #80]	@ (80066dc <TIM_OC6_SetConfig+0xc8>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d109      	bne.n	80066a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006696:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	029b      	lsls	r3, r3, #10
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	621a      	str	r2, [r3, #32]
}
 80066be:	bf00      	nop
 80066c0:	371c      	adds	r7, #28
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	40012c00 	.word	0x40012c00
 80066d0:	40013400 	.word	0x40013400
 80066d4:	40014000 	.word	0x40014000
 80066d8:	40014400 	.word	0x40014400
 80066dc:	40014800 	.word	0x40014800

080066e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d101      	bne.n	80066f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066f4:	2302      	movs	r3, #2
 80066f6:	e065      	b.n	80067c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a2c      	ldr	r2, [pc, #176]	@ (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d004      	beq.n	800672c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a2b      	ldr	r2, [pc, #172]	@ (80067d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d108      	bne.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006732:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	4313      	orrs	r3, r2
 800673c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006748:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a1b      	ldr	r2, [pc, #108]	@ (80067d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d018      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800676e:	d013      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a18      	ldr	r2, [pc, #96]	@ (80067d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00e      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a17      	ldr	r2, [pc, #92]	@ (80067dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d009      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a12      	ldr	r2, [pc, #72]	@ (80067d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d004      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a13      	ldr	r2, [pc, #76]	@ (80067e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d10c      	bne.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800679e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	40012c00 	.word	0x40012c00
 80067d4:	40013400 	.word	0x40013400
 80067d8:	40000400 	.word	0x40000400
 80067dc:	40000800 	.word	0x40000800
 80067e0:	40014000 	.word	0x40014000

080067e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006814:	bf00      	nop
 8006816:	370c      	adds	r7, #12
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006820:	b480      	push	{r7}
 8006822:	b083      	sub	sp, #12
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006850:	bf00      	nop
 8006852:	370c      	adds	r7, #12
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e042      	b.n	8006908 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006888:	2b00      	cmp	r3, #0
 800688a:	d106      	bne.n	800689a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7fc f97b 	bl	8002b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2224      	movs	r2, #36	@ 0x24
 800689e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0201 	bic.w	r2, r2, #1
 80068b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d002      	beq.n	80068c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fc50 	bl	8007160 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f981 	bl	8006bc8 <UART_SetConfig>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d101      	bne.n	80068d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e01b      	b.n	8006908 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689a      	ldr	r2, [r3, #8]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f042 0201 	orr.w	r2, r2, #1
 80068fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f000 fccf 	bl	80072a4 <UART_CheckIdleState>
 8006906:	4603      	mov	r3, r0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3708      	adds	r7, #8
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e04a      	b.n	80069b8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006928:	2b00      	cmp	r3, #0
 800692a:	d106      	bne.n	800693a <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f7fc f92b 	bl	8002b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2224      	movs	r2, #36	@ 0x24
 800693e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f022 0201 	bic.w	r2, r2, #1
 8006950:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006956:	2b00      	cmp	r3, #0
 8006958:	d002      	beq.n	8006960 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 fc00 	bl	8007160 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 f931 	bl	8006bc8 <UART_SetConfig>
 8006966:	4603      	mov	r3, r0
 8006968:	2b01      	cmp	r3, #1
 800696a:	d101      	bne.n	8006970 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e023      	b.n	80069b8 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	685a      	ldr	r2, [r3, #4]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800697e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	689a      	ldr	r2, [r3, #8]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 800698e:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689a      	ldr	r2, [r3, #8]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f042 0208 	orr.w	r2, r2, #8
 800699e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fc77 	bl	80072a4 <UART_CheckIdleState>
 80069b6:	4603      	mov	r3, r0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b08a      	sub	sp, #40	@ 0x28
 80069c4:	af02      	add	r7, sp, #8
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	603b      	str	r3, [r7, #0]
 80069cc:	4613      	mov	r3, r2
 80069ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d6:	2b20      	cmp	r3, #32
 80069d8:	d17b      	bne.n	8006ad2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <HAL_UART_Transmit+0x26>
 80069e0:	88fb      	ldrh	r3, [r7, #6]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80069e6:	2301      	movs	r3, #1
 80069e8:	e074      	b.n	8006ad4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2221      	movs	r2, #33	@ 0x21
 80069f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069fa:	f7fc fa23 	bl	8002e44 <HAL_GetTick>
 80069fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	88fa      	ldrh	r2, [r7, #6]
 8006a04:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	88fa      	ldrh	r2, [r7, #6]
 8006a0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a18:	d108      	bne.n	8006a2c <HAL_UART_Transmit+0x6c>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d104      	bne.n	8006a2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a22:	2300      	movs	r3, #0
 8006a24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	61bb      	str	r3, [r7, #24]
 8006a2a:	e003      	b.n	8006a34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a30:	2300      	movs	r3, #0
 8006a32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a34:	e030      	b.n	8006a98 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	2180      	movs	r1, #128	@ 0x80
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f000 fcd9 	bl	80073f8 <UART_WaitOnFlagUntilTimeout>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d005      	beq.n	8006a58 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e03d      	b.n	8006ad4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d10b      	bne.n	8006a76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	881b      	ldrh	r3, [r3, #0]
 8006a62:	461a      	mov	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a6c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	3302      	adds	r3, #2
 8006a72:	61bb      	str	r3, [r7, #24]
 8006a74:	e007      	b.n	8006a86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a76:	69fb      	ldr	r3, [r7, #28]
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	3301      	adds	r3, #1
 8006a84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1c8      	bne.n	8006a36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2140      	movs	r1, #64	@ 0x40
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 fca2 	bl	80073f8 <UART_WaitOnFlagUntilTimeout>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2220      	movs	r2, #32
 8006abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e006      	b.n	8006ad4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2220      	movs	r2, #32
 8006aca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	e000      	b.n	8006ad4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006ad2:	2302      	movs	r3, #2
  }
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3720      	adds	r7, #32
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}

08006adc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b08a      	sub	sp, #40	@ 0x28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006af0:	2b20      	cmp	r3, #32
 8006af2:	d137      	bne.n	8006b64 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d002      	beq.n	8006b00 <HAL_UART_Receive_DMA+0x24>
 8006afa:	88fb      	ldrh	r3, [r7, #6]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e030      	b.n	8006b66 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a18      	ldr	r2, [pc, #96]	@ (8006b70 <HAL_UART_Receive_DMA+0x94>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d01f      	beq.n	8006b54 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d018      	beq.n	8006b54 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b40:	623b      	str	r3, [r7, #32]
 8006b42:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	69f9      	ldr	r1, [r7, #28]
 8006b46:	6a3a      	ldr	r2, [r7, #32]
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b4e:	69bb      	ldr	r3, [r7, #24]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e6      	bne.n	8006b22 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006b54:	88fb      	ldrh	r3, [r7, #6]
 8006b56:	461a      	mov	r2, r3
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f000 fcba 	bl	80074d4 <UART_Start_Receive_DMA>
 8006b60:	4603      	mov	r3, r0
 8006b62:	e000      	b.n	8006b66 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b64:	2302      	movs	r3, #2
  }
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3728      	adds	r7, #40	@ 0x28
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	40008000 	.word	0x40008000

08006b74 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bcc:	b08c      	sub	sp, #48	@ 0x30
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	689a      	ldr	r2, [r3, #8]
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	431a      	orrs	r2, r3
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	431a      	orrs	r2, r3
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	69db      	ldr	r3, [r3, #28]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	4bab      	ldr	r3, [pc, #684]	@ (8006ea4 <UART_SetConfig+0x2dc>)
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c00:	430b      	orrs	r3, r1
 8006c02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	430a      	orrs	r2, r1
 8006c18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4aa0      	ldr	r2, [pc, #640]	@ (8006ea8 <UART_SetConfig+0x2e0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d004      	beq.n	8006c34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c30:	4313      	orrs	r3, r2
 8006c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006c3e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006c42:	697a      	ldr	r2, [r7, #20]
 8006c44:	6812      	ldr	r2, [r2, #0]
 8006c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c52:	f023 010f 	bic.w	r1, r3, #15
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	430a      	orrs	r2, r1
 8006c60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a91      	ldr	r2, [pc, #580]	@ (8006eac <UART_SetConfig+0x2e4>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d125      	bne.n	8006cb8 <UART_SetConfig+0xf0>
 8006c6c:	4b90      	ldr	r3, [pc, #576]	@ (8006eb0 <UART_SetConfig+0x2e8>)
 8006c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c72:	f003 0303 	and.w	r3, r3, #3
 8006c76:	2b03      	cmp	r3, #3
 8006c78:	d81a      	bhi.n	8006cb0 <UART_SetConfig+0xe8>
 8006c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c80 <UART_SetConfig+0xb8>)
 8006c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c80:	08006c91 	.word	0x08006c91
 8006c84:	08006ca1 	.word	0x08006ca1
 8006c88:	08006c99 	.word	0x08006c99
 8006c8c:	08006ca9 	.word	0x08006ca9
 8006c90:	2301      	movs	r3, #1
 8006c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c96:	e0d6      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006c98:	2302      	movs	r3, #2
 8006c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9e:	e0d2      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006ca0:	2304      	movs	r3, #4
 8006ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca6:	e0ce      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006ca8:	2308      	movs	r3, #8
 8006caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cae:	e0ca      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006cb0:	2310      	movs	r3, #16
 8006cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb6:	e0c6      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a7d      	ldr	r2, [pc, #500]	@ (8006eb4 <UART_SetConfig+0x2ec>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d138      	bne.n	8006d34 <UART_SetConfig+0x16c>
 8006cc2:	4b7b      	ldr	r3, [pc, #492]	@ (8006eb0 <UART_SetConfig+0x2e8>)
 8006cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cc8:	f003 030c 	and.w	r3, r3, #12
 8006ccc:	2b0c      	cmp	r3, #12
 8006cce:	d82d      	bhi.n	8006d2c <UART_SetConfig+0x164>
 8006cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd8 <UART_SetConfig+0x110>)
 8006cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd6:	bf00      	nop
 8006cd8:	08006d0d 	.word	0x08006d0d
 8006cdc:	08006d2d 	.word	0x08006d2d
 8006ce0:	08006d2d 	.word	0x08006d2d
 8006ce4:	08006d2d 	.word	0x08006d2d
 8006ce8:	08006d1d 	.word	0x08006d1d
 8006cec:	08006d2d 	.word	0x08006d2d
 8006cf0:	08006d2d 	.word	0x08006d2d
 8006cf4:	08006d2d 	.word	0x08006d2d
 8006cf8:	08006d15 	.word	0x08006d15
 8006cfc:	08006d2d 	.word	0x08006d2d
 8006d00:	08006d2d 	.word	0x08006d2d
 8006d04:	08006d2d 	.word	0x08006d2d
 8006d08:	08006d25 	.word	0x08006d25
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d12:	e098      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d14:	2302      	movs	r3, #2
 8006d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d1a:	e094      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d1c:	2304      	movs	r3, #4
 8006d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d22:	e090      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d24:	2308      	movs	r3, #8
 8006d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d2a:	e08c      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d32:	e088      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a5f      	ldr	r2, [pc, #380]	@ (8006eb8 <UART_SetConfig+0x2f0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d125      	bne.n	8006d8a <UART_SetConfig+0x1c2>
 8006d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8006eb0 <UART_SetConfig+0x2e8>)
 8006d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d44:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d48:	2b30      	cmp	r3, #48	@ 0x30
 8006d4a:	d016      	beq.n	8006d7a <UART_SetConfig+0x1b2>
 8006d4c:	2b30      	cmp	r3, #48	@ 0x30
 8006d4e:	d818      	bhi.n	8006d82 <UART_SetConfig+0x1ba>
 8006d50:	2b20      	cmp	r3, #32
 8006d52:	d00a      	beq.n	8006d6a <UART_SetConfig+0x1a2>
 8006d54:	2b20      	cmp	r3, #32
 8006d56:	d814      	bhi.n	8006d82 <UART_SetConfig+0x1ba>
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d002      	beq.n	8006d62 <UART_SetConfig+0x19a>
 8006d5c:	2b10      	cmp	r3, #16
 8006d5e:	d008      	beq.n	8006d72 <UART_SetConfig+0x1aa>
 8006d60:	e00f      	b.n	8006d82 <UART_SetConfig+0x1ba>
 8006d62:	2300      	movs	r3, #0
 8006d64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d68:	e06d      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d6a:	2302      	movs	r3, #2
 8006d6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d70:	e069      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d72:	2304      	movs	r3, #4
 8006d74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d78:	e065      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d7a:	2308      	movs	r3, #8
 8006d7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d80:	e061      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d82:	2310      	movs	r3, #16
 8006d84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d88:	e05d      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a4b      	ldr	r2, [pc, #300]	@ (8006ebc <UART_SetConfig+0x2f4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d125      	bne.n	8006de0 <UART_SetConfig+0x218>
 8006d94:	4b46      	ldr	r3, [pc, #280]	@ (8006eb0 <UART_SetConfig+0x2e8>)
 8006d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006da0:	d016      	beq.n	8006dd0 <UART_SetConfig+0x208>
 8006da2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006da4:	d818      	bhi.n	8006dd8 <UART_SetConfig+0x210>
 8006da6:	2b80      	cmp	r3, #128	@ 0x80
 8006da8:	d00a      	beq.n	8006dc0 <UART_SetConfig+0x1f8>
 8006daa:	2b80      	cmp	r3, #128	@ 0x80
 8006dac:	d814      	bhi.n	8006dd8 <UART_SetConfig+0x210>
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d002      	beq.n	8006db8 <UART_SetConfig+0x1f0>
 8006db2:	2b40      	cmp	r3, #64	@ 0x40
 8006db4:	d008      	beq.n	8006dc8 <UART_SetConfig+0x200>
 8006db6:	e00f      	b.n	8006dd8 <UART_SetConfig+0x210>
 8006db8:	2300      	movs	r3, #0
 8006dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dbe:	e042      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc6:	e03e      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dce:	e03a      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd6:	e036      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e032      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a30      	ldr	r2, [pc, #192]	@ (8006ea8 <UART_SetConfig+0x2e0>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d12a      	bne.n	8006e40 <UART_SetConfig+0x278>
 8006dea:	4b31      	ldr	r3, [pc, #196]	@ (8006eb0 <UART_SetConfig+0x2e8>)
 8006dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006df4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006df8:	d01a      	beq.n	8006e30 <UART_SetConfig+0x268>
 8006dfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dfe:	d81b      	bhi.n	8006e38 <UART_SetConfig+0x270>
 8006e00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e04:	d00c      	beq.n	8006e20 <UART_SetConfig+0x258>
 8006e06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e0a:	d815      	bhi.n	8006e38 <UART_SetConfig+0x270>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d003      	beq.n	8006e18 <UART_SetConfig+0x250>
 8006e10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e14:	d008      	beq.n	8006e28 <UART_SetConfig+0x260>
 8006e16:	e00f      	b.n	8006e38 <UART_SetConfig+0x270>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e1e:	e012      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006e20:	2302      	movs	r3, #2
 8006e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e26:	e00e      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006e28:	2304      	movs	r3, #4
 8006e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e2e:	e00a      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006e30:	2308      	movs	r3, #8
 8006e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e36:	e006      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006e38:	2310      	movs	r3, #16
 8006e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3e:	e002      	b.n	8006e46 <UART_SetConfig+0x27e>
 8006e40:	2310      	movs	r3, #16
 8006e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a17      	ldr	r2, [pc, #92]	@ (8006ea8 <UART_SetConfig+0x2e0>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	f040 80a8 	bne.w	8006fa2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e52:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e56:	2b08      	cmp	r3, #8
 8006e58:	d834      	bhi.n	8006ec4 <UART_SetConfig+0x2fc>
 8006e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e60 <UART_SetConfig+0x298>)
 8006e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e60:	08006e85 	.word	0x08006e85
 8006e64:	08006ec5 	.word	0x08006ec5
 8006e68:	08006e8d 	.word	0x08006e8d
 8006e6c:	08006ec5 	.word	0x08006ec5
 8006e70:	08006e93 	.word	0x08006e93
 8006e74:	08006ec5 	.word	0x08006ec5
 8006e78:	08006ec5 	.word	0x08006ec5
 8006e7c:	08006ec5 	.word	0x08006ec5
 8006e80:	08006e9b 	.word	0x08006e9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e84:	f7fe f9b4 	bl	80051f0 <HAL_RCC_GetPCLK1Freq>
 8006e88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e8a:	e021      	b.n	8006ed0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec0 <UART_SetConfig+0x2f8>)
 8006e8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e90:	e01e      	b.n	8006ed0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e92:	f7fe f941 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 8006e96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e98:	e01a      	b.n	8006ed0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ea0:	e016      	b.n	8006ed0 <UART_SetConfig+0x308>
 8006ea2:	bf00      	nop
 8006ea4:	cfff69f3 	.word	0xcfff69f3
 8006ea8:	40008000 	.word	0x40008000
 8006eac:	40013800 	.word	0x40013800
 8006eb0:	40021000 	.word	0x40021000
 8006eb4:	40004400 	.word	0x40004400
 8006eb8:	40004800 	.word	0x40004800
 8006ebc:	40004c00 	.word	0x40004c00
 8006ec0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ece:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 812a 	beq.w	800712c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006edc:	4a9e      	ldr	r2, [pc, #632]	@ (8007158 <UART_SetConfig+0x590>)
 8006ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	4613      	mov	r3, r2
 8006ef2:	005b      	lsls	r3, r3, #1
 8006ef4:	4413      	add	r3, r2
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d305      	bcc.n	8006f08 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006efc:	697b      	ldr	r3, [r7, #20]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f02:	69ba      	ldr	r2, [r7, #24]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d903      	bls.n	8006f10 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f0e:	e10d      	b.n	800712c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f12:	2200      	movs	r2, #0
 8006f14:	60bb      	str	r3, [r7, #8]
 8006f16:	60fa      	str	r2, [r7, #12]
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1c:	4a8e      	ldr	r2, [pc, #568]	@ (8007158 <UART_SetConfig+0x590>)
 8006f1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	2200      	movs	r2, #0
 8006f26:	603b      	str	r3, [r7, #0]
 8006f28:	607a      	str	r2, [r7, #4]
 8006f2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f32:	f7f9 fed1 	bl	8000cd8 <__aeabi_uldivmod>
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	f04f 0200 	mov.w	r2, #0
 8006f42:	f04f 0300 	mov.w	r3, #0
 8006f46:	020b      	lsls	r3, r1, #8
 8006f48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f4c:	0202      	lsls	r2, r0, #8
 8006f4e:	6979      	ldr	r1, [r7, #20]
 8006f50:	6849      	ldr	r1, [r1, #4]
 8006f52:	0849      	lsrs	r1, r1, #1
 8006f54:	2000      	movs	r0, #0
 8006f56:	460c      	mov	r4, r1
 8006f58:	4605      	mov	r5, r0
 8006f5a:	eb12 0804 	adds.w	r8, r2, r4
 8006f5e:	eb43 0905 	adc.w	r9, r3, r5
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	469a      	mov	sl, r3
 8006f6a:	4693      	mov	fp, r2
 8006f6c:	4652      	mov	r2, sl
 8006f6e:	465b      	mov	r3, fp
 8006f70:	4640      	mov	r0, r8
 8006f72:	4649      	mov	r1, r9
 8006f74:	f7f9 feb0 	bl	8000cd8 <__aeabi_uldivmod>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f86:	d308      	bcc.n	8006f9a <UART_SetConfig+0x3d2>
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f8e:	d204      	bcs.n	8006f9a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	6a3a      	ldr	r2, [r7, #32]
 8006f96:	60da      	str	r2, [r3, #12]
 8006f98:	e0c8      	b.n	800712c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006fa0:	e0c4      	b.n	800712c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006faa:	d167      	bne.n	800707c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006fac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006fb0:	2b08      	cmp	r3, #8
 8006fb2:	d828      	bhi.n	8007006 <UART_SetConfig+0x43e>
 8006fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fbc <UART_SetConfig+0x3f4>)
 8006fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fba:	bf00      	nop
 8006fbc:	08006fe1 	.word	0x08006fe1
 8006fc0:	08006fe9 	.word	0x08006fe9
 8006fc4:	08006ff1 	.word	0x08006ff1
 8006fc8:	08007007 	.word	0x08007007
 8006fcc:	08006ff7 	.word	0x08006ff7
 8006fd0:	08007007 	.word	0x08007007
 8006fd4:	08007007 	.word	0x08007007
 8006fd8:	08007007 	.word	0x08007007
 8006fdc:	08006fff 	.word	0x08006fff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fe0:	f7fe f906 	bl	80051f0 <HAL_RCC_GetPCLK1Freq>
 8006fe4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fe6:	e014      	b.n	8007012 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fe8:	f7fe f918 	bl	800521c <HAL_RCC_GetPCLK2Freq>
 8006fec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fee:	e010      	b.n	8007012 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ff0:	4b5a      	ldr	r3, [pc, #360]	@ (800715c <UART_SetConfig+0x594>)
 8006ff2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ff4:	e00d      	b.n	8007012 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ff6:	f7fe f88f 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 8006ffa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ffc:	e009      	b.n	8007012 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ffe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007002:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007004:	e005      	b.n	8007012 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007010:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 8089 	beq.w	800712c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701e:	4a4e      	ldr	r2, [pc, #312]	@ (8007158 <UART_SetConfig+0x590>)
 8007020:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007024:	461a      	mov	r2, r3
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	fbb3 f3f2 	udiv	r3, r3, r2
 800702c:	005a      	lsls	r2, r3, #1
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	085b      	lsrs	r3, r3, #1
 8007034:	441a      	add	r2, r3
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	fbb2 f3f3 	udiv	r3, r2, r3
 800703e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007040:	6a3b      	ldr	r3, [r7, #32]
 8007042:	2b0f      	cmp	r3, #15
 8007044:	d916      	bls.n	8007074 <UART_SetConfig+0x4ac>
 8007046:	6a3b      	ldr	r3, [r7, #32]
 8007048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800704c:	d212      	bcs.n	8007074 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	b29b      	uxth	r3, r3
 8007052:	f023 030f 	bic.w	r3, r3, #15
 8007056:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	085b      	lsrs	r3, r3, #1
 800705c:	b29b      	uxth	r3, r3
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	b29a      	uxth	r2, r3
 8007064:	8bfb      	ldrh	r3, [r7, #30]
 8007066:	4313      	orrs	r3, r2
 8007068:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	8bfa      	ldrh	r2, [r7, #30]
 8007070:	60da      	str	r2, [r3, #12]
 8007072:	e05b      	b.n	800712c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800707a:	e057      	b.n	800712c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800707c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007080:	2b08      	cmp	r3, #8
 8007082:	d828      	bhi.n	80070d6 <UART_SetConfig+0x50e>
 8007084:	a201      	add	r2, pc, #4	@ (adr r2, 800708c <UART_SetConfig+0x4c4>)
 8007086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800708a:	bf00      	nop
 800708c:	080070b1 	.word	0x080070b1
 8007090:	080070b9 	.word	0x080070b9
 8007094:	080070c1 	.word	0x080070c1
 8007098:	080070d7 	.word	0x080070d7
 800709c:	080070c7 	.word	0x080070c7
 80070a0:	080070d7 	.word	0x080070d7
 80070a4:	080070d7 	.word	0x080070d7
 80070a8:	080070d7 	.word	0x080070d7
 80070ac:	080070cf 	.word	0x080070cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070b0:	f7fe f89e 	bl	80051f0 <HAL_RCC_GetPCLK1Freq>
 80070b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070b6:	e014      	b.n	80070e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070b8:	f7fe f8b0 	bl	800521c <HAL_RCC_GetPCLK2Freq>
 80070bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070be:	e010      	b.n	80070e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070c0:	4b26      	ldr	r3, [pc, #152]	@ (800715c <UART_SetConfig+0x594>)
 80070c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070c4:	e00d      	b.n	80070e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070c6:	f7fe f827 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 80070ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80070cc:	e009      	b.n	80070e2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80070d4:	e005      	b.n	80070e2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80070d6:	2300      	movs	r3, #0
 80070d8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070e0:	bf00      	nop
    }

    if (pclk != 0U)
 80070e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d021      	beq.n	800712c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ec:	4a1a      	ldr	r2, [pc, #104]	@ (8007158 <UART_SetConfig+0x590>)
 80070ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070f2:	461a      	mov	r2, r3
 80070f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	085b      	lsrs	r3, r3, #1
 8007100:	441a      	add	r2, r3
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	fbb2 f3f3 	udiv	r3, r2, r3
 800710a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	2b0f      	cmp	r3, #15
 8007110:	d909      	bls.n	8007126 <UART_SetConfig+0x55e>
 8007112:	6a3b      	ldr	r3, [r7, #32]
 8007114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007118:	d205      	bcs.n	8007126 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800711a:	6a3b      	ldr	r3, [r7, #32]
 800711c:	b29a      	uxth	r2, r3
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	60da      	str	r2, [r3, #12]
 8007124:	e002      	b.n	800712c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	2201      	movs	r2, #1
 8007130:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	2201      	movs	r2, #1
 8007138:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	2200      	movs	r2, #0
 8007140:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2200      	movs	r2, #0
 8007146:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007148:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800714c:	4618      	mov	r0, r3
 800714e:	3730      	adds	r7, #48	@ 0x30
 8007150:	46bd      	mov	sp, r7
 8007152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007156:	bf00      	nop
 8007158:	0800e7e8 	.word	0x0800e7e8
 800715c:	00f42400 	.word	0x00f42400

08007160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	f003 0308 	and.w	r3, r3, #8
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	430a      	orrs	r2, r1
 8007188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	f003 0302 	and.w	r3, r3, #2
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d2:	f003 0304 	and.w	r3, r3, #4
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	f003 0310 	and.w	r3, r3, #16
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007216:	f003 0320 	and.w	r3, r3, #32
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00a      	beq.n	8007234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	689b      	ldr	r3, [r3, #8]
 8007224:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800723c:	2b00      	cmp	r3, #0
 800723e:	d01a      	beq.n	8007276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	430a      	orrs	r2, r1
 8007254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800725e:	d10a      	bne.n	8007276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	430a      	orrs	r2, r1
 8007274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00a      	beq.n	8007298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	430a      	orrs	r2, r1
 8007296:	605a      	str	r2, [r3, #4]
  }
}
 8007298:	bf00      	nop
 800729a:	370c      	adds	r7, #12
 800729c:	46bd      	mov	sp, r7
 800729e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a2:	4770      	bx	lr

080072a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b098      	sub	sp, #96	@ 0x60
 80072a8:	af02      	add	r7, sp, #8
 80072aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072b4:	f7fb fdc6 	bl	8002e44 <HAL_GetTick>
 80072b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0308 	and.w	r3, r3, #8
 80072c4:	2b08      	cmp	r3, #8
 80072c6:	d12f      	bne.n	8007328 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072d0:	2200      	movs	r2, #0
 80072d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f88e 	bl	80073f8 <UART_WaitOnFlagUntilTimeout>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d022      	beq.n	8007328 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ea:	e853 3f00 	ldrex	r3, [r3]
 80072ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	461a      	mov	r2, r3
 80072fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007300:	647b      	str	r3, [r7, #68]	@ 0x44
 8007302:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007304:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007306:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007308:	e841 2300 	strex	r3, r2, [r1]
 800730c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800730e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1e6      	bne.n	80072e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2220      	movs	r2, #32
 8007318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e063      	b.n	80073f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b04      	cmp	r3, #4
 8007334:	d149      	bne.n	80073ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007336:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800733a:	9300      	str	r3, [sp, #0]
 800733c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800733e:	2200      	movs	r2, #0
 8007340:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f000 f857 	bl	80073f8 <UART_WaitOnFlagUntilTimeout>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d03c      	beq.n	80073ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	623b      	str	r3, [r7, #32]
   return(result);
 800735e:	6a3b      	ldr	r3, [r7, #32]
 8007360:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007364:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800736e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007370:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007374:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800737c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e6      	bne.n	8007350 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3308      	adds	r3, #8
 8007388:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	e853 3f00 	ldrex	r3, [r3]
 8007390:	60fb      	str	r3, [r7, #12]
   return(result);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f023 0301 	bic.w	r3, r3, #1
 8007398:	64bb      	str	r3, [r7, #72]	@ 0x48
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3308      	adds	r3, #8
 80073a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073a2:	61fa      	str	r2, [r7, #28]
 80073a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a6:	69b9      	ldr	r1, [r7, #24]
 80073a8:	69fa      	ldr	r2, [r7, #28]
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	617b      	str	r3, [r7, #20]
   return(result);
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1e5      	bne.n	8007382 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2220      	movs	r2, #32
 80073ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e012      	b.n	80073f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2220      	movs	r2, #32
 80073ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2220      	movs	r2, #32
 80073d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3758      	adds	r7, #88	@ 0x58
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	603b      	str	r3, [r7, #0]
 8007404:	4613      	mov	r3, r2
 8007406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007408:	e04f      	b.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007410:	d04b      	beq.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007412:	f7fb fd17 	bl	8002e44 <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	69ba      	ldr	r2, [r7, #24]
 800741e:	429a      	cmp	r2, r3
 8007420:	d302      	bcc.n	8007428 <UART_WaitOnFlagUntilTimeout+0x30>
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e04e      	b.n	80074ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0304 	and.w	r3, r3, #4
 8007436:	2b00      	cmp	r3, #0
 8007438:	d037      	beq.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2b80      	cmp	r3, #128	@ 0x80
 800743e:	d034      	beq.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b40      	cmp	r3, #64	@ 0x40
 8007444:	d031      	beq.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	69db      	ldr	r3, [r3, #28]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b08      	cmp	r3, #8
 8007452:	d110      	bne.n	8007476 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2208      	movs	r2, #8
 800745a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 f920 	bl	80076a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2208      	movs	r2, #8
 8007466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e029      	b.n	80074ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	69db      	ldr	r3, [r3, #28]
 800747c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007484:	d111      	bne.n	80074aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800748e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 f906 	bl	80076a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2220      	movs	r2, #32
 800749a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e00f      	b.n	80074ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	69da      	ldr	r2, [r3, #28]
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	4013      	ands	r3, r2
 80074b4:	68ba      	ldr	r2, [r7, #8]
 80074b6:	429a      	cmp	r2, r3
 80074b8:	bf0c      	ite	eq
 80074ba:	2301      	moveq	r3, #1
 80074bc:	2300      	movne	r3, #0
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	461a      	mov	r2, r3
 80074c2:	79fb      	ldrb	r3, [r7, #7]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d0a0      	beq.n	800740a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074c8:	2300      	movs	r3, #0
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b096      	sub	sp, #88	@ 0x58
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	4613      	mov	r3, r2
 80074e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	88fa      	ldrh	r2, [r7, #6]
 80074ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2222      	movs	r2, #34	@ 0x22
 80074fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007506:	2b00      	cmp	r3, #0
 8007508:	d02d      	beq.n	8007566 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007510:	4a40      	ldr	r2, [pc, #256]	@ (8007614 <UART_Start_Receive_DMA+0x140>)
 8007512:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800751a:	4a3f      	ldr	r2, [pc, #252]	@ (8007618 <UART_Start_Receive_DMA+0x144>)
 800751c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007524:	4a3d      	ldr	r2, [pc, #244]	@ (800761c <UART_Start_Receive_DMA+0x148>)
 8007526:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800752e:	2200      	movs	r2, #0
 8007530:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3324      	adds	r3, #36	@ 0x24
 800753e:	4619      	mov	r1, r3
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007544:	461a      	mov	r2, r3
 8007546:	88fb      	ldrh	r3, [r7, #6]
 8007548:	f7fb fe32 	bl	80031b0 <HAL_DMA_Start_IT>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d009      	beq.n	8007566 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2210      	movs	r2, #16
 8007556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2220      	movs	r2, #32
 800755e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e051      	b.n	800760a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d018      	beq.n	80075a0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007576:	e853 3f00 	ldrex	r3, [r3]
 800757a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800757c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007582:	657b      	str	r3, [r7, #84]	@ 0x54
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800758c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800758e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007590:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007592:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007594:	e841 2300 	strex	r3, r2, [r1]
 8007598:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800759a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1e6      	bne.n	800756e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3308      	adds	r3, #8
 80075a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075aa:	e853 3f00 	ldrex	r3, [r3]
 80075ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075b2:	f043 0301 	orr.w	r3, r3, #1
 80075b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3308      	adds	r3, #8
 80075be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80075c0:	637a      	str	r2, [r7, #52]	@ 0x34
 80075c2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075c8:	e841 2300 	strex	r3, r2, [r1]
 80075cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80075ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1e5      	bne.n	80075a0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3308      	adds	r3, #8
 80075da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	e853 3f00 	ldrex	r3, [r3]
 80075e2:	613b      	str	r3, [r7, #16]
   return(result);
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	3308      	adds	r3, #8
 80075f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075f4:	623a      	str	r2, [r7, #32]
 80075f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	69f9      	ldr	r1, [r7, #28]
 80075fa:	6a3a      	ldr	r2, [r7, #32]
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	61bb      	str	r3, [r7, #24]
   return(result);
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e5      	bne.n	80075d4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3758      	adds	r7, #88	@ 0x58
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	0800776f 	.word	0x0800776f
 8007618:	0800789b 	.word	0x0800789b
 800761c:	080078d9 	.word	0x080078d9

08007620 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007620:	b480      	push	{r7}
 8007622:	b08f      	sub	sp, #60	@ 0x3c
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762e:	6a3b      	ldr	r3, [r7, #32]
 8007630:	e853 3f00 	ldrex	r3, [r3]
 8007634:	61fb      	str	r3, [r7, #28]
   return(result);
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800763c:	637b      	str	r3, [r7, #52]	@ 0x34
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	461a      	mov	r2, r3
 8007644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007646:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007648:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800764c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800764e:	e841 2300 	strex	r3, r2, [r1]
 8007652:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	2b00      	cmp	r3, #0
 8007658:	d1e6      	bne.n	8007628 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3308      	adds	r3, #8
 8007660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	60bb      	str	r3, [r7, #8]
   return(result);
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007670:	633b      	str	r3, [r7, #48]	@ 0x30
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	3308      	adds	r3, #8
 8007678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800767a:	61ba      	str	r2, [r7, #24]
 800767c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767e:	6979      	ldr	r1, [r7, #20]
 8007680:	69ba      	ldr	r2, [r7, #24]
 8007682:	e841 2300 	strex	r3, r2, [r1]
 8007686:	613b      	str	r3, [r7, #16]
   return(result);
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1e5      	bne.n	800765a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007696:	bf00      	nop
 8007698:	373c      	adds	r7, #60	@ 0x3c
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr

080076a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076a2:	b480      	push	{r7}
 80076a4:	b095      	sub	sp, #84	@ 0x54
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076b2:	e853 3f00 	ldrex	r3, [r3]
 80076b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80076ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076d0:	e841 2300 	strex	r3, r2, [r1]
 80076d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d1e6      	bne.n	80076aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3308      	adds	r3, #8
 80076e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	6a3b      	ldr	r3, [r7, #32]
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80076ec:	69fb      	ldr	r3, [r7, #28]
 80076ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076f2:	f023 0301 	bic.w	r3, r3, #1
 80076f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3308      	adds	r3, #8
 80076fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007700:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007702:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007704:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007708:	e841 2300 	strex	r3, r2, [r1]
 800770c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800770e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007710:	2b00      	cmp	r3, #0
 8007712:	d1e3      	bne.n	80076dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d118      	bne.n	800774e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	e853 3f00 	ldrex	r3, [r3]
 8007728:	60bb      	str	r3, [r7, #8]
   return(result);
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	f023 0310 	bic.w	r3, r3, #16
 8007730:	647b      	str	r3, [r7, #68]	@ 0x44
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	461a      	mov	r2, r3
 8007738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800773a:	61bb      	str	r3, [r7, #24]
 800773c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800773e:	6979      	ldr	r1, [r7, #20]
 8007740:	69ba      	ldr	r2, [r7, #24]
 8007742:	e841 2300 	strex	r3, r2, [r1]
 8007746:	613b      	str	r3, [r7, #16]
   return(result);
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d1e6      	bne.n	800771c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2220      	movs	r2, #32
 8007752:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2200      	movs	r2, #0
 800775a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	2200      	movs	r2, #0
 8007760:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007762:	bf00      	nop
 8007764:	3754      	adds	r7, #84	@ 0x54
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr

0800776e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b09c      	sub	sp, #112	@ 0x70
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f003 0320 	and.w	r3, r3, #32
 8007786:	2b00      	cmp	r3, #0
 8007788:	d171      	bne.n	800786e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800778a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800778c:	2200      	movs	r2, #0
 800778e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007798:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800779a:	e853 3f00 	ldrex	r3, [r3]
 800779e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80077a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	461a      	mov	r2, r3
 80077ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80077b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077b2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077b8:	e841 2300 	strex	r3, r2, [r1]
 80077bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1e6      	bne.n	8007792 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3308      	adds	r3, #8
 80077ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ce:	e853 3f00 	ldrex	r3, [r3]
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80077d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077d6:	f023 0301 	bic.w	r3, r3, #1
 80077da:	667b      	str	r3, [r7, #100]	@ 0x64
 80077dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3308      	adds	r3, #8
 80077e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80077e4:	647a      	str	r2, [r7, #68]	@ 0x44
 80077e6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077ec:	e841 2300 	strex	r3, r2, [r1]
 80077f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1e5      	bne.n	80077c4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	3308      	adds	r3, #8
 80077fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007802:	e853 3f00 	ldrex	r3, [r3]
 8007806:	623b      	str	r3, [r7, #32]
   return(result);
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800780e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007810:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3308      	adds	r3, #8
 8007816:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007818:	633a      	str	r2, [r7, #48]	@ 0x30
 800781a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800781c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800781e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007820:	e841 2300 	strex	r3, r2, [r1]
 8007824:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007828:	2b00      	cmp	r3, #0
 800782a:	d1e5      	bne.n	80077f8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800782c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800782e:	2220      	movs	r2, #32
 8007830:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007834:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007838:	2b01      	cmp	r3, #1
 800783a:	d118      	bne.n	800786e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800783c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	e853 3f00 	ldrex	r3, [r3]
 8007848:	60fb      	str	r3, [r7, #12]
   return(result);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f023 0310 	bic.w	r3, r3, #16
 8007850:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007852:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800785a:	61fb      	str	r3, [r7, #28]
 800785c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785e:	69b9      	ldr	r1, [r7, #24]
 8007860:	69fa      	ldr	r2, [r7, #28]
 8007862:	e841 2300 	strex	r3, r2, [r1]
 8007866:	617b      	str	r3, [r7, #20]
   return(result);
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1e6      	bne.n	800783c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800786e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007870:	2200      	movs	r2, #0
 8007872:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007874:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007878:	2b01      	cmp	r3, #1
 800787a:	d107      	bne.n	800788c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800787c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800787e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007882:	4619      	mov	r1, r3
 8007884:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007886:	f7ff f993 	bl	8006bb0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800788a:	e002      	b.n	8007892 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800788c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800788e:	f7ff f971 	bl	8006b74 <HAL_UART_RxCpltCallback>
}
 8007892:	bf00      	nop
 8007894:	3770      	adds	r7, #112	@ 0x70
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800789a:	b580      	push	{r7, lr}
 800789c:	b084      	sub	sp, #16
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d109      	bne.n	80078ca <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80078bc:	085b      	lsrs	r3, r3, #1
 80078be:	b29b      	uxth	r3, r3
 80078c0:	4619      	mov	r1, r3
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f7ff f974 	bl	8006bb0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078c8:	e002      	b.n	80078d0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f7ff f95c 	bl	8006b88 <HAL_UART_RxHalfCpltCallback>
}
 80078d0:	bf00      	nop
 80078d2:	3710      	adds	r7, #16
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078ec:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078f4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007900:	2b80      	cmp	r3, #128	@ 0x80
 8007902:	d109      	bne.n	8007918 <UART_DMAError+0x40>
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	2b21      	cmp	r3, #33	@ 0x21
 8007908:	d106      	bne.n	8007918 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	2200      	movs	r2, #0
 800790e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007912:	6978      	ldr	r0, [r7, #20]
 8007914:	f7ff fe84 	bl	8007620 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	689b      	ldr	r3, [r3, #8]
 800791e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007922:	2b40      	cmp	r3, #64	@ 0x40
 8007924:	d109      	bne.n	800793a <UART_DMAError+0x62>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2b22      	cmp	r3, #34	@ 0x22
 800792a:	d106      	bne.n	800793a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	2200      	movs	r2, #0
 8007930:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007934:	6978      	ldr	r0, [r7, #20]
 8007936:	f7ff feb4 	bl	80076a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800793a:	697b      	ldr	r3, [r7, #20]
 800793c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007940:	f043 0210 	orr.w	r2, r3, #16
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800794a:	6978      	ldr	r0, [r7, #20]
 800794c:	f7ff f926 	bl	8006b9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007950:	bf00      	nop
 8007952:	3718      	adds	r7, #24
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007958:	b480      	push	{r7}
 800795a:	b085      	sub	sp, #20
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007966:	2b01      	cmp	r3, #1
 8007968:	d101      	bne.n	800796e <HAL_UARTEx_DisableFifoMode+0x16>
 800796a:	2302      	movs	r3, #2
 800796c:	e027      	b.n	80079be <HAL_UARTEx_DisableFifoMode+0x66>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2224      	movs	r2, #36	@ 0x24
 800797a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0201 	bic.w	r2, r2, #1
 8007994:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800799c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2220      	movs	r2, #32
 80079b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3714      	adds	r7, #20
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b084      	sub	sp, #16
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d101      	bne.n	80079e2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079de:	2302      	movs	r3, #2
 80079e0:	e02d      	b.n	8007a3e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2224      	movs	r2, #36	@ 0x24
 80079ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f022 0201 	bic.w	r2, r2, #1
 8007a08:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	683a      	ldr	r2, [r7, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 f850 	bl	8007ac4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3710      	adds	r7, #16
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}

08007a46 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a46:	b580      	push	{r7, lr}
 8007a48:	b084      	sub	sp, #16
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d101      	bne.n	8007a5e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	e02d      	b.n	8007aba <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2224      	movs	r2, #36	@ 0x24
 8007a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0201 	bic.w	r2, r2, #1
 8007a84:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	683a      	ldr	r2, [r7, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f000 f812 	bl	8007ac4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2220      	movs	r2, #32
 8007aac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
	...

08007ac4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d108      	bne.n	8007ae6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ae4:	e031      	b.n	8007b4a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ae6:	2308      	movs	r3, #8
 8007ae8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007aea:	2308      	movs	r3, #8
 8007aec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	0e5b      	lsrs	r3, r3, #25
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0307 	and.w	r3, r3, #7
 8007afc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	0f5b      	lsrs	r3, r3, #29
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b0e:	7bbb      	ldrb	r3, [r7, #14]
 8007b10:	7b3a      	ldrb	r2, [r7, #12]
 8007b12:	4911      	ldr	r1, [pc, #68]	@ (8007b58 <UARTEx_SetNbDataToProcess+0x94>)
 8007b14:	5c8a      	ldrb	r2, [r1, r2]
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b1a:	7b3a      	ldrb	r2, [r7, #12]
 8007b1c:	490f      	ldr	r1, [pc, #60]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x98>)
 8007b1e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b20:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	7b7a      	ldrb	r2, [r7, #13]
 8007b30:	4909      	ldr	r1, [pc, #36]	@ (8007b58 <UARTEx_SetNbDataToProcess+0x94>)
 8007b32:	5c8a      	ldrb	r2, [r1, r2]
 8007b34:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b38:	7b7a      	ldrb	r2, [r7, #13]
 8007b3a:	4908      	ldr	r1, [pc, #32]	@ (8007b5c <UARTEx_SetNbDataToProcess+0x98>)
 8007b3c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b4a:	bf00      	nop
 8007b4c:	3714      	adds	r7, #20
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	0800e800 	.word	0x0800e800
 8007b5c:	0800e808 	.word	0x0800e808

08007b60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f103 0208 	add.w	r2, r3, #8
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f04f 32ff 	mov.w	r2, #4294967295
 8007b78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f103 0208 	add.w	r2, r3, #8
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f103 0208 	add.w	r2, r3, #8
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007b94:	bf00      	nop
 8007b96:	370c      	adds	r7, #12
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b085      	sub	sp, #20
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	689a      	ldr	r2, [r3, #8]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	683a      	ldr	r2, [r7, #0]
 8007bde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	1c5a      	adds	r2, r3, #1
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	601a      	str	r2, [r3, #0]
}
 8007bf6:	bf00      	nop
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c02:	b480      	push	{r7}
 8007c04:	b085      	sub	sp, #20
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c18:	d103      	bne.n	8007c22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	60fb      	str	r3, [r7, #12]
 8007c20:	e00c      	b.n	8007c3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	3308      	adds	r3, #8
 8007c26:	60fb      	str	r3, [r7, #12]
 8007c28:	e002      	b.n	8007c30 <vListInsert+0x2e>
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	60fb      	str	r3, [r7, #12]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68ba      	ldr	r2, [r7, #8]
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d2f6      	bcs.n	8007c2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	683a      	ldr	r2, [r7, #0]
 8007c4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	601a      	str	r2, [r3, #0]
}
 8007c68:	bf00      	nop
 8007c6a:	3714      	adds	r7, #20
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	6892      	ldr	r2, [r2, #8]
 8007c8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	6852      	ldr	r2, [r2, #4]
 8007c94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d103      	bne.n	8007ca8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	1e5a      	subs	r2, r3, #1
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d10b      	bne.n	8007cf4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce0:	f383 8811 	msr	BASEPRI, r3
 8007ce4:	f3bf 8f6f 	isb	sy
 8007ce8:	f3bf 8f4f 	dsb	sy
 8007cec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007cee:	bf00      	nop
 8007cf0:	bf00      	nop
 8007cf2:	e7fd      	b.n	8007cf0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007cf4:	f001 fcb0 	bl	8009658 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d00:	68f9      	ldr	r1, [r7, #12]
 8007d02:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d04:	fb01 f303 	mul.w	r3, r1, r3
 8007d08:	441a      	add	r2, r3
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d24:	3b01      	subs	r3, #1
 8007d26:	68f9      	ldr	r1, [r7, #12]
 8007d28:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007d2a:	fb01 f303 	mul.w	r3, r1, r3
 8007d2e:	441a      	add	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	22ff      	movs	r2, #255	@ 0xff
 8007d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	22ff      	movs	r2, #255	@ 0xff
 8007d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d114      	bne.n	8007d74 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d01a      	beq.n	8007d88 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	3310      	adds	r3, #16
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 ff80 	bl	8008c5c <xTaskRemoveFromEventList>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d012      	beq.n	8007d88 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007d62:	4b0d      	ldr	r3, [pc, #52]	@ (8007d98 <xQueueGenericReset+0xd0>)
 8007d64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	f3bf 8f6f 	isb	sy
 8007d72:	e009      	b.n	8007d88 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	3310      	adds	r3, #16
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f7ff fef1 	bl	8007b60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	3324      	adds	r3, #36	@ 0x24
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7ff feec 	bl	8007b60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007d88:	f001 fc98 	bl	80096bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007d8c:	2301      	movs	r3, #1
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3710      	adds	r7, #16
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	e000ed04 	.word	0xe000ed04

08007d9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b08a      	sub	sp, #40	@ 0x28
 8007da0:	af02      	add	r7, sp, #8
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	4613      	mov	r3, r2
 8007da8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10b      	bne.n	8007dc8 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	613b      	str	r3, [r7, #16]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	fb02 f303 	mul.w	r3, r2, r3
 8007dd0:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	3348      	adds	r3, #72	@ 0x48
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f001 fd1e 	bl	8009818 <pvPortMalloc>
 8007ddc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d00d      	beq.n	8007e00 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	3348      	adds	r3, #72	@ 0x48
 8007dec:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007dee:	79fa      	ldrb	r2, [r7, #7]
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	4613      	mov	r3, r2
 8007df6:	697a      	ldr	r2, [r7, #20]
 8007df8:	68b9      	ldr	r1, [r7, #8]
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f000 f805 	bl	8007e0a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007e00:	69bb      	ldr	r3, [r7, #24]
	}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3720      	adds	r7, #32
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	60f8      	str	r0, [r7, #12]
 8007e12:	60b9      	str	r1, [r7, #8]
 8007e14:	607a      	str	r2, [r7, #4]
 8007e16:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d103      	bne.n	8007e26 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	69ba      	ldr	r2, [r7, #24]
 8007e22:	601a      	str	r2, [r3, #0]
 8007e24:	e002      	b.n	8007e2c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007e38:	2101      	movs	r1, #1
 8007e3a:	69b8      	ldr	r0, [r7, #24]
 8007e3c:	f7ff ff44 	bl	8007cc8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007e40:	bf00      	nop
 8007e42:	3710      	adds	r7, #16
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00e      	beq.n	8007e74 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007e68:	2300      	movs	r3, #0
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f81c 	bl	8007eac <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007e74:	bf00      	nop
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b086      	sub	sp, #24
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	4603      	mov	r3, r0
 8007e84:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007e86:	2301      	movs	r3, #1
 8007e88:	617b      	str	r3, [r7, #20]
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	461a      	mov	r2, r3
 8007e92:	6939      	ldr	r1, [r7, #16]
 8007e94:	6978      	ldr	r0, [r7, #20]
 8007e96:	f7ff ff81 	bl	8007d9c <xQueueGenericCreate>
 8007e9a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007e9c:	68f8      	ldr	r0, [r7, #12]
 8007e9e:	f7ff ffd3 	bl	8007e48 <prvInitialiseMutex>

		return xNewQueue;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
	}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3718      	adds	r7, #24
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b08e      	sub	sp, #56	@ 0x38
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60f8      	str	r0, [r7, #12]
 8007eb4:	60b9      	str	r1, [r7, #8]
 8007eb6:	607a      	str	r2, [r7, #4]
 8007eb8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d10b      	bne.n	8007ee0 <xQueueGenericSend+0x34>
	__asm volatile
 8007ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007eda:	bf00      	nop
 8007edc:	bf00      	nop
 8007ede:	e7fd      	b.n	8007edc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSend+0x42>
 8007ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d101      	bne.n	8007ef2 <xQueueGenericSend+0x46>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e000      	b.n	8007ef4 <xQueueGenericSend+0x48>
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10b      	bne.n	8007f10 <xQueueGenericSend+0x64>
	__asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	f383 8811 	msr	BASEPRI, r3
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007f0a:	bf00      	nop
 8007f0c:	bf00      	nop
 8007f0e:	e7fd      	b.n	8007f0c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d103      	bne.n	8007f1e <xQueueGenericSend+0x72>
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <xQueueGenericSend+0x76>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	e000      	b.n	8007f24 <xQueueGenericSend+0x78>
 8007f22:	2300      	movs	r3, #0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d10b      	bne.n	8007f40 <xQueueGenericSend+0x94>
	__asm volatile
 8007f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	623b      	str	r3, [r7, #32]
}
 8007f3a:	bf00      	nop
 8007f3c:	bf00      	nop
 8007f3e:	e7fd      	b.n	8007f3c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f40:	f001 f832 	bl	8008fa8 <xTaskGetSchedulerState>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d102      	bne.n	8007f50 <xQueueGenericSend+0xa4>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <xQueueGenericSend+0xa8>
 8007f50:	2301      	movs	r3, #1
 8007f52:	e000      	b.n	8007f56 <xQueueGenericSend+0xaa>
 8007f54:	2300      	movs	r3, #0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10b      	bne.n	8007f72 <xQueueGenericSend+0xc6>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	61fb      	str	r3, [r7, #28]
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	e7fd      	b.n	8007f6e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f72:	f001 fb71 	bl	8009658 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d302      	bcc.n	8007f88 <xQueueGenericSend+0xdc>
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d129      	bne.n	8007fdc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f88:	683a      	ldr	r2, [r7, #0]
 8007f8a:	68b9      	ldr	r1, [r7, #8]
 8007f8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f8e:	f000 f9b7 	bl	8008300 <prvCopyDataToQueue>
 8007f92:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d010      	beq.n	8007fbe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9e:	3324      	adds	r3, #36	@ 0x24
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	f000 fe5b 	bl	8008c5c <xTaskRemoveFromEventList>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d013      	beq.n	8007fd4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007fac:	4b3f      	ldr	r3, [pc, #252]	@ (80080ac <xQueueGenericSend+0x200>)
 8007fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fb2:	601a      	str	r2, [r3, #0]
 8007fb4:	f3bf 8f4f 	dsb	sy
 8007fb8:	f3bf 8f6f 	isb	sy
 8007fbc:	e00a      	b.n	8007fd4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d007      	beq.n	8007fd4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007fc4:	4b39      	ldr	r3, [pc, #228]	@ (80080ac <xQueueGenericSend+0x200>)
 8007fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007fd4:	f001 fb72 	bl	80096bc <vPortExitCritical>
				return pdPASS;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e063      	b.n	80080a4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d103      	bne.n	8007fea <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007fe2:	f001 fb6b 	bl	80096bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	e05c      	b.n	80080a4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d106      	bne.n	8007ffe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ff0:	f107 0314 	add.w	r3, r7, #20
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f000 fe95 	bl	8008d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007ffe:	f001 fb5d 	bl	80096bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008002:	f000 fc3b 	bl	800887c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008006:	f001 fb27 	bl	8009658 <vPortEnterCritical>
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008010:	b25b      	sxtb	r3, r3
 8008012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008016:	d103      	bne.n	8008020 <xQueueGenericSend+0x174>
 8008018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801a:	2200      	movs	r2, #0
 800801c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008022:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008026:	b25b      	sxtb	r3, r3
 8008028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800802c:	d103      	bne.n	8008036 <xQueueGenericSend+0x18a>
 800802e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008030:	2200      	movs	r2, #0
 8008032:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008036:	f001 fb41 	bl	80096bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800803a:	1d3a      	adds	r2, r7, #4
 800803c:	f107 0314 	add.w	r3, r7, #20
 8008040:	4611      	mov	r1, r2
 8008042:	4618      	mov	r0, r3
 8008044:	f000 fe84 	bl	8008d50 <xTaskCheckForTimeOut>
 8008048:	4603      	mov	r3, r0
 800804a:	2b00      	cmp	r3, #0
 800804c:	d124      	bne.n	8008098 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800804e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008050:	f000 fa28 	bl	80084a4 <prvIsQueueFull>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d018      	beq.n	800808c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800805a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805c:	3310      	adds	r3, #16
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	4611      	mov	r1, r2
 8008062:	4618      	mov	r0, r3
 8008064:	f000 fdd4 	bl	8008c10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008068:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800806a:	f000 f9b3 	bl	80083d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800806e:	f000 fc13 	bl	8008898 <xTaskResumeAll>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	f47f af7c 	bne.w	8007f72 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800807a:	4b0c      	ldr	r3, [pc, #48]	@ (80080ac <xQueueGenericSend+0x200>)
 800807c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	e772      	b.n	8007f72 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800808c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800808e:	f000 f9a1 	bl	80083d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008092:	f000 fc01 	bl	8008898 <xTaskResumeAll>
 8008096:	e76c      	b.n	8007f72 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800809a:	f000 f99b 	bl	80083d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800809e:	f000 fbfb 	bl	8008898 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80080a2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3738      	adds	r7, #56	@ 0x38
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}
 80080ac:	e000ed04 	.word	0xe000ed04

080080b0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08e      	sub	sp, #56	@ 0x38
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80080ba:	2300      	movs	r3, #0
 80080bc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80080c2:	2300      	movs	r3, #0
 80080c4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80080c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10b      	bne.n	80080e4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	623b      	str	r3, [r7, #32]
}
 80080de:	bf00      	nop
 80080e0:	bf00      	nop
 80080e2:	e7fd      	b.n	80080e0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80080e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00b      	beq.n	8008104 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80080ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	61fb      	str	r3, [r7, #28]
}
 80080fe:	bf00      	nop
 8008100:	bf00      	nop
 8008102:	e7fd      	b.n	8008100 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008104:	f000 ff50 	bl	8008fa8 <xTaskGetSchedulerState>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d102      	bne.n	8008114 <xQueueSemaphoreTake+0x64>
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d101      	bne.n	8008118 <xQueueSemaphoreTake+0x68>
 8008114:	2301      	movs	r3, #1
 8008116:	e000      	b.n	800811a <xQueueSemaphoreTake+0x6a>
 8008118:	2300      	movs	r3, #0
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10b      	bne.n	8008136 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800811e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	61bb      	str	r3, [r7, #24]
}
 8008130:	bf00      	nop
 8008132:	bf00      	nop
 8008134:	e7fd      	b.n	8008132 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008136:	f001 fa8f 	bl	8009658 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800813a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800813c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008142:	2b00      	cmp	r3, #0
 8008144:	d024      	beq.n	8008190 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008148:	1e5a      	subs	r2, r3, #1
 800814a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800814e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d104      	bne.n	8008160 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008156:	f001 f8d3 	bl	8009300 <pvTaskIncrementMutexHeldCount>
 800815a:	4602      	mov	r2, r0
 800815c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800815e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00f      	beq.n	8008188 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800816a:	3310      	adds	r3, #16
 800816c:	4618      	mov	r0, r3
 800816e:	f000 fd75 	bl	8008c5c <xTaskRemoveFromEventList>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d007      	beq.n	8008188 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008178:	4b54      	ldr	r3, [pc, #336]	@ (80082cc <xQueueSemaphoreTake+0x21c>)
 800817a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800817e:	601a      	str	r2, [r3, #0]
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008188:	f001 fa98 	bl	80096bc <vPortExitCritical>
				return pdPASS;
 800818c:	2301      	movs	r3, #1
 800818e:	e098      	b.n	80082c2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d112      	bne.n	80081bc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00b      	beq.n	80081b4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800819c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a0:	f383 8811 	msr	BASEPRI, r3
 80081a4:	f3bf 8f6f 	isb	sy
 80081a8:	f3bf 8f4f 	dsb	sy
 80081ac:	617b      	str	r3, [r7, #20]
}
 80081ae:	bf00      	nop
 80081b0:	bf00      	nop
 80081b2:	e7fd      	b.n	80081b0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80081b4:	f001 fa82 	bl	80096bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081b8:	2300      	movs	r3, #0
 80081ba:	e082      	b.n	80082c2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d106      	bne.n	80081d0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081c2:	f107 030c 	add.w	r3, r7, #12
 80081c6:	4618      	mov	r0, r3
 80081c8:	f000 fdac 	bl	8008d24 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081cc:	2301      	movs	r3, #1
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081d0:	f001 fa74 	bl	80096bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081d4:	f000 fb52 	bl	800887c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081d8:	f001 fa3e 	bl	8009658 <vPortEnterCritical>
 80081dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081e2:	b25b      	sxtb	r3, r3
 80081e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081e8:	d103      	bne.n	80081f2 <xQueueSemaphoreTake+0x142>
 80081ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ec:	2200      	movs	r2, #0
 80081ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081f8:	b25b      	sxtb	r3, r3
 80081fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081fe:	d103      	bne.n	8008208 <xQueueSemaphoreTake+0x158>
 8008200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008208:	f001 fa58 	bl	80096bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800820c:	463a      	mov	r2, r7
 800820e:	f107 030c 	add.w	r3, r7, #12
 8008212:	4611      	mov	r1, r2
 8008214:	4618      	mov	r0, r3
 8008216:	f000 fd9b 	bl	8008d50 <xTaskCheckForTimeOut>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d132      	bne.n	8008286 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008220:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008222:	f000 f929 	bl	8008478 <prvIsQueueEmpty>
 8008226:	4603      	mov	r3, r0
 8008228:	2b00      	cmp	r3, #0
 800822a:	d026      	beq.n	800827a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800822c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d109      	bne.n	8008248 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008234:	f001 fa10 	bl	8009658 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	4618      	mov	r0, r3
 800823e:	f000 fed1 	bl	8008fe4 <xTaskPriorityInherit>
 8008242:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008244:	f001 fa3a 	bl	80096bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800824a:	3324      	adds	r3, #36	@ 0x24
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	4611      	mov	r1, r2
 8008250:	4618      	mov	r0, r3
 8008252:	f000 fcdd 	bl	8008c10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008256:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008258:	f000 f8bc 	bl	80083d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800825c:	f000 fb1c 	bl	8008898 <xTaskResumeAll>
 8008260:	4603      	mov	r3, r0
 8008262:	2b00      	cmp	r3, #0
 8008264:	f47f af67 	bne.w	8008136 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008268:	4b18      	ldr	r3, [pc, #96]	@ (80082cc <xQueueSemaphoreTake+0x21c>)
 800826a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800826e:	601a      	str	r2, [r3, #0]
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	f3bf 8f6f 	isb	sy
 8008278:	e75d      	b.n	8008136 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800827a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800827c:	f000 f8aa 	bl	80083d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008280:	f000 fb0a 	bl	8008898 <xTaskResumeAll>
 8008284:	e757      	b.n	8008136 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008286:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008288:	f000 f8a4 	bl	80083d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800828c:	f000 fb04 	bl	8008898 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008290:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008292:	f000 f8f1 	bl	8008478 <prvIsQueueEmpty>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	f43f af4c 	beq.w	8008136 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800829e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00d      	beq.n	80082c0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80082a4:	f001 f9d8 	bl	8009658 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80082a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082aa:	f000 f811 	bl	80082d0 <prvGetDisinheritPriorityAfterTimeout>
 80082ae:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80082b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 ff92 	bl	80091e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80082bc:	f001 f9fe 	bl	80096bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80082c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3738      	adds	r7, #56	@ 0x38
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	e000ed04 	.word	0xe000ed04

080082d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d006      	beq.n	80082ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f1c3 0307 	rsb	r3, r3, #7
 80082ea:	60fb      	str	r3, [r7, #12]
 80082ec:	e001      	b.n	80082f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80082f2:	68fb      	ldr	r3, [r7, #12]
	}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3714      	adds	r7, #20
 80082f8:	46bd      	mov	sp, r7
 80082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fe:	4770      	bx	lr

08008300 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b086      	sub	sp, #24
 8008304:	af00      	add	r7, sp, #0
 8008306:	60f8      	str	r0, [r7, #12]
 8008308:	60b9      	str	r1, [r7, #8]
 800830a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800830c:	2300      	movs	r3, #0
 800830e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008314:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10d      	bne.n	800833a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d14d      	bne.n	80083c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	4618      	mov	r0, r3
 800832c:	f000 fed0 	bl	80090d0 <xTaskPriorityDisinherit>
 8008330:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2200      	movs	r2, #0
 8008336:	609a      	str	r2, [r3, #8]
 8008338:	e043      	b.n	80083c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d119      	bne.n	8008374 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6858      	ldr	r0, [r3, #4]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008348:	461a      	mov	r2, r3
 800834a:	68b9      	ldr	r1, [r7, #8]
 800834c:	f002 fdbf 	bl	800aece <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	685a      	ldr	r2, [r3, #4]
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008358:	441a      	add	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	685a      	ldr	r2, [r3, #4]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	429a      	cmp	r2, r3
 8008368:	d32b      	bcc.n	80083c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	605a      	str	r2, [r3, #4]
 8008372:	e026      	b.n	80083c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	68d8      	ldr	r0, [r3, #12]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837c:	461a      	mov	r2, r3
 800837e:	68b9      	ldr	r1, [r7, #8]
 8008380:	f002 fda5 	bl	800aece <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	68da      	ldr	r2, [r3, #12]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800838c:	425b      	negs	r3, r3
 800838e:	441a      	add	r2, r3
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	68da      	ldr	r2, [r3, #12]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	429a      	cmp	r2, r3
 800839e:	d207      	bcs.n	80083b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	689a      	ldr	r2, [r3, #8]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a8:	425b      	negs	r3, r3
 80083aa:	441a      	add	r2, r3
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d105      	bne.n	80083c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d002      	beq.n	80083c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	3b01      	subs	r3, #1
 80083c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	1c5a      	adds	r2, r3, #1
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80083ca:	697b      	ldr	r3, [r7, #20]
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3718      	adds	r7, #24
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b084      	sub	sp, #16
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083dc:	f001 f93c 	bl	8009658 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083e8:	e011      	b.n	800840e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d012      	beq.n	8008418 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	3324      	adds	r3, #36	@ 0x24
 80083f6:	4618      	mov	r0, r3
 80083f8:	f000 fc30 	bl	8008c5c <xTaskRemoveFromEventList>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008402:	f000 fd09 	bl	8008e18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008406:	7bfb      	ldrb	r3, [r7, #15]
 8008408:	3b01      	subs	r3, #1
 800840a:	b2db      	uxtb	r3, r3
 800840c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800840e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008412:	2b00      	cmp	r3, #0
 8008414:	dce9      	bgt.n	80083ea <prvUnlockQueue+0x16>
 8008416:	e000      	b.n	800841a <prvUnlockQueue+0x46>
					break;
 8008418:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	22ff      	movs	r2, #255	@ 0xff
 800841e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008422:	f001 f94b 	bl	80096bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008426:	f001 f917 	bl	8009658 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008430:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008432:	e011      	b.n	8008458 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d012      	beq.n	8008462 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	3310      	adds	r3, #16
 8008440:	4618      	mov	r0, r3
 8008442:	f000 fc0b 	bl	8008c5c <xTaskRemoveFromEventList>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d001      	beq.n	8008450 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800844c:	f000 fce4 	bl	8008e18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008450:	7bbb      	ldrb	r3, [r7, #14]
 8008452:	3b01      	subs	r3, #1
 8008454:	b2db      	uxtb	r3, r3
 8008456:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008458:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800845c:	2b00      	cmp	r3, #0
 800845e:	dce9      	bgt.n	8008434 <prvUnlockQueue+0x60>
 8008460:	e000      	b.n	8008464 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008462:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	22ff      	movs	r2, #255	@ 0xff
 8008468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800846c:	f001 f926 	bl	80096bc <vPortExitCritical>
}
 8008470:	bf00      	nop
 8008472:	3710      	adds	r7, #16
 8008474:	46bd      	mov	sp, r7
 8008476:	bd80      	pop	{r7, pc}

08008478 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008480:	f001 f8ea 	bl	8009658 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008488:	2b00      	cmp	r3, #0
 800848a:	d102      	bne.n	8008492 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800848c:	2301      	movs	r3, #1
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	e001      	b.n	8008496 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008492:	2300      	movs	r3, #0
 8008494:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008496:	f001 f911 	bl	80096bc <vPortExitCritical>

	return xReturn;
 800849a:	68fb      	ldr	r3, [r7, #12]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084ac:	f001 f8d4 	bl	8009658 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d102      	bne.n	80084c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80084bc:	2301      	movs	r3, #1
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e001      	b.n	80084c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084c2:	2300      	movs	r3, #0
 80084c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084c6:	f001 f8f9 	bl	80096bc <vPortExitCritical>

	return xReturn;
 80084ca:	68fb      	ldr	r3, [r7, #12]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b08c      	sub	sp, #48	@ 0x30
 80084d8:	af04      	add	r7, sp, #16
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	603b      	str	r3, [r7, #0]
 80084e0:	4613      	mov	r3, r2
 80084e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80084e4:	88fb      	ldrh	r3, [r7, #6]
 80084e6:	009b      	lsls	r3, r3, #2
 80084e8:	4618      	mov	r0, r3
 80084ea:	f001 f995 	bl	8009818 <pvPortMalloc>
 80084ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00e      	beq.n	8008514 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80084f6:	20a0      	movs	r0, #160	@ 0xa0
 80084f8:	f001 f98e 	bl	8009818 <pvPortMalloc>
 80084fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d003      	beq.n	800850c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008504:	69fb      	ldr	r3, [r7, #28]
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	631a      	str	r2, [r3, #48]	@ 0x30
 800850a:	e005      	b.n	8008518 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800850c:	6978      	ldr	r0, [r7, #20]
 800850e:	f001 fa51 	bl	80099b4 <vPortFree>
 8008512:	e001      	b.n	8008518 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008514:	2300      	movs	r3, #0
 8008516:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008518:	69fb      	ldr	r3, [r7, #28]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d013      	beq.n	8008546 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800851e:	88fa      	ldrh	r2, [r7, #6]
 8008520:	2300      	movs	r3, #0
 8008522:	9303      	str	r3, [sp, #12]
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	9302      	str	r3, [sp, #8]
 8008528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800852a:	9301      	str	r3, [sp, #4]
 800852c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800852e:	9300      	str	r3, [sp, #0]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	68b9      	ldr	r1, [r7, #8]
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f000 f80f 	bl	8008558 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800853a:	69f8      	ldr	r0, [r7, #28]
 800853c:	f000 f8ac 	bl	8008698 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008540:	2301      	movs	r3, #1
 8008542:	61bb      	str	r3, [r7, #24]
 8008544:	e002      	b.n	800854c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008546:	f04f 33ff 	mov.w	r3, #4294967295
 800854a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800854c:	69bb      	ldr	r3, [r7, #24]
	}
 800854e:	4618      	mov	r0, r3
 8008550:	3720      	adds	r7, #32
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
	...

08008558 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b088      	sub	sp, #32
 800855c:	af00      	add	r7, sp, #0
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	607a      	str	r2, [r7, #4]
 8008564:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008568:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008570:	3b01      	subs	r3, #1
 8008572:	009b      	lsls	r3, r3, #2
 8008574:	4413      	add	r3, r2
 8008576:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	f023 0307 	bic.w	r3, r3, #7
 800857e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008580:	69bb      	ldr	r3, [r7, #24]
 8008582:	f003 0307 	and.w	r3, r3, #7
 8008586:	2b00      	cmp	r3, #0
 8008588:	d00b      	beq.n	80085a2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800858a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858e:	f383 8811 	msr	BASEPRI, r3
 8008592:	f3bf 8f6f 	isb	sy
 8008596:	f3bf 8f4f 	dsb	sy
 800859a:	617b      	str	r3, [r7, #20]
}
 800859c:	bf00      	nop
 800859e:	bf00      	nop
 80085a0:	e7fd      	b.n	800859e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d01f      	beq.n	80085e8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085a8:	2300      	movs	r3, #0
 80085aa:	61fb      	str	r3, [r7, #28]
 80085ac:	e012      	b.n	80085d4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80085ae:	68ba      	ldr	r2, [r7, #8]
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	4413      	add	r3, r2
 80085b4:	7819      	ldrb	r1, [r3, #0]
 80085b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	4413      	add	r3, r2
 80085bc:	3334      	adds	r3, #52	@ 0x34
 80085be:	460a      	mov	r2, r1
 80085c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	4413      	add	r3, r2
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d006      	beq.n	80085dc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	3301      	adds	r3, #1
 80085d2:	61fb      	str	r3, [r7, #28]
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	2b0f      	cmp	r3, #15
 80085d8:	d9e9      	bls.n	80085ae <prvInitialiseNewTask+0x56>
 80085da:	e000      	b.n	80085de <prvInitialiseNewTask+0x86>
			{
				break;
 80085dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80085de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e0:	2200      	movs	r2, #0
 80085e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80085e6:	e003      	b.n	80085f0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80085f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f2:	2b06      	cmp	r3, #6
 80085f4:	d901      	bls.n	80085fa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80085f6:	2306      	movs	r3, #6
 80085f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008602:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008604:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008608:	2200      	movs	r2, #0
 800860a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	3304      	adds	r3, #4
 8008610:	4618      	mov	r0, r3
 8008612:	f7ff fac5 	bl	8007ba0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008618:	3318      	adds	r3, #24
 800861a:	4618      	mov	r0, r3
 800861c:	f7ff fac0 	bl	8007ba0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008624:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008628:	f1c3 0207 	rsb	r2, r3, #7
 800862c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008634:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008638:	2200      	movs	r2, #0
 800863a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800863e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008640:	2200      	movs	r2, #0
 8008642:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	334c      	adds	r3, #76	@ 0x4c
 800864a:	224c      	movs	r2, #76	@ 0x4c
 800864c:	2100      	movs	r1, #0
 800864e:	4618      	mov	r0, r3
 8008650:	f002 fb60 	bl	800ad14 <memset>
 8008654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008656:	4a0d      	ldr	r2, [pc, #52]	@ (800868c <prvInitialiseNewTask+0x134>)
 8008658:	651a      	str	r2, [r3, #80]	@ 0x50
 800865a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865c:	4a0c      	ldr	r2, [pc, #48]	@ (8008690 <prvInitialiseNewTask+0x138>)
 800865e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008662:	4a0c      	ldr	r2, [pc, #48]	@ (8008694 <prvInitialiseNewTask+0x13c>)
 8008664:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008666:	683a      	ldr	r2, [r7, #0]
 8008668:	68f9      	ldr	r1, [r7, #12]
 800866a:	69b8      	ldr	r0, [r7, #24]
 800866c:	f000 fec2 	bl	80093f4 <pxPortInitialiseStack>
 8008670:	4602      	mov	r2, r0
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008678:	2b00      	cmp	r3, #0
 800867a:	d002      	beq.n	8008682 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800867c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800867e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008680:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008682:	bf00      	nop
 8008684:	3720      	adds	r7, #32
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
 800868a:	bf00      	nop
 800868c:	20005e04 	.word	0x20005e04
 8008690:	20005e6c 	.word	0x20005e6c
 8008694:	20005ed4 	.word	0x20005ed4

08008698 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80086a0:	f000 ffda 	bl	8009658 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80086a4:	4b2a      	ldr	r3, [pc, #168]	@ (8008750 <prvAddNewTaskToReadyList+0xb8>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3301      	adds	r3, #1
 80086aa:	4a29      	ldr	r2, [pc, #164]	@ (8008750 <prvAddNewTaskToReadyList+0xb8>)
 80086ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80086ae:	4b29      	ldr	r3, [pc, #164]	@ (8008754 <prvAddNewTaskToReadyList+0xbc>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d109      	bne.n	80086ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80086b6:	4a27      	ldr	r2, [pc, #156]	@ (8008754 <prvAddNewTaskToReadyList+0xbc>)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80086bc:	4b24      	ldr	r3, [pc, #144]	@ (8008750 <prvAddNewTaskToReadyList+0xb8>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d110      	bne.n	80086e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80086c4:	f000 fbcc 	bl	8008e60 <prvInitialiseTaskLists>
 80086c8:	e00d      	b.n	80086e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80086ca:	4b23      	ldr	r3, [pc, #140]	@ (8008758 <prvAddNewTaskToReadyList+0xc0>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d109      	bne.n	80086e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80086d2:	4b20      	ldr	r3, [pc, #128]	@ (8008754 <prvAddNewTaskToReadyList+0xbc>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086dc:	429a      	cmp	r2, r3
 80086de:	d802      	bhi.n	80086e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008754 <prvAddNewTaskToReadyList+0xbc>)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086e6:	4b1d      	ldr	r3, [pc, #116]	@ (800875c <prvAddNewTaskToReadyList+0xc4>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3301      	adds	r3, #1
 80086ec:	4a1b      	ldr	r2, [pc, #108]	@ (800875c <prvAddNewTaskToReadyList+0xc4>)
 80086ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f4:	2201      	movs	r2, #1
 80086f6:	409a      	lsls	r2, r3
 80086f8:	4b19      	ldr	r3, [pc, #100]	@ (8008760 <prvAddNewTaskToReadyList+0xc8>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	4a18      	ldr	r2, [pc, #96]	@ (8008760 <prvAddNewTaskToReadyList+0xc8>)
 8008700:	6013      	str	r3, [r2, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4a15      	ldr	r2, [pc, #84]	@ (8008764 <prvAddNewTaskToReadyList+0xcc>)
 8008710:	441a      	add	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	3304      	adds	r3, #4
 8008716:	4619      	mov	r1, r3
 8008718:	4610      	mov	r0, r2
 800871a:	f7ff fa4e 	bl	8007bba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800871e:	f000 ffcd 	bl	80096bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008722:	4b0d      	ldr	r3, [pc, #52]	@ (8008758 <prvAddNewTaskToReadyList+0xc0>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d00e      	beq.n	8008748 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800872a:	4b0a      	ldr	r3, [pc, #40]	@ (8008754 <prvAddNewTaskToReadyList+0xbc>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008734:	429a      	cmp	r2, r3
 8008736:	d207      	bcs.n	8008748 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008738:	4b0b      	ldr	r3, [pc, #44]	@ (8008768 <prvAddNewTaskToReadyList+0xd0>)
 800873a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800873e:	601a      	str	r2, [r3, #0]
 8008740:	f3bf 8f4f 	dsb	sy
 8008744:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}
 8008750:	20000f90 	.word	0x20000f90
 8008754:	20000e90 	.word	0x20000e90
 8008758:	20000f9c 	.word	0x20000f9c
 800875c:	20000fac 	.word	0x20000fac
 8008760:	20000f98 	.word	0x20000f98
 8008764:	20000e94 	.word	0x20000e94
 8008768:	e000ed04 	.word	0xe000ed04

0800876c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008774:	2300      	movs	r3, #0
 8008776:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d018      	beq.n	80087b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800877e:	4b14      	ldr	r3, [pc, #80]	@ (80087d0 <vTaskDelay+0x64>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00b      	beq.n	800879e <vTaskDelay+0x32>
	__asm volatile
 8008786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	60bb      	str	r3, [r7, #8]
}
 8008798:	bf00      	nop
 800879a:	bf00      	nop
 800879c:	e7fd      	b.n	800879a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800879e:	f000 f86d 	bl	800887c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80087a2:	2100      	movs	r1, #0
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 fdbf 	bl	8009328 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80087aa:	f000 f875 	bl	8008898 <xTaskResumeAll>
 80087ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d107      	bne.n	80087c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80087b6:	4b07      	ldr	r3, [pc, #28]	@ (80087d4 <vTaskDelay+0x68>)
 80087b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087bc:	601a      	str	r2, [r3, #0]
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087c6:	bf00      	nop
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20000fb8 	.word	0x20000fb8
 80087d4:	e000ed04 	.word	0xe000ed04

080087d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80087de:	4b1f      	ldr	r3, [pc, #124]	@ (800885c <vTaskStartScheduler+0x84>)
 80087e0:	9301      	str	r3, [sp, #4]
 80087e2:	2300      	movs	r3, #0
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	2300      	movs	r3, #0
 80087e8:	2280      	movs	r2, #128	@ 0x80
 80087ea:	491d      	ldr	r1, [pc, #116]	@ (8008860 <vTaskStartScheduler+0x88>)
 80087ec:	481d      	ldr	r0, [pc, #116]	@ (8008864 <vTaskStartScheduler+0x8c>)
 80087ee:	f7ff fe71 	bl	80084d4 <xTaskCreate>
 80087f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d11b      	bne.n	8008832 <vTaskStartScheduler+0x5a>
	__asm volatile
 80087fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fe:	f383 8811 	msr	BASEPRI, r3
 8008802:	f3bf 8f6f 	isb	sy
 8008806:	f3bf 8f4f 	dsb	sy
 800880a:	60bb      	str	r3, [r7, #8]
}
 800880c:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800880e:	4b16      	ldr	r3, [pc, #88]	@ (8008868 <vTaskStartScheduler+0x90>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	334c      	adds	r3, #76	@ 0x4c
 8008814:	4a15      	ldr	r2, [pc, #84]	@ (800886c <vTaskStartScheduler+0x94>)
 8008816:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008818:	4b15      	ldr	r3, [pc, #84]	@ (8008870 <vTaskStartScheduler+0x98>)
 800881a:	f04f 32ff 	mov.w	r2, #4294967295
 800881e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008820:	4b14      	ldr	r3, [pc, #80]	@ (8008874 <vTaskStartScheduler+0x9c>)
 8008822:	2201      	movs	r2, #1
 8008824:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008826:	4b14      	ldr	r3, [pc, #80]	@ (8008878 <vTaskStartScheduler+0xa0>)
 8008828:	2200      	movs	r2, #0
 800882a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800882c:	f000 fe70 	bl	8009510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008830:	e00f      	b.n	8008852 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008838:	d10b      	bne.n	8008852 <vTaskStartScheduler+0x7a>
	__asm volatile
 800883a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883e:	f383 8811 	msr	BASEPRI, r3
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	f3bf 8f4f 	dsb	sy
 800884a:	607b      	str	r3, [r7, #4]
}
 800884c:	bf00      	nop
 800884e:	bf00      	nop
 8008850:	e7fd      	b.n	800884e <vTaskStartScheduler+0x76>
}
 8008852:	bf00      	nop
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	20000fb4 	.word	0x20000fb4
 8008860:	0800e7c8 	.word	0x0800e7c8
 8008864:	08008e31 	.word	0x08008e31
 8008868:	20000e90 	.word	0x20000e90
 800886c:	2000001c 	.word	0x2000001c
 8008870:	20000fb0 	.word	0x20000fb0
 8008874:	20000f9c 	.word	0x20000f9c
 8008878:	20000f94 	.word	0x20000f94

0800887c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800887c:	b480      	push	{r7}
 800887e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008880:	4b04      	ldr	r3, [pc, #16]	@ (8008894 <vTaskSuspendAll+0x18>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	3301      	adds	r3, #1
 8008886:	4a03      	ldr	r2, [pc, #12]	@ (8008894 <vTaskSuspendAll+0x18>)
 8008888:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800888a:	bf00      	nop
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	20000fb8 	.word	0x20000fb8

08008898 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800889e:	2300      	movs	r3, #0
 80088a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088a2:	2300      	movs	r3, #0
 80088a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088a6:	4b42      	ldr	r3, [pc, #264]	@ (80089b0 <xTaskResumeAll+0x118>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d10b      	bne.n	80088c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80088ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b2:	f383 8811 	msr	BASEPRI, r3
 80088b6:	f3bf 8f6f 	isb	sy
 80088ba:	f3bf 8f4f 	dsb	sy
 80088be:	603b      	str	r3, [r7, #0]
}
 80088c0:	bf00      	nop
 80088c2:	bf00      	nop
 80088c4:	e7fd      	b.n	80088c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80088c6:	f000 fec7 	bl	8009658 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80088ca:	4b39      	ldr	r3, [pc, #228]	@ (80089b0 <xTaskResumeAll+0x118>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	3b01      	subs	r3, #1
 80088d0:	4a37      	ldr	r2, [pc, #220]	@ (80089b0 <xTaskResumeAll+0x118>)
 80088d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088d4:	4b36      	ldr	r3, [pc, #216]	@ (80089b0 <xTaskResumeAll+0x118>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d161      	bne.n	80089a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80088dc:	4b35      	ldr	r3, [pc, #212]	@ (80089b4 <xTaskResumeAll+0x11c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d05d      	beq.n	80089a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088e4:	e02e      	b.n	8008944 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088e6:	4b34      	ldr	r3, [pc, #208]	@ (80089b8 <xTaskResumeAll+0x120>)
 80088e8:	68db      	ldr	r3, [r3, #12]
 80088ea:	68db      	ldr	r3, [r3, #12]
 80088ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	3318      	adds	r3, #24
 80088f2:	4618      	mov	r0, r3
 80088f4:	f7ff f9be 	bl	8007c74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	3304      	adds	r3, #4
 80088fc:	4618      	mov	r0, r3
 80088fe:	f7ff f9b9 	bl	8007c74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008906:	2201      	movs	r2, #1
 8008908:	409a      	lsls	r2, r3
 800890a:	4b2c      	ldr	r3, [pc, #176]	@ (80089bc <xTaskResumeAll+0x124>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4313      	orrs	r3, r2
 8008910:	4a2a      	ldr	r2, [pc, #168]	@ (80089bc <xTaskResumeAll+0x124>)
 8008912:	6013      	str	r3, [r2, #0]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008918:	4613      	mov	r3, r2
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	4a27      	ldr	r2, [pc, #156]	@ (80089c0 <xTaskResumeAll+0x128>)
 8008922:	441a      	add	r2, r3
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	3304      	adds	r3, #4
 8008928:	4619      	mov	r1, r3
 800892a:	4610      	mov	r0, r2
 800892c:	f7ff f945 	bl	8007bba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008934:	4b23      	ldr	r3, [pc, #140]	@ (80089c4 <xTaskResumeAll+0x12c>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800893a:	429a      	cmp	r2, r3
 800893c:	d302      	bcc.n	8008944 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800893e:	4b22      	ldr	r3, [pc, #136]	@ (80089c8 <xTaskResumeAll+0x130>)
 8008940:	2201      	movs	r2, #1
 8008942:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008944:	4b1c      	ldr	r3, [pc, #112]	@ (80089b8 <xTaskResumeAll+0x120>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1cc      	bne.n	80088e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d001      	beq.n	8008956 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008952:	f000 fb09 	bl	8008f68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008956:	4b1d      	ldr	r3, [pc, #116]	@ (80089cc <xTaskResumeAll+0x134>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d010      	beq.n	8008984 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008962:	f000 f837 	bl	80089d4 <xTaskIncrementTick>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800896c:	4b16      	ldr	r3, [pc, #88]	@ (80089c8 <xTaskResumeAll+0x130>)
 800896e:	2201      	movs	r2, #1
 8008970:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	3b01      	subs	r3, #1
 8008976:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d1f1      	bne.n	8008962 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800897e:	4b13      	ldr	r3, [pc, #76]	@ (80089cc <xTaskResumeAll+0x134>)
 8008980:	2200      	movs	r2, #0
 8008982:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008984:	4b10      	ldr	r3, [pc, #64]	@ (80089c8 <xTaskResumeAll+0x130>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d009      	beq.n	80089a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800898c:	2301      	movs	r3, #1
 800898e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008990:	4b0f      	ldr	r3, [pc, #60]	@ (80089d0 <xTaskResumeAll+0x138>)
 8008992:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008996:	601a      	str	r2, [r3, #0]
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089a0:	f000 fe8c 	bl	80096bc <vPortExitCritical>

	return xAlreadyYielded;
 80089a4:	68bb      	ldr	r3, [r7, #8]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3710      	adds	r7, #16
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	20000fb8 	.word	0x20000fb8
 80089b4:	20000f90 	.word	0x20000f90
 80089b8:	20000f50 	.word	0x20000f50
 80089bc:	20000f98 	.word	0x20000f98
 80089c0:	20000e94 	.word	0x20000e94
 80089c4:	20000e90 	.word	0x20000e90
 80089c8:	20000fa4 	.word	0x20000fa4
 80089cc:	20000fa0 	.word	0x20000fa0
 80089d0:	e000ed04 	.word	0xe000ed04

080089d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b086      	sub	sp, #24
 80089d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80089da:	2300      	movs	r3, #0
 80089dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089de:	4b4f      	ldr	r3, [pc, #316]	@ (8008b1c <xTaskIncrementTick+0x148>)
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f040 808f 	bne.w	8008b06 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80089e8:	4b4d      	ldr	r3, [pc, #308]	@ (8008b20 <xTaskIncrementTick+0x14c>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	3301      	adds	r3, #1
 80089ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80089f0:	4a4b      	ldr	r2, [pc, #300]	@ (8008b20 <xTaskIncrementTick+0x14c>)
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80089f6:	693b      	ldr	r3, [r7, #16]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d121      	bne.n	8008a40 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80089fc:	4b49      	ldr	r3, [pc, #292]	@ (8008b24 <xTaskIncrementTick+0x150>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d00b      	beq.n	8008a1e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0a:	f383 8811 	msr	BASEPRI, r3
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	603b      	str	r3, [r7, #0]
}
 8008a18:	bf00      	nop
 8008a1a:	bf00      	nop
 8008a1c:	e7fd      	b.n	8008a1a <xTaskIncrementTick+0x46>
 8008a1e:	4b41      	ldr	r3, [pc, #260]	@ (8008b24 <xTaskIncrementTick+0x150>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	60fb      	str	r3, [r7, #12]
 8008a24:	4b40      	ldr	r3, [pc, #256]	@ (8008b28 <xTaskIncrementTick+0x154>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a3e      	ldr	r2, [pc, #248]	@ (8008b24 <xTaskIncrementTick+0x150>)
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	4a3e      	ldr	r2, [pc, #248]	@ (8008b28 <xTaskIncrementTick+0x154>)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	4b3e      	ldr	r3, [pc, #248]	@ (8008b2c <xTaskIncrementTick+0x158>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3301      	adds	r3, #1
 8008a38:	4a3c      	ldr	r2, [pc, #240]	@ (8008b2c <xTaskIncrementTick+0x158>)
 8008a3a:	6013      	str	r3, [r2, #0]
 8008a3c:	f000 fa94 	bl	8008f68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a40:	4b3b      	ldr	r3, [pc, #236]	@ (8008b30 <xTaskIncrementTick+0x15c>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d348      	bcc.n	8008adc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a4a:	4b36      	ldr	r3, [pc, #216]	@ (8008b24 <xTaskIncrementTick+0x150>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d104      	bne.n	8008a5e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a54:	4b36      	ldr	r3, [pc, #216]	@ (8008b30 <xTaskIncrementTick+0x15c>)
 8008a56:	f04f 32ff 	mov.w	r2, #4294967295
 8008a5a:	601a      	str	r2, [r3, #0]
					break;
 8008a5c:	e03e      	b.n	8008adc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a5e:	4b31      	ldr	r3, [pc, #196]	@ (8008b24 <xTaskIncrementTick+0x150>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a6e:	693a      	ldr	r2, [r7, #16]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d203      	bcs.n	8008a7e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008a76:	4a2e      	ldr	r2, [pc, #184]	@ (8008b30 <xTaskIncrementTick+0x15c>)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008a7c:	e02e      	b.n	8008adc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	3304      	adds	r3, #4
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7ff f8f6 	bl	8007c74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d004      	beq.n	8008a9a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	3318      	adds	r3, #24
 8008a94:	4618      	mov	r0, r3
 8008a96:	f7ff f8ed 	bl	8007c74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	409a      	lsls	r2, r3
 8008aa2:	4b24      	ldr	r3, [pc, #144]	@ (8008b34 <xTaskIncrementTick+0x160>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	4a22      	ldr	r2, [pc, #136]	@ (8008b34 <xTaskIncrementTick+0x160>)
 8008aaa:	6013      	str	r3, [r2, #0]
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab0:	4613      	mov	r3, r2
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	4413      	add	r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4a1f      	ldr	r2, [pc, #124]	@ (8008b38 <xTaskIncrementTick+0x164>)
 8008aba:	441a      	add	r2, r3
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	3304      	adds	r3, #4
 8008ac0:	4619      	mov	r1, r3
 8008ac2:	4610      	mov	r0, r2
 8008ac4:	f7ff f879 	bl	8007bba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008acc:	4b1b      	ldr	r3, [pc, #108]	@ (8008b3c <xTaskIncrementTick+0x168>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d3b9      	bcc.n	8008a4a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ada:	e7b6      	b.n	8008a4a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008adc:	4b17      	ldr	r3, [pc, #92]	@ (8008b3c <xTaskIncrementTick+0x168>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ae2:	4915      	ldr	r1, [pc, #84]	@ (8008b38 <xTaskIncrementTick+0x164>)
 8008ae4:	4613      	mov	r3, r2
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4413      	add	r3, r2
 8008aea:	009b      	lsls	r3, r3, #2
 8008aec:	440b      	add	r3, r1
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d901      	bls.n	8008af8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008af4:	2301      	movs	r3, #1
 8008af6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008af8:	4b11      	ldr	r3, [pc, #68]	@ (8008b40 <xTaskIncrementTick+0x16c>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d007      	beq.n	8008b10 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008b00:	2301      	movs	r3, #1
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	e004      	b.n	8008b10 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008b06:	4b0f      	ldr	r3, [pc, #60]	@ (8008b44 <xTaskIncrementTick+0x170>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8008b44 <xTaskIncrementTick+0x170>)
 8008b0e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008b10:	697b      	ldr	r3, [r7, #20]
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	3718      	adds	r7, #24
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	20000fb8 	.word	0x20000fb8
 8008b20:	20000f94 	.word	0x20000f94
 8008b24:	20000f48 	.word	0x20000f48
 8008b28:	20000f4c 	.word	0x20000f4c
 8008b2c:	20000fa8 	.word	0x20000fa8
 8008b30:	20000fb0 	.word	0x20000fb0
 8008b34:	20000f98 	.word	0x20000f98
 8008b38:	20000e94 	.word	0x20000e94
 8008b3c:	20000e90 	.word	0x20000e90
 8008b40:	20000fa4 	.word	0x20000fa4
 8008b44:	20000fa0 	.word	0x20000fa0

08008b48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b087      	sub	sp, #28
 8008b4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b4e:	4b2a      	ldr	r3, [pc, #168]	@ (8008bf8 <vTaskSwitchContext+0xb0>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d003      	beq.n	8008b5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b56:	4b29      	ldr	r3, [pc, #164]	@ (8008bfc <vTaskSwitchContext+0xb4>)
 8008b58:	2201      	movs	r2, #1
 8008b5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b5c:	e045      	b.n	8008bea <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008b5e:	4b27      	ldr	r3, [pc, #156]	@ (8008bfc <vTaskSwitchContext+0xb4>)
 8008b60:	2200      	movs	r2, #0
 8008b62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b64:	4b26      	ldr	r3, [pc, #152]	@ (8008c00 <vTaskSwitchContext+0xb8>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	fab3 f383 	clz	r3, r3
 8008b70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008b72:	7afb      	ldrb	r3, [r7, #11]
 8008b74:	f1c3 031f 	rsb	r3, r3, #31
 8008b78:	617b      	str	r3, [r7, #20]
 8008b7a:	4922      	ldr	r1, [pc, #136]	@ (8008c04 <vTaskSwitchContext+0xbc>)
 8008b7c:	697a      	ldr	r2, [r7, #20]
 8008b7e:	4613      	mov	r3, r2
 8008b80:	009b      	lsls	r3, r3, #2
 8008b82:	4413      	add	r3, r2
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	440b      	add	r3, r1
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d10b      	bne.n	8008ba6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8008b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b92:	f383 8811 	msr	BASEPRI, r3
 8008b96:	f3bf 8f6f 	isb	sy
 8008b9a:	f3bf 8f4f 	dsb	sy
 8008b9e:	607b      	str	r3, [r7, #4]
}
 8008ba0:	bf00      	nop
 8008ba2:	bf00      	nop
 8008ba4:	e7fd      	b.n	8008ba2 <vTaskSwitchContext+0x5a>
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	4613      	mov	r3, r2
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	4413      	add	r3, r2
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4a14      	ldr	r2, [pc, #80]	@ (8008c04 <vTaskSwitchContext+0xbc>)
 8008bb2:	4413      	add	r3, r2
 8008bb4:	613b      	str	r3, [r7, #16]
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	685a      	ldr	r2, [r3, #4]
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	605a      	str	r2, [r3, #4]
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	685a      	ldr	r2, [r3, #4]
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	3308      	adds	r3, #8
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d104      	bne.n	8008bd6 <vTaskSwitchContext+0x8e>
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	685a      	ldr	r2, [r3, #4]
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	605a      	str	r2, [r3, #4]
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8008c08 <vTaskSwitchContext+0xc0>)
 8008bde:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008be0:	4b09      	ldr	r3, [pc, #36]	@ (8008c08 <vTaskSwitchContext+0xc0>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	334c      	adds	r3, #76	@ 0x4c
 8008be6:	4a09      	ldr	r2, [pc, #36]	@ (8008c0c <vTaskSwitchContext+0xc4>)
 8008be8:	6013      	str	r3, [r2, #0]
}
 8008bea:	bf00      	nop
 8008bec:	371c      	adds	r7, #28
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr
 8008bf6:	bf00      	nop
 8008bf8:	20000fb8 	.word	0x20000fb8
 8008bfc:	20000fa4 	.word	0x20000fa4
 8008c00:	20000f98 	.word	0x20000f98
 8008c04:	20000e94 	.word	0x20000e94
 8008c08:	20000e90 	.word	0x20000e90
 8008c0c:	2000001c 	.word	0x2000001c

08008c10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d10b      	bne.n	8008c38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c24:	f383 8811 	msr	BASEPRI, r3
 8008c28:	f3bf 8f6f 	isb	sy
 8008c2c:	f3bf 8f4f 	dsb	sy
 8008c30:	60fb      	str	r3, [r7, #12]
}
 8008c32:	bf00      	nop
 8008c34:	bf00      	nop
 8008c36:	e7fd      	b.n	8008c34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c38:	4b07      	ldr	r3, [pc, #28]	@ (8008c58 <vTaskPlaceOnEventList+0x48>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3318      	adds	r3, #24
 8008c3e:	4619      	mov	r1, r3
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f7fe ffde 	bl	8007c02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c46:	2101      	movs	r1, #1
 8008c48:	6838      	ldr	r0, [r7, #0]
 8008c4a:	f000 fb6d 	bl	8009328 <prvAddCurrentTaskToDelayedList>
}
 8008c4e:	bf00      	nop
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
 8008c56:	bf00      	nop
 8008c58:	20000e90 	.word	0x20000e90

08008c5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b086      	sub	sp, #24
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	68db      	ldr	r3, [r3, #12]
 8008c6a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008c6c:	693b      	ldr	r3, [r7, #16]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10b      	bne.n	8008c8a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c76:	f383 8811 	msr	BASEPRI, r3
 8008c7a:	f3bf 8f6f 	isb	sy
 8008c7e:	f3bf 8f4f 	dsb	sy
 8008c82:	60fb      	str	r3, [r7, #12]
}
 8008c84:	bf00      	nop
 8008c86:	bf00      	nop
 8008c88:	e7fd      	b.n	8008c86 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	3318      	adds	r3, #24
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7fe fff0 	bl	8007c74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c94:	4b1d      	ldr	r3, [pc, #116]	@ (8008d0c <xTaskRemoveFromEventList+0xb0>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d11c      	bne.n	8008cd6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	3304      	adds	r3, #4
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f7fe ffe7 	bl	8007c74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008caa:	2201      	movs	r2, #1
 8008cac:	409a      	lsls	r2, r3
 8008cae:	4b18      	ldr	r3, [pc, #96]	@ (8008d10 <xTaskRemoveFromEventList+0xb4>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	4a16      	ldr	r2, [pc, #88]	@ (8008d10 <xTaskRemoveFromEventList+0xb4>)
 8008cb6:	6013      	str	r3, [r2, #0]
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	4413      	add	r3, r2
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	4a13      	ldr	r2, [pc, #76]	@ (8008d14 <xTaskRemoveFromEventList+0xb8>)
 8008cc6:	441a      	add	r2, r3
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	3304      	adds	r3, #4
 8008ccc:	4619      	mov	r1, r3
 8008cce:	4610      	mov	r0, r2
 8008cd0:	f7fe ff73 	bl	8007bba <vListInsertEnd>
 8008cd4:	e005      	b.n	8008ce2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	3318      	adds	r3, #24
 8008cda:	4619      	mov	r1, r3
 8008cdc:	480e      	ldr	r0, [pc, #56]	@ (8008d18 <xTaskRemoveFromEventList+0xbc>)
 8008cde:	f7fe ff6c 	bl	8007bba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8008d1c <xTaskRemoveFromEventList+0xc0>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d905      	bls.n	8008cfc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d20 <xTaskRemoveFromEventList+0xc4>)
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	601a      	str	r2, [r3, #0]
 8008cfa:	e001      	b.n	8008d00 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008d00:	697b      	ldr	r3, [r7, #20]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3718      	adds	r7, #24
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20000fb8 	.word	0x20000fb8
 8008d10:	20000f98 	.word	0x20000f98
 8008d14:	20000e94 	.word	0x20000e94
 8008d18:	20000f50 	.word	0x20000f50
 8008d1c:	20000e90 	.word	0x20000e90
 8008d20:	20000fa4 	.word	0x20000fa4

08008d24 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008d24:	b480      	push	{r7}
 8008d26:	b083      	sub	sp, #12
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008d2c:	4b06      	ldr	r3, [pc, #24]	@ (8008d48 <vTaskInternalSetTimeOutState+0x24>)
 8008d2e:	681a      	ldr	r2, [r3, #0]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008d34:	4b05      	ldr	r3, [pc, #20]	@ (8008d4c <vTaskInternalSetTimeOutState+0x28>)
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	605a      	str	r2, [r3, #4]
}
 8008d3c:	bf00      	nop
 8008d3e:	370c      	adds	r7, #12
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr
 8008d48:	20000fa8 	.word	0x20000fa8
 8008d4c:	20000f94 	.word	0x20000f94

08008d50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b088      	sub	sp, #32
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10b      	bne.n	8008d78 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	613b      	str	r3, [r7, #16]
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d10b      	bne.n	8008d96 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	60fb      	str	r3, [r7, #12]
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	e7fd      	b.n	8008d92 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008d96:	f000 fc5f 	bl	8009658 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8008e10 <xTaskCheckForTimeOut+0xc0>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	69ba      	ldr	r2, [r7, #24]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008db2:	d102      	bne.n	8008dba <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008db4:	2300      	movs	r3, #0
 8008db6:	61fb      	str	r3, [r7, #28]
 8008db8:	e023      	b.n	8008e02 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	4b15      	ldr	r3, [pc, #84]	@ (8008e14 <xTaskCheckForTimeOut+0xc4>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d007      	beq.n	8008dd6 <xTaskCheckForTimeOut+0x86>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	69ba      	ldr	r2, [r7, #24]
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d302      	bcc.n	8008dd6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	61fb      	str	r3, [r7, #28]
 8008dd4:	e015      	b.n	8008e02 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d20b      	bcs.n	8008df8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	1ad2      	subs	r2, r2, r3
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7ff ff99 	bl	8008d24 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008df2:	2300      	movs	r3, #0
 8008df4:	61fb      	str	r3, [r7, #28]
 8008df6:	e004      	b.n	8008e02 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e02:	f000 fc5b 	bl	80096bc <vPortExitCritical>

	return xReturn;
 8008e06:	69fb      	ldr	r3, [r7, #28]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3720      	adds	r7, #32
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	20000f94 	.word	0x20000f94
 8008e14:	20000fa8 	.word	0x20000fa8

08008e18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e18:	b480      	push	{r7}
 8008e1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e1c:	4b03      	ldr	r3, [pc, #12]	@ (8008e2c <vTaskMissedYield+0x14>)
 8008e1e:	2201      	movs	r2, #1
 8008e20:	601a      	str	r2, [r3, #0]
}
 8008e22:	bf00      	nop
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr
 8008e2c:	20000fa4 	.word	0x20000fa4

08008e30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b082      	sub	sp, #8
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008e38:	f000 f852 	bl	8008ee0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008e3c:	4b06      	ldr	r3, [pc, #24]	@ (8008e58 <prvIdleTask+0x28>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d9f9      	bls.n	8008e38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008e44:	4b05      	ldr	r3, [pc, #20]	@ (8008e5c <prvIdleTask+0x2c>)
 8008e46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e4a:	601a      	str	r2, [r3, #0]
 8008e4c:	f3bf 8f4f 	dsb	sy
 8008e50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008e54:	e7f0      	b.n	8008e38 <prvIdleTask+0x8>
 8008e56:	bf00      	nop
 8008e58:	20000e94 	.word	0x20000e94
 8008e5c:	e000ed04 	.word	0xe000ed04

08008e60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b082      	sub	sp, #8
 8008e64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e66:	2300      	movs	r3, #0
 8008e68:	607b      	str	r3, [r7, #4]
 8008e6a:	e00c      	b.n	8008e86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	4413      	add	r3, r2
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	4a12      	ldr	r2, [pc, #72]	@ (8008ec0 <prvInitialiseTaskLists+0x60>)
 8008e78:	4413      	add	r3, r2
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f7fe fe70 	bl	8007b60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3301      	adds	r3, #1
 8008e84:	607b      	str	r3, [r7, #4]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2b06      	cmp	r3, #6
 8008e8a:	d9ef      	bls.n	8008e6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008e8c:	480d      	ldr	r0, [pc, #52]	@ (8008ec4 <prvInitialiseTaskLists+0x64>)
 8008e8e:	f7fe fe67 	bl	8007b60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008e92:	480d      	ldr	r0, [pc, #52]	@ (8008ec8 <prvInitialiseTaskLists+0x68>)
 8008e94:	f7fe fe64 	bl	8007b60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008e98:	480c      	ldr	r0, [pc, #48]	@ (8008ecc <prvInitialiseTaskLists+0x6c>)
 8008e9a:	f7fe fe61 	bl	8007b60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008e9e:	480c      	ldr	r0, [pc, #48]	@ (8008ed0 <prvInitialiseTaskLists+0x70>)
 8008ea0:	f7fe fe5e 	bl	8007b60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ea4:	480b      	ldr	r0, [pc, #44]	@ (8008ed4 <prvInitialiseTaskLists+0x74>)
 8008ea6:	f7fe fe5b 	bl	8007b60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8008ed8 <prvInitialiseTaskLists+0x78>)
 8008eac:	4a05      	ldr	r2, [pc, #20]	@ (8008ec4 <prvInitialiseTaskLists+0x64>)
 8008eae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8008edc <prvInitialiseTaskLists+0x7c>)
 8008eb2:	4a05      	ldr	r2, [pc, #20]	@ (8008ec8 <prvInitialiseTaskLists+0x68>)
 8008eb4:	601a      	str	r2, [r3, #0]
}
 8008eb6:	bf00      	nop
 8008eb8:	3708      	adds	r7, #8
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
 8008ebe:	bf00      	nop
 8008ec0:	20000e94 	.word	0x20000e94
 8008ec4:	20000f20 	.word	0x20000f20
 8008ec8:	20000f34 	.word	0x20000f34
 8008ecc:	20000f50 	.word	0x20000f50
 8008ed0:	20000f64 	.word	0x20000f64
 8008ed4:	20000f7c 	.word	0x20000f7c
 8008ed8:	20000f48 	.word	0x20000f48
 8008edc:	20000f4c 	.word	0x20000f4c

08008ee0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b082      	sub	sp, #8
 8008ee4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008ee6:	e019      	b.n	8008f1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008ee8:	f000 fbb6 	bl	8009658 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008eec:	4b10      	ldr	r3, [pc, #64]	@ (8008f30 <prvCheckTasksWaitingTermination+0x50>)
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	3304      	adds	r3, #4
 8008ef8:	4618      	mov	r0, r3
 8008efa:	f7fe febb 	bl	8007c74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008efe:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <prvCheckTasksWaitingTermination+0x54>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	3b01      	subs	r3, #1
 8008f04:	4a0b      	ldr	r2, [pc, #44]	@ (8008f34 <prvCheckTasksWaitingTermination+0x54>)
 8008f06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f08:	4b0b      	ldr	r3, [pc, #44]	@ (8008f38 <prvCheckTasksWaitingTermination+0x58>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8008f38 <prvCheckTasksWaitingTermination+0x58>)
 8008f10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f12:	f000 fbd3 	bl	80096bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f810 	bl	8008f3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f1c:	4b06      	ldr	r3, [pc, #24]	@ (8008f38 <prvCheckTasksWaitingTermination+0x58>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d1e1      	bne.n	8008ee8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008f24:	bf00      	nop
 8008f26:	bf00      	nop
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	20000f64 	.word	0x20000f64
 8008f34:	20000f90 	.word	0x20000f90
 8008f38:	20000f78 	.word	0x20000f78

08008f3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	334c      	adds	r3, #76	@ 0x4c
 8008f48:	4618      	mov	r0, r3
 8008f4a:	f001 feff 	bl	800ad4c <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f52:	4618      	mov	r0, r3
 8008f54:	f000 fd2e 	bl	80099b4 <vPortFree>
			vPortFree( pxTCB );
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f000 fd2b 	bl	80099b4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008f5e:	bf00      	nop
 8008f60:	3708      	adds	r7, #8
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
	...

08008f68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b083      	sub	sp, #12
 8008f6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa0 <prvResetNextTaskUnblockTime+0x38>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d104      	bne.n	8008f82 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008f78:	4b0a      	ldr	r3, [pc, #40]	@ (8008fa4 <prvResetNextTaskUnblockTime+0x3c>)
 8008f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008f80:	e008      	b.n	8008f94 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f82:	4b07      	ldr	r3, [pc, #28]	@ (8008fa0 <prvResetNextTaskUnblockTime+0x38>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	4a04      	ldr	r2, [pc, #16]	@ (8008fa4 <prvResetNextTaskUnblockTime+0x3c>)
 8008f92:	6013      	str	r3, [r2, #0]
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr
 8008fa0:	20000f48 	.word	0x20000f48
 8008fa4:	20000fb0 	.word	0x20000fb0

08008fa8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008fae:	4b0b      	ldr	r3, [pc, #44]	@ (8008fdc <xTaskGetSchedulerState+0x34>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d102      	bne.n	8008fbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	607b      	str	r3, [r7, #4]
 8008fba:	e008      	b.n	8008fce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fbc:	4b08      	ldr	r3, [pc, #32]	@ (8008fe0 <xTaskGetSchedulerState+0x38>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d102      	bne.n	8008fca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008fc4:	2302      	movs	r3, #2
 8008fc6:	607b      	str	r3, [r7, #4]
 8008fc8:	e001      	b.n	8008fce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008fce:	687b      	ldr	r3, [r7, #4]
	}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr
 8008fdc:	20000f9c 	.word	0x20000f9c
 8008fe0:	20000fb8 	.word	0x20000fb8

08008fe4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d05e      	beq.n	80090b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ffe:	4b31      	ldr	r3, [pc, #196]	@ (80090c4 <xTaskPriorityInherit+0xe0>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009004:	429a      	cmp	r2, r3
 8009006:	d24e      	bcs.n	80090a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	2b00      	cmp	r3, #0
 800900e:	db06      	blt.n	800901e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009010:	4b2c      	ldr	r3, [pc, #176]	@ (80090c4 <xTaskPriorityInherit+0xe0>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009016:	f1c3 0207 	rsb	r2, r3, #7
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	6959      	ldr	r1, [r3, #20]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009026:	4613      	mov	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	4413      	add	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	4a26      	ldr	r2, [pc, #152]	@ (80090c8 <xTaskPriorityInherit+0xe4>)
 8009030:	4413      	add	r3, r2
 8009032:	4299      	cmp	r1, r3
 8009034:	d12f      	bne.n	8009096 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	3304      	adds	r3, #4
 800903a:	4618      	mov	r0, r3
 800903c:	f7fe fe1a 	bl	8007c74 <uxListRemove>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d10a      	bne.n	800905c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904a:	2201      	movs	r2, #1
 800904c:	fa02 f303 	lsl.w	r3, r2, r3
 8009050:	43da      	mvns	r2, r3
 8009052:	4b1e      	ldr	r3, [pc, #120]	@ (80090cc <xTaskPriorityInherit+0xe8>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4013      	ands	r3, r2
 8009058:	4a1c      	ldr	r2, [pc, #112]	@ (80090cc <xTaskPriorityInherit+0xe8>)
 800905a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800905c:	4b19      	ldr	r3, [pc, #100]	@ (80090c4 <xTaskPriorityInherit+0xe0>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906a:	2201      	movs	r2, #1
 800906c:	409a      	lsls	r2, r3
 800906e:	4b17      	ldr	r3, [pc, #92]	@ (80090cc <xTaskPriorityInherit+0xe8>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4313      	orrs	r3, r2
 8009074:	4a15      	ldr	r2, [pc, #84]	@ (80090cc <xTaskPriorityInherit+0xe8>)
 8009076:	6013      	str	r3, [r2, #0]
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800907c:	4613      	mov	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4a10      	ldr	r2, [pc, #64]	@ (80090c8 <xTaskPriorityInherit+0xe4>)
 8009086:	441a      	add	r2, r3
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	3304      	adds	r3, #4
 800908c:	4619      	mov	r1, r3
 800908e:	4610      	mov	r0, r2
 8009090:	f7fe fd93 	bl	8007bba <vListInsertEnd>
 8009094:	e004      	b.n	80090a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009096:	4b0b      	ldr	r3, [pc, #44]	@ (80090c4 <xTaskPriorityInherit+0xe0>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80090a0:	2301      	movs	r3, #1
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	e008      	b.n	80090b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090aa:	4b06      	ldr	r3, [pc, #24]	@ (80090c4 <xTaskPriorityInherit+0xe0>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d201      	bcs.n	80090b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80090b4:	2301      	movs	r3, #1
 80090b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80090b8:	68fb      	ldr	r3, [r7, #12]
	}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3710      	adds	r7, #16
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	20000e90 	.word	0x20000e90
 80090c8:	20000e94 	.word	0x20000e94
 80090cc:	20000f98 	.word	0x20000f98

080090d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80090dc:	2300      	movs	r3, #0
 80090de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d070      	beq.n	80091c8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090e6:	4b3b      	ldr	r3, [pc, #236]	@ (80091d4 <xTaskPriorityDisinherit+0x104>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d00b      	beq.n	8009108 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80090f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	60fb      	str	r3, [r7, #12]
}
 8009102:	bf00      	nop
 8009104:	bf00      	nop
 8009106:	e7fd      	b.n	8009104 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800910c:	2b00      	cmp	r3, #0
 800910e:	d10b      	bne.n	8009128 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	60bb      	str	r3, [r7, #8]
}
 8009122:	bf00      	nop
 8009124:	bf00      	nop
 8009126:	e7fd      	b.n	8009124 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800912c:	1e5a      	subs	r2, r3, #1
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800913a:	429a      	cmp	r2, r3
 800913c:	d044      	beq.n	80091c8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009142:	2b00      	cmp	r3, #0
 8009144:	d140      	bne.n	80091c8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009146:	693b      	ldr	r3, [r7, #16]
 8009148:	3304      	adds	r3, #4
 800914a:	4618      	mov	r0, r3
 800914c:	f7fe fd92 	bl	8007c74 <uxListRemove>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d115      	bne.n	8009182 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800915a:	491f      	ldr	r1, [pc, #124]	@ (80091d8 <xTaskPriorityDisinherit+0x108>)
 800915c:	4613      	mov	r3, r2
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	4413      	add	r3, r2
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	440b      	add	r3, r1
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10a      	bne.n	8009182 <xTaskPriorityDisinherit+0xb2>
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009170:	2201      	movs	r2, #1
 8009172:	fa02 f303 	lsl.w	r3, r2, r3
 8009176:	43da      	mvns	r2, r3
 8009178:	4b18      	ldr	r3, [pc, #96]	@ (80091dc <xTaskPriorityDisinherit+0x10c>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4013      	ands	r3, r2
 800917e:	4a17      	ldr	r2, [pc, #92]	@ (80091dc <xTaskPriorityDisinherit+0x10c>)
 8009180:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918e:	f1c3 0207 	rsb	r2, r3, #7
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919a:	2201      	movs	r2, #1
 800919c:	409a      	lsls	r2, r3
 800919e:	4b0f      	ldr	r3, [pc, #60]	@ (80091dc <xTaskPriorityDisinherit+0x10c>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	4a0d      	ldr	r2, [pc, #52]	@ (80091dc <xTaskPriorityDisinherit+0x10c>)
 80091a6:	6013      	str	r3, [r2, #0]
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ac:	4613      	mov	r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4413      	add	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	4a08      	ldr	r2, [pc, #32]	@ (80091d8 <xTaskPriorityDisinherit+0x108>)
 80091b6:	441a      	add	r2, r3
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	3304      	adds	r3, #4
 80091bc:	4619      	mov	r1, r3
 80091be:	4610      	mov	r0, r2
 80091c0:	f7fe fcfb 	bl	8007bba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80091c4:	2301      	movs	r3, #1
 80091c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80091c8:	697b      	ldr	r3, [r7, #20]
	}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3718      	adds	r7, #24
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	20000e90 	.word	0x20000e90
 80091d8:	20000e94 	.word	0x20000e94
 80091dc:	20000f98 	.word	0x20000f98

080091e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b088      	sub	sp, #32
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80091ee:	2301      	movs	r3, #1
 80091f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d079      	beq.n	80092ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80091f8:	69bb      	ldr	r3, [r7, #24]
 80091fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d10b      	bne.n	8009218 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009204:	f383 8811 	msr	BASEPRI, r3
 8009208:	f3bf 8f6f 	isb	sy
 800920c:	f3bf 8f4f 	dsb	sy
 8009210:	60fb      	str	r3, [r7, #12]
}
 8009212:	bf00      	nop
 8009214:	bf00      	nop
 8009216:	e7fd      	b.n	8009214 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009218:	69bb      	ldr	r3, [r7, #24]
 800921a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800921c:	683a      	ldr	r2, [r7, #0]
 800921e:	429a      	cmp	r2, r3
 8009220:	d902      	bls.n	8009228 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	61fb      	str	r3, [r7, #28]
 8009226:	e002      	b.n	800922e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800922c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800922e:	69bb      	ldr	r3, [r7, #24]
 8009230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009232:	69fa      	ldr	r2, [r7, #28]
 8009234:	429a      	cmp	r2, r3
 8009236:	d059      	beq.n	80092ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800923c:	697a      	ldr	r2, [r7, #20]
 800923e:	429a      	cmp	r2, r3
 8009240:	d154      	bne.n	80092ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009242:	4b2c      	ldr	r3, [pc, #176]	@ (80092f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	69ba      	ldr	r2, [r7, #24]
 8009248:	429a      	cmp	r2, r3
 800924a:	d10b      	bne.n	8009264 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	60bb      	str	r3, [r7, #8]
}
 800925e:	bf00      	nop
 8009260:	bf00      	nop
 8009262:	e7fd      	b.n	8009260 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009268:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	69fa      	ldr	r2, [r7, #28]
 800926e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009270:	69bb      	ldr	r3, [r7, #24]
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	2b00      	cmp	r3, #0
 8009276:	db04      	blt.n	8009282 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	f1c3 0207 	rsb	r2, r3, #7
 800927e:	69bb      	ldr	r3, [r7, #24]
 8009280:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009282:	69bb      	ldr	r3, [r7, #24]
 8009284:	6959      	ldr	r1, [r3, #20]
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	4613      	mov	r3, r2
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4413      	add	r3, r2
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	4a19      	ldr	r2, [pc, #100]	@ (80092f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009292:	4413      	add	r3, r2
 8009294:	4299      	cmp	r1, r3
 8009296:	d129      	bne.n	80092ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009298:	69bb      	ldr	r3, [r7, #24]
 800929a:	3304      	adds	r3, #4
 800929c:	4618      	mov	r0, r3
 800929e:	f7fe fce9 	bl	8007c74 <uxListRemove>
 80092a2:	4603      	mov	r3, r0
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80092a8:	69bb      	ldr	r3, [r7, #24]
 80092aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092ac:	2201      	movs	r2, #1
 80092ae:	fa02 f303 	lsl.w	r3, r2, r3
 80092b2:	43da      	mvns	r2, r3
 80092b4:	4b11      	ldr	r3, [pc, #68]	@ (80092fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4013      	ands	r3, r2
 80092ba:	4a10      	ldr	r2, [pc, #64]	@ (80092fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80092bc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80092be:	69bb      	ldr	r3, [r7, #24]
 80092c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c2:	2201      	movs	r2, #1
 80092c4:	409a      	lsls	r2, r3
 80092c6:	4b0d      	ldr	r3, [pc, #52]	@ (80092fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	4a0b      	ldr	r2, [pc, #44]	@ (80092fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	69bb      	ldr	r3, [r7, #24]
 80092d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092d4:	4613      	mov	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4413      	add	r3, r2
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	4a06      	ldr	r2, [pc, #24]	@ (80092f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80092de:	441a      	add	r2, r3
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	3304      	adds	r3, #4
 80092e4:	4619      	mov	r1, r3
 80092e6:	4610      	mov	r0, r2
 80092e8:	f7fe fc67 	bl	8007bba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80092ec:	bf00      	nop
 80092ee:	3720      	adds	r7, #32
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}
 80092f4:	20000e90 	.word	0x20000e90
 80092f8:	20000e94 	.word	0x20000e94
 80092fc:	20000f98 	.word	0x20000f98

08009300 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009300:	b480      	push	{r7}
 8009302:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009304:	4b07      	ldr	r3, [pc, #28]	@ (8009324 <pvTaskIncrementMutexHeldCount+0x24>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d004      	beq.n	8009316 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800930c:	4b05      	ldr	r3, [pc, #20]	@ (8009324 <pvTaskIncrementMutexHeldCount+0x24>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009312:	3201      	adds	r2, #1
 8009314:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009316:	4b03      	ldr	r3, [pc, #12]	@ (8009324 <pvTaskIncrementMutexHeldCount+0x24>)
 8009318:	681b      	ldr	r3, [r3, #0]
	}
 800931a:	4618      	mov	r0, r3
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr
 8009324:	20000e90 	.word	0x20000e90

08009328 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
 8009330:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009332:	4b29      	ldr	r3, [pc, #164]	@ (80093d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009338:	4b28      	ldr	r3, [pc, #160]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	3304      	adds	r3, #4
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe fc98 	bl	8007c74 <uxListRemove>
 8009344:	4603      	mov	r3, r0
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10b      	bne.n	8009362 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800934a:	4b24      	ldr	r3, [pc, #144]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009350:	2201      	movs	r2, #1
 8009352:	fa02 f303 	lsl.w	r3, r2, r3
 8009356:	43da      	mvns	r2, r3
 8009358:	4b21      	ldr	r3, [pc, #132]	@ (80093e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4013      	ands	r3, r2
 800935e:	4a20      	ldr	r2, [pc, #128]	@ (80093e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009360:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009368:	d10a      	bne.n	8009380 <prvAddCurrentTaskToDelayedList+0x58>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d007      	beq.n	8009380 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009370:	4b1a      	ldr	r3, [pc, #104]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	3304      	adds	r3, #4
 8009376:	4619      	mov	r1, r3
 8009378:	481a      	ldr	r0, [pc, #104]	@ (80093e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800937a:	f7fe fc1e 	bl	8007bba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800937e:	e026      	b.n	80093ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009380:	68fa      	ldr	r2, [r7, #12]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4413      	add	r3, r2
 8009386:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009388:	4b14      	ldr	r3, [pc, #80]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009390:	68ba      	ldr	r2, [r7, #8]
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	429a      	cmp	r2, r3
 8009396:	d209      	bcs.n	80093ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009398:	4b13      	ldr	r3, [pc, #76]	@ (80093e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800939a:	681a      	ldr	r2, [r3, #0]
 800939c:	4b0f      	ldr	r3, [pc, #60]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3304      	adds	r3, #4
 80093a2:	4619      	mov	r1, r3
 80093a4:	4610      	mov	r0, r2
 80093a6:	f7fe fc2c 	bl	8007c02 <vListInsert>
}
 80093aa:	e010      	b.n	80093ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093ac:	4b0f      	ldr	r3, [pc, #60]	@ (80093ec <prvAddCurrentTaskToDelayedList+0xc4>)
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	4b0a      	ldr	r3, [pc, #40]	@ (80093dc <prvAddCurrentTaskToDelayedList+0xb4>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	3304      	adds	r3, #4
 80093b6:	4619      	mov	r1, r3
 80093b8:	4610      	mov	r0, r2
 80093ba:	f7fe fc22 	bl	8007c02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80093be:	4b0c      	ldr	r3, [pc, #48]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d202      	bcs.n	80093ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80093c8:	4a09      	ldr	r2, [pc, #36]	@ (80093f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	6013      	str	r3, [r2, #0]
}
 80093ce:	bf00      	nop
 80093d0:	3710      	adds	r7, #16
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20000f94 	.word	0x20000f94
 80093dc:	20000e90 	.word	0x20000e90
 80093e0:	20000f98 	.word	0x20000f98
 80093e4:	20000f7c 	.word	0x20000f7c
 80093e8:	20000f4c 	.word	0x20000f4c
 80093ec:	20000f48 	.word	0x20000f48
 80093f0:	20000fb0 	.word	0x20000fb0

080093f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80093f4:	b480      	push	{r7}
 80093f6:	b085      	sub	sp, #20
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	3b04      	subs	r3, #4
 8009404:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800940c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	3b04      	subs	r3, #4
 8009412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	f023 0201 	bic.w	r2, r3, #1
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	3b04      	subs	r3, #4
 8009422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009424:	4a0c      	ldr	r2, [pc, #48]	@ (8009458 <pxPortInitialiseStack+0x64>)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	3b14      	subs	r3, #20
 800942e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	3b04      	subs	r3, #4
 800943a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f06f 0202 	mvn.w	r2, #2
 8009442:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	3b20      	subs	r3, #32
 8009448:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800944a:	68fb      	ldr	r3, [r7, #12]
}
 800944c:	4618      	mov	r0, r3
 800944e:	3714      	adds	r7, #20
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr
 8009458:	0800945d 	.word	0x0800945d

0800945c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009462:	2300      	movs	r3, #0
 8009464:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009466:	4b13      	ldr	r3, [pc, #76]	@ (80094b4 <prvTaskExitError+0x58>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800946e:	d00b      	beq.n	8009488 <prvTaskExitError+0x2c>
	__asm volatile
 8009470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009474:	f383 8811 	msr	BASEPRI, r3
 8009478:	f3bf 8f6f 	isb	sy
 800947c:	f3bf 8f4f 	dsb	sy
 8009480:	60fb      	str	r3, [r7, #12]
}
 8009482:	bf00      	nop
 8009484:	bf00      	nop
 8009486:	e7fd      	b.n	8009484 <prvTaskExitError+0x28>
	__asm volatile
 8009488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800948c:	f383 8811 	msr	BASEPRI, r3
 8009490:	f3bf 8f6f 	isb	sy
 8009494:	f3bf 8f4f 	dsb	sy
 8009498:	60bb      	str	r3, [r7, #8]
}
 800949a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800949c:	bf00      	nop
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d0fc      	beq.n	800949e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80094a4:	bf00      	nop
 80094a6:	bf00      	nop
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	2000000c 	.word	0x2000000c
	...

080094c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80094c0:	4b07      	ldr	r3, [pc, #28]	@ (80094e0 <pxCurrentTCBConst2>)
 80094c2:	6819      	ldr	r1, [r3, #0]
 80094c4:	6808      	ldr	r0, [r1, #0]
 80094c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ca:	f380 8809 	msr	PSP, r0
 80094ce:	f3bf 8f6f 	isb	sy
 80094d2:	f04f 0000 	mov.w	r0, #0
 80094d6:	f380 8811 	msr	BASEPRI, r0
 80094da:	4770      	bx	lr
 80094dc:	f3af 8000 	nop.w

080094e0 <pxCurrentTCBConst2>:
 80094e0:	20000e90 	.word	0x20000e90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80094e4:	bf00      	nop
 80094e6:	bf00      	nop

080094e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80094e8:	4808      	ldr	r0, [pc, #32]	@ (800950c <prvPortStartFirstTask+0x24>)
 80094ea:	6800      	ldr	r0, [r0, #0]
 80094ec:	6800      	ldr	r0, [r0, #0]
 80094ee:	f380 8808 	msr	MSP, r0
 80094f2:	f04f 0000 	mov.w	r0, #0
 80094f6:	f380 8814 	msr	CONTROL, r0
 80094fa:	b662      	cpsie	i
 80094fc:	b661      	cpsie	f
 80094fe:	f3bf 8f4f 	dsb	sy
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	df00      	svc	0
 8009508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800950a:	bf00      	nop
 800950c:	e000ed08 	.word	0xe000ed08

08009510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009516:	4b47      	ldr	r3, [pc, #284]	@ (8009634 <xPortStartScheduler+0x124>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a47      	ldr	r2, [pc, #284]	@ (8009638 <xPortStartScheduler+0x128>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d10b      	bne.n	8009538 <xPortStartScheduler+0x28>
	__asm volatile
 8009520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009524:	f383 8811 	msr	BASEPRI, r3
 8009528:	f3bf 8f6f 	isb	sy
 800952c:	f3bf 8f4f 	dsb	sy
 8009530:	60fb      	str	r3, [r7, #12]
}
 8009532:	bf00      	nop
 8009534:	bf00      	nop
 8009536:	e7fd      	b.n	8009534 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009538:	4b3e      	ldr	r3, [pc, #248]	@ (8009634 <xPortStartScheduler+0x124>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a3f      	ldr	r2, [pc, #252]	@ (800963c <xPortStartScheduler+0x12c>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d10b      	bne.n	800955a <xPortStartScheduler+0x4a>
	__asm volatile
 8009542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009546:	f383 8811 	msr	BASEPRI, r3
 800954a:	f3bf 8f6f 	isb	sy
 800954e:	f3bf 8f4f 	dsb	sy
 8009552:	613b      	str	r3, [r7, #16]
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	e7fd      	b.n	8009556 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800955a:	4b39      	ldr	r3, [pc, #228]	@ (8009640 <xPortStartScheduler+0x130>)
 800955c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	b2db      	uxtb	r3, r3
 8009564:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	22ff      	movs	r2, #255	@ 0xff
 800956a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	b2db      	uxtb	r3, r3
 8009572:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009574:	78fb      	ldrb	r3, [r7, #3]
 8009576:	b2db      	uxtb	r3, r3
 8009578:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800957c:	b2da      	uxtb	r2, r3
 800957e:	4b31      	ldr	r3, [pc, #196]	@ (8009644 <xPortStartScheduler+0x134>)
 8009580:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009582:	4b31      	ldr	r3, [pc, #196]	@ (8009648 <xPortStartScheduler+0x138>)
 8009584:	2207      	movs	r2, #7
 8009586:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009588:	e009      	b.n	800959e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800958a:	4b2f      	ldr	r3, [pc, #188]	@ (8009648 <xPortStartScheduler+0x138>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	3b01      	subs	r3, #1
 8009590:	4a2d      	ldr	r2, [pc, #180]	@ (8009648 <xPortStartScheduler+0x138>)
 8009592:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009594:	78fb      	ldrb	r3, [r7, #3]
 8009596:	b2db      	uxtb	r3, r3
 8009598:	005b      	lsls	r3, r3, #1
 800959a:	b2db      	uxtb	r3, r3
 800959c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800959e:	78fb      	ldrb	r3, [r7, #3]
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095a6:	2b80      	cmp	r3, #128	@ 0x80
 80095a8:	d0ef      	beq.n	800958a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80095aa:	4b27      	ldr	r3, [pc, #156]	@ (8009648 <xPortStartScheduler+0x138>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f1c3 0307 	rsb	r3, r3, #7
 80095b2:	2b04      	cmp	r3, #4
 80095b4:	d00b      	beq.n	80095ce <xPortStartScheduler+0xbe>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	60bb      	str	r3, [r7, #8]
}
 80095c8:	bf00      	nop
 80095ca:	bf00      	nop
 80095cc:	e7fd      	b.n	80095ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80095ce:	4b1e      	ldr	r3, [pc, #120]	@ (8009648 <xPortStartScheduler+0x138>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	021b      	lsls	r3, r3, #8
 80095d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009648 <xPortStartScheduler+0x138>)
 80095d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80095d8:	4b1b      	ldr	r3, [pc, #108]	@ (8009648 <xPortStartScheduler+0x138>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80095e0:	4a19      	ldr	r2, [pc, #100]	@ (8009648 <xPortStartScheduler+0x138>)
 80095e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	b2da      	uxtb	r2, r3
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80095ec:	4b17      	ldr	r3, [pc, #92]	@ (800964c <xPortStartScheduler+0x13c>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a16      	ldr	r2, [pc, #88]	@ (800964c <xPortStartScheduler+0x13c>)
 80095f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80095f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80095f8:	4b14      	ldr	r3, [pc, #80]	@ (800964c <xPortStartScheduler+0x13c>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a13      	ldr	r2, [pc, #76]	@ (800964c <xPortStartScheduler+0x13c>)
 80095fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009602:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009604:	f000 f8da 	bl	80097bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009608:	4b11      	ldr	r3, [pc, #68]	@ (8009650 <xPortStartScheduler+0x140>)
 800960a:	2200      	movs	r2, #0
 800960c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800960e:	f000 f8f9 	bl	8009804 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009612:	4b10      	ldr	r3, [pc, #64]	@ (8009654 <xPortStartScheduler+0x144>)
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a0f      	ldr	r2, [pc, #60]	@ (8009654 <xPortStartScheduler+0x144>)
 8009618:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800961c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800961e:	f7ff ff63 	bl	80094e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009622:	f7ff fa91 	bl	8008b48 <vTaskSwitchContext>
	prvTaskExitError();
 8009626:	f7ff ff19 	bl	800945c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	e000ed00 	.word	0xe000ed00
 8009638:	410fc271 	.word	0x410fc271
 800963c:	410fc270 	.word	0x410fc270
 8009640:	e000e400 	.word	0xe000e400
 8009644:	20000fbc 	.word	0x20000fbc
 8009648:	20000fc0 	.word	0x20000fc0
 800964c:	e000ed20 	.word	0xe000ed20
 8009650:	2000000c 	.word	0x2000000c
 8009654:	e000ef34 	.word	0xe000ef34

08009658 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009658:	b480      	push	{r7}
 800965a:	b083      	sub	sp, #12
 800965c:	af00      	add	r7, sp, #0
	__asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	607b      	str	r3, [r7, #4]
}
 8009670:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009672:	4b10      	ldr	r3, [pc, #64]	@ (80096b4 <vPortEnterCritical+0x5c>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	3301      	adds	r3, #1
 8009678:	4a0e      	ldr	r2, [pc, #56]	@ (80096b4 <vPortEnterCritical+0x5c>)
 800967a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800967c:	4b0d      	ldr	r3, [pc, #52]	@ (80096b4 <vPortEnterCritical+0x5c>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d110      	bne.n	80096a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009684:	4b0c      	ldr	r3, [pc, #48]	@ (80096b8 <vPortEnterCritical+0x60>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2b00      	cmp	r3, #0
 800968c:	d00b      	beq.n	80096a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800968e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009692:	f383 8811 	msr	BASEPRI, r3
 8009696:	f3bf 8f6f 	isb	sy
 800969a:	f3bf 8f4f 	dsb	sy
 800969e:	603b      	str	r3, [r7, #0]
}
 80096a0:	bf00      	nop
 80096a2:	bf00      	nop
 80096a4:	e7fd      	b.n	80096a2 <vPortEnterCritical+0x4a>
	}
}
 80096a6:	bf00      	nop
 80096a8:	370c      	adds	r7, #12
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr
 80096b2:	bf00      	nop
 80096b4:	2000000c 	.word	0x2000000c
 80096b8:	e000ed04 	.word	0xe000ed04

080096bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80096c2:	4b12      	ldr	r3, [pc, #72]	@ (800970c <vPortExitCritical+0x50>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d10b      	bne.n	80096e2 <vPortExitCritical+0x26>
	__asm volatile
 80096ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
 80096da:	607b      	str	r3, [r7, #4]
}
 80096dc:	bf00      	nop
 80096de:	bf00      	nop
 80096e0:	e7fd      	b.n	80096de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80096e2:	4b0a      	ldr	r3, [pc, #40]	@ (800970c <vPortExitCritical+0x50>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	3b01      	subs	r3, #1
 80096e8:	4a08      	ldr	r2, [pc, #32]	@ (800970c <vPortExitCritical+0x50>)
 80096ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80096ec:	4b07      	ldr	r3, [pc, #28]	@ (800970c <vPortExitCritical+0x50>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d105      	bne.n	8009700 <vPortExitCritical+0x44>
 80096f4:	2300      	movs	r3, #0
 80096f6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80096fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr
 800970c:	2000000c 	.word	0x2000000c

08009710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009710:	f3ef 8009 	mrs	r0, PSP
 8009714:	f3bf 8f6f 	isb	sy
 8009718:	4b15      	ldr	r3, [pc, #84]	@ (8009770 <pxCurrentTCBConst>)
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	f01e 0f10 	tst.w	lr, #16
 8009720:	bf08      	it	eq
 8009722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800972a:	6010      	str	r0, [r2, #0]
 800972c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009730:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009734:	f380 8811 	msr	BASEPRI, r0
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f7ff fa02 	bl	8008b48 <vTaskSwitchContext>
 8009744:	f04f 0000 	mov.w	r0, #0
 8009748:	f380 8811 	msr	BASEPRI, r0
 800974c:	bc09      	pop	{r0, r3}
 800974e:	6819      	ldr	r1, [r3, #0]
 8009750:	6808      	ldr	r0, [r1, #0]
 8009752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009756:	f01e 0f10 	tst.w	lr, #16
 800975a:	bf08      	it	eq
 800975c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009760:	f380 8809 	msr	PSP, r0
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	f3af 8000 	nop.w

08009770 <pxCurrentTCBConst>:
 8009770:	20000e90 	.word	0x20000e90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009774:	bf00      	nop
 8009776:	bf00      	nop

08009778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b082      	sub	sp, #8
 800977c:	af00      	add	r7, sp, #0
	__asm volatile
 800977e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	607b      	str	r3, [r7, #4]
}
 8009790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009792:	f7ff f91f 	bl	80089d4 <xTaskIncrementTick>
 8009796:	4603      	mov	r3, r0
 8009798:	2b00      	cmp	r3, #0
 800979a:	d003      	beq.n	80097a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800979c:	4b06      	ldr	r3, [pc, #24]	@ (80097b8 <SysTick_Handler+0x40>)
 800979e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	2300      	movs	r3, #0
 80097a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	f383 8811 	msr	BASEPRI, r3
}
 80097ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80097b0:	bf00      	nop
 80097b2:	3708      	adds	r7, #8
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	e000ed04 	.word	0xe000ed04

080097bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80097bc:	b480      	push	{r7}
 80097be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80097c0:	4b0b      	ldr	r3, [pc, #44]	@ (80097f0 <vPortSetupTimerInterrupt+0x34>)
 80097c2:	2200      	movs	r2, #0
 80097c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80097c6:	4b0b      	ldr	r3, [pc, #44]	@ (80097f4 <vPortSetupTimerInterrupt+0x38>)
 80097c8:	2200      	movs	r2, #0
 80097ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80097cc:	4b0a      	ldr	r3, [pc, #40]	@ (80097f8 <vPortSetupTimerInterrupt+0x3c>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a0a      	ldr	r2, [pc, #40]	@ (80097fc <vPortSetupTimerInterrupt+0x40>)
 80097d2:	fba2 2303 	umull	r2, r3, r2, r3
 80097d6:	099b      	lsrs	r3, r3, #6
 80097d8:	4a09      	ldr	r2, [pc, #36]	@ (8009800 <vPortSetupTimerInterrupt+0x44>)
 80097da:	3b01      	subs	r3, #1
 80097dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80097de:	4b04      	ldr	r3, [pc, #16]	@ (80097f0 <vPortSetupTimerInterrupt+0x34>)
 80097e0:	2207      	movs	r2, #7
 80097e2:	601a      	str	r2, [r3, #0]
}
 80097e4:	bf00      	nop
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	e000e010 	.word	0xe000e010
 80097f4:	e000e018 	.word	0xe000e018
 80097f8:	20000000 	.word	0x20000000
 80097fc:	10624dd3 	.word	0x10624dd3
 8009800:	e000e014 	.word	0xe000e014

08009804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009804:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009814 <vPortEnableVFP+0x10>
 8009808:	6801      	ldr	r1, [r0, #0]
 800980a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800980e:	6001      	str	r1, [r0, #0]
 8009810:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009812:	bf00      	nop
 8009814:	e000ed88 	.word	0xe000ed88

08009818 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b08a      	sub	sp, #40	@ 0x28
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009820:	2300      	movs	r3, #0
 8009822:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009824:	f7ff f82a 	bl	800887c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009828:	4b5c      	ldr	r3, [pc, #368]	@ (800999c <pvPortMalloc+0x184>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d101      	bne.n	8009834 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009830:	f000 f924 	bl	8009a7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009834:	4b5a      	ldr	r3, [pc, #360]	@ (80099a0 <pvPortMalloc+0x188>)
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4013      	ands	r3, r2
 800983c:	2b00      	cmp	r3, #0
 800983e:	f040 8095 	bne.w	800996c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d01e      	beq.n	8009886 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009848:	2208      	movs	r2, #8
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4413      	add	r3, r2
 800984e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f003 0307 	and.w	r3, r3, #7
 8009856:	2b00      	cmp	r3, #0
 8009858:	d015      	beq.n	8009886 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f023 0307 	bic.w	r3, r3, #7
 8009860:	3308      	adds	r3, #8
 8009862:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f003 0307 	and.w	r3, r3, #7
 800986a:	2b00      	cmp	r3, #0
 800986c:	d00b      	beq.n	8009886 <pvPortMalloc+0x6e>
	__asm volatile
 800986e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009872:	f383 8811 	msr	BASEPRI, r3
 8009876:	f3bf 8f6f 	isb	sy
 800987a:	f3bf 8f4f 	dsb	sy
 800987e:	617b      	str	r3, [r7, #20]
}
 8009880:	bf00      	nop
 8009882:	bf00      	nop
 8009884:	e7fd      	b.n	8009882 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d06f      	beq.n	800996c <pvPortMalloc+0x154>
 800988c:	4b45      	ldr	r3, [pc, #276]	@ (80099a4 <pvPortMalloc+0x18c>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	429a      	cmp	r2, r3
 8009894:	d86a      	bhi.n	800996c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009896:	4b44      	ldr	r3, [pc, #272]	@ (80099a8 <pvPortMalloc+0x190>)
 8009898:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800989a:	4b43      	ldr	r3, [pc, #268]	@ (80099a8 <pvPortMalloc+0x190>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80098a0:	e004      	b.n	80098ac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80098a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80098a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80098ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ae:	685b      	ldr	r3, [r3, #4]
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d903      	bls.n	80098be <pvPortMalloc+0xa6>
 80098b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d1f1      	bne.n	80098a2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80098be:	4b37      	ldr	r3, [pc, #220]	@ (800999c <pvPortMalloc+0x184>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d051      	beq.n	800996c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2208      	movs	r2, #8
 80098ce:	4413      	add	r3, r2
 80098d0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80098d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	6a3b      	ldr	r3, [r7, #32]
 80098d8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80098da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098dc:	685a      	ldr	r2, [r3, #4]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	1ad2      	subs	r2, r2, r3
 80098e2:	2308      	movs	r3, #8
 80098e4:	005b      	lsls	r3, r3, #1
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d920      	bls.n	800992c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80098ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4413      	add	r3, r2
 80098f0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098f2:	69bb      	ldr	r3, [r7, #24]
 80098f4:	f003 0307 	and.w	r3, r3, #7
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d00b      	beq.n	8009914 <pvPortMalloc+0xfc>
	__asm volatile
 80098fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009900:	f383 8811 	msr	BASEPRI, r3
 8009904:	f3bf 8f6f 	isb	sy
 8009908:	f3bf 8f4f 	dsb	sy
 800990c:	613b      	str	r3, [r7, #16]
}
 800990e:	bf00      	nop
 8009910:	bf00      	nop
 8009912:	e7fd      	b.n	8009910 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009916:	685a      	ldr	r2, [r3, #4]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	1ad2      	subs	r2, r2, r3
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009926:	69b8      	ldr	r0, [r7, #24]
 8009928:	f000 f90a 	bl	8009b40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800992c:	4b1d      	ldr	r3, [pc, #116]	@ (80099a4 <pvPortMalloc+0x18c>)
 800992e:	681a      	ldr	r2, [r3, #0]
 8009930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	4a1b      	ldr	r2, [pc, #108]	@ (80099a4 <pvPortMalloc+0x18c>)
 8009938:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800993a:	4b1a      	ldr	r3, [pc, #104]	@ (80099a4 <pvPortMalloc+0x18c>)
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	4b1b      	ldr	r3, [pc, #108]	@ (80099ac <pvPortMalloc+0x194>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	429a      	cmp	r2, r3
 8009944:	d203      	bcs.n	800994e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009946:	4b17      	ldr	r3, [pc, #92]	@ (80099a4 <pvPortMalloc+0x18c>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a18      	ldr	r2, [pc, #96]	@ (80099ac <pvPortMalloc+0x194>)
 800994c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800994e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009950:	685a      	ldr	r2, [r3, #4]
 8009952:	4b13      	ldr	r3, [pc, #76]	@ (80099a0 <pvPortMalloc+0x188>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	431a      	orrs	r2, r3
 8009958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800995c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800995e:	2200      	movs	r2, #0
 8009960:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009962:	4b13      	ldr	r3, [pc, #76]	@ (80099b0 <pvPortMalloc+0x198>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	3301      	adds	r3, #1
 8009968:	4a11      	ldr	r2, [pc, #68]	@ (80099b0 <pvPortMalloc+0x198>)
 800996a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800996c:	f7fe ff94 	bl	8008898 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009970:	69fb      	ldr	r3, [r7, #28]
 8009972:	f003 0307 	and.w	r3, r3, #7
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00b      	beq.n	8009992 <pvPortMalloc+0x17a>
	__asm volatile
 800997a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997e:	f383 8811 	msr	BASEPRI, r3
 8009982:	f3bf 8f6f 	isb	sy
 8009986:	f3bf 8f4f 	dsb	sy
 800998a:	60fb      	str	r3, [r7, #12]
}
 800998c:	bf00      	nop
 800998e:	bf00      	nop
 8009990:	e7fd      	b.n	800998e <pvPortMalloc+0x176>
	return pvReturn;
 8009992:	69fb      	ldr	r3, [r7, #28]
}
 8009994:	4618      	mov	r0, r3
 8009996:	3728      	adds	r7, #40	@ 0x28
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}
 800999c:	20005dec 	.word	0x20005dec
 80099a0:	20005e00 	.word	0x20005e00
 80099a4:	20005df0 	.word	0x20005df0
 80099a8:	20005de4 	.word	0x20005de4
 80099ac:	20005df4 	.word	0x20005df4
 80099b0:	20005df8 	.word	0x20005df8

080099b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b086      	sub	sp, #24
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d04f      	beq.n	8009a66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80099c6:	2308      	movs	r3, #8
 80099c8:	425b      	negs	r3, r3
 80099ca:	697a      	ldr	r2, [r7, #20]
 80099cc:	4413      	add	r3, r2
 80099ce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	685a      	ldr	r2, [r3, #4]
 80099d8:	4b25      	ldr	r3, [pc, #148]	@ (8009a70 <vPortFree+0xbc>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4013      	ands	r3, r2
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10b      	bne.n	80099fa <vPortFree+0x46>
	__asm volatile
 80099e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e6:	f383 8811 	msr	BASEPRI, r3
 80099ea:	f3bf 8f6f 	isb	sy
 80099ee:	f3bf 8f4f 	dsb	sy
 80099f2:	60fb      	str	r3, [r7, #12]
}
 80099f4:	bf00      	nop
 80099f6:	bf00      	nop
 80099f8:	e7fd      	b.n	80099f6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00b      	beq.n	8009a1a <vPortFree+0x66>
	__asm volatile
 8009a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a06:	f383 8811 	msr	BASEPRI, r3
 8009a0a:	f3bf 8f6f 	isb	sy
 8009a0e:	f3bf 8f4f 	dsb	sy
 8009a12:	60bb      	str	r3, [r7, #8]
}
 8009a14:	bf00      	nop
 8009a16:	bf00      	nop
 8009a18:	e7fd      	b.n	8009a16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	685a      	ldr	r2, [r3, #4]
 8009a1e:	4b14      	ldr	r3, [pc, #80]	@ (8009a70 <vPortFree+0xbc>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4013      	ands	r3, r2
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d01e      	beq.n	8009a66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d11a      	bne.n	8009a66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	685a      	ldr	r2, [r3, #4]
 8009a34:	4b0e      	ldr	r3, [pc, #56]	@ (8009a70 <vPortFree+0xbc>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	43db      	mvns	r3, r3
 8009a3a:	401a      	ands	r2, r3
 8009a3c:	693b      	ldr	r3, [r7, #16]
 8009a3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a40:	f7fe ff1c 	bl	800887c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	685a      	ldr	r2, [r3, #4]
 8009a48:	4b0a      	ldr	r3, [pc, #40]	@ (8009a74 <vPortFree+0xc0>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4413      	add	r3, r2
 8009a4e:	4a09      	ldr	r2, [pc, #36]	@ (8009a74 <vPortFree+0xc0>)
 8009a50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a52:	6938      	ldr	r0, [r7, #16]
 8009a54:	f000 f874 	bl	8009b40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009a58:	4b07      	ldr	r3, [pc, #28]	@ (8009a78 <vPortFree+0xc4>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	4a06      	ldr	r2, [pc, #24]	@ (8009a78 <vPortFree+0xc4>)
 8009a60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009a62:	f7fe ff19 	bl	8008898 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009a66:	bf00      	nop
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	20005e00 	.word	0x20005e00
 8009a74:	20005df0 	.word	0x20005df0
 8009a78:	20005dfc 	.word	0x20005dfc

08009a7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009a82:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8009a86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009a88:	4b27      	ldr	r3, [pc, #156]	@ (8009b28 <prvHeapInit+0xac>)
 8009a8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f003 0307 	and.w	r3, r3, #7
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00c      	beq.n	8009ab0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	3307      	adds	r3, #7
 8009a9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f023 0307 	bic.w	r3, r3, #7
 8009aa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	1ad3      	subs	r3, r2, r3
 8009aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8009b28 <prvHeapInit+0xac>)
 8009aac:	4413      	add	r3, r2
 8009aae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8009b2c <prvHeapInit+0xb0>)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009aba:	4b1c      	ldr	r3, [pc, #112]	@ (8009b2c <prvHeapInit+0xb0>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009ac8:	2208      	movs	r2, #8
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	1a9b      	subs	r3, r3, r2
 8009ace:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f023 0307 	bic.w	r3, r3, #7
 8009ad6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	4a15      	ldr	r2, [pc, #84]	@ (8009b30 <prvHeapInit+0xb4>)
 8009adc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009ade:	4b14      	ldr	r3, [pc, #80]	@ (8009b30 <prvHeapInit+0xb4>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009ae6:	4b12      	ldr	r3, [pc, #72]	@ (8009b30 <prvHeapInit+0xb4>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2200      	movs	r2, #0
 8009aec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	1ad2      	subs	r2, r2, r3
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009afc:	4b0c      	ldr	r3, [pc, #48]	@ (8009b30 <prvHeapInit+0xb4>)
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	685b      	ldr	r3, [r3, #4]
 8009b08:	4a0a      	ldr	r2, [pc, #40]	@ (8009b34 <prvHeapInit+0xb8>)
 8009b0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	4a09      	ldr	r2, [pc, #36]	@ (8009b38 <prvHeapInit+0xbc>)
 8009b12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b14:	4b09      	ldr	r3, [pc, #36]	@ (8009b3c <prvHeapInit+0xc0>)
 8009b16:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009b1a:	601a      	str	r2, [r3, #0]
}
 8009b1c:	bf00      	nop
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr
 8009b28:	20000fc4 	.word	0x20000fc4
 8009b2c:	20005de4 	.word	0x20005de4
 8009b30:	20005dec 	.word	0x20005dec
 8009b34:	20005df4 	.word	0x20005df4
 8009b38:	20005df0 	.word	0x20005df0
 8009b3c:	20005e00 	.word	0x20005e00

08009b40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b40:	b480      	push	{r7}
 8009b42:	b085      	sub	sp, #20
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b48:	4b28      	ldr	r3, [pc, #160]	@ (8009bec <prvInsertBlockIntoFreeList+0xac>)
 8009b4a:	60fb      	str	r3, [r7, #12]
 8009b4c:	e002      	b.n	8009b54 <prvInsertBlockIntoFreeList+0x14>
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	60fb      	str	r3, [r7, #12]
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	429a      	cmp	r2, r3
 8009b5c:	d8f7      	bhi.n	8009b4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	68ba      	ldr	r2, [r7, #8]
 8009b68:	4413      	add	r3, r2
 8009b6a:	687a      	ldr	r2, [r7, #4]
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d108      	bne.n	8009b82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	685b      	ldr	r3, [r3, #4]
 8009b78:	441a      	add	r2, r3
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	68ba      	ldr	r2, [r7, #8]
 8009b8c:	441a      	add	r2, r3
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d118      	bne.n	8009bc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4b15      	ldr	r3, [pc, #84]	@ (8009bf0 <prvInsertBlockIntoFreeList+0xb0>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d00d      	beq.n	8009bbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	685a      	ldr	r2, [r3, #4]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	441a      	add	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	601a      	str	r2, [r3, #0]
 8009bbc:	e008      	b.n	8009bd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8009bf0 <prvInsertBlockIntoFreeList+0xb0>)
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	601a      	str	r2, [r3, #0]
 8009bc6:	e003      	b.n	8009bd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009bd0:	68fa      	ldr	r2, [r7, #12]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d002      	beq.n	8009bde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009bde:	bf00      	nop
 8009be0:	3714      	adds	r7, #20
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	20005de4 	.word	0x20005de4
 8009bf0:	20005dec 	.word	0x20005dec

08009bf4 <__cvt>:
 8009bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bf8:	ec57 6b10 	vmov	r6, r7, d0
 8009bfc:	2f00      	cmp	r7, #0
 8009bfe:	460c      	mov	r4, r1
 8009c00:	4619      	mov	r1, r3
 8009c02:	463b      	mov	r3, r7
 8009c04:	bfbb      	ittet	lt
 8009c06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c0a:	461f      	movlt	r7, r3
 8009c0c:	2300      	movge	r3, #0
 8009c0e:	232d      	movlt	r3, #45	@ 0x2d
 8009c10:	700b      	strb	r3, [r1, #0]
 8009c12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c18:	4691      	mov	r9, r2
 8009c1a:	f023 0820 	bic.w	r8, r3, #32
 8009c1e:	bfbc      	itt	lt
 8009c20:	4632      	movlt	r2, r6
 8009c22:	4616      	movlt	r6, r2
 8009c24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c28:	d005      	beq.n	8009c36 <__cvt+0x42>
 8009c2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c2e:	d100      	bne.n	8009c32 <__cvt+0x3e>
 8009c30:	3401      	adds	r4, #1
 8009c32:	2102      	movs	r1, #2
 8009c34:	e000      	b.n	8009c38 <__cvt+0x44>
 8009c36:	2103      	movs	r1, #3
 8009c38:	ab03      	add	r3, sp, #12
 8009c3a:	9301      	str	r3, [sp, #4]
 8009c3c:	ab02      	add	r3, sp, #8
 8009c3e:	9300      	str	r3, [sp, #0]
 8009c40:	ec47 6b10 	vmov	d0, r6, r7
 8009c44:	4653      	mov	r3, sl
 8009c46:	4622      	mov	r2, r4
 8009c48:	f001 f9de 	bl	800b008 <_dtoa_r>
 8009c4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009c50:	4605      	mov	r5, r0
 8009c52:	d119      	bne.n	8009c88 <__cvt+0x94>
 8009c54:	f019 0f01 	tst.w	r9, #1
 8009c58:	d00e      	beq.n	8009c78 <__cvt+0x84>
 8009c5a:	eb00 0904 	add.w	r9, r0, r4
 8009c5e:	2200      	movs	r2, #0
 8009c60:	2300      	movs	r3, #0
 8009c62:	4630      	mov	r0, r6
 8009c64:	4639      	mov	r1, r7
 8009c66:	f7f6 ff57 	bl	8000b18 <__aeabi_dcmpeq>
 8009c6a:	b108      	cbz	r0, 8009c70 <__cvt+0x7c>
 8009c6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c70:	2230      	movs	r2, #48	@ 0x30
 8009c72:	9b03      	ldr	r3, [sp, #12]
 8009c74:	454b      	cmp	r3, r9
 8009c76:	d31e      	bcc.n	8009cb6 <__cvt+0xc2>
 8009c78:	9b03      	ldr	r3, [sp, #12]
 8009c7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c7c:	1b5b      	subs	r3, r3, r5
 8009c7e:	4628      	mov	r0, r5
 8009c80:	6013      	str	r3, [r2, #0]
 8009c82:	b004      	add	sp, #16
 8009c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c8c:	eb00 0904 	add.w	r9, r0, r4
 8009c90:	d1e5      	bne.n	8009c5e <__cvt+0x6a>
 8009c92:	7803      	ldrb	r3, [r0, #0]
 8009c94:	2b30      	cmp	r3, #48	@ 0x30
 8009c96:	d10a      	bne.n	8009cae <__cvt+0xba>
 8009c98:	2200      	movs	r2, #0
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	4639      	mov	r1, r7
 8009ca0:	f7f6 ff3a 	bl	8000b18 <__aeabi_dcmpeq>
 8009ca4:	b918      	cbnz	r0, 8009cae <__cvt+0xba>
 8009ca6:	f1c4 0401 	rsb	r4, r4, #1
 8009caa:	f8ca 4000 	str.w	r4, [sl]
 8009cae:	f8da 3000 	ldr.w	r3, [sl]
 8009cb2:	4499      	add	r9, r3
 8009cb4:	e7d3      	b.n	8009c5e <__cvt+0x6a>
 8009cb6:	1c59      	adds	r1, r3, #1
 8009cb8:	9103      	str	r1, [sp, #12]
 8009cba:	701a      	strb	r2, [r3, #0]
 8009cbc:	e7d9      	b.n	8009c72 <__cvt+0x7e>

08009cbe <__exponent>:
 8009cbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cc0:	2900      	cmp	r1, #0
 8009cc2:	bfba      	itte	lt
 8009cc4:	4249      	neglt	r1, r1
 8009cc6:	232d      	movlt	r3, #45	@ 0x2d
 8009cc8:	232b      	movge	r3, #43	@ 0x2b
 8009cca:	2909      	cmp	r1, #9
 8009ccc:	7002      	strb	r2, [r0, #0]
 8009cce:	7043      	strb	r3, [r0, #1]
 8009cd0:	dd29      	ble.n	8009d26 <__exponent+0x68>
 8009cd2:	f10d 0307 	add.w	r3, sp, #7
 8009cd6:	461d      	mov	r5, r3
 8009cd8:	270a      	movs	r7, #10
 8009cda:	461a      	mov	r2, r3
 8009cdc:	fbb1 f6f7 	udiv	r6, r1, r7
 8009ce0:	fb07 1416 	mls	r4, r7, r6, r1
 8009ce4:	3430      	adds	r4, #48	@ 0x30
 8009ce6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009cea:	460c      	mov	r4, r1
 8009cec:	2c63      	cmp	r4, #99	@ 0x63
 8009cee:	f103 33ff 	add.w	r3, r3, #4294967295
 8009cf2:	4631      	mov	r1, r6
 8009cf4:	dcf1      	bgt.n	8009cda <__exponent+0x1c>
 8009cf6:	3130      	adds	r1, #48	@ 0x30
 8009cf8:	1e94      	subs	r4, r2, #2
 8009cfa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009cfe:	1c41      	adds	r1, r0, #1
 8009d00:	4623      	mov	r3, r4
 8009d02:	42ab      	cmp	r3, r5
 8009d04:	d30a      	bcc.n	8009d1c <__exponent+0x5e>
 8009d06:	f10d 0309 	add.w	r3, sp, #9
 8009d0a:	1a9b      	subs	r3, r3, r2
 8009d0c:	42ac      	cmp	r4, r5
 8009d0e:	bf88      	it	hi
 8009d10:	2300      	movhi	r3, #0
 8009d12:	3302      	adds	r3, #2
 8009d14:	4403      	add	r3, r0
 8009d16:	1a18      	subs	r0, r3, r0
 8009d18:	b003      	add	sp, #12
 8009d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d1c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d20:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d24:	e7ed      	b.n	8009d02 <__exponent+0x44>
 8009d26:	2330      	movs	r3, #48	@ 0x30
 8009d28:	3130      	adds	r1, #48	@ 0x30
 8009d2a:	7083      	strb	r3, [r0, #2]
 8009d2c:	70c1      	strb	r1, [r0, #3]
 8009d2e:	1d03      	adds	r3, r0, #4
 8009d30:	e7f1      	b.n	8009d16 <__exponent+0x58>
	...

08009d34 <_printf_float>:
 8009d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d38:	b08d      	sub	sp, #52	@ 0x34
 8009d3a:	460c      	mov	r4, r1
 8009d3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009d40:	4616      	mov	r6, r2
 8009d42:	461f      	mov	r7, r3
 8009d44:	4605      	mov	r5, r0
 8009d46:	f000 ffed 	bl	800ad24 <_localeconv_r>
 8009d4a:	6803      	ldr	r3, [r0, #0]
 8009d4c:	9304      	str	r3, [sp, #16]
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7f6 fab6 	bl	80002c0 <strlen>
 8009d54:	2300      	movs	r3, #0
 8009d56:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d58:	f8d8 3000 	ldr.w	r3, [r8]
 8009d5c:	9005      	str	r0, [sp, #20]
 8009d5e:	3307      	adds	r3, #7
 8009d60:	f023 0307 	bic.w	r3, r3, #7
 8009d64:	f103 0208 	add.w	r2, r3, #8
 8009d68:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009d6c:	f8d4 b000 	ldr.w	fp, [r4]
 8009d70:	f8c8 2000 	str.w	r2, [r8]
 8009d74:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009d7c:	9307      	str	r3, [sp, #28]
 8009d7e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d8a:	4b9c      	ldr	r3, [pc, #624]	@ (8009ffc <_printf_float+0x2c8>)
 8009d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d90:	f7f6 fef4 	bl	8000b7c <__aeabi_dcmpun>
 8009d94:	bb70      	cbnz	r0, 8009df4 <_printf_float+0xc0>
 8009d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d9a:	4b98      	ldr	r3, [pc, #608]	@ (8009ffc <_printf_float+0x2c8>)
 8009d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8009da0:	f7f6 fece 	bl	8000b40 <__aeabi_dcmple>
 8009da4:	bb30      	cbnz	r0, 8009df4 <_printf_float+0xc0>
 8009da6:	2200      	movs	r2, #0
 8009da8:	2300      	movs	r3, #0
 8009daa:	4640      	mov	r0, r8
 8009dac:	4649      	mov	r1, r9
 8009dae:	f7f6 febd 	bl	8000b2c <__aeabi_dcmplt>
 8009db2:	b110      	cbz	r0, 8009dba <_printf_float+0x86>
 8009db4:	232d      	movs	r3, #45	@ 0x2d
 8009db6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dba:	4a91      	ldr	r2, [pc, #580]	@ (800a000 <_printf_float+0x2cc>)
 8009dbc:	4b91      	ldr	r3, [pc, #580]	@ (800a004 <_printf_float+0x2d0>)
 8009dbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009dc2:	bf8c      	ite	hi
 8009dc4:	4690      	movhi	r8, r2
 8009dc6:	4698      	movls	r8, r3
 8009dc8:	2303      	movs	r3, #3
 8009dca:	6123      	str	r3, [r4, #16]
 8009dcc:	f02b 0304 	bic.w	r3, fp, #4
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	f04f 0900 	mov.w	r9, #0
 8009dd6:	9700      	str	r7, [sp, #0]
 8009dd8:	4633      	mov	r3, r6
 8009dda:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009ddc:	4621      	mov	r1, r4
 8009dde:	4628      	mov	r0, r5
 8009de0:	f000 f9d2 	bl	800a188 <_printf_common>
 8009de4:	3001      	adds	r0, #1
 8009de6:	f040 808d 	bne.w	8009f04 <_printf_float+0x1d0>
 8009dea:	f04f 30ff 	mov.w	r0, #4294967295
 8009dee:	b00d      	add	sp, #52	@ 0x34
 8009df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009df4:	4642      	mov	r2, r8
 8009df6:	464b      	mov	r3, r9
 8009df8:	4640      	mov	r0, r8
 8009dfa:	4649      	mov	r1, r9
 8009dfc:	f7f6 febe 	bl	8000b7c <__aeabi_dcmpun>
 8009e00:	b140      	cbz	r0, 8009e14 <_printf_float+0xe0>
 8009e02:	464b      	mov	r3, r9
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	bfbc      	itt	lt
 8009e08:	232d      	movlt	r3, #45	@ 0x2d
 8009e0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e0e:	4a7e      	ldr	r2, [pc, #504]	@ (800a008 <_printf_float+0x2d4>)
 8009e10:	4b7e      	ldr	r3, [pc, #504]	@ (800a00c <_printf_float+0x2d8>)
 8009e12:	e7d4      	b.n	8009dbe <_printf_float+0x8a>
 8009e14:	6863      	ldr	r3, [r4, #4]
 8009e16:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e1a:	9206      	str	r2, [sp, #24]
 8009e1c:	1c5a      	adds	r2, r3, #1
 8009e1e:	d13b      	bne.n	8009e98 <_printf_float+0x164>
 8009e20:	2306      	movs	r3, #6
 8009e22:	6063      	str	r3, [r4, #4]
 8009e24:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e28:	2300      	movs	r3, #0
 8009e2a:	6022      	str	r2, [r4, #0]
 8009e2c:	9303      	str	r3, [sp, #12]
 8009e2e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e30:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e34:	ab09      	add	r3, sp, #36	@ 0x24
 8009e36:	9300      	str	r3, [sp, #0]
 8009e38:	6861      	ldr	r1, [r4, #4]
 8009e3a:	ec49 8b10 	vmov	d0, r8, r9
 8009e3e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009e42:	4628      	mov	r0, r5
 8009e44:	f7ff fed6 	bl	8009bf4 <__cvt>
 8009e48:	9b06      	ldr	r3, [sp, #24]
 8009e4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009e4c:	2b47      	cmp	r3, #71	@ 0x47
 8009e4e:	4680      	mov	r8, r0
 8009e50:	d129      	bne.n	8009ea6 <_printf_float+0x172>
 8009e52:	1cc8      	adds	r0, r1, #3
 8009e54:	db02      	blt.n	8009e5c <_printf_float+0x128>
 8009e56:	6863      	ldr	r3, [r4, #4]
 8009e58:	4299      	cmp	r1, r3
 8009e5a:	dd41      	ble.n	8009ee0 <_printf_float+0x1ac>
 8009e5c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009e60:	fa5f fa8a 	uxtb.w	sl, sl
 8009e64:	3901      	subs	r1, #1
 8009e66:	4652      	mov	r2, sl
 8009e68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009e6c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e6e:	f7ff ff26 	bl	8009cbe <__exponent>
 8009e72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e74:	1813      	adds	r3, r2, r0
 8009e76:	2a01      	cmp	r2, #1
 8009e78:	4681      	mov	r9, r0
 8009e7a:	6123      	str	r3, [r4, #16]
 8009e7c:	dc02      	bgt.n	8009e84 <_printf_float+0x150>
 8009e7e:	6822      	ldr	r2, [r4, #0]
 8009e80:	07d2      	lsls	r2, r2, #31
 8009e82:	d501      	bpl.n	8009e88 <_printf_float+0x154>
 8009e84:	3301      	adds	r3, #1
 8009e86:	6123      	str	r3, [r4, #16]
 8009e88:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d0a2      	beq.n	8009dd6 <_printf_float+0xa2>
 8009e90:	232d      	movs	r3, #45	@ 0x2d
 8009e92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e96:	e79e      	b.n	8009dd6 <_printf_float+0xa2>
 8009e98:	9a06      	ldr	r2, [sp, #24]
 8009e9a:	2a47      	cmp	r2, #71	@ 0x47
 8009e9c:	d1c2      	bne.n	8009e24 <_printf_float+0xf0>
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1c0      	bne.n	8009e24 <_printf_float+0xf0>
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	e7bd      	b.n	8009e22 <_printf_float+0xee>
 8009ea6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009eaa:	d9db      	bls.n	8009e64 <_printf_float+0x130>
 8009eac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009eb0:	d118      	bne.n	8009ee4 <_printf_float+0x1b0>
 8009eb2:	2900      	cmp	r1, #0
 8009eb4:	6863      	ldr	r3, [r4, #4]
 8009eb6:	dd0b      	ble.n	8009ed0 <_printf_float+0x19c>
 8009eb8:	6121      	str	r1, [r4, #16]
 8009eba:	b913      	cbnz	r3, 8009ec2 <_printf_float+0x18e>
 8009ebc:	6822      	ldr	r2, [r4, #0]
 8009ebe:	07d0      	lsls	r0, r2, #31
 8009ec0:	d502      	bpl.n	8009ec8 <_printf_float+0x194>
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	440b      	add	r3, r1
 8009ec6:	6123      	str	r3, [r4, #16]
 8009ec8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009eca:	f04f 0900 	mov.w	r9, #0
 8009ece:	e7db      	b.n	8009e88 <_printf_float+0x154>
 8009ed0:	b913      	cbnz	r3, 8009ed8 <_printf_float+0x1a4>
 8009ed2:	6822      	ldr	r2, [r4, #0]
 8009ed4:	07d2      	lsls	r2, r2, #31
 8009ed6:	d501      	bpl.n	8009edc <_printf_float+0x1a8>
 8009ed8:	3302      	adds	r3, #2
 8009eda:	e7f4      	b.n	8009ec6 <_printf_float+0x192>
 8009edc:	2301      	movs	r3, #1
 8009ede:	e7f2      	b.n	8009ec6 <_printf_float+0x192>
 8009ee0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ee6:	4299      	cmp	r1, r3
 8009ee8:	db05      	blt.n	8009ef6 <_printf_float+0x1c2>
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	6121      	str	r1, [r4, #16]
 8009eee:	07d8      	lsls	r0, r3, #31
 8009ef0:	d5ea      	bpl.n	8009ec8 <_printf_float+0x194>
 8009ef2:	1c4b      	adds	r3, r1, #1
 8009ef4:	e7e7      	b.n	8009ec6 <_printf_float+0x192>
 8009ef6:	2900      	cmp	r1, #0
 8009ef8:	bfd4      	ite	le
 8009efa:	f1c1 0202 	rsble	r2, r1, #2
 8009efe:	2201      	movgt	r2, #1
 8009f00:	4413      	add	r3, r2
 8009f02:	e7e0      	b.n	8009ec6 <_printf_float+0x192>
 8009f04:	6823      	ldr	r3, [r4, #0]
 8009f06:	055a      	lsls	r2, r3, #21
 8009f08:	d407      	bmi.n	8009f1a <_printf_float+0x1e6>
 8009f0a:	6923      	ldr	r3, [r4, #16]
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	4631      	mov	r1, r6
 8009f10:	4628      	mov	r0, r5
 8009f12:	47b8      	blx	r7
 8009f14:	3001      	adds	r0, #1
 8009f16:	d12b      	bne.n	8009f70 <_printf_float+0x23c>
 8009f18:	e767      	b.n	8009dea <_printf_float+0xb6>
 8009f1a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f1e:	f240 80dd 	bls.w	800a0dc <_printf_float+0x3a8>
 8009f22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f26:	2200      	movs	r2, #0
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f7f6 fdf5 	bl	8000b18 <__aeabi_dcmpeq>
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	d033      	beq.n	8009f9a <_printf_float+0x266>
 8009f32:	4a37      	ldr	r2, [pc, #220]	@ (800a010 <_printf_float+0x2dc>)
 8009f34:	2301      	movs	r3, #1
 8009f36:	4631      	mov	r1, r6
 8009f38:	4628      	mov	r0, r5
 8009f3a:	47b8      	blx	r7
 8009f3c:	3001      	adds	r0, #1
 8009f3e:	f43f af54 	beq.w	8009dea <_printf_float+0xb6>
 8009f42:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009f46:	4543      	cmp	r3, r8
 8009f48:	db02      	blt.n	8009f50 <_printf_float+0x21c>
 8009f4a:	6823      	ldr	r3, [r4, #0]
 8009f4c:	07d8      	lsls	r0, r3, #31
 8009f4e:	d50f      	bpl.n	8009f70 <_printf_float+0x23c>
 8009f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f54:	4631      	mov	r1, r6
 8009f56:	4628      	mov	r0, r5
 8009f58:	47b8      	blx	r7
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	f43f af45 	beq.w	8009dea <_printf_float+0xb6>
 8009f60:	f04f 0900 	mov.w	r9, #0
 8009f64:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f68:	f104 0a1a 	add.w	sl, r4, #26
 8009f6c:	45c8      	cmp	r8, r9
 8009f6e:	dc09      	bgt.n	8009f84 <_printf_float+0x250>
 8009f70:	6823      	ldr	r3, [r4, #0]
 8009f72:	079b      	lsls	r3, r3, #30
 8009f74:	f100 8103 	bmi.w	800a17e <_printf_float+0x44a>
 8009f78:	68e0      	ldr	r0, [r4, #12]
 8009f7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f7c:	4298      	cmp	r0, r3
 8009f7e:	bfb8      	it	lt
 8009f80:	4618      	movlt	r0, r3
 8009f82:	e734      	b.n	8009dee <_printf_float+0xba>
 8009f84:	2301      	movs	r3, #1
 8009f86:	4652      	mov	r2, sl
 8009f88:	4631      	mov	r1, r6
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	47b8      	blx	r7
 8009f8e:	3001      	adds	r0, #1
 8009f90:	f43f af2b 	beq.w	8009dea <_printf_float+0xb6>
 8009f94:	f109 0901 	add.w	r9, r9, #1
 8009f98:	e7e8      	b.n	8009f6c <_printf_float+0x238>
 8009f9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	dc39      	bgt.n	800a014 <_printf_float+0x2e0>
 8009fa0:	4a1b      	ldr	r2, [pc, #108]	@ (800a010 <_printf_float+0x2dc>)
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	4631      	mov	r1, r6
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	47b8      	blx	r7
 8009faa:	3001      	adds	r0, #1
 8009fac:	f43f af1d 	beq.w	8009dea <_printf_float+0xb6>
 8009fb0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009fb4:	ea59 0303 	orrs.w	r3, r9, r3
 8009fb8:	d102      	bne.n	8009fc0 <_printf_float+0x28c>
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	07d9      	lsls	r1, r3, #31
 8009fbe:	d5d7      	bpl.n	8009f70 <_printf_float+0x23c>
 8009fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fc4:	4631      	mov	r1, r6
 8009fc6:	4628      	mov	r0, r5
 8009fc8:	47b8      	blx	r7
 8009fca:	3001      	adds	r0, #1
 8009fcc:	f43f af0d 	beq.w	8009dea <_printf_float+0xb6>
 8009fd0:	f04f 0a00 	mov.w	sl, #0
 8009fd4:	f104 0b1a 	add.w	fp, r4, #26
 8009fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fda:	425b      	negs	r3, r3
 8009fdc:	4553      	cmp	r3, sl
 8009fde:	dc01      	bgt.n	8009fe4 <_printf_float+0x2b0>
 8009fe0:	464b      	mov	r3, r9
 8009fe2:	e793      	b.n	8009f0c <_printf_float+0x1d8>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	465a      	mov	r2, fp
 8009fe8:	4631      	mov	r1, r6
 8009fea:	4628      	mov	r0, r5
 8009fec:	47b8      	blx	r7
 8009fee:	3001      	adds	r0, #1
 8009ff0:	f43f aefb 	beq.w	8009dea <_printf_float+0xb6>
 8009ff4:	f10a 0a01 	add.w	sl, sl, #1
 8009ff8:	e7ee      	b.n	8009fd8 <_printf_float+0x2a4>
 8009ffa:	bf00      	nop
 8009ffc:	7fefffff 	.word	0x7fefffff
 800a000:	0800e814 	.word	0x0800e814
 800a004:	0800e810 	.word	0x0800e810
 800a008:	0800e81c 	.word	0x0800e81c
 800a00c:	0800e818 	.word	0x0800e818
 800a010:	0800e820 	.word	0x0800e820
 800a014:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a016:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a01a:	4553      	cmp	r3, sl
 800a01c:	bfa8      	it	ge
 800a01e:	4653      	movge	r3, sl
 800a020:	2b00      	cmp	r3, #0
 800a022:	4699      	mov	r9, r3
 800a024:	dc36      	bgt.n	800a094 <_printf_float+0x360>
 800a026:	f04f 0b00 	mov.w	fp, #0
 800a02a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a02e:	f104 021a 	add.w	r2, r4, #26
 800a032:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a034:	9306      	str	r3, [sp, #24]
 800a036:	eba3 0309 	sub.w	r3, r3, r9
 800a03a:	455b      	cmp	r3, fp
 800a03c:	dc31      	bgt.n	800a0a2 <_printf_float+0x36e>
 800a03e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a040:	459a      	cmp	sl, r3
 800a042:	dc3a      	bgt.n	800a0ba <_printf_float+0x386>
 800a044:	6823      	ldr	r3, [r4, #0]
 800a046:	07da      	lsls	r2, r3, #31
 800a048:	d437      	bmi.n	800a0ba <_printf_float+0x386>
 800a04a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a04c:	ebaa 0903 	sub.w	r9, sl, r3
 800a050:	9b06      	ldr	r3, [sp, #24]
 800a052:	ebaa 0303 	sub.w	r3, sl, r3
 800a056:	4599      	cmp	r9, r3
 800a058:	bfa8      	it	ge
 800a05a:	4699      	movge	r9, r3
 800a05c:	f1b9 0f00 	cmp.w	r9, #0
 800a060:	dc33      	bgt.n	800a0ca <_printf_float+0x396>
 800a062:	f04f 0800 	mov.w	r8, #0
 800a066:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a06a:	f104 0b1a 	add.w	fp, r4, #26
 800a06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a070:	ebaa 0303 	sub.w	r3, sl, r3
 800a074:	eba3 0309 	sub.w	r3, r3, r9
 800a078:	4543      	cmp	r3, r8
 800a07a:	f77f af79 	ble.w	8009f70 <_printf_float+0x23c>
 800a07e:	2301      	movs	r3, #1
 800a080:	465a      	mov	r2, fp
 800a082:	4631      	mov	r1, r6
 800a084:	4628      	mov	r0, r5
 800a086:	47b8      	blx	r7
 800a088:	3001      	adds	r0, #1
 800a08a:	f43f aeae 	beq.w	8009dea <_printf_float+0xb6>
 800a08e:	f108 0801 	add.w	r8, r8, #1
 800a092:	e7ec      	b.n	800a06e <_printf_float+0x33a>
 800a094:	4642      	mov	r2, r8
 800a096:	4631      	mov	r1, r6
 800a098:	4628      	mov	r0, r5
 800a09a:	47b8      	blx	r7
 800a09c:	3001      	adds	r0, #1
 800a09e:	d1c2      	bne.n	800a026 <_printf_float+0x2f2>
 800a0a0:	e6a3      	b.n	8009dea <_printf_float+0xb6>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	4631      	mov	r1, r6
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	9206      	str	r2, [sp, #24]
 800a0aa:	47b8      	blx	r7
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	f43f ae9c 	beq.w	8009dea <_printf_float+0xb6>
 800a0b2:	9a06      	ldr	r2, [sp, #24]
 800a0b4:	f10b 0b01 	add.w	fp, fp, #1
 800a0b8:	e7bb      	b.n	800a032 <_printf_float+0x2fe>
 800a0ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0be:	4631      	mov	r1, r6
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	47b8      	blx	r7
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	d1c0      	bne.n	800a04a <_printf_float+0x316>
 800a0c8:	e68f      	b.n	8009dea <_printf_float+0xb6>
 800a0ca:	9a06      	ldr	r2, [sp, #24]
 800a0cc:	464b      	mov	r3, r9
 800a0ce:	4442      	add	r2, r8
 800a0d0:	4631      	mov	r1, r6
 800a0d2:	4628      	mov	r0, r5
 800a0d4:	47b8      	blx	r7
 800a0d6:	3001      	adds	r0, #1
 800a0d8:	d1c3      	bne.n	800a062 <_printf_float+0x32e>
 800a0da:	e686      	b.n	8009dea <_printf_float+0xb6>
 800a0dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a0e0:	f1ba 0f01 	cmp.w	sl, #1
 800a0e4:	dc01      	bgt.n	800a0ea <_printf_float+0x3b6>
 800a0e6:	07db      	lsls	r3, r3, #31
 800a0e8:	d536      	bpl.n	800a158 <_printf_float+0x424>
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	4642      	mov	r2, r8
 800a0ee:	4631      	mov	r1, r6
 800a0f0:	4628      	mov	r0, r5
 800a0f2:	47b8      	blx	r7
 800a0f4:	3001      	adds	r0, #1
 800a0f6:	f43f ae78 	beq.w	8009dea <_printf_float+0xb6>
 800a0fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0fe:	4631      	mov	r1, r6
 800a100:	4628      	mov	r0, r5
 800a102:	47b8      	blx	r7
 800a104:	3001      	adds	r0, #1
 800a106:	f43f ae70 	beq.w	8009dea <_printf_float+0xb6>
 800a10a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a10e:	2200      	movs	r2, #0
 800a110:	2300      	movs	r3, #0
 800a112:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a116:	f7f6 fcff 	bl	8000b18 <__aeabi_dcmpeq>
 800a11a:	b9c0      	cbnz	r0, 800a14e <_printf_float+0x41a>
 800a11c:	4653      	mov	r3, sl
 800a11e:	f108 0201 	add.w	r2, r8, #1
 800a122:	4631      	mov	r1, r6
 800a124:	4628      	mov	r0, r5
 800a126:	47b8      	blx	r7
 800a128:	3001      	adds	r0, #1
 800a12a:	d10c      	bne.n	800a146 <_printf_float+0x412>
 800a12c:	e65d      	b.n	8009dea <_printf_float+0xb6>
 800a12e:	2301      	movs	r3, #1
 800a130:	465a      	mov	r2, fp
 800a132:	4631      	mov	r1, r6
 800a134:	4628      	mov	r0, r5
 800a136:	47b8      	blx	r7
 800a138:	3001      	adds	r0, #1
 800a13a:	f43f ae56 	beq.w	8009dea <_printf_float+0xb6>
 800a13e:	f108 0801 	add.w	r8, r8, #1
 800a142:	45d0      	cmp	r8, sl
 800a144:	dbf3      	blt.n	800a12e <_printf_float+0x3fa>
 800a146:	464b      	mov	r3, r9
 800a148:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a14c:	e6df      	b.n	8009f0e <_printf_float+0x1da>
 800a14e:	f04f 0800 	mov.w	r8, #0
 800a152:	f104 0b1a 	add.w	fp, r4, #26
 800a156:	e7f4      	b.n	800a142 <_printf_float+0x40e>
 800a158:	2301      	movs	r3, #1
 800a15a:	4642      	mov	r2, r8
 800a15c:	e7e1      	b.n	800a122 <_printf_float+0x3ee>
 800a15e:	2301      	movs	r3, #1
 800a160:	464a      	mov	r2, r9
 800a162:	4631      	mov	r1, r6
 800a164:	4628      	mov	r0, r5
 800a166:	47b8      	blx	r7
 800a168:	3001      	adds	r0, #1
 800a16a:	f43f ae3e 	beq.w	8009dea <_printf_float+0xb6>
 800a16e:	f108 0801 	add.w	r8, r8, #1
 800a172:	68e3      	ldr	r3, [r4, #12]
 800a174:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a176:	1a5b      	subs	r3, r3, r1
 800a178:	4543      	cmp	r3, r8
 800a17a:	dcf0      	bgt.n	800a15e <_printf_float+0x42a>
 800a17c:	e6fc      	b.n	8009f78 <_printf_float+0x244>
 800a17e:	f04f 0800 	mov.w	r8, #0
 800a182:	f104 0919 	add.w	r9, r4, #25
 800a186:	e7f4      	b.n	800a172 <_printf_float+0x43e>

0800a188 <_printf_common>:
 800a188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a18c:	4616      	mov	r6, r2
 800a18e:	4698      	mov	r8, r3
 800a190:	688a      	ldr	r2, [r1, #8]
 800a192:	690b      	ldr	r3, [r1, #16]
 800a194:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a198:	4293      	cmp	r3, r2
 800a19a:	bfb8      	it	lt
 800a19c:	4613      	movlt	r3, r2
 800a19e:	6033      	str	r3, [r6, #0]
 800a1a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a1a4:	4607      	mov	r7, r0
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	b10a      	cbz	r2, 800a1ae <_printf_common+0x26>
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	6033      	str	r3, [r6, #0]
 800a1ae:	6823      	ldr	r3, [r4, #0]
 800a1b0:	0699      	lsls	r1, r3, #26
 800a1b2:	bf42      	ittt	mi
 800a1b4:	6833      	ldrmi	r3, [r6, #0]
 800a1b6:	3302      	addmi	r3, #2
 800a1b8:	6033      	strmi	r3, [r6, #0]
 800a1ba:	6825      	ldr	r5, [r4, #0]
 800a1bc:	f015 0506 	ands.w	r5, r5, #6
 800a1c0:	d106      	bne.n	800a1d0 <_printf_common+0x48>
 800a1c2:	f104 0a19 	add.w	sl, r4, #25
 800a1c6:	68e3      	ldr	r3, [r4, #12]
 800a1c8:	6832      	ldr	r2, [r6, #0]
 800a1ca:	1a9b      	subs	r3, r3, r2
 800a1cc:	42ab      	cmp	r3, r5
 800a1ce:	dc26      	bgt.n	800a21e <_printf_common+0x96>
 800a1d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a1d4:	6822      	ldr	r2, [r4, #0]
 800a1d6:	3b00      	subs	r3, #0
 800a1d8:	bf18      	it	ne
 800a1da:	2301      	movne	r3, #1
 800a1dc:	0692      	lsls	r2, r2, #26
 800a1de:	d42b      	bmi.n	800a238 <_printf_common+0xb0>
 800a1e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	4638      	mov	r0, r7
 800a1e8:	47c8      	blx	r9
 800a1ea:	3001      	adds	r0, #1
 800a1ec:	d01e      	beq.n	800a22c <_printf_common+0xa4>
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	6922      	ldr	r2, [r4, #16]
 800a1f2:	f003 0306 	and.w	r3, r3, #6
 800a1f6:	2b04      	cmp	r3, #4
 800a1f8:	bf02      	ittt	eq
 800a1fa:	68e5      	ldreq	r5, [r4, #12]
 800a1fc:	6833      	ldreq	r3, [r6, #0]
 800a1fe:	1aed      	subeq	r5, r5, r3
 800a200:	68a3      	ldr	r3, [r4, #8]
 800a202:	bf0c      	ite	eq
 800a204:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a208:	2500      	movne	r5, #0
 800a20a:	4293      	cmp	r3, r2
 800a20c:	bfc4      	itt	gt
 800a20e:	1a9b      	subgt	r3, r3, r2
 800a210:	18ed      	addgt	r5, r5, r3
 800a212:	2600      	movs	r6, #0
 800a214:	341a      	adds	r4, #26
 800a216:	42b5      	cmp	r5, r6
 800a218:	d11a      	bne.n	800a250 <_printf_common+0xc8>
 800a21a:	2000      	movs	r0, #0
 800a21c:	e008      	b.n	800a230 <_printf_common+0xa8>
 800a21e:	2301      	movs	r3, #1
 800a220:	4652      	mov	r2, sl
 800a222:	4641      	mov	r1, r8
 800a224:	4638      	mov	r0, r7
 800a226:	47c8      	blx	r9
 800a228:	3001      	adds	r0, #1
 800a22a:	d103      	bne.n	800a234 <_printf_common+0xac>
 800a22c:	f04f 30ff 	mov.w	r0, #4294967295
 800a230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a234:	3501      	adds	r5, #1
 800a236:	e7c6      	b.n	800a1c6 <_printf_common+0x3e>
 800a238:	18e1      	adds	r1, r4, r3
 800a23a:	1c5a      	adds	r2, r3, #1
 800a23c:	2030      	movs	r0, #48	@ 0x30
 800a23e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a242:	4422      	add	r2, r4
 800a244:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a248:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a24c:	3302      	adds	r3, #2
 800a24e:	e7c7      	b.n	800a1e0 <_printf_common+0x58>
 800a250:	2301      	movs	r3, #1
 800a252:	4622      	mov	r2, r4
 800a254:	4641      	mov	r1, r8
 800a256:	4638      	mov	r0, r7
 800a258:	47c8      	blx	r9
 800a25a:	3001      	adds	r0, #1
 800a25c:	d0e6      	beq.n	800a22c <_printf_common+0xa4>
 800a25e:	3601      	adds	r6, #1
 800a260:	e7d9      	b.n	800a216 <_printf_common+0x8e>
	...

0800a264 <_printf_i>:
 800a264:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a268:	7e0f      	ldrb	r7, [r1, #24]
 800a26a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a26c:	2f78      	cmp	r7, #120	@ 0x78
 800a26e:	4691      	mov	r9, r2
 800a270:	4680      	mov	r8, r0
 800a272:	460c      	mov	r4, r1
 800a274:	469a      	mov	sl, r3
 800a276:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a27a:	d807      	bhi.n	800a28c <_printf_i+0x28>
 800a27c:	2f62      	cmp	r7, #98	@ 0x62
 800a27e:	d80a      	bhi.n	800a296 <_printf_i+0x32>
 800a280:	2f00      	cmp	r7, #0
 800a282:	f000 80d1 	beq.w	800a428 <_printf_i+0x1c4>
 800a286:	2f58      	cmp	r7, #88	@ 0x58
 800a288:	f000 80b8 	beq.w	800a3fc <_printf_i+0x198>
 800a28c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a290:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a294:	e03a      	b.n	800a30c <_printf_i+0xa8>
 800a296:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a29a:	2b15      	cmp	r3, #21
 800a29c:	d8f6      	bhi.n	800a28c <_printf_i+0x28>
 800a29e:	a101      	add	r1, pc, #4	@ (adr r1, 800a2a4 <_printf_i+0x40>)
 800a2a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2a4:	0800a2fd 	.word	0x0800a2fd
 800a2a8:	0800a311 	.word	0x0800a311
 800a2ac:	0800a28d 	.word	0x0800a28d
 800a2b0:	0800a28d 	.word	0x0800a28d
 800a2b4:	0800a28d 	.word	0x0800a28d
 800a2b8:	0800a28d 	.word	0x0800a28d
 800a2bc:	0800a311 	.word	0x0800a311
 800a2c0:	0800a28d 	.word	0x0800a28d
 800a2c4:	0800a28d 	.word	0x0800a28d
 800a2c8:	0800a28d 	.word	0x0800a28d
 800a2cc:	0800a28d 	.word	0x0800a28d
 800a2d0:	0800a40f 	.word	0x0800a40f
 800a2d4:	0800a33b 	.word	0x0800a33b
 800a2d8:	0800a3c9 	.word	0x0800a3c9
 800a2dc:	0800a28d 	.word	0x0800a28d
 800a2e0:	0800a28d 	.word	0x0800a28d
 800a2e4:	0800a431 	.word	0x0800a431
 800a2e8:	0800a28d 	.word	0x0800a28d
 800a2ec:	0800a33b 	.word	0x0800a33b
 800a2f0:	0800a28d 	.word	0x0800a28d
 800a2f4:	0800a28d 	.word	0x0800a28d
 800a2f8:	0800a3d1 	.word	0x0800a3d1
 800a2fc:	6833      	ldr	r3, [r6, #0]
 800a2fe:	1d1a      	adds	r2, r3, #4
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	6032      	str	r2, [r6, #0]
 800a304:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a308:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a30c:	2301      	movs	r3, #1
 800a30e:	e09c      	b.n	800a44a <_printf_i+0x1e6>
 800a310:	6833      	ldr	r3, [r6, #0]
 800a312:	6820      	ldr	r0, [r4, #0]
 800a314:	1d19      	adds	r1, r3, #4
 800a316:	6031      	str	r1, [r6, #0]
 800a318:	0606      	lsls	r6, r0, #24
 800a31a:	d501      	bpl.n	800a320 <_printf_i+0xbc>
 800a31c:	681d      	ldr	r5, [r3, #0]
 800a31e:	e003      	b.n	800a328 <_printf_i+0xc4>
 800a320:	0645      	lsls	r5, r0, #25
 800a322:	d5fb      	bpl.n	800a31c <_printf_i+0xb8>
 800a324:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a328:	2d00      	cmp	r5, #0
 800a32a:	da03      	bge.n	800a334 <_printf_i+0xd0>
 800a32c:	232d      	movs	r3, #45	@ 0x2d
 800a32e:	426d      	negs	r5, r5
 800a330:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a334:	4858      	ldr	r0, [pc, #352]	@ (800a498 <_printf_i+0x234>)
 800a336:	230a      	movs	r3, #10
 800a338:	e011      	b.n	800a35e <_printf_i+0xfa>
 800a33a:	6821      	ldr	r1, [r4, #0]
 800a33c:	6833      	ldr	r3, [r6, #0]
 800a33e:	0608      	lsls	r0, r1, #24
 800a340:	f853 5b04 	ldr.w	r5, [r3], #4
 800a344:	d402      	bmi.n	800a34c <_printf_i+0xe8>
 800a346:	0649      	lsls	r1, r1, #25
 800a348:	bf48      	it	mi
 800a34a:	b2ad      	uxthmi	r5, r5
 800a34c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a34e:	4852      	ldr	r0, [pc, #328]	@ (800a498 <_printf_i+0x234>)
 800a350:	6033      	str	r3, [r6, #0]
 800a352:	bf14      	ite	ne
 800a354:	230a      	movne	r3, #10
 800a356:	2308      	moveq	r3, #8
 800a358:	2100      	movs	r1, #0
 800a35a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a35e:	6866      	ldr	r6, [r4, #4]
 800a360:	60a6      	str	r6, [r4, #8]
 800a362:	2e00      	cmp	r6, #0
 800a364:	db05      	blt.n	800a372 <_printf_i+0x10e>
 800a366:	6821      	ldr	r1, [r4, #0]
 800a368:	432e      	orrs	r6, r5
 800a36a:	f021 0104 	bic.w	r1, r1, #4
 800a36e:	6021      	str	r1, [r4, #0]
 800a370:	d04b      	beq.n	800a40a <_printf_i+0x1a6>
 800a372:	4616      	mov	r6, r2
 800a374:	fbb5 f1f3 	udiv	r1, r5, r3
 800a378:	fb03 5711 	mls	r7, r3, r1, r5
 800a37c:	5dc7      	ldrb	r7, [r0, r7]
 800a37e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a382:	462f      	mov	r7, r5
 800a384:	42bb      	cmp	r3, r7
 800a386:	460d      	mov	r5, r1
 800a388:	d9f4      	bls.n	800a374 <_printf_i+0x110>
 800a38a:	2b08      	cmp	r3, #8
 800a38c:	d10b      	bne.n	800a3a6 <_printf_i+0x142>
 800a38e:	6823      	ldr	r3, [r4, #0]
 800a390:	07df      	lsls	r7, r3, #31
 800a392:	d508      	bpl.n	800a3a6 <_printf_i+0x142>
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	6861      	ldr	r1, [r4, #4]
 800a398:	4299      	cmp	r1, r3
 800a39a:	bfde      	ittt	le
 800a39c:	2330      	movle	r3, #48	@ 0x30
 800a39e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a3a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a3a6:	1b92      	subs	r2, r2, r6
 800a3a8:	6122      	str	r2, [r4, #16]
 800a3aa:	f8cd a000 	str.w	sl, [sp]
 800a3ae:	464b      	mov	r3, r9
 800a3b0:	aa03      	add	r2, sp, #12
 800a3b2:	4621      	mov	r1, r4
 800a3b4:	4640      	mov	r0, r8
 800a3b6:	f7ff fee7 	bl	800a188 <_printf_common>
 800a3ba:	3001      	adds	r0, #1
 800a3bc:	d14a      	bne.n	800a454 <_printf_i+0x1f0>
 800a3be:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c2:	b004      	add	sp, #16
 800a3c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3c8:	6823      	ldr	r3, [r4, #0]
 800a3ca:	f043 0320 	orr.w	r3, r3, #32
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	4832      	ldr	r0, [pc, #200]	@ (800a49c <_printf_i+0x238>)
 800a3d2:	2778      	movs	r7, #120	@ 0x78
 800a3d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a3d8:	6823      	ldr	r3, [r4, #0]
 800a3da:	6831      	ldr	r1, [r6, #0]
 800a3dc:	061f      	lsls	r7, r3, #24
 800a3de:	f851 5b04 	ldr.w	r5, [r1], #4
 800a3e2:	d402      	bmi.n	800a3ea <_printf_i+0x186>
 800a3e4:	065f      	lsls	r7, r3, #25
 800a3e6:	bf48      	it	mi
 800a3e8:	b2ad      	uxthmi	r5, r5
 800a3ea:	6031      	str	r1, [r6, #0]
 800a3ec:	07d9      	lsls	r1, r3, #31
 800a3ee:	bf44      	itt	mi
 800a3f0:	f043 0320 	orrmi.w	r3, r3, #32
 800a3f4:	6023      	strmi	r3, [r4, #0]
 800a3f6:	b11d      	cbz	r5, 800a400 <_printf_i+0x19c>
 800a3f8:	2310      	movs	r3, #16
 800a3fa:	e7ad      	b.n	800a358 <_printf_i+0xf4>
 800a3fc:	4826      	ldr	r0, [pc, #152]	@ (800a498 <_printf_i+0x234>)
 800a3fe:	e7e9      	b.n	800a3d4 <_printf_i+0x170>
 800a400:	6823      	ldr	r3, [r4, #0]
 800a402:	f023 0320 	bic.w	r3, r3, #32
 800a406:	6023      	str	r3, [r4, #0]
 800a408:	e7f6      	b.n	800a3f8 <_printf_i+0x194>
 800a40a:	4616      	mov	r6, r2
 800a40c:	e7bd      	b.n	800a38a <_printf_i+0x126>
 800a40e:	6833      	ldr	r3, [r6, #0]
 800a410:	6825      	ldr	r5, [r4, #0]
 800a412:	6961      	ldr	r1, [r4, #20]
 800a414:	1d18      	adds	r0, r3, #4
 800a416:	6030      	str	r0, [r6, #0]
 800a418:	062e      	lsls	r6, r5, #24
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	d501      	bpl.n	800a422 <_printf_i+0x1be>
 800a41e:	6019      	str	r1, [r3, #0]
 800a420:	e002      	b.n	800a428 <_printf_i+0x1c4>
 800a422:	0668      	lsls	r0, r5, #25
 800a424:	d5fb      	bpl.n	800a41e <_printf_i+0x1ba>
 800a426:	8019      	strh	r1, [r3, #0]
 800a428:	2300      	movs	r3, #0
 800a42a:	6123      	str	r3, [r4, #16]
 800a42c:	4616      	mov	r6, r2
 800a42e:	e7bc      	b.n	800a3aa <_printf_i+0x146>
 800a430:	6833      	ldr	r3, [r6, #0]
 800a432:	1d1a      	adds	r2, r3, #4
 800a434:	6032      	str	r2, [r6, #0]
 800a436:	681e      	ldr	r6, [r3, #0]
 800a438:	6862      	ldr	r2, [r4, #4]
 800a43a:	2100      	movs	r1, #0
 800a43c:	4630      	mov	r0, r6
 800a43e:	f7f5 feef 	bl	8000220 <memchr>
 800a442:	b108      	cbz	r0, 800a448 <_printf_i+0x1e4>
 800a444:	1b80      	subs	r0, r0, r6
 800a446:	6060      	str	r0, [r4, #4]
 800a448:	6863      	ldr	r3, [r4, #4]
 800a44a:	6123      	str	r3, [r4, #16]
 800a44c:	2300      	movs	r3, #0
 800a44e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a452:	e7aa      	b.n	800a3aa <_printf_i+0x146>
 800a454:	6923      	ldr	r3, [r4, #16]
 800a456:	4632      	mov	r2, r6
 800a458:	4649      	mov	r1, r9
 800a45a:	4640      	mov	r0, r8
 800a45c:	47d0      	blx	sl
 800a45e:	3001      	adds	r0, #1
 800a460:	d0ad      	beq.n	800a3be <_printf_i+0x15a>
 800a462:	6823      	ldr	r3, [r4, #0]
 800a464:	079b      	lsls	r3, r3, #30
 800a466:	d413      	bmi.n	800a490 <_printf_i+0x22c>
 800a468:	68e0      	ldr	r0, [r4, #12]
 800a46a:	9b03      	ldr	r3, [sp, #12]
 800a46c:	4298      	cmp	r0, r3
 800a46e:	bfb8      	it	lt
 800a470:	4618      	movlt	r0, r3
 800a472:	e7a6      	b.n	800a3c2 <_printf_i+0x15e>
 800a474:	2301      	movs	r3, #1
 800a476:	4632      	mov	r2, r6
 800a478:	4649      	mov	r1, r9
 800a47a:	4640      	mov	r0, r8
 800a47c:	47d0      	blx	sl
 800a47e:	3001      	adds	r0, #1
 800a480:	d09d      	beq.n	800a3be <_printf_i+0x15a>
 800a482:	3501      	adds	r5, #1
 800a484:	68e3      	ldr	r3, [r4, #12]
 800a486:	9903      	ldr	r1, [sp, #12]
 800a488:	1a5b      	subs	r3, r3, r1
 800a48a:	42ab      	cmp	r3, r5
 800a48c:	dcf2      	bgt.n	800a474 <_printf_i+0x210>
 800a48e:	e7eb      	b.n	800a468 <_printf_i+0x204>
 800a490:	2500      	movs	r5, #0
 800a492:	f104 0619 	add.w	r6, r4, #25
 800a496:	e7f5      	b.n	800a484 <_printf_i+0x220>
 800a498:	0800e822 	.word	0x0800e822
 800a49c:	0800e833 	.word	0x0800e833

0800a4a0 <_scanf_float>:
 800a4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a4:	b087      	sub	sp, #28
 800a4a6:	4691      	mov	r9, r2
 800a4a8:	9303      	str	r3, [sp, #12]
 800a4aa:	688b      	ldr	r3, [r1, #8]
 800a4ac:	1e5a      	subs	r2, r3, #1
 800a4ae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a4b2:	bf81      	itttt	hi
 800a4b4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a4b8:	eb03 0b05 	addhi.w	fp, r3, r5
 800a4bc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a4c0:	608b      	strhi	r3, [r1, #8]
 800a4c2:	680b      	ldr	r3, [r1, #0]
 800a4c4:	460a      	mov	r2, r1
 800a4c6:	f04f 0500 	mov.w	r5, #0
 800a4ca:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a4ce:	f842 3b1c 	str.w	r3, [r2], #28
 800a4d2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a4d6:	4680      	mov	r8, r0
 800a4d8:	460c      	mov	r4, r1
 800a4da:	bf98      	it	ls
 800a4dc:	f04f 0b00 	movls.w	fp, #0
 800a4e0:	9201      	str	r2, [sp, #4]
 800a4e2:	4616      	mov	r6, r2
 800a4e4:	46aa      	mov	sl, r5
 800a4e6:	462f      	mov	r7, r5
 800a4e8:	9502      	str	r5, [sp, #8]
 800a4ea:	68a2      	ldr	r2, [r4, #8]
 800a4ec:	b15a      	cbz	r2, 800a506 <_scanf_float+0x66>
 800a4ee:	f8d9 3000 	ldr.w	r3, [r9]
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	2b4e      	cmp	r3, #78	@ 0x4e
 800a4f6:	d863      	bhi.n	800a5c0 <_scanf_float+0x120>
 800a4f8:	2b40      	cmp	r3, #64	@ 0x40
 800a4fa:	d83b      	bhi.n	800a574 <_scanf_float+0xd4>
 800a4fc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a500:	b2c8      	uxtb	r0, r1
 800a502:	280e      	cmp	r0, #14
 800a504:	d939      	bls.n	800a57a <_scanf_float+0xda>
 800a506:	b11f      	cbz	r7, 800a510 <_scanf_float+0x70>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a514:	f1ba 0f01 	cmp.w	sl, #1
 800a518:	f200 8114 	bhi.w	800a744 <_scanf_float+0x2a4>
 800a51c:	9b01      	ldr	r3, [sp, #4]
 800a51e:	429e      	cmp	r6, r3
 800a520:	f200 8105 	bhi.w	800a72e <_scanf_float+0x28e>
 800a524:	2001      	movs	r0, #1
 800a526:	b007      	add	sp, #28
 800a528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a530:	2a0d      	cmp	r2, #13
 800a532:	d8e8      	bhi.n	800a506 <_scanf_float+0x66>
 800a534:	a101      	add	r1, pc, #4	@ (adr r1, 800a53c <_scanf_float+0x9c>)
 800a536:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a53a:	bf00      	nop
 800a53c:	0800a685 	.word	0x0800a685
 800a540:	0800a507 	.word	0x0800a507
 800a544:	0800a507 	.word	0x0800a507
 800a548:	0800a507 	.word	0x0800a507
 800a54c:	0800a6e1 	.word	0x0800a6e1
 800a550:	0800a6bb 	.word	0x0800a6bb
 800a554:	0800a507 	.word	0x0800a507
 800a558:	0800a507 	.word	0x0800a507
 800a55c:	0800a693 	.word	0x0800a693
 800a560:	0800a507 	.word	0x0800a507
 800a564:	0800a507 	.word	0x0800a507
 800a568:	0800a507 	.word	0x0800a507
 800a56c:	0800a507 	.word	0x0800a507
 800a570:	0800a64f 	.word	0x0800a64f
 800a574:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a578:	e7da      	b.n	800a530 <_scanf_float+0x90>
 800a57a:	290e      	cmp	r1, #14
 800a57c:	d8c3      	bhi.n	800a506 <_scanf_float+0x66>
 800a57e:	a001      	add	r0, pc, #4	@ (adr r0, 800a584 <_scanf_float+0xe4>)
 800a580:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a584:	0800a63f 	.word	0x0800a63f
 800a588:	0800a507 	.word	0x0800a507
 800a58c:	0800a63f 	.word	0x0800a63f
 800a590:	0800a6cf 	.word	0x0800a6cf
 800a594:	0800a507 	.word	0x0800a507
 800a598:	0800a5e1 	.word	0x0800a5e1
 800a59c:	0800a625 	.word	0x0800a625
 800a5a0:	0800a625 	.word	0x0800a625
 800a5a4:	0800a625 	.word	0x0800a625
 800a5a8:	0800a625 	.word	0x0800a625
 800a5ac:	0800a625 	.word	0x0800a625
 800a5b0:	0800a625 	.word	0x0800a625
 800a5b4:	0800a625 	.word	0x0800a625
 800a5b8:	0800a625 	.word	0x0800a625
 800a5bc:	0800a625 	.word	0x0800a625
 800a5c0:	2b6e      	cmp	r3, #110	@ 0x6e
 800a5c2:	d809      	bhi.n	800a5d8 <_scanf_float+0x138>
 800a5c4:	2b60      	cmp	r3, #96	@ 0x60
 800a5c6:	d8b1      	bhi.n	800a52c <_scanf_float+0x8c>
 800a5c8:	2b54      	cmp	r3, #84	@ 0x54
 800a5ca:	d07b      	beq.n	800a6c4 <_scanf_float+0x224>
 800a5cc:	2b59      	cmp	r3, #89	@ 0x59
 800a5ce:	d19a      	bne.n	800a506 <_scanf_float+0x66>
 800a5d0:	2d07      	cmp	r5, #7
 800a5d2:	d198      	bne.n	800a506 <_scanf_float+0x66>
 800a5d4:	2508      	movs	r5, #8
 800a5d6:	e02f      	b.n	800a638 <_scanf_float+0x198>
 800a5d8:	2b74      	cmp	r3, #116	@ 0x74
 800a5da:	d073      	beq.n	800a6c4 <_scanf_float+0x224>
 800a5dc:	2b79      	cmp	r3, #121	@ 0x79
 800a5de:	e7f6      	b.n	800a5ce <_scanf_float+0x12e>
 800a5e0:	6821      	ldr	r1, [r4, #0]
 800a5e2:	05c8      	lsls	r0, r1, #23
 800a5e4:	d51e      	bpl.n	800a624 <_scanf_float+0x184>
 800a5e6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a5ea:	6021      	str	r1, [r4, #0]
 800a5ec:	3701      	adds	r7, #1
 800a5ee:	f1bb 0f00 	cmp.w	fp, #0
 800a5f2:	d003      	beq.n	800a5fc <_scanf_float+0x15c>
 800a5f4:	3201      	adds	r2, #1
 800a5f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5fa:	60a2      	str	r2, [r4, #8]
 800a5fc:	68a3      	ldr	r3, [r4, #8]
 800a5fe:	3b01      	subs	r3, #1
 800a600:	60a3      	str	r3, [r4, #8]
 800a602:	6923      	ldr	r3, [r4, #16]
 800a604:	3301      	adds	r3, #1
 800a606:	6123      	str	r3, [r4, #16]
 800a608:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a60c:	3b01      	subs	r3, #1
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f8c9 3004 	str.w	r3, [r9, #4]
 800a614:	f340 8082 	ble.w	800a71c <_scanf_float+0x27c>
 800a618:	f8d9 3000 	ldr.w	r3, [r9]
 800a61c:	3301      	adds	r3, #1
 800a61e:	f8c9 3000 	str.w	r3, [r9]
 800a622:	e762      	b.n	800a4ea <_scanf_float+0x4a>
 800a624:	eb1a 0105 	adds.w	r1, sl, r5
 800a628:	f47f af6d 	bne.w	800a506 <_scanf_float+0x66>
 800a62c:	6822      	ldr	r2, [r4, #0]
 800a62e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a632:	6022      	str	r2, [r4, #0]
 800a634:	460d      	mov	r5, r1
 800a636:	468a      	mov	sl, r1
 800a638:	f806 3b01 	strb.w	r3, [r6], #1
 800a63c:	e7de      	b.n	800a5fc <_scanf_float+0x15c>
 800a63e:	6822      	ldr	r2, [r4, #0]
 800a640:	0610      	lsls	r0, r2, #24
 800a642:	f57f af60 	bpl.w	800a506 <_scanf_float+0x66>
 800a646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a64a:	6022      	str	r2, [r4, #0]
 800a64c:	e7f4      	b.n	800a638 <_scanf_float+0x198>
 800a64e:	f1ba 0f00 	cmp.w	sl, #0
 800a652:	d10c      	bne.n	800a66e <_scanf_float+0x1ce>
 800a654:	b977      	cbnz	r7, 800a674 <_scanf_float+0x1d4>
 800a656:	6822      	ldr	r2, [r4, #0]
 800a658:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a65c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a660:	d108      	bne.n	800a674 <_scanf_float+0x1d4>
 800a662:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a666:	6022      	str	r2, [r4, #0]
 800a668:	f04f 0a01 	mov.w	sl, #1
 800a66c:	e7e4      	b.n	800a638 <_scanf_float+0x198>
 800a66e:	f1ba 0f02 	cmp.w	sl, #2
 800a672:	d050      	beq.n	800a716 <_scanf_float+0x276>
 800a674:	2d01      	cmp	r5, #1
 800a676:	d002      	beq.n	800a67e <_scanf_float+0x1de>
 800a678:	2d04      	cmp	r5, #4
 800a67a:	f47f af44 	bne.w	800a506 <_scanf_float+0x66>
 800a67e:	3501      	adds	r5, #1
 800a680:	b2ed      	uxtb	r5, r5
 800a682:	e7d9      	b.n	800a638 <_scanf_float+0x198>
 800a684:	f1ba 0f01 	cmp.w	sl, #1
 800a688:	f47f af3d 	bne.w	800a506 <_scanf_float+0x66>
 800a68c:	f04f 0a02 	mov.w	sl, #2
 800a690:	e7d2      	b.n	800a638 <_scanf_float+0x198>
 800a692:	b975      	cbnz	r5, 800a6b2 <_scanf_float+0x212>
 800a694:	2f00      	cmp	r7, #0
 800a696:	f47f af37 	bne.w	800a508 <_scanf_float+0x68>
 800a69a:	6822      	ldr	r2, [r4, #0]
 800a69c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a6a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a6a4:	f040 8103 	bne.w	800a8ae <_scanf_float+0x40e>
 800a6a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a6ac:	6022      	str	r2, [r4, #0]
 800a6ae:	2501      	movs	r5, #1
 800a6b0:	e7c2      	b.n	800a638 <_scanf_float+0x198>
 800a6b2:	2d03      	cmp	r5, #3
 800a6b4:	d0e3      	beq.n	800a67e <_scanf_float+0x1de>
 800a6b6:	2d05      	cmp	r5, #5
 800a6b8:	e7df      	b.n	800a67a <_scanf_float+0x1da>
 800a6ba:	2d02      	cmp	r5, #2
 800a6bc:	f47f af23 	bne.w	800a506 <_scanf_float+0x66>
 800a6c0:	2503      	movs	r5, #3
 800a6c2:	e7b9      	b.n	800a638 <_scanf_float+0x198>
 800a6c4:	2d06      	cmp	r5, #6
 800a6c6:	f47f af1e 	bne.w	800a506 <_scanf_float+0x66>
 800a6ca:	2507      	movs	r5, #7
 800a6cc:	e7b4      	b.n	800a638 <_scanf_float+0x198>
 800a6ce:	6822      	ldr	r2, [r4, #0]
 800a6d0:	0591      	lsls	r1, r2, #22
 800a6d2:	f57f af18 	bpl.w	800a506 <_scanf_float+0x66>
 800a6d6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a6da:	6022      	str	r2, [r4, #0]
 800a6dc:	9702      	str	r7, [sp, #8]
 800a6de:	e7ab      	b.n	800a638 <_scanf_float+0x198>
 800a6e0:	6822      	ldr	r2, [r4, #0]
 800a6e2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a6e6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a6ea:	d005      	beq.n	800a6f8 <_scanf_float+0x258>
 800a6ec:	0550      	lsls	r0, r2, #21
 800a6ee:	f57f af0a 	bpl.w	800a506 <_scanf_float+0x66>
 800a6f2:	2f00      	cmp	r7, #0
 800a6f4:	f000 80db 	beq.w	800a8ae <_scanf_float+0x40e>
 800a6f8:	0591      	lsls	r1, r2, #22
 800a6fa:	bf58      	it	pl
 800a6fc:	9902      	ldrpl	r1, [sp, #8]
 800a6fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a702:	bf58      	it	pl
 800a704:	1a79      	subpl	r1, r7, r1
 800a706:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a70a:	bf58      	it	pl
 800a70c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a710:	6022      	str	r2, [r4, #0]
 800a712:	2700      	movs	r7, #0
 800a714:	e790      	b.n	800a638 <_scanf_float+0x198>
 800a716:	f04f 0a03 	mov.w	sl, #3
 800a71a:	e78d      	b.n	800a638 <_scanf_float+0x198>
 800a71c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a720:	4649      	mov	r1, r9
 800a722:	4640      	mov	r0, r8
 800a724:	4798      	blx	r3
 800a726:	2800      	cmp	r0, #0
 800a728:	f43f aedf 	beq.w	800a4ea <_scanf_float+0x4a>
 800a72c:	e6eb      	b.n	800a506 <_scanf_float+0x66>
 800a72e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a732:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a736:	464a      	mov	r2, r9
 800a738:	4640      	mov	r0, r8
 800a73a:	4798      	blx	r3
 800a73c:	6923      	ldr	r3, [r4, #16]
 800a73e:	3b01      	subs	r3, #1
 800a740:	6123      	str	r3, [r4, #16]
 800a742:	e6eb      	b.n	800a51c <_scanf_float+0x7c>
 800a744:	1e6b      	subs	r3, r5, #1
 800a746:	2b06      	cmp	r3, #6
 800a748:	d824      	bhi.n	800a794 <_scanf_float+0x2f4>
 800a74a:	2d02      	cmp	r5, #2
 800a74c:	d836      	bhi.n	800a7bc <_scanf_float+0x31c>
 800a74e:	9b01      	ldr	r3, [sp, #4]
 800a750:	429e      	cmp	r6, r3
 800a752:	f67f aee7 	bls.w	800a524 <_scanf_float+0x84>
 800a756:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a75a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a75e:	464a      	mov	r2, r9
 800a760:	4640      	mov	r0, r8
 800a762:	4798      	blx	r3
 800a764:	6923      	ldr	r3, [r4, #16]
 800a766:	3b01      	subs	r3, #1
 800a768:	6123      	str	r3, [r4, #16]
 800a76a:	e7f0      	b.n	800a74e <_scanf_float+0x2ae>
 800a76c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a770:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a774:	464a      	mov	r2, r9
 800a776:	4640      	mov	r0, r8
 800a778:	4798      	blx	r3
 800a77a:	6923      	ldr	r3, [r4, #16]
 800a77c:	3b01      	subs	r3, #1
 800a77e:	6123      	str	r3, [r4, #16]
 800a780:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a784:	fa5f fa8a 	uxtb.w	sl, sl
 800a788:	f1ba 0f02 	cmp.w	sl, #2
 800a78c:	d1ee      	bne.n	800a76c <_scanf_float+0x2cc>
 800a78e:	3d03      	subs	r5, #3
 800a790:	b2ed      	uxtb	r5, r5
 800a792:	1b76      	subs	r6, r6, r5
 800a794:	6823      	ldr	r3, [r4, #0]
 800a796:	05da      	lsls	r2, r3, #23
 800a798:	d530      	bpl.n	800a7fc <_scanf_float+0x35c>
 800a79a:	055b      	lsls	r3, r3, #21
 800a79c:	d511      	bpl.n	800a7c2 <_scanf_float+0x322>
 800a79e:	9b01      	ldr	r3, [sp, #4]
 800a7a0:	429e      	cmp	r6, r3
 800a7a2:	f67f aebf 	bls.w	800a524 <_scanf_float+0x84>
 800a7a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a7ae:	464a      	mov	r2, r9
 800a7b0:	4640      	mov	r0, r8
 800a7b2:	4798      	blx	r3
 800a7b4:	6923      	ldr	r3, [r4, #16]
 800a7b6:	3b01      	subs	r3, #1
 800a7b8:	6123      	str	r3, [r4, #16]
 800a7ba:	e7f0      	b.n	800a79e <_scanf_float+0x2fe>
 800a7bc:	46aa      	mov	sl, r5
 800a7be:	46b3      	mov	fp, r6
 800a7c0:	e7de      	b.n	800a780 <_scanf_float+0x2e0>
 800a7c2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a7c6:	6923      	ldr	r3, [r4, #16]
 800a7c8:	2965      	cmp	r1, #101	@ 0x65
 800a7ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7ce:	f106 35ff 	add.w	r5, r6, #4294967295
 800a7d2:	6123      	str	r3, [r4, #16]
 800a7d4:	d00c      	beq.n	800a7f0 <_scanf_float+0x350>
 800a7d6:	2945      	cmp	r1, #69	@ 0x45
 800a7d8:	d00a      	beq.n	800a7f0 <_scanf_float+0x350>
 800a7da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7de:	464a      	mov	r2, r9
 800a7e0:	4640      	mov	r0, r8
 800a7e2:	4798      	blx	r3
 800a7e4:	6923      	ldr	r3, [r4, #16]
 800a7e6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	1eb5      	subs	r5, r6, #2
 800a7ee:	6123      	str	r3, [r4, #16]
 800a7f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7f4:	464a      	mov	r2, r9
 800a7f6:	4640      	mov	r0, r8
 800a7f8:	4798      	blx	r3
 800a7fa:	462e      	mov	r6, r5
 800a7fc:	6822      	ldr	r2, [r4, #0]
 800a7fe:	f012 0210 	ands.w	r2, r2, #16
 800a802:	d001      	beq.n	800a808 <_scanf_float+0x368>
 800a804:	2000      	movs	r0, #0
 800a806:	e68e      	b.n	800a526 <_scanf_float+0x86>
 800a808:	7032      	strb	r2, [r6, #0]
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a814:	d125      	bne.n	800a862 <_scanf_float+0x3c2>
 800a816:	9b02      	ldr	r3, [sp, #8]
 800a818:	429f      	cmp	r7, r3
 800a81a:	d00a      	beq.n	800a832 <_scanf_float+0x392>
 800a81c:	1bda      	subs	r2, r3, r7
 800a81e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a822:	429e      	cmp	r6, r3
 800a824:	bf28      	it	cs
 800a826:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a82a:	4922      	ldr	r1, [pc, #136]	@ (800a8b4 <_scanf_float+0x414>)
 800a82c:	4630      	mov	r0, r6
 800a82e:	f000 f977 	bl	800ab20 <siprintf>
 800a832:	9901      	ldr	r1, [sp, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	4640      	mov	r0, r8
 800a838:	f002 fd62 	bl	800d300 <_strtod_r>
 800a83c:	9b03      	ldr	r3, [sp, #12]
 800a83e:	6821      	ldr	r1, [r4, #0]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f011 0f02 	tst.w	r1, #2
 800a846:	ec57 6b10 	vmov	r6, r7, d0
 800a84a:	f103 0204 	add.w	r2, r3, #4
 800a84e:	d015      	beq.n	800a87c <_scanf_float+0x3dc>
 800a850:	9903      	ldr	r1, [sp, #12]
 800a852:	600a      	str	r2, [r1, #0]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	e9c3 6700 	strd	r6, r7, [r3]
 800a85a:	68e3      	ldr	r3, [r4, #12]
 800a85c:	3301      	adds	r3, #1
 800a85e:	60e3      	str	r3, [r4, #12]
 800a860:	e7d0      	b.n	800a804 <_scanf_float+0x364>
 800a862:	9b04      	ldr	r3, [sp, #16]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d0e4      	beq.n	800a832 <_scanf_float+0x392>
 800a868:	9905      	ldr	r1, [sp, #20]
 800a86a:	230a      	movs	r3, #10
 800a86c:	3101      	adds	r1, #1
 800a86e:	4640      	mov	r0, r8
 800a870:	f002 fdc6 	bl	800d400 <_strtol_r>
 800a874:	9b04      	ldr	r3, [sp, #16]
 800a876:	9e05      	ldr	r6, [sp, #20]
 800a878:	1ac2      	subs	r2, r0, r3
 800a87a:	e7d0      	b.n	800a81e <_scanf_float+0x37e>
 800a87c:	f011 0f04 	tst.w	r1, #4
 800a880:	9903      	ldr	r1, [sp, #12]
 800a882:	600a      	str	r2, [r1, #0]
 800a884:	d1e6      	bne.n	800a854 <_scanf_float+0x3b4>
 800a886:	681d      	ldr	r5, [r3, #0]
 800a888:	4632      	mov	r2, r6
 800a88a:	463b      	mov	r3, r7
 800a88c:	4630      	mov	r0, r6
 800a88e:	4639      	mov	r1, r7
 800a890:	f7f6 f974 	bl	8000b7c <__aeabi_dcmpun>
 800a894:	b128      	cbz	r0, 800a8a2 <_scanf_float+0x402>
 800a896:	4808      	ldr	r0, [pc, #32]	@ (800a8b8 <_scanf_float+0x418>)
 800a898:	f000 fb28 	bl	800aeec <nanf>
 800a89c:	ed85 0a00 	vstr	s0, [r5]
 800a8a0:	e7db      	b.n	800a85a <_scanf_float+0x3ba>
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	4639      	mov	r1, r7
 800a8a6:	f7f6 f9c7 	bl	8000c38 <__aeabi_d2f>
 800a8aa:	6028      	str	r0, [r5, #0]
 800a8ac:	e7d5      	b.n	800a85a <_scanf_float+0x3ba>
 800a8ae:	2700      	movs	r7, #0
 800a8b0:	e62e      	b.n	800a510 <_scanf_float+0x70>
 800a8b2:	bf00      	nop
 800a8b4:	0800e844 	.word	0x0800e844
 800a8b8:	0800e985 	.word	0x0800e985

0800a8bc <std>:
 800a8bc:	2300      	movs	r3, #0
 800a8be:	b510      	push	{r4, lr}
 800a8c0:	4604      	mov	r4, r0
 800a8c2:	e9c0 3300 	strd	r3, r3, [r0]
 800a8c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ca:	6083      	str	r3, [r0, #8]
 800a8cc:	8181      	strh	r1, [r0, #12]
 800a8ce:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8d0:	81c2      	strh	r2, [r0, #14]
 800a8d2:	6183      	str	r3, [r0, #24]
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	2208      	movs	r2, #8
 800a8d8:	305c      	adds	r0, #92	@ 0x5c
 800a8da:	f000 fa1b 	bl	800ad14 <memset>
 800a8de:	4b0d      	ldr	r3, [pc, #52]	@ (800a914 <std+0x58>)
 800a8e0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a918 <std+0x5c>)
 800a8e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a91c <std+0x60>)
 800a8e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a920 <std+0x64>)
 800a8ec:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a924 <std+0x68>)
 800a8f0:	6224      	str	r4, [r4, #32]
 800a8f2:	429c      	cmp	r4, r3
 800a8f4:	d006      	beq.n	800a904 <std+0x48>
 800a8f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8fa:	4294      	cmp	r4, r2
 800a8fc:	d002      	beq.n	800a904 <std+0x48>
 800a8fe:	33d0      	adds	r3, #208	@ 0xd0
 800a900:	429c      	cmp	r4, r3
 800a902:	d105      	bne.n	800a910 <std+0x54>
 800a904:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a90c:	f000 badc 	b.w	800aec8 <__retarget_lock_init_recursive>
 800a910:	bd10      	pop	{r4, pc}
 800a912:	bf00      	nop
 800a914:	0800ab65 	.word	0x0800ab65
 800a918:	0800ab87 	.word	0x0800ab87
 800a91c:	0800abbf 	.word	0x0800abbf
 800a920:	0800abe3 	.word	0x0800abe3
 800a924:	20005e04 	.word	0x20005e04

0800a928 <stdio_exit_handler>:
 800a928:	4a02      	ldr	r2, [pc, #8]	@ (800a934 <stdio_exit_handler+0xc>)
 800a92a:	4903      	ldr	r1, [pc, #12]	@ (800a938 <stdio_exit_handler+0x10>)
 800a92c:	4803      	ldr	r0, [pc, #12]	@ (800a93c <stdio_exit_handler+0x14>)
 800a92e:	f000 b869 	b.w	800aa04 <_fwalk_sglue>
 800a932:	bf00      	nop
 800a934:	20000010 	.word	0x20000010
 800a938:	0800da41 	.word	0x0800da41
 800a93c:	20000020 	.word	0x20000020

0800a940 <cleanup_stdio>:
 800a940:	6841      	ldr	r1, [r0, #4]
 800a942:	4b0c      	ldr	r3, [pc, #48]	@ (800a974 <cleanup_stdio+0x34>)
 800a944:	4299      	cmp	r1, r3
 800a946:	b510      	push	{r4, lr}
 800a948:	4604      	mov	r4, r0
 800a94a:	d001      	beq.n	800a950 <cleanup_stdio+0x10>
 800a94c:	f003 f878 	bl	800da40 <_fflush_r>
 800a950:	68a1      	ldr	r1, [r4, #8]
 800a952:	4b09      	ldr	r3, [pc, #36]	@ (800a978 <cleanup_stdio+0x38>)
 800a954:	4299      	cmp	r1, r3
 800a956:	d002      	beq.n	800a95e <cleanup_stdio+0x1e>
 800a958:	4620      	mov	r0, r4
 800a95a:	f003 f871 	bl	800da40 <_fflush_r>
 800a95e:	68e1      	ldr	r1, [r4, #12]
 800a960:	4b06      	ldr	r3, [pc, #24]	@ (800a97c <cleanup_stdio+0x3c>)
 800a962:	4299      	cmp	r1, r3
 800a964:	d004      	beq.n	800a970 <cleanup_stdio+0x30>
 800a966:	4620      	mov	r0, r4
 800a968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a96c:	f003 b868 	b.w	800da40 <_fflush_r>
 800a970:	bd10      	pop	{r4, pc}
 800a972:	bf00      	nop
 800a974:	20005e04 	.word	0x20005e04
 800a978:	20005e6c 	.word	0x20005e6c
 800a97c:	20005ed4 	.word	0x20005ed4

0800a980 <global_stdio_init.part.0>:
 800a980:	b510      	push	{r4, lr}
 800a982:	4b0b      	ldr	r3, [pc, #44]	@ (800a9b0 <global_stdio_init.part.0+0x30>)
 800a984:	4c0b      	ldr	r4, [pc, #44]	@ (800a9b4 <global_stdio_init.part.0+0x34>)
 800a986:	4a0c      	ldr	r2, [pc, #48]	@ (800a9b8 <global_stdio_init.part.0+0x38>)
 800a988:	601a      	str	r2, [r3, #0]
 800a98a:	4620      	mov	r0, r4
 800a98c:	2200      	movs	r2, #0
 800a98e:	2104      	movs	r1, #4
 800a990:	f7ff ff94 	bl	800a8bc <std>
 800a994:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a998:	2201      	movs	r2, #1
 800a99a:	2109      	movs	r1, #9
 800a99c:	f7ff ff8e 	bl	800a8bc <std>
 800a9a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a9a4:	2202      	movs	r2, #2
 800a9a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9aa:	2112      	movs	r1, #18
 800a9ac:	f7ff bf86 	b.w	800a8bc <std>
 800a9b0:	20005f3c 	.word	0x20005f3c
 800a9b4:	20005e04 	.word	0x20005e04
 800a9b8:	0800a929 	.word	0x0800a929

0800a9bc <__sfp_lock_acquire>:
 800a9bc:	4801      	ldr	r0, [pc, #4]	@ (800a9c4 <__sfp_lock_acquire+0x8>)
 800a9be:	f000 ba84 	b.w	800aeca <__retarget_lock_acquire_recursive>
 800a9c2:	bf00      	nop
 800a9c4:	20005f45 	.word	0x20005f45

0800a9c8 <__sfp_lock_release>:
 800a9c8:	4801      	ldr	r0, [pc, #4]	@ (800a9d0 <__sfp_lock_release+0x8>)
 800a9ca:	f000 ba7f 	b.w	800aecc <__retarget_lock_release_recursive>
 800a9ce:	bf00      	nop
 800a9d0:	20005f45 	.word	0x20005f45

0800a9d4 <__sinit>:
 800a9d4:	b510      	push	{r4, lr}
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	f7ff fff0 	bl	800a9bc <__sfp_lock_acquire>
 800a9dc:	6a23      	ldr	r3, [r4, #32]
 800a9de:	b11b      	cbz	r3, 800a9e8 <__sinit+0x14>
 800a9e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e4:	f7ff bff0 	b.w	800a9c8 <__sfp_lock_release>
 800a9e8:	4b04      	ldr	r3, [pc, #16]	@ (800a9fc <__sinit+0x28>)
 800a9ea:	6223      	str	r3, [r4, #32]
 800a9ec:	4b04      	ldr	r3, [pc, #16]	@ (800aa00 <__sinit+0x2c>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d1f5      	bne.n	800a9e0 <__sinit+0xc>
 800a9f4:	f7ff ffc4 	bl	800a980 <global_stdio_init.part.0>
 800a9f8:	e7f2      	b.n	800a9e0 <__sinit+0xc>
 800a9fa:	bf00      	nop
 800a9fc:	0800a941 	.word	0x0800a941
 800aa00:	20005f3c 	.word	0x20005f3c

0800aa04 <_fwalk_sglue>:
 800aa04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa08:	4607      	mov	r7, r0
 800aa0a:	4688      	mov	r8, r1
 800aa0c:	4614      	mov	r4, r2
 800aa0e:	2600      	movs	r6, #0
 800aa10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa14:	f1b9 0901 	subs.w	r9, r9, #1
 800aa18:	d505      	bpl.n	800aa26 <_fwalk_sglue+0x22>
 800aa1a:	6824      	ldr	r4, [r4, #0]
 800aa1c:	2c00      	cmp	r4, #0
 800aa1e:	d1f7      	bne.n	800aa10 <_fwalk_sglue+0xc>
 800aa20:	4630      	mov	r0, r6
 800aa22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa26:	89ab      	ldrh	r3, [r5, #12]
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d907      	bls.n	800aa3c <_fwalk_sglue+0x38>
 800aa2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa30:	3301      	adds	r3, #1
 800aa32:	d003      	beq.n	800aa3c <_fwalk_sglue+0x38>
 800aa34:	4629      	mov	r1, r5
 800aa36:	4638      	mov	r0, r7
 800aa38:	47c0      	blx	r8
 800aa3a:	4306      	orrs	r6, r0
 800aa3c:	3568      	adds	r5, #104	@ 0x68
 800aa3e:	e7e9      	b.n	800aa14 <_fwalk_sglue+0x10>

0800aa40 <iprintf>:
 800aa40:	b40f      	push	{r0, r1, r2, r3}
 800aa42:	b507      	push	{r0, r1, r2, lr}
 800aa44:	4906      	ldr	r1, [pc, #24]	@ (800aa60 <iprintf+0x20>)
 800aa46:	ab04      	add	r3, sp, #16
 800aa48:	6808      	ldr	r0, [r1, #0]
 800aa4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa4e:	6881      	ldr	r1, [r0, #8]
 800aa50:	9301      	str	r3, [sp, #4]
 800aa52:	f002 fe59 	bl	800d708 <_vfiprintf_r>
 800aa56:	b003      	add	sp, #12
 800aa58:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa5c:	b004      	add	sp, #16
 800aa5e:	4770      	bx	lr
 800aa60:	2000001c 	.word	0x2000001c

0800aa64 <_puts_r>:
 800aa64:	6a03      	ldr	r3, [r0, #32]
 800aa66:	b570      	push	{r4, r5, r6, lr}
 800aa68:	6884      	ldr	r4, [r0, #8]
 800aa6a:	4605      	mov	r5, r0
 800aa6c:	460e      	mov	r6, r1
 800aa6e:	b90b      	cbnz	r3, 800aa74 <_puts_r+0x10>
 800aa70:	f7ff ffb0 	bl	800a9d4 <__sinit>
 800aa74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa76:	07db      	lsls	r3, r3, #31
 800aa78:	d405      	bmi.n	800aa86 <_puts_r+0x22>
 800aa7a:	89a3      	ldrh	r3, [r4, #12]
 800aa7c:	0598      	lsls	r0, r3, #22
 800aa7e:	d402      	bmi.n	800aa86 <_puts_r+0x22>
 800aa80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa82:	f000 fa22 	bl	800aeca <__retarget_lock_acquire_recursive>
 800aa86:	89a3      	ldrh	r3, [r4, #12]
 800aa88:	0719      	lsls	r1, r3, #28
 800aa8a:	d502      	bpl.n	800aa92 <_puts_r+0x2e>
 800aa8c:	6923      	ldr	r3, [r4, #16]
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d135      	bne.n	800aafe <_puts_r+0x9a>
 800aa92:	4621      	mov	r1, r4
 800aa94:	4628      	mov	r0, r5
 800aa96:	f000 f8e7 	bl	800ac68 <__swsetup_r>
 800aa9a:	b380      	cbz	r0, 800aafe <_puts_r+0x9a>
 800aa9c:	f04f 35ff 	mov.w	r5, #4294967295
 800aaa0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aaa2:	07da      	lsls	r2, r3, #31
 800aaa4:	d405      	bmi.n	800aab2 <_puts_r+0x4e>
 800aaa6:	89a3      	ldrh	r3, [r4, #12]
 800aaa8:	059b      	lsls	r3, r3, #22
 800aaaa:	d402      	bmi.n	800aab2 <_puts_r+0x4e>
 800aaac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aaae:	f000 fa0d 	bl	800aecc <__retarget_lock_release_recursive>
 800aab2:	4628      	mov	r0, r5
 800aab4:	bd70      	pop	{r4, r5, r6, pc}
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	da04      	bge.n	800aac4 <_puts_r+0x60>
 800aaba:	69a2      	ldr	r2, [r4, #24]
 800aabc:	429a      	cmp	r2, r3
 800aabe:	dc17      	bgt.n	800aaf0 <_puts_r+0x8c>
 800aac0:	290a      	cmp	r1, #10
 800aac2:	d015      	beq.n	800aaf0 <_puts_r+0x8c>
 800aac4:	6823      	ldr	r3, [r4, #0]
 800aac6:	1c5a      	adds	r2, r3, #1
 800aac8:	6022      	str	r2, [r4, #0]
 800aaca:	7019      	strb	r1, [r3, #0]
 800aacc:	68a3      	ldr	r3, [r4, #8]
 800aace:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aad2:	3b01      	subs	r3, #1
 800aad4:	60a3      	str	r3, [r4, #8]
 800aad6:	2900      	cmp	r1, #0
 800aad8:	d1ed      	bne.n	800aab6 <_puts_r+0x52>
 800aada:	2b00      	cmp	r3, #0
 800aadc:	da11      	bge.n	800ab02 <_puts_r+0x9e>
 800aade:	4622      	mov	r2, r4
 800aae0:	210a      	movs	r1, #10
 800aae2:	4628      	mov	r0, r5
 800aae4:	f000 f881 	bl	800abea <__swbuf_r>
 800aae8:	3001      	adds	r0, #1
 800aaea:	d0d7      	beq.n	800aa9c <_puts_r+0x38>
 800aaec:	250a      	movs	r5, #10
 800aaee:	e7d7      	b.n	800aaa0 <_puts_r+0x3c>
 800aaf0:	4622      	mov	r2, r4
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	f000 f879 	bl	800abea <__swbuf_r>
 800aaf8:	3001      	adds	r0, #1
 800aafa:	d1e7      	bne.n	800aacc <_puts_r+0x68>
 800aafc:	e7ce      	b.n	800aa9c <_puts_r+0x38>
 800aafe:	3e01      	subs	r6, #1
 800ab00:	e7e4      	b.n	800aacc <_puts_r+0x68>
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	1c5a      	adds	r2, r3, #1
 800ab06:	6022      	str	r2, [r4, #0]
 800ab08:	220a      	movs	r2, #10
 800ab0a:	701a      	strb	r2, [r3, #0]
 800ab0c:	e7ee      	b.n	800aaec <_puts_r+0x88>
	...

0800ab10 <puts>:
 800ab10:	4b02      	ldr	r3, [pc, #8]	@ (800ab1c <puts+0xc>)
 800ab12:	4601      	mov	r1, r0
 800ab14:	6818      	ldr	r0, [r3, #0]
 800ab16:	f7ff bfa5 	b.w	800aa64 <_puts_r>
 800ab1a:	bf00      	nop
 800ab1c:	2000001c 	.word	0x2000001c

0800ab20 <siprintf>:
 800ab20:	b40e      	push	{r1, r2, r3}
 800ab22:	b510      	push	{r4, lr}
 800ab24:	b09d      	sub	sp, #116	@ 0x74
 800ab26:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab28:	9002      	str	r0, [sp, #8]
 800ab2a:	9006      	str	r0, [sp, #24]
 800ab2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab30:	480a      	ldr	r0, [pc, #40]	@ (800ab5c <siprintf+0x3c>)
 800ab32:	9107      	str	r1, [sp, #28]
 800ab34:	9104      	str	r1, [sp, #16]
 800ab36:	490a      	ldr	r1, [pc, #40]	@ (800ab60 <siprintf+0x40>)
 800ab38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab3c:	9105      	str	r1, [sp, #20]
 800ab3e:	2400      	movs	r4, #0
 800ab40:	a902      	add	r1, sp, #8
 800ab42:	6800      	ldr	r0, [r0, #0]
 800ab44:	9301      	str	r3, [sp, #4]
 800ab46:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ab48:	f002 fcb8 	bl	800d4bc <_svfiprintf_r>
 800ab4c:	9b02      	ldr	r3, [sp, #8]
 800ab4e:	701c      	strb	r4, [r3, #0]
 800ab50:	b01d      	add	sp, #116	@ 0x74
 800ab52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab56:	b003      	add	sp, #12
 800ab58:	4770      	bx	lr
 800ab5a:	bf00      	nop
 800ab5c:	2000001c 	.word	0x2000001c
 800ab60:	ffff0208 	.word	0xffff0208

0800ab64 <__sread>:
 800ab64:	b510      	push	{r4, lr}
 800ab66:	460c      	mov	r4, r1
 800ab68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab6c:	f000 f95e 	bl	800ae2c <_read_r>
 800ab70:	2800      	cmp	r0, #0
 800ab72:	bfab      	itete	ge
 800ab74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab76:	89a3      	ldrhlt	r3, [r4, #12]
 800ab78:	181b      	addge	r3, r3, r0
 800ab7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab7e:	bfac      	ite	ge
 800ab80:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab82:	81a3      	strhlt	r3, [r4, #12]
 800ab84:	bd10      	pop	{r4, pc}

0800ab86 <__swrite>:
 800ab86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab8a:	461f      	mov	r7, r3
 800ab8c:	898b      	ldrh	r3, [r1, #12]
 800ab8e:	05db      	lsls	r3, r3, #23
 800ab90:	4605      	mov	r5, r0
 800ab92:	460c      	mov	r4, r1
 800ab94:	4616      	mov	r6, r2
 800ab96:	d505      	bpl.n	800aba4 <__swrite+0x1e>
 800ab98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab9c:	2302      	movs	r3, #2
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f000 f932 	bl	800ae08 <_lseek_r>
 800aba4:	89a3      	ldrh	r3, [r4, #12]
 800aba6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800abae:	81a3      	strh	r3, [r4, #12]
 800abb0:	4632      	mov	r2, r6
 800abb2:	463b      	mov	r3, r7
 800abb4:	4628      	mov	r0, r5
 800abb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abba:	f000 b949 	b.w	800ae50 <_write_r>

0800abbe <__sseek>:
 800abbe:	b510      	push	{r4, lr}
 800abc0:	460c      	mov	r4, r1
 800abc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abc6:	f000 f91f 	bl	800ae08 <_lseek_r>
 800abca:	1c43      	adds	r3, r0, #1
 800abcc:	89a3      	ldrh	r3, [r4, #12]
 800abce:	bf15      	itete	ne
 800abd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800abd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800abd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800abda:	81a3      	strheq	r3, [r4, #12]
 800abdc:	bf18      	it	ne
 800abde:	81a3      	strhne	r3, [r4, #12]
 800abe0:	bd10      	pop	{r4, pc}

0800abe2 <__sclose>:
 800abe2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe6:	f000 b8a1 	b.w	800ad2c <_close_r>

0800abea <__swbuf_r>:
 800abea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abec:	460e      	mov	r6, r1
 800abee:	4614      	mov	r4, r2
 800abf0:	4605      	mov	r5, r0
 800abf2:	b118      	cbz	r0, 800abfc <__swbuf_r+0x12>
 800abf4:	6a03      	ldr	r3, [r0, #32]
 800abf6:	b90b      	cbnz	r3, 800abfc <__swbuf_r+0x12>
 800abf8:	f7ff feec 	bl	800a9d4 <__sinit>
 800abfc:	69a3      	ldr	r3, [r4, #24]
 800abfe:	60a3      	str	r3, [r4, #8]
 800ac00:	89a3      	ldrh	r3, [r4, #12]
 800ac02:	071a      	lsls	r2, r3, #28
 800ac04:	d501      	bpl.n	800ac0a <__swbuf_r+0x20>
 800ac06:	6923      	ldr	r3, [r4, #16]
 800ac08:	b943      	cbnz	r3, 800ac1c <__swbuf_r+0x32>
 800ac0a:	4621      	mov	r1, r4
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	f000 f82b 	bl	800ac68 <__swsetup_r>
 800ac12:	b118      	cbz	r0, 800ac1c <__swbuf_r+0x32>
 800ac14:	f04f 37ff 	mov.w	r7, #4294967295
 800ac18:	4638      	mov	r0, r7
 800ac1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac1c:	6823      	ldr	r3, [r4, #0]
 800ac1e:	6922      	ldr	r2, [r4, #16]
 800ac20:	1a98      	subs	r0, r3, r2
 800ac22:	6963      	ldr	r3, [r4, #20]
 800ac24:	b2f6      	uxtb	r6, r6
 800ac26:	4283      	cmp	r3, r0
 800ac28:	4637      	mov	r7, r6
 800ac2a:	dc05      	bgt.n	800ac38 <__swbuf_r+0x4e>
 800ac2c:	4621      	mov	r1, r4
 800ac2e:	4628      	mov	r0, r5
 800ac30:	f002 ff06 	bl	800da40 <_fflush_r>
 800ac34:	2800      	cmp	r0, #0
 800ac36:	d1ed      	bne.n	800ac14 <__swbuf_r+0x2a>
 800ac38:	68a3      	ldr	r3, [r4, #8]
 800ac3a:	3b01      	subs	r3, #1
 800ac3c:	60a3      	str	r3, [r4, #8]
 800ac3e:	6823      	ldr	r3, [r4, #0]
 800ac40:	1c5a      	adds	r2, r3, #1
 800ac42:	6022      	str	r2, [r4, #0]
 800ac44:	701e      	strb	r6, [r3, #0]
 800ac46:	6962      	ldr	r2, [r4, #20]
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d004      	beq.n	800ac58 <__swbuf_r+0x6e>
 800ac4e:	89a3      	ldrh	r3, [r4, #12]
 800ac50:	07db      	lsls	r3, r3, #31
 800ac52:	d5e1      	bpl.n	800ac18 <__swbuf_r+0x2e>
 800ac54:	2e0a      	cmp	r6, #10
 800ac56:	d1df      	bne.n	800ac18 <__swbuf_r+0x2e>
 800ac58:	4621      	mov	r1, r4
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	f002 fef0 	bl	800da40 <_fflush_r>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d0d9      	beq.n	800ac18 <__swbuf_r+0x2e>
 800ac64:	e7d6      	b.n	800ac14 <__swbuf_r+0x2a>
	...

0800ac68 <__swsetup_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	4b29      	ldr	r3, [pc, #164]	@ (800ad10 <__swsetup_r+0xa8>)
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	6818      	ldr	r0, [r3, #0]
 800ac70:	460c      	mov	r4, r1
 800ac72:	b118      	cbz	r0, 800ac7c <__swsetup_r+0x14>
 800ac74:	6a03      	ldr	r3, [r0, #32]
 800ac76:	b90b      	cbnz	r3, 800ac7c <__swsetup_r+0x14>
 800ac78:	f7ff feac 	bl	800a9d4 <__sinit>
 800ac7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac80:	0719      	lsls	r1, r3, #28
 800ac82:	d422      	bmi.n	800acca <__swsetup_r+0x62>
 800ac84:	06da      	lsls	r2, r3, #27
 800ac86:	d407      	bmi.n	800ac98 <__swsetup_r+0x30>
 800ac88:	2209      	movs	r2, #9
 800ac8a:	602a      	str	r2, [r5, #0]
 800ac8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac90:	81a3      	strh	r3, [r4, #12]
 800ac92:	f04f 30ff 	mov.w	r0, #4294967295
 800ac96:	e033      	b.n	800ad00 <__swsetup_r+0x98>
 800ac98:	0758      	lsls	r0, r3, #29
 800ac9a:	d512      	bpl.n	800acc2 <__swsetup_r+0x5a>
 800ac9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac9e:	b141      	cbz	r1, 800acb2 <__swsetup_r+0x4a>
 800aca0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aca4:	4299      	cmp	r1, r3
 800aca6:	d002      	beq.n	800acae <__swsetup_r+0x46>
 800aca8:	4628      	mov	r0, r5
 800acaa:	f000 ff7d 	bl	800bba8 <_free_r>
 800acae:	2300      	movs	r3, #0
 800acb0:	6363      	str	r3, [r4, #52]	@ 0x34
 800acb2:	89a3      	ldrh	r3, [r4, #12]
 800acb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800acb8:	81a3      	strh	r3, [r4, #12]
 800acba:	2300      	movs	r3, #0
 800acbc:	6063      	str	r3, [r4, #4]
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	6023      	str	r3, [r4, #0]
 800acc2:	89a3      	ldrh	r3, [r4, #12]
 800acc4:	f043 0308 	orr.w	r3, r3, #8
 800acc8:	81a3      	strh	r3, [r4, #12]
 800acca:	6923      	ldr	r3, [r4, #16]
 800accc:	b94b      	cbnz	r3, 800ace2 <__swsetup_r+0x7a>
 800acce:	89a3      	ldrh	r3, [r4, #12]
 800acd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800acd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800acd8:	d003      	beq.n	800ace2 <__swsetup_r+0x7a>
 800acda:	4621      	mov	r1, r4
 800acdc:	4628      	mov	r0, r5
 800acde:	f002 fefd 	bl	800dadc <__smakebuf_r>
 800ace2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ace6:	f013 0201 	ands.w	r2, r3, #1
 800acea:	d00a      	beq.n	800ad02 <__swsetup_r+0x9a>
 800acec:	2200      	movs	r2, #0
 800acee:	60a2      	str	r2, [r4, #8]
 800acf0:	6962      	ldr	r2, [r4, #20]
 800acf2:	4252      	negs	r2, r2
 800acf4:	61a2      	str	r2, [r4, #24]
 800acf6:	6922      	ldr	r2, [r4, #16]
 800acf8:	b942      	cbnz	r2, 800ad0c <__swsetup_r+0xa4>
 800acfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800acfe:	d1c5      	bne.n	800ac8c <__swsetup_r+0x24>
 800ad00:	bd38      	pop	{r3, r4, r5, pc}
 800ad02:	0799      	lsls	r1, r3, #30
 800ad04:	bf58      	it	pl
 800ad06:	6962      	ldrpl	r2, [r4, #20]
 800ad08:	60a2      	str	r2, [r4, #8]
 800ad0a:	e7f4      	b.n	800acf6 <__swsetup_r+0x8e>
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	e7f7      	b.n	800ad00 <__swsetup_r+0x98>
 800ad10:	2000001c 	.word	0x2000001c

0800ad14 <memset>:
 800ad14:	4402      	add	r2, r0
 800ad16:	4603      	mov	r3, r0
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d100      	bne.n	800ad1e <memset+0xa>
 800ad1c:	4770      	bx	lr
 800ad1e:	f803 1b01 	strb.w	r1, [r3], #1
 800ad22:	e7f9      	b.n	800ad18 <memset+0x4>

0800ad24 <_localeconv_r>:
 800ad24:	4800      	ldr	r0, [pc, #0]	@ (800ad28 <_localeconv_r+0x4>)
 800ad26:	4770      	bx	lr
 800ad28:	2000015c 	.word	0x2000015c

0800ad2c <_close_r>:
 800ad2c:	b538      	push	{r3, r4, r5, lr}
 800ad2e:	4d06      	ldr	r5, [pc, #24]	@ (800ad48 <_close_r+0x1c>)
 800ad30:	2300      	movs	r3, #0
 800ad32:	4604      	mov	r4, r0
 800ad34:	4608      	mov	r0, r1
 800ad36:	602b      	str	r3, [r5, #0]
 800ad38:	f7f7 fbbe 	bl	80024b8 <_close>
 800ad3c:	1c43      	adds	r3, r0, #1
 800ad3e:	d102      	bne.n	800ad46 <_close_r+0x1a>
 800ad40:	682b      	ldr	r3, [r5, #0]
 800ad42:	b103      	cbz	r3, 800ad46 <_close_r+0x1a>
 800ad44:	6023      	str	r3, [r4, #0]
 800ad46:	bd38      	pop	{r3, r4, r5, pc}
 800ad48:	20005f40 	.word	0x20005f40

0800ad4c <_reclaim_reent>:
 800ad4c:	4b2d      	ldr	r3, [pc, #180]	@ (800ae04 <_reclaim_reent+0xb8>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4283      	cmp	r3, r0
 800ad52:	b570      	push	{r4, r5, r6, lr}
 800ad54:	4604      	mov	r4, r0
 800ad56:	d053      	beq.n	800ae00 <_reclaim_reent+0xb4>
 800ad58:	69c3      	ldr	r3, [r0, #28]
 800ad5a:	b31b      	cbz	r3, 800ada4 <_reclaim_reent+0x58>
 800ad5c:	68db      	ldr	r3, [r3, #12]
 800ad5e:	b163      	cbz	r3, 800ad7a <_reclaim_reent+0x2e>
 800ad60:	2500      	movs	r5, #0
 800ad62:	69e3      	ldr	r3, [r4, #28]
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	5959      	ldr	r1, [r3, r5]
 800ad68:	b9b1      	cbnz	r1, 800ad98 <_reclaim_reent+0x4c>
 800ad6a:	3504      	adds	r5, #4
 800ad6c:	2d80      	cmp	r5, #128	@ 0x80
 800ad6e:	d1f8      	bne.n	800ad62 <_reclaim_reent+0x16>
 800ad70:	69e3      	ldr	r3, [r4, #28]
 800ad72:	4620      	mov	r0, r4
 800ad74:	68d9      	ldr	r1, [r3, #12]
 800ad76:	f000 ff17 	bl	800bba8 <_free_r>
 800ad7a:	69e3      	ldr	r3, [r4, #28]
 800ad7c:	6819      	ldr	r1, [r3, #0]
 800ad7e:	b111      	cbz	r1, 800ad86 <_reclaim_reent+0x3a>
 800ad80:	4620      	mov	r0, r4
 800ad82:	f000 ff11 	bl	800bba8 <_free_r>
 800ad86:	69e3      	ldr	r3, [r4, #28]
 800ad88:	689d      	ldr	r5, [r3, #8]
 800ad8a:	b15d      	cbz	r5, 800ada4 <_reclaim_reent+0x58>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	4620      	mov	r0, r4
 800ad90:	682d      	ldr	r5, [r5, #0]
 800ad92:	f000 ff09 	bl	800bba8 <_free_r>
 800ad96:	e7f8      	b.n	800ad8a <_reclaim_reent+0x3e>
 800ad98:	680e      	ldr	r6, [r1, #0]
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	f000 ff04 	bl	800bba8 <_free_r>
 800ada0:	4631      	mov	r1, r6
 800ada2:	e7e1      	b.n	800ad68 <_reclaim_reent+0x1c>
 800ada4:	6961      	ldr	r1, [r4, #20]
 800ada6:	b111      	cbz	r1, 800adae <_reclaim_reent+0x62>
 800ada8:	4620      	mov	r0, r4
 800adaa:	f000 fefd 	bl	800bba8 <_free_r>
 800adae:	69e1      	ldr	r1, [r4, #28]
 800adb0:	b111      	cbz	r1, 800adb8 <_reclaim_reent+0x6c>
 800adb2:	4620      	mov	r0, r4
 800adb4:	f000 fef8 	bl	800bba8 <_free_r>
 800adb8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800adba:	b111      	cbz	r1, 800adc2 <_reclaim_reent+0x76>
 800adbc:	4620      	mov	r0, r4
 800adbe:	f000 fef3 	bl	800bba8 <_free_r>
 800adc2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adc4:	b111      	cbz	r1, 800adcc <_reclaim_reent+0x80>
 800adc6:	4620      	mov	r0, r4
 800adc8:	f000 feee 	bl	800bba8 <_free_r>
 800adcc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800adce:	b111      	cbz	r1, 800add6 <_reclaim_reent+0x8a>
 800add0:	4620      	mov	r0, r4
 800add2:	f000 fee9 	bl	800bba8 <_free_r>
 800add6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800add8:	b111      	cbz	r1, 800ade0 <_reclaim_reent+0x94>
 800adda:	4620      	mov	r0, r4
 800addc:	f000 fee4 	bl	800bba8 <_free_r>
 800ade0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ade2:	b111      	cbz	r1, 800adea <_reclaim_reent+0x9e>
 800ade4:	4620      	mov	r0, r4
 800ade6:	f000 fedf 	bl	800bba8 <_free_r>
 800adea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800adec:	b111      	cbz	r1, 800adf4 <_reclaim_reent+0xa8>
 800adee:	4620      	mov	r0, r4
 800adf0:	f000 feda 	bl	800bba8 <_free_r>
 800adf4:	6a23      	ldr	r3, [r4, #32]
 800adf6:	b11b      	cbz	r3, 800ae00 <_reclaim_reent+0xb4>
 800adf8:	4620      	mov	r0, r4
 800adfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800adfe:	4718      	bx	r3
 800ae00:	bd70      	pop	{r4, r5, r6, pc}
 800ae02:	bf00      	nop
 800ae04:	2000001c 	.word	0x2000001c

0800ae08 <_lseek_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d07      	ldr	r5, [pc, #28]	@ (800ae28 <_lseek_r+0x20>)
 800ae0c:	4604      	mov	r4, r0
 800ae0e:	4608      	mov	r0, r1
 800ae10:	4611      	mov	r1, r2
 800ae12:	2200      	movs	r2, #0
 800ae14:	602a      	str	r2, [r5, #0]
 800ae16:	461a      	mov	r2, r3
 800ae18:	f7f7 fb75 	bl	8002506 <_lseek>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d102      	bne.n	800ae26 <_lseek_r+0x1e>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	b103      	cbz	r3, 800ae26 <_lseek_r+0x1e>
 800ae24:	6023      	str	r3, [r4, #0]
 800ae26:	bd38      	pop	{r3, r4, r5, pc}
 800ae28:	20005f40 	.word	0x20005f40

0800ae2c <_read_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d07      	ldr	r5, [pc, #28]	@ (800ae4c <_read_r+0x20>)
 800ae30:	4604      	mov	r4, r0
 800ae32:	4608      	mov	r0, r1
 800ae34:	4611      	mov	r1, r2
 800ae36:	2200      	movs	r2, #0
 800ae38:	602a      	str	r2, [r5, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	f7f7 fb03 	bl	8002446 <_read>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_read_r+0x1e>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_read_r+0x1e>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20005f40 	.word	0x20005f40

0800ae50 <_write_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d07      	ldr	r5, [pc, #28]	@ (800ae70 <_write_r+0x20>)
 800ae54:	4604      	mov	r4, r0
 800ae56:	4608      	mov	r0, r1
 800ae58:	4611      	mov	r1, r2
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	602a      	str	r2, [r5, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	f7f7 fb0e 	bl	8002480 <_write>
 800ae64:	1c43      	adds	r3, r0, #1
 800ae66:	d102      	bne.n	800ae6e <_write_r+0x1e>
 800ae68:	682b      	ldr	r3, [r5, #0]
 800ae6a:	b103      	cbz	r3, 800ae6e <_write_r+0x1e>
 800ae6c:	6023      	str	r3, [r4, #0]
 800ae6e:	bd38      	pop	{r3, r4, r5, pc}
 800ae70:	20005f40 	.word	0x20005f40

0800ae74 <__errno>:
 800ae74:	4b01      	ldr	r3, [pc, #4]	@ (800ae7c <__errno+0x8>)
 800ae76:	6818      	ldr	r0, [r3, #0]
 800ae78:	4770      	bx	lr
 800ae7a:	bf00      	nop
 800ae7c:	2000001c 	.word	0x2000001c

0800ae80 <__libc_init_array>:
 800ae80:	b570      	push	{r4, r5, r6, lr}
 800ae82:	4d0d      	ldr	r5, [pc, #52]	@ (800aeb8 <__libc_init_array+0x38>)
 800ae84:	4c0d      	ldr	r4, [pc, #52]	@ (800aebc <__libc_init_array+0x3c>)
 800ae86:	1b64      	subs	r4, r4, r5
 800ae88:	10a4      	asrs	r4, r4, #2
 800ae8a:	2600      	movs	r6, #0
 800ae8c:	42a6      	cmp	r6, r4
 800ae8e:	d109      	bne.n	800aea4 <__libc_init_array+0x24>
 800ae90:	4d0b      	ldr	r5, [pc, #44]	@ (800aec0 <__libc_init_array+0x40>)
 800ae92:	4c0c      	ldr	r4, [pc, #48]	@ (800aec4 <__libc_init_array+0x44>)
 800ae94:	f003 fbbe 	bl	800e614 <_init>
 800ae98:	1b64      	subs	r4, r4, r5
 800ae9a:	10a4      	asrs	r4, r4, #2
 800ae9c:	2600      	movs	r6, #0
 800ae9e:	42a6      	cmp	r6, r4
 800aea0:	d105      	bne.n	800aeae <__libc_init_array+0x2e>
 800aea2:	bd70      	pop	{r4, r5, r6, pc}
 800aea4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aea8:	4798      	blx	r3
 800aeaa:	3601      	adds	r6, #1
 800aeac:	e7ee      	b.n	800ae8c <__libc_init_array+0xc>
 800aeae:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeb2:	4798      	blx	r3
 800aeb4:	3601      	adds	r6, #1
 800aeb6:	e7f2      	b.n	800ae9e <__libc_init_array+0x1e>
 800aeb8:	0800ec64 	.word	0x0800ec64
 800aebc:	0800ec64 	.word	0x0800ec64
 800aec0:	0800ec64 	.word	0x0800ec64
 800aec4:	0800ec68 	.word	0x0800ec68

0800aec8 <__retarget_lock_init_recursive>:
 800aec8:	4770      	bx	lr

0800aeca <__retarget_lock_acquire_recursive>:
 800aeca:	4770      	bx	lr

0800aecc <__retarget_lock_release_recursive>:
 800aecc:	4770      	bx	lr

0800aece <memcpy>:
 800aece:	440a      	add	r2, r1
 800aed0:	4291      	cmp	r1, r2
 800aed2:	f100 33ff 	add.w	r3, r0, #4294967295
 800aed6:	d100      	bne.n	800aeda <memcpy+0xc>
 800aed8:	4770      	bx	lr
 800aeda:	b510      	push	{r4, lr}
 800aedc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aee4:	4291      	cmp	r1, r2
 800aee6:	d1f9      	bne.n	800aedc <memcpy+0xe>
 800aee8:	bd10      	pop	{r4, pc}
	...

0800aeec <nanf>:
 800aeec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aef4 <nanf+0x8>
 800aef0:	4770      	bx	lr
 800aef2:	bf00      	nop
 800aef4:	7fc00000 	.word	0x7fc00000

0800aef8 <quorem>:
 800aef8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefc:	6903      	ldr	r3, [r0, #16]
 800aefe:	690c      	ldr	r4, [r1, #16]
 800af00:	42a3      	cmp	r3, r4
 800af02:	4607      	mov	r7, r0
 800af04:	db7e      	blt.n	800b004 <quorem+0x10c>
 800af06:	3c01      	subs	r4, #1
 800af08:	f101 0814 	add.w	r8, r1, #20
 800af0c:	00a3      	lsls	r3, r4, #2
 800af0e:	f100 0514 	add.w	r5, r0, #20
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af22:	3301      	adds	r3, #1
 800af24:	429a      	cmp	r2, r3
 800af26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af2a:	fbb2 f6f3 	udiv	r6, r2, r3
 800af2e:	d32e      	bcc.n	800af8e <quorem+0x96>
 800af30:	f04f 0a00 	mov.w	sl, #0
 800af34:	46c4      	mov	ip, r8
 800af36:	46ae      	mov	lr, r5
 800af38:	46d3      	mov	fp, sl
 800af3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af3e:	b298      	uxth	r0, r3
 800af40:	fb06 a000 	mla	r0, r6, r0, sl
 800af44:	0c02      	lsrs	r2, r0, #16
 800af46:	0c1b      	lsrs	r3, r3, #16
 800af48:	fb06 2303 	mla	r3, r6, r3, r2
 800af4c:	f8de 2000 	ldr.w	r2, [lr]
 800af50:	b280      	uxth	r0, r0
 800af52:	b292      	uxth	r2, r2
 800af54:	1a12      	subs	r2, r2, r0
 800af56:	445a      	add	r2, fp
 800af58:	f8de 0000 	ldr.w	r0, [lr]
 800af5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af60:	b29b      	uxth	r3, r3
 800af62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800af66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800af6a:	b292      	uxth	r2, r2
 800af6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af70:	45e1      	cmp	r9, ip
 800af72:	f84e 2b04 	str.w	r2, [lr], #4
 800af76:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800af7a:	d2de      	bcs.n	800af3a <quorem+0x42>
 800af7c:	9b00      	ldr	r3, [sp, #0]
 800af7e:	58eb      	ldr	r3, [r5, r3]
 800af80:	b92b      	cbnz	r3, 800af8e <quorem+0x96>
 800af82:	9b01      	ldr	r3, [sp, #4]
 800af84:	3b04      	subs	r3, #4
 800af86:	429d      	cmp	r5, r3
 800af88:	461a      	mov	r2, r3
 800af8a:	d32f      	bcc.n	800afec <quorem+0xf4>
 800af8c:	613c      	str	r4, [r7, #16]
 800af8e:	4638      	mov	r0, r7
 800af90:	f001 f9c6 	bl	800c320 <__mcmp>
 800af94:	2800      	cmp	r0, #0
 800af96:	db25      	blt.n	800afe4 <quorem+0xec>
 800af98:	4629      	mov	r1, r5
 800af9a:	2000      	movs	r0, #0
 800af9c:	f858 2b04 	ldr.w	r2, [r8], #4
 800afa0:	f8d1 c000 	ldr.w	ip, [r1]
 800afa4:	fa1f fe82 	uxth.w	lr, r2
 800afa8:	fa1f f38c 	uxth.w	r3, ip
 800afac:	eba3 030e 	sub.w	r3, r3, lr
 800afb0:	4403      	add	r3, r0
 800afb2:	0c12      	lsrs	r2, r2, #16
 800afb4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800afb8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800afbc:	b29b      	uxth	r3, r3
 800afbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afc2:	45c1      	cmp	r9, r8
 800afc4:	f841 3b04 	str.w	r3, [r1], #4
 800afc8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800afcc:	d2e6      	bcs.n	800af9c <quorem+0xa4>
 800afce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afd6:	b922      	cbnz	r2, 800afe2 <quorem+0xea>
 800afd8:	3b04      	subs	r3, #4
 800afda:	429d      	cmp	r5, r3
 800afdc:	461a      	mov	r2, r3
 800afde:	d30b      	bcc.n	800aff8 <quorem+0x100>
 800afe0:	613c      	str	r4, [r7, #16]
 800afe2:	3601      	adds	r6, #1
 800afe4:	4630      	mov	r0, r6
 800afe6:	b003      	add	sp, #12
 800afe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afec:	6812      	ldr	r2, [r2, #0]
 800afee:	3b04      	subs	r3, #4
 800aff0:	2a00      	cmp	r2, #0
 800aff2:	d1cb      	bne.n	800af8c <quorem+0x94>
 800aff4:	3c01      	subs	r4, #1
 800aff6:	e7c6      	b.n	800af86 <quorem+0x8e>
 800aff8:	6812      	ldr	r2, [r2, #0]
 800affa:	3b04      	subs	r3, #4
 800affc:	2a00      	cmp	r2, #0
 800affe:	d1ef      	bne.n	800afe0 <quorem+0xe8>
 800b000:	3c01      	subs	r4, #1
 800b002:	e7ea      	b.n	800afda <quorem+0xe2>
 800b004:	2000      	movs	r0, #0
 800b006:	e7ee      	b.n	800afe6 <quorem+0xee>

0800b008 <_dtoa_r>:
 800b008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00c:	69c7      	ldr	r7, [r0, #28]
 800b00e:	b097      	sub	sp, #92	@ 0x5c
 800b010:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b014:	ec55 4b10 	vmov	r4, r5, d0
 800b018:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b01a:	9107      	str	r1, [sp, #28]
 800b01c:	4681      	mov	r9, r0
 800b01e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b020:	9311      	str	r3, [sp, #68]	@ 0x44
 800b022:	b97f      	cbnz	r7, 800b044 <_dtoa_r+0x3c>
 800b024:	2010      	movs	r0, #16
 800b026:	f000 fe09 	bl	800bc3c <malloc>
 800b02a:	4602      	mov	r2, r0
 800b02c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b030:	b920      	cbnz	r0, 800b03c <_dtoa_r+0x34>
 800b032:	4ba9      	ldr	r3, [pc, #676]	@ (800b2d8 <_dtoa_r+0x2d0>)
 800b034:	21ef      	movs	r1, #239	@ 0xef
 800b036:	48a9      	ldr	r0, [pc, #676]	@ (800b2dc <_dtoa_r+0x2d4>)
 800b038:	f002 fdf2 	bl	800dc20 <__assert_func>
 800b03c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b040:	6007      	str	r7, [r0, #0]
 800b042:	60c7      	str	r7, [r0, #12]
 800b044:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b048:	6819      	ldr	r1, [r3, #0]
 800b04a:	b159      	cbz	r1, 800b064 <_dtoa_r+0x5c>
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	604a      	str	r2, [r1, #4]
 800b050:	2301      	movs	r3, #1
 800b052:	4093      	lsls	r3, r2
 800b054:	608b      	str	r3, [r1, #8]
 800b056:	4648      	mov	r0, r9
 800b058:	f000 fee6 	bl	800be28 <_Bfree>
 800b05c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b060:	2200      	movs	r2, #0
 800b062:	601a      	str	r2, [r3, #0]
 800b064:	1e2b      	subs	r3, r5, #0
 800b066:	bfb9      	ittee	lt
 800b068:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b06c:	9305      	strlt	r3, [sp, #20]
 800b06e:	2300      	movge	r3, #0
 800b070:	6033      	strge	r3, [r6, #0]
 800b072:	9f05      	ldr	r7, [sp, #20]
 800b074:	4b9a      	ldr	r3, [pc, #616]	@ (800b2e0 <_dtoa_r+0x2d8>)
 800b076:	bfbc      	itt	lt
 800b078:	2201      	movlt	r2, #1
 800b07a:	6032      	strlt	r2, [r6, #0]
 800b07c:	43bb      	bics	r3, r7
 800b07e:	d112      	bne.n	800b0a6 <_dtoa_r+0x9e>
 800b080:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b082:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b086:	6013      	str	r3, [r2, #0]
 800b088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b08c:	4323      	orrs	r3, r4
 800b08e:	f000 855a 	beq.w	800bb46 <_dtoa_r+0xb3e>
 800b092:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b094:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b2f4 <_dtoa_r+0x2ec>
 800b098:	2b00      	cmp	r3, #0
 800b09a:	f000 855c 	beq.w	800bb56 <_dtoa_r+0xb4e>
 800b09e:	f10a 0303 	add.w	r3, sl, #3
 800b0a2:	f000 bd56 	b.w	800bb52 <_dtoa_r+0xb4a>
 800b0a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	ec51 0b17 	vmov	r0, r1, d7
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b0b6:	f7f5 fd2f 	bl	8000b18 <__aeabi_dcmpeq>
 800b0ba:	4680      	mov	r8, r0
 800b0bc:	b158      	cbz	r0, 800b0d6 <_dtoa_r+0xce>
 800b0be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	6013      	str	r3, [r2, #0]
 800b0c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b0c6:	b113      	cbz	r3, 800b0ce <_dtoa_r+0xc6>
 800b0c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b0ca:	4b86      	ldr	r3, [pc, #536]	@ (800b2e4 <_dtoa_r+0x2dc>)
 800b0cc:	6013      	str	r3, [r2, #0]
 800b0ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b2f8 <_dtoa_r+0x2f0>
 800b0d2:	f000 bd40 	b.w	800bb56 <_dtoa_r+0xb4e>
 800b0d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b0da:	aa14      	add	r2, sp, #80	@ 0x50
 800b0dc:	a915      	add	r1, sp, #84	@ 0x54
 800b0de:	4648      	mov	r0, r9
 800b0e0:	f001 fa3e 	bl	800c560 <__d2b>
 800b0e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b0e8:	9002      	str	r0, [sp, #8]
 800b0ea:	2e00      	cmp	r6, #0
 800b0ec:	d078      	beq.n	800b1e0 <_dtoa_r+0x1d8>
 800b0ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b0f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b0f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b0fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b100:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b104:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b108:	4619      	mov	r1, r3
 800b10a:	2200      	movs	r2, #0
 800b10c:	4b76      	ldr	r3, [pc, #472]	@ (800b2e8 <_dtoa_r+0x2e0>)
 800b10e:	f7f5 f8e3 	bl	80002d8 <__aeabi_dsub>
 800b112:	a36b      	add	r3, pc, #428	@ (adr r3, 800b2c0 <_dtoa_r+0x2b8>)
 800b114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b118:	f7f5 fa96 	bl	8000648 <__aeabi_dmul>
 800b11c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b2c8 <_dtoa_r+0x2c0>)
 800b11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b122:	f7f5 f8db 	bl	80002dc <__adddf3>
 800b126:	4604      	mov	r4, r0
 800b128:	4630      	mov	r0, r6
 800b12a:	460d      	mov	r5, r1
 800b12c:	f7f5 fa22 	bl	8000574 <__aeabi_i2d>
 800b130:	a367      	add	r3, pc, #412	@ (adr r3, 800b2d0 <_dtoa_r+0x2c8>)
 800b132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b136:	f7f5 fa87 	bl	8000648 <__aeabi_dmul>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4620      	mov	r0, r4
 800b140:	4629      	mov	r1, r5
 800b142:	f7f5 f8cb 	bl	80002dc <__adddf3>
 800b146:	4604      	mov	r4, r0
 800b148:	460d      	mov	r5, r1
 800b14a:	f7f5 fd2d 	bl	8000ba8 <__aeabi_d2iz>
 800b14e:	2200      	movs	r2, #0
 800b150:	4607      	mov	r7, r0
 800b152:	2300      	movs	r3, #0
 800b154:	4620      	mov	r0, r4
 800b156:	4629      	mov	r1, r5
 800b158:	f7f5 fce8 	bl	8000b2c <__aeabi_dcmplt>
 800b15c:	b140      	cbz	r0, 800b170 <_dtoa_r+0x168>
 800b15e:	4638      	mov	r0, r7
 800b160:	f7f5 fa08 	bl	8000574 <__aeabi_i2d>
 800b164:	4622      	mov	r2, r4
 800b166:	462b      	mov	r3, r5
 800b168:	f7f5 fcd6 	bl	8000b18 <__aeabi_dcmpeq>
 800b16c:	b900      	cbnz	r0, 800b170 <_dtoa_r+0x168>
 800b16e:	3f01      	subs	r7, #1
 800b170:	2f16      	cmp	r7, #22
 800b172:	d852      	bhi.n	800b21a <_dtoa_r+0x212>
 800b174:	4b5d      	ldr	r3, [pc, #372]	@ (800b2ec <_dtoa_r+0x2e4>)
 800b176:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b17e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b182:	f7f5 fcd3 	bl	8000b2c <__aeabi_dcmplt>
 800b186:	2800      	cmp	r0, #0
 800b188:	d049      	beq.n	800b21e <_dtoa_r+0x216>
 800b18a:	3f01      	subs	r7, #1
 800b18c:	2300      	movs	r3, #0
 800b18e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b190:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b192:	1b9b      	subs	r3, r3, r6
 800b194:	1e5a      	subs	r2, r3, #1
 800b196:	bf45      	ittet	mi
 800b198:	f1c3 0301 	rsbmi	r3, r3, #1
 800b19c:	9300      	strmi	r3, [sp, #0]
 800b19e:	2300      	movpl	r3, #0
 800b1a0:	2300      	movmi	r3, #0
 800b1a2:	9206      	str	r2, [sp, #24]
 800b1a4:	bf54      	ite	pl
 800b1a6:	9300      	strpl	r3, [sp, #0]
 800b1a8:	9306      	strmi	r3, [sp, #24]
 800b1aa:	2f00      	cmp	r7, #0
 800b1ac:	db39      	blt.n	800b222 <_dtoa_r+0x21a>
 800b1ae:	9b06      	ldr	r3, [sp, #24]
 800b1b0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b1b2:	443b      	add	r3, r7
 800b1b4:	9306      	str	r3, [sp, #24]
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	9308      	str	r3, [sp, #32]
 800b1ba:	9b07      	ldr	r3, [sp, #28]
 800b1bc:	2b09      	cmp	r3, #9
 800b1be:	d863      	bhi.n	800b288 <_dtoa_r+0x280>
 800b1c0:	2b05      	cmp	r3, #5
 800b1c2:	bfc4      	itt	gt
 800b1c4:	3b04      	subgt	r3, #4
 800b1c6:	9307      	strgt	r3, [sp, #28]
 800b1c8:	9b07      	ldr	r3, [sp, #28]
 800b1ca:	f1a3 0302 	sub.w	r3, r3, #2
 800b1ce:	bfcc      	ite	gt
 800b1d0:	2400      	movgt	r4, #0
 800b1d2:	2401      	movle	r4, #1
 800b1d4:	2b03      	cmp	r3, #3
 800b1d6:	d863      	bhi.n	800b2a0 <_dtoa_r+0x298>
 800b1d8:	e8df f003 	tbb	[pc, r3]
 800b1dc:	2b375452 	.word	0x2b375452
 800b1e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b1e4:	441e      	add	r6, r3
 800b1e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b1ea:	2b20      	cmp	r3, #32
 800b1ec:	bfc1      	itttt	gt
 800b1ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b1f2:	409f      	lslgt	r7, r3
 800b1f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b1f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b1fc:	bfd6      	itet	le
 800b1fe:	f1c3 0320 	rsble	r3, r3, #32
 800b202:	ea47 0003 	orrgt.w	r0, r7, r3
 800b206:	fa04 f003 	lslle.w	r0, r4, r3
 800b20a:	f7f5 f9a3 	bl	8000554 <__aeabi_ui2d>
 800b20e:	2201      	movs	r2, #1
 800b210:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b214:	3e01      	subs	r6, #1
 800b216:	9212      	str	r2, [sp, #72]	@ 0x48
 800b218:	e776      	b.n	800b108 <_dtoa_r+0x100>
 800b21a:	2301      	movs	r3, #1
 800b21c:	e7b7      	b.n	800b18e <_dtoa_r+0x186>
 800b21e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b220:	e7b6      	b.n	800b190 <_dtoa_r+0x188>
 800b222:	9b00      	ldr	r3, [sp, #0]
 800b224:	1bdb      	subs	r3, r3, r7
 800b226:	9300      	str	r3, [sp, #0]
 800b228:	427b      	negs	r3, r7
 800b22a:	9308      	str	r3, [sp, #32]
 800b22c:	2300      	movs	r3, #0
 800b22e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b230:	e7c3      	b.n	800b1ba <_dtoa_r+0x1b2>
 800b232:	2301      	movs	r3, #1
 800b234:	9309      	str	r3, [sp, #36]	@ 0x24
 800b236:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b238:	eb07 0b03 	add.w	fp, r7, r3
 800b23c:	f10b 0301 	add.w	r3, fp, #1
 800b240:	2b01      	cmp	r3, #1
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	bfb8      	it	lt
 800b246:	2301      	movlt	r3, #1
 800b248:	e006      	b.n	800b258 <_dtoa_r+0x250>
 800b24a:	2301      	movs	r3, #1
 800b24c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b24e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b250:	2b00      	cmp	r3, #0
 800b252:	dd28      	ble.n	800b2a6 <_dtoa_r+0x29e>
 800b254:	469b      	mov	fp, r3
 800b256:	9303      	str	r3, [sp, #12]
 800b258:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b25c:	2100      	movs	r1, #0
 800b25e:	2204      	movs	r2, #4
 800b260:	f102 0514 	add.w	r5, r2, #20
 800b264:	429d      	cmp	r5, r3
 800b266:	d926      	bls.n	800b2b6 <_dtoa_r+0x2ae>
 800b268:	6041      	str	r1, [r0, #4]
 800b26a:	4648      	mov	r0, r9
 800b26c:	f000 fd9c 	bl	800bda8 <_Balloc>
 800b270:	4682      	mov	sl, r0
 800b272:	2800      	cmp	r0, #0
 800b274:	d142      	bne.n	800b2fc <_dtoa_r+0x2f4>
 800b276:	4b1e      	ldr	r3, [pc, #120]	@ (800b2f0 <_dtoa_r+0x2e8>)
 800b278:	4602      	mov	r2, r0
 800b27a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b27e:	e6da      	b.n	800b036 <_dtoa_r+0x2e>
 800b280:	2300      	movs	r3, #0
 800b282:	e7e3      	b.n	800b24c <_dtoa_r+0x244>
 800b284:	2300      	movs	r3, #0
 800b286:	e7d5      	b.n	800b234 <_dtoa_r+0x22c>
 800b288:	2401      	movs	r4, #1
 800b28a:	2300      	movs	r3, #0
 800b28c:	9307      	str	r3, [sp, #28]
 800b28e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b290:	f04f 3bff 	mov.w	fp, #4294967295
 800b294:	2200      	movs	r2, #0
 800b296:	f8cd b00c 	str.w	fp, [sp, #12]
 800b29a:	2312      	movs	r3, #18
 800b29c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b29e:	e7db      	b.n	800b258 <_dtoa_r+0x250>
 800b2a0:	2301      	movs	r3, #1
 800b2a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2a4:	e7f4      	b.n	800b290 <_dtoa_r+0x288>
 800b2a6:	f04f 0b01 	mov.w	fp, #1
 800b2aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800b2ae:	465b      	mov	r3, fp
 800b2b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b2b4:	e7d0      	b.n	800b258 <_dtoa_r+0x250>
 800b2b6:	3101      	adds	r1, #1
 800b2b8:	0052      	lsls	r2, r2, #1
 800b2ba:	e7d1      	b.n	800b260 <_dtoa_r+0x258>
 800b2bc:	f3af 8000 	nop.w
 800b2c0:	636f4361 	.word	0x636f4361
 800b2c4:	3fd287a7 	.word	0x3fd287a7
 800b2c8:	8b60c8b3 	.word	0x8b60c8b3
 800b2cc:	3fc68a28 	.word	0x3fc68a28
 800b2d0:	509f79fb 	.word	0x509f79fb
 800b2d4:	3fd34413 	.word	0x3fd34413
 800b2d8:	0800e856 	.word	0x0800e856
 800b2dc:	0800e86d 	.word	0x0800e86d
 800b2e0:	7ff00000 	.word	0x7ff00000
 800b2e4:	0800e821 	.word	0x0800e821
 800b2e8:	3ff80000 	.word	0x3ff80000
 800b2ec:	0800ea20 	.word	0x0800ea20
 800b2f0:	0800e8c5 	.word	0x0800e8c5
 800b2f4:	0800e852 	.word	0x0800e852
 800b2f8:	0800e820 	.word	0x0800e820
 800b2fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b300:	6018      	str	r0, [r3, #0]
 800b302:	9b03      	ldr	r3, [sp, #12]
 800b304:	2b0e      	cmp	r3, #14
 800b306:	f200 80a1 	bhi.w	800b44c <_dtoa_r+0x444>
 800b30a:	2c00      	cmp	r4, #0
 800b30c:	f000 809e 	beq.w	800b44c <_dtoa_r+0x444>
 800b310:	2f00      	cmp	r7, #0
 800b312:	dd33      	ble.n	800b37c <_dtoa_r+0x374>
 800b314:	4b9c      	ldr	r3, [pc, #624]	@ (800b588 <_dtoa_r+0x580>)
 800b316:	f007 020f 	and.w	r2, r7, #15
 800b31a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b31e:	ed93 7b00 	vldr	d7, [r3]
 800b322:	05f8      	lsls	r0, r7, #23
 800b324:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b32c:	d516      	bpl.n	800b35c <_dtoa_r+0x354>
 800b32e:	4b97      	ldr	r3, [pc, #604]	@ (800b58c <_dtoa_r+0x584>)
 800b330:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b338:	f7f5 fab0 	bl	800089c <__aeabi_ddiv>
 800b33c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b340:	f004 040f 	and.w	r4, r4, #15
 800b344:	2603      	movs	r6, #3
 800b346:	4d91      	ldr	r5, [pc, #580]	@ (800b58c <_dtoa_r+0x584>)
 800b348:	b954      	cbnz	r4, 800b360 <_dtoa_r+0x358>
 800b34a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b352:	f7f5 faa3 	bl	800089c <__aeabi_ddiv>
 800b356:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b35a:	e028      	b.n	800b3ae <_dtoa_r+0x3a6>
 800b35c:	2602      	movs	r6, #2
 800b35e:	e7f2      	b.n	800b346 <_dtoa_r+0x33e>
 800b360:	07e1      	lsls	r1, r4, #31
 800b362:	d508      	bpl.n	800b376 <_dtoa_r+0x36e>
 800b364:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b36c:	f7f5 f96c 	bl	8000648 <__aeabi_dmul>
 800b370:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b374:	3601      	adds	r6, #1
 800b376:	1064      	asrs	r4, r4, #1
 800b378:	3508      	adds	r5, #8
 800b37a:	e7e5      	b.n	800b348 <_dtoa_r+0x340>
 800b37c:	f000 80af 	beq.w	800b4de <_dtoa_r+0x4d6>
 800b380:	427c      	negs	r4, r7
 800b382:	4b81      	ldr	r3, [pc, #516]	@ (800b588 <_dtoa_r+0x580>)
 800b384:	4d81      	ldr	r5, [pc, #516]	@ (800b58c <_dtoa_r+0x584>)
 800b386:	f004 020f 	and.w	r2, r4, #15
 800b38a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b392:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b396:	f7f5 f957 	bl	8000648 <__aeabi_dmul>
 800b39a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b39e:	1124      	asrs	r4, r4, #4
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	2602      	movs	r6, #2
 800b3a4:	2c00      	cmp	r4, #0
 800b3a6:	f040 808f 	bne.w	800b4c8 <_dtoa_r+0x4c0>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1d3      	bne.n	800b356 <_dtoa_r+0x34e>
 800b3ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	f000 8094 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3ba:	4b75      	ldr	r3, [pc, #468]	@ (800b590 <_dtoa_r+0x588>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	4620      	mov	r0, r4
 800b3c0:	4629      	mov	r1, r5
 800b3c2:	f7f5 fbb3 	bl	8000b2c <__aeabi_dcmplt>
 800b3c6:	2800      	cmp	r0, #0
 800b3c8:	f000 808b 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3cc:	9b03      	ldr	r3, [sp, #12]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f000 8087 	beq.w	800b4e2 <_dtoa_r+0x4da>
 800b3d4:	f1bb 0f00 	cmp.w	fp, #0
 800b3d8:	dd34      	ble.n	800b444 <_dtoa_r+0x43c>
 800b3da:	4620      	mov	r0, r4
 800b3dc:	4b6d      	ldr	r3, [pc, #436]	@ (800b594 <_dtoa_r+0x58c>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7f5 f931 	bl	8000648 <__aeabi_dmul>
 800b3e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b3ea:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3ee:	3601      	adds	r6, #1
 800b3f0:	465c      	mov	r4, fp
 800b3f2:	4630      	mov	r0, r6
 800b3f4:	f7f5 f8be 	bl	8000574 <__aeabi_i2d>
 800b3f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3fc:	f7f5 f924 	bl	8000648 <__aeabi_dmul>
 800b400:	4b65      	ldr	r3, [pc, #404]	@ (800b598 <_dtoa_r+0x590>)
 800b402:	2200      	movs	r2, #0
 800b404:	f7f4 ff6a 	bl	80002dc <__adddf3>
 800b408:	4605      	mov	r5, r0
 800b40a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b40e:	2c00      	cmp	r4, #0
 800b410:	d16a      	bne.n	800b4e8 <_dtoa_r+0x4e0>
 800b412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b416:	4b61      	ldr	r3, [pc, #388]	@ (800b59c <_dtoa_r+0x594>)
 800b418:	2200      	movs	r2, #0
 800b41a:	f7f4 ff5d 	bl	80002d8 <__aeabi_dsub>
 800b41e:	4602      	mov	r2, r0
 800b420:	460b      	mov	r3, r1
 800b422:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b426:	462a      	mov	r2, r5
 800b428:	4633      	mov	r3, r6
 800b42a:	f7f5 fb9d 	bl	8000b68 <__aeabi_dcmpgt>
 800b42e:	2800      	cmp	r0, #0
 800b430:	f040 8298 	bne.w	800b964 <_dtoa_r+0x95c>
 800b434:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b438:	462a      	mov	r2, r5
 800b43a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b43e:	f7f5 fb75 	bl	8000b2c <__aeabi_dcmplt>
 800b442:	bb38      	cbnz	r0, 800b494 <_dtoa_r+0x48c>
 800b444:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b448:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b44c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f2c0 8157 	blt.w	800b702 <_dtoa_r+0x6fa>
 800b454:	2f0e      	cmp	r7, #14
 800b456:	f300 8154 	bgt.w	800b702 <_dtoa_r+0x6fa>
 800b45a:	4b4b      	ldr	r3, [pc, #300]	@ (800b588 <_dtoa_r+0x580>)
 800b45c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b460:	ed93 7b00 	vldr	d7, [r3]
 800b464:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b466:	2b00      	cmp	r3, #0
 800b468:	ed8d 7b00 	vstr	d7, [sp]
 800b46c:	f280 80e5 	bge.w	800b63a <_dtoa_r+0x632>
 800b470:	9b03      	ldr	r3, [sp, #12]
 800b472:	2b00      	cmp	r3, #0
 800b474:	f300 80e1 	bgt.w	800b63a <_dtoa_r+0x632>
 800b478:	d10c      	bne.n	800b494 <_dtoa_r+0x48c>
 800b47a:	4b48      	ldr	r3, [pc, #288]	@ (800b59c <_dtoa_r+0x594>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	ec51 0b17 	vmov	r0, r1, d7
 800b482:	f7f5 f8e1 	bl	8000648 <__aeabi_dmul>
 800b486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b48a:	f7f5 fb63 	bl	8000b54 <__aeabi_dcmpge>
 800b48e:	2800      	cmp	r0, #0
 800b490:	f000 8266 	beq.w	800b960 <_dtoa_r+0x958>
 800b494:	2400      	movs	r4, #0
 800b496:	4625      	mov	r5, r4
 800b498:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b49a:	4656      	mov	r6, sl
 800b49c:	ea6f 0803 	mvn.w	r8, r3
 800b4a0:	2700      	movs	r7, #0
 800b4a2:	4621      	mov	r1, r4
 800b4a4:	4648      	mov	r0, r9
 800b4a6:	f000 fcbf 	bl	800be28 <_Bfree>
 800b4aa:	2d00      	cmp	r5, #0
 800b4ac:	f000 80bd 	beq.w	800b62a <_dtoa_r+0x622>
 800b4b0:	b12f      	cbz	r7, 800b4be <_dtoa_r+0x4b6>
 800b4b2:	42af      	cmp	r7, r5
 800b4b4:	d003      	beq.n	800b4be <_dtoa_r+0x4b6>
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	4648      	mov	r0, r9
 800b4ba:	f000 fcb5 	bl	800be28 <_Bfree>
 800b4be:	4629      	mov	r1, r5
 800b4c0:	4648      	mov	r0, r9
 800b4c2:	f000 fcb1 	bl	800be28 <_Bfree>
 800b4c6:	e0b0      	b.n	800b62a <_dtoa_r+0x622>
 800b4c8:	07e2      	lsls	r2, r4, #31
 800b4ca:	d505      	bpl.n	800b4d8 <_dtoa_r+0x4d0>
 800b4cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4d0:	f7f5 f8ba 	bl	8000648 <__aeabi_dmul>
 800b4d4:	3601      	adds	r6, #1
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	1064      	asrs	r4, r4, #1
 800b4da:	3508      	adds	r5, #8
 800b4dc:	e762      	b.n	800b3a4 <_dtoa_r+0x39c>
 800b4de:	2602      	movs	r6, #2
 800b4e0:	e765      	b.n	800b3ae <_dtoa_r+0x3a6>
 800b4e2:	9c03      	ldr	r4, [sp, #12]
 800b4e4:	46b8      	mov	r8, r7
 800b4e6:	e784      	b.n	800b3f2 <_dtoa_r+0x3ea>
 800b4e8:	4b27      	ldr	r3, [pc, #156]	@ (800b588 <_dtoa_r+0x580>)
 800b4ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b4ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b4f4:	4454      	add	r4, sl
 800b4f6:	2900      	cmp	r1, #0
 800b4f8:	d054      	beq.n	800b5a4 <_dtoa_r+0x59c>
 800b4fa:	4929      	ldr	r1, [pc, #164]	@ (800b5a0 <_dtoa_r+0x598>)
 800b4fc:	2000      	movs	r0, #0
 800b4fe:	f7f5 f9cd 	bl	800089c <__aeabi_ddiv>
 800b502:	4633      	mov	r3, r6
 800b504:	462a      	mov	r2, r5
 800b506:	f7f4 fee7 	bl	80002d8 <__aeabi_dsub>
 800b50a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b50e:	4656      	mov	r6, sl
 800b510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b514:	f7f5 fb48 	bl	8000ba8 <__aeabi_d2iz>
 800b518:	4605      	mov	r5, r0
 800b51a:	f7f5 f82b 	bl	8000574 <__aeabi_i2d>
 800b51e:	4602      	mov	r2, r0
 800b520:	460b      	mov	r3, r1
 800b522:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b526:	f7f4 fed7 	bl	80002d8 <__aeabi_dsub>
 800b52a:	3530      	adds	r5, #48	@ 0x30
 800b52c:	4602      	mov	r2, r0
 800b52e:	460b      	mov	r3, r1
 800b530:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b534:	f806 5b01 	strb.w	r5, [r6], #1
 800b538:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b53c:	f7f5 faf6 	bl	8000b2c <__aeabi_dcmplt>
 800b540:	2800      	cmp	r0, #0
 800b542:	d172      	bne.n	800b62a <_dtoa_r+0x622>
 800b544:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b548:	4911      	ldr	r1, [pc, #68]	@ (800b590 <_dtoa_r+0x588>)
 800b54a:	2000      	movs	r0, #0
 800b54c:	f7f4 fec4 	bl	80002d8 <__aeabi_dsub>
 800b550:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b554:	f7f5 faea 	bl	8000b2c <__aeabi_dcmplt>
 800b558:	2800      	cmp	r0, #0
 800b55a:	f040 80b4 	bne.w	800b6c6 <_dtoa_r+0x6be>
 800b55e:	42a6      	cmp	r6, r4
 800b560:	f43f af70 	beq.w	800b444 <_dtoa_r+0x43c>
 800b564:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b568:	4b0a      	ldr	r3, [pc, #40]	@ (800b594 <_dtoa_r+0x58c>)
 800b56a:	2200      	movs	r2, #0
 800b56c:	f7f5 f86c 	bl	8000648 <__aeabi_dmul>
 800b570:	4b08      	ldr	r3, [pc, #32]	@ (800b594 <_dtoa_r+0x58c>)
 800b572:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b576:	2200      	movs	r2, #0
 800b578:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b57c:	f7f5 f864 	bl	8000648 <__aeabi_dmul>
 800b580:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b584:	e7c4      	b.n	800b510 <_dtoa_r+0x508>
 800b586:	bf00      	nop
 800b588:	0800ea20 	.word	0x0800ea20
 800b58c:	0800e9f8 	.word	0x0800e9f8
 800b590:	3ff00000 	.word	0x3ff00000
 800b594:	40240000 	.word	0x40240000
 800b598:	401c0000 	.word	0x401c0000
 800b59c:	40140000 	.word	0x40140000
 800b5a0:	3fe00000 	.word	0x3fe00000
 800b5a4:	4631      	mov	r1, r6
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	f7f5 f84e 	bl	8000648 <__aeabi_dmul>
 800b5ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b5b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b5b2:	4656      	mov	r6, sl
 800b5b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5b8:	f7f5 faf6 	bl	8000ba8 <__aeabi_d2iz>
 800b5bc:	4605      	mov	r5, r0
 800b5be:	f7f4 ffd9 	bl	8000574 <__aeabi_i2d>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	460b      	mov	r3, r1
 800b5c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ca:	f7f4 fe85 	bl	80002d8 <__aeabi_dsub>
 800b5ce:	3530      	adds	r5, #48	@ 0x30
 800b5d0:	f806 5b01 	strb.w	r5, [r6], #1
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	42a6      	cmp	r6, r4
 800b5da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5de:	f04f 0200 	mov.w	r2, #0
 800b5e2:	d124      	bne.n	800b62e <_dtoa_r+0x626>
 800b5e4:	4baf      	ldr	r3, [pc, #700]	@ (800b8a4 <_dtoa_r+0x89c>)
 800b5e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b5ea:	f7f4 fe77 	bl	80002dc <__adddf3>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	460b      	mov	r3, r1
 800b5f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5f6:	f7f5 fab7 	bl	8000b68 <__aeabi_dcmpgt>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d163      	bne.n	800b6c6 <_dtoa_r+0x6be>
 800b5fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b602:	49a8      	ldr	r1, [pc, #672]	@ (800b8a4 <_dtoa_r+0x89c>)
 800b604:	2000      	movs	r0, #0
 800b606:	f7f4 fe67 	bl	80002d8 <__aeabi_dsub>
 800b60a:	4602      	mov	r2, r0
 800b60c:	460b      	mov	r3, r1
 800b60e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b612:	f7f5 fa8b 	bl	8000b2c <__aeabi_dcmplt>
 800b616:	2800      	cmp	r0, #0
 800b618:	f43f af14 	beq.w	800b444 <_dtoa_r+0x43c>
 800b61c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b61e:	1e73      	subs	r3, r6, #1
 800b620:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b622:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b626:	2b30      	cmp	r3, #48	@ 0x30
 800b628:	d0f8      	beq.n	800b61c <_dtoa_r+0x614>
 800b62a:	4647      	mov	r7, r8
 800b62c:	e03b      	b.n	800b6a6 <_dtoa_r+0x69e>
 800b62e:	4b9e      	ldr	r3, [pc, #632]	@ (800b8a8 <_dtoa_r+0x8a0>)
 800b630:	f7f5 f80a 	bl	8000648 <__aeabi_dmul>
 800b634:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b638:	e7bc      	b.n	800b5b4 <_dtoa_r+0x5ac>
 800b63a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b63e:	4656      	mov	r6, sl
 800b640:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b644:	4620      	mov	r0, r4
 800b646:	4629      	mov	r1, r5
 800b648:	f7f5 f928 	bl	800089c <__aeabi_ddiv>
 800b64c:	f7f5 faac 	bl	8000ba8 <__aeabi_d2iz>
 800b650:	4680      	mov	r8, r0
 800b652:	f7f4 ff8f 	bl	8000574 <__aeabi_i2d>
 800b656:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b65a:	f7f4 fff5 	bl	8000648 <__aeabi_dmul>
 800b65e:	4602      	mov	r2, r0
 800b660:	460b      	mov	r3, r1
 800b662:	4620      	mov	r0, r4
 800b664:	4629      	mov	r1, r5
 800b666:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b66a:	f7f4 fe35 	bl	80002d8 <__aeabi_dsub>
 800b66e:	f806 4b01 	strb.w	r4, [r6], #1
 800b672:	9d03      	ldr	r5, [sp, #12]
 800b674:	eba6 040a 	sub.w	r4, r6, sl
 800b678:	42a5      	cmp	r5, r4
 800b67a:	4602      	mov	r2, r0
 800b67c:	460b      	mov	r3, r1
 800b67e:	d133      	bne.n	800b6e8 <_dtoa_r+0x6e0>
 800b680:	f7f4 fe2c 	bl	80002dc <__adddf3>
 800b684:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b688:	4604      	mov	r4, r0
 800b68a:	460d      	mov	r5, r1
 800b68c:	f7f5 fa6c 	bl	8000b68 <__aeabi_dcmpgt>
 800b690:	b9c0      	cbnz	r0, 800b6c4 <_dtoa_r+0x6bc>
 800b692:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b696:	4620      	mov	r0, r4
 800b698:	4629      	mov	r1, r5
 800b69a:	f7f5 fa3d 	bl	8000b18 <__aeabi_dcmpeq>
 800b69e:	b110      	cbz	r0, 800b6a6 <_dtoa_r+0x69e>
 800b6a0:	f018 0f01 	tst.w	r8, #1
 800b6a4:	d10e      	bne.n	800b6c4 <_dtoa_r+0x6bc>
 800b6a6:	9902      	ldr	r1, [sp, #8]
 800b6a8:	4648      	mov	r0, r9
 800b6aa:	f000 fbbd 	bl	800be28 <_Bfree>
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	7033      	strb	r3, [r6, #0]
 800b6b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b6b4:	3701      	adds	r7, #1
 800b6b6:	601f      	str	r7, [r3, #0]
 800b6b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	f000 824b 	beq.w	800bb56 <_dtoa_r+0xb4e>
 800b6c0:	601e      	str	r6, [r3, #0]
 800b6c2:	e248      	b.n	800bb56 <_dtoa_r+0xb4e>
 800b6c4:	46b8      	mov	r8, r7
 800b6c6:	4633      	mov	r3, r6
 800b6c8:	461e      	mov	r6, r3
 800b6ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6ce:	2a39      	cmp	r2, #57	@ 0x39
 800b6d0:	d106      	bne.n	800b6e0 <_dtoa_r+0x6d8>
 800b6d2:	459a      	cmp	sl, r3
 800b6d4:	d1f8      	bne.n	800b6c8 <_dtoa_r+0x6c0>
 800b6d6:	2230      	movs	r2, #48	@ 0x30
 800b6d8:	f108 0801 	add.w	r8, r8, #1
 800b6dc:	f88a 2000 	strb.w	r2, [sl]
 800b6e0:	781a      	ldrb	r2, [r3, #0]
 800b6e2:	3201      	adds	r2, #1
 800b6e4:	701a      	strb	r2, [r3, #0]
 800b6e6:	e7a0      	b.n	800b62a <_dtoa_r+0x622>
 800b6e8:	4b6f      	ldr	r3, [pc, #444]	@ (800b8a8 <_dtoa_r+0x8a0>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f7f4 ffac 	bl	8000648 <__aeabi_dmul>
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	4604      	mov	r4, r0
 800b6f6:	460d      	mov	r5, r1
 800b6f8:	f7f5 fa0e 	bl	8000b18 <__aeabi_dcmpeq>
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	d09f      	beq.n	800b640 <_dtoa_r+0x638>
 800b700:	e7d1      	b.n	800b6a6 <_dtoa_r+0x69e>
 800b702:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b704:	2a00      	cmp	r2, #0
 800b706:	f000 80ea 	beq.w	800b8de <_dtoa_r+0x8d6>
 800b70a:	9a07      	ldr	r2, [sp, #28]
 800b70c:	2a01      	cmp	r2, #1
 800b70e:	f300 80cd 	bgt.w	800b8ac <_dtoa_r+0x8a4>
 800b712:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b714:	2a00      	cmp	r2, #0
 800b716:	f000 80c1 	beq.w	800b89c <_dtoa_r+0x894>
 800b71a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b71e:	9c08      	ldr	r4, [sp, #32]
 800b720:	9e00      	ldr	r6, [sp, #0]
 800b722:	9a00      	ldr	r2, [sp, #0]
 800b724:	441a      	add	r2, r3
 800b726:	9200      	str	r2, [sp, #0]
 800b728:	9a06      	ldr	r2, [sp, #24]
 800b72a:	2101      	movs	r1, #1
 800b72c:	441a      	add	r2, r3
 800b72e:	4648      	mov	r0, r9
 800b730:	9206      	str	r2, [sp, #24]
 800b732:	f000 fc77 	bl	800c024 <__i2b>
 800b736:	4605      	mov	r5, r0
 800b738:	b166      	cbz	r6, 800b754 <_dtoa_r+0x74c>
 800b73a:	9b06      	ldr	r3, [sp, #24]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	dd09      	ble.n	800b754 <_dtoa_r+0x74c>
 800b740:	42b3      	cmp	r3, r6
 800b742:	9a00      	ldr	r2, [sp, #0]
 800b744:	bfa8      	it	ge
 800b746:	4633      	movge	r3, r6
 800b748:	1ad2      	subs	r2, r2, r3
 800b74a:	9200      	str	r2, [sp, #0]
 800b74c:	9a06      	ldr	r2, [sp, #24]
 800b74e:	1af6      	subs	r6, r6, r3
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	9306      	str	r3, [sp, #24]
 800b754:	9b08      	ldr	r3, [sp, #32]
 800b756:	b30b      	cbz	r3, 800b79c <_dtoa_r+0x794>
 800b758:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	f000 80c6 	beq.w	800b8ec <_dtoa_r+0x8e4>
 800b760:	2c00      	cmp	r4, #0
 800b762:	f000 80c0 	beq.w	800b8e6 <_dtoa_r+0x8de>
 800b766:	4629      	mov	r1, r5
 800b768:	4622      	mov	r2, r4
 800b76a:	4648      	mov	r0, r9
 800b76c:	f000 fd12 	bl	800c194 <__pow5mult>
 800b770:	9a02      	ldr	r2, [sp, #8]
 800b772:	4601      	mov	r1, r0
 800b774:	4605      	mov	r5, r0
 800b776:	4648      	mov	r0, r9
 800b778:	f000 fc6a 	bl	800c050 <__multiply>
 800b77c:	9902      	ldr	r1, [sp, #8]
 800b77e:	4680      	mov	r8, r0
 800b780:	4648      	mov	r0, r9
 800b782:	f000 fb51 	bl	800be28 <_Bfree>
 800b786:	9b08      	ldr	r3, [sp, #32]
 800b788:	1b1b      	subs	r3, r3, r4
 800b78a:	9308      	str	r3, [sp, #32]
 800b78c:	f000 80b1 	beq.w	800b8f2 <_dtoa_r+0x8ea>
 800b790:	9a08      	ldr	r2, [sp, #32]
 800b792:	4641      	mov	r1, r8
 800b794:	4648      	mov	r0, r9
 800b796:	f000 fcfd 	bl	800c194 <__pow5mult>
 800b79a:	9002      	str	r0, [sp, #8]
 800b79c:	2101      	movs	r1, #1
 800b79e:	4648      	mov	r0, r9
 800b7a0:	f000 fc40 	bl	800c024 <__i2b>
 800b7a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7a6:	4604      	mov	r4, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	f000 81d8 	beq.w	800bb5e <_dtoa_r+0xb56>
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	4601      	mov	r1, r0
 800b7b2:	4648      	mov	r0, r9
 800b7b4:	f000 fcee 	bl	800c194 <__pow5mult>
 800b7b8:	9b07      	ldr	r3, [sp, #28]
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	4604      	mov	r4, r0
 800b7be:	f300 809f 	bgt.w	800b900 <_dtoa_r+0x8f8>
 800b7c2:	9b04      	ldr	r3, [sp, #16]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	f040 8097 	bne.w	800b8f8 <_dtoa_r+0x8f0>
 800b7ca:	9b05      	ldr	r3, [sp, #20]
 800b7cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f040 8093 	bne.w	800b8fc <_dtoa_r+0x8f4>
 800b7d6:	9b05      	ldr	r3, [sp, #20]
 800b7d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b7dc:	0d1b      	lsrs	r3, r3, #20
 800b7de:	051b      	lsls	r3, r3, #20
 800b7e0:	b133      	cbz	r3, 800b7f0 <_dtoa_r+0x7e8>
 800b7e2:	9b00      	ldr	r3, [sp, #0]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	9b06      	ldr	r3, [sp, #24]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	9306      	str	r3, [sp, #24]
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	9308      	str	r3, [sp, #32]
 800b7f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f000 81b8 	beq.w	800bb6a <_dtoa_r+0xb62>
 800b7fa:	6923      	ldr	r3, [r4, #16]
 800b7fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b800:	6918      	ldr	r0, [r3, #16]
 800b802:	f000 fbc3 	bl	800bf8c <__hi0bits>
 800b806:	f1c0 0020 	rsb	r0, r0, #32
 800b80a:	9b06      	ldr	r3, [sp, #24]
 800b80c:	4418      	add	r0, r3
 800b80e:	f010 001f 	ands.w	r0, r0, #31
 800b812:	f000 8082 	beq.w	800b91a <_dtoa_r+0x912>
 800b816:	f1c0 0320 	rsb	r3, r0, #32
 800b81a:	2b04      	cmp	r3, #4
 800b81c:	dd73      	ble.n	800b906 <_dtoa_r+0x8fe>
 800b81e:	9b00      	ldr	r3, [sp, #0]
 800b820:	f1c0 001c 	rsb	r0, r0, #28
 800b824:	4403      	add	r3, r0
 800b826:	9300      	str	r3, [sp, #0]
 800b828:	9b06      	ldr	r3, [sp, #24]
 800b82a:	4403      	add	r3, r0
 800b82c:	4406      	add	r6, r0
 800b82e:	9306      	str	r3, [sp, #24]
 800b830:	9b00      	ldr	r3, [sp, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	dd05      	ble.n	800b842 <_dtoa_r+0x83a>
 800b836:	9902      	ldr	r1, [sp, #8]
 800b838:	461a      	mov	r2, r3
 800b83a:	4648      	mov	r0, r9
 800b83c:	f000 fd04 	bl	800c248 <__lshift>
 800b840:	9002      	str	r0, [sp, #8]
 800b842:	9b06      	ldr	r3, [sp, #24]
 800b844:	2b00      	cmp	r3, #0
 800b846:	dd05      	ble.n	800b854 <_dtoa_r+0x84c>
 800b848:	4621      	mov	r1, r4
 800b84a:	461a      	mov	r2, r3
 800b84c:	4648      	mov	r0, r9
 800b84e:	f000 fcfb 	bl	800c248 <__lshift>
 800b852:	4604      	mov	r4, r0
 800b854:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b856:	2b00      	cmp	r3, #0
 800b858:	d061      	beq.n	800b91e <_dtoa_r+0x916>
 800b85a:	9802      	ldr	r0, [sp, #8]
 800b85c:	4621      	mov	r1, r4
 800b85e:	f000 fd5f 	bl	800c320 <__mcmp>
 800b862:	2800      	cmp	r0, #0
 800b864:	da5b      	bge.n	800b91e <_dtoa_r+0x916>
 800b866:	2300      	movs	r3, #0
 800b868:	9902      	ldr	r1, [sp, #8]
 800b86a:	220a      	movs	r2, #10
 800b86c:	4648      	mov	r0, r9
 800b86e:	f000 fafd 	bl	800be6c <__multadd>
 800b872:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b874:	9002      	str	r0, [sp, #8]
 800b876:	f107 38ff 	add.w	r8, r7, #4294967295
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	f000 8177 	beq.w	800bb6e <_dtoa_r+0xb66>
 800b880:	4629      	mov	r1, r5
 800b882:	2300      	movs	r3, #0
 800b884:	220a      	movs	r2, #10
 800b886:	4648      	mov	r0, r9
 800b888:	f000 faf0 	bl	800be6c <__multadd>
 800b88c:	f1bb 0f00 	cmp.w	fp, #0
 800b890:	4605      	mov	r5, r0
 800b892:	dc6f      	bgt.n	800b974 <_dtoa_r+0x96c>
 800b894:	9b07      	ldr	r3, [sp, #28]
 800b896:	2b02      	cmp	r3, #2
 800b898:	dc49      	bgt.n	800b92e <_dtoa_r+0x926>
 800b89a:	e06b      	b.n	800b974 <_dtoa_r+0x96c>
 800b89c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b89e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b8a2:	e73c      	b.n	800b71e <_dtoa_r+0x716>
 800b8a4:	3fe00000 	.word	0x3fe00000
 800b8a8:	40240000 	.word	0x40240000
 800b8ac:	9b03      	ldr	r3, [sp, #12]
 800b8ae:	1e5c      	subs	r4, r3, #1
 800b8b0:	9b08      	ldr	r3, [sp, #32]
 800b8b2:	42a3      	cmp	r3, r4
 800b8b4:	db09      	blt.n	800b8ca <_dtoa_r+0x8c2>
 800b8b6:	1b1c      	subs	r4, r3, r4
 800b8b8:	9b03      	ldr	r3, [sp, #12]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	f6bf af30 	bge.w	800b720 <_dtoa_r+0x718>
 800b8c0:	9b00      	ldr	r3, [sp, #0]
 800b8c2:	9a03      	ldr	r2, [sp, #12]
 800b8c4:	1a9e      	subs	r6, r3, r2
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	e72b      	b.n	800b722 <_dtoa_r+0x71a>
 800b8ca:	9b08      	ldr	r3, [sp, #32]
 800b8cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8ce:	9408      	str	r4, [sp, #32]
 800b8d0:	1ae3      	subs	r3, r4, r3
 800b8d2:	441a      	add	r2, r3
 800b8d4:	9e00      	ldr	r6, [sp, #0]
 800b8d6:	9b03      	ldr	r3, [sp, #12]
 800b8d8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b8da:	2400      	movs	r4, #0
 800b8dc:	e721      	b.n	800b722 <_dtoa_r+0x71a>
 800b8de:	9c08      	ldr	r4, [sp, #32]
 800b8e0:	9e00      	ldr	r6, [sp, #0]
 800b8e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b8e4:	e728      	b.n	800b738 <_dtoa_r+0x730>
 800b8e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b8ea:	e751      	b.n	800b790 <_dtoa_r+0x788>
 800b8ec:	9a08      	ldr	r2, [sp, #32]
 800b8ee:	9902      	ldr	r1, [sp, #8]
 800b8f0:	e750      	b.n	800b794 <_dtoa_r+0x78c>
 800b8f2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b8f6:	e751      	b.n	800b79c <_dtoa_r+0x794>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	e779      	b.n	800b7f0 <_dtoa_r+0x7e8>
 800b8fc:	9b04      	ldr	r3, [sp, #16]
 800b8fe:	e777      	b.n	800b7f0 <_dtoa_r+0x7e8>
 800b900:	2300      	movs	r3, #0
 800b902:	9308      	str	r3, [sp, #32]
 800b904:	e779      	b.n	800b7fa <_dtoa_r+0x7f2>
 800b906:	d093      	beq.n	800b830 <_dtoa_r+0x828>
 800b908:	9a00      	ldr	r2, [sp, #0]
 800b90a:	331c      	adds	r3, #28
 800b90c:	441a      	add	r2, r3
 800b90e:	9200      	str	r2, [sp, #0]
 800b910:	9a06      	ldr	r2, [sp, #24]
 800b912:	441a      	add	r2, r3
 800b914:	441e      	add	r6, r3
 800b916:	9206      	str	r2, [sp, #24]
 800b918:	e78a      	b.n	800b830 <_dtoa_r+0x828>
 800b91a:	4603      	mov	r3, r0
 800b91c:	e7f4      	b.n	800b908 <_dtoa_r+0x900>
 800b91e:	9b03      	ldr	r3, [sp, #12]
 800b920:	2b00      	cmp	r3, #0
 800b922:	46b8      	mov	r8, r7
 800b924:	dc20      	bgt.n	800b968 <_dtoa_r+0x960>
 800b926:	469b      	mov	fp, r3
 800b928:	9b07      	ldr	r3, [sp, #28]
 800b92a:	2b02      	cmp	r3, #2
 800b92c:	dd1e      	ble.n	800b96c <_dtoa_r+0x964>
 800b92e:	f1bb 0f00 	cmp.w	fp, #0
 800b932:	f47f adb1 	bne.w	800b498 <_dtoa_r+0x490>
 800b936:	4621      	mov	r1, r4
 800b938:	465b      	mov	r3, fp
 800b93a:	2205      	movs	r2, #5
 800b93c:	4648      	mov	r0, r9
 800b93e:	f000 fa95 	bl	800be6c <__multadd>
 800b942:	4601      	mov	r1, r0
 800b944:	4604      	mov	r4, r0
 800b946:	9802      	ldr	r0, [sp, #8]
 800b948:	f000 fcea 	bl	800c320 <__mcmp>
 800b94c:	2800      	cmp	r0, #0
 800b94e:	f77f ada3 	ble.w	800b498 <_dtoa_r+0x490>
 800b952:	4656      	mov	r6, sl
 800b954:	2331      	movs	r3, #49	@ 0x31
 800b956:	f806 3b01 	strb.w	r3, [r6], #1
 800b95a:	f108 0801 	add.w	r8, r8, #1
 800b95e:	e59f      	b.n	800b4a0 <_dtoa_r+0x498>
 800b960:	9c03      	ldr	r4, [sp, #12]
 800b962:	46b8      	mov	r8, r7
 800b964:	4625      	mov	r5, r4
 800b966:	e7f4      	b.n	800b952 <_dtoa_r+0x94a>
 800b968:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b96c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f000 8101 	beq.w	800bb76 <_dtoa_r+0xb6e>
 800b974:	2e00      	cmp	r6, #0
 800b976:	dd05      	ble.n	800b984 <_dtoa_r+0x97c>
 800b978:	4629      	mov	r1, r5
 800b97a:	4632      	mov	r2, r6
 800b97c:	4648      	mov	r0, r9
 800b97e:	f000 fc63 	bl	800c248 <__lshift>
 800b982:	4605      	mov	r5, r0
 800b984:	9b08      	ldr	r3, [sp, #32]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d05c      	beq.n	800ba44 <_dtoa_r+0xa3c>
 800b98a:	6869      	ldr	r1, [r5, #4]
 800b98c:	4648      	mov	r0, r9
 800b98e:	f000 fa0b 	bl	800bda8 <_Balloc>
 800b992:	4606      	mov	r6, r0
 800b994:	b928      	cbnz	r0, 800b9a2 <_dtoa_r+0x99a>
 800b996:	4b82      	ldr	r3, [pc, #520]	@ (800bba0 <_dtoa_r+0xb98>)
 800b998:	4602      	mov	r2, r0
 800b99a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b99e:	f7ff bb4a 	b.w	800b036 <_dtoa_r+0x2e>
 800b9a2:	692a      	ldr	r2, [r5, #16]
 800b9a4:	3202      	adds	r2, #2
 800b9a6:	0092      	lsls	r2, r2, #2
 800b9a8:	f105 010c 	add.w	r1, r5, #12
 800b9ac:	300c      	adds	r0, #12
 800b9ae:	f7ff fa8e 	bl	800aece <memcpy>
 800b9b2:	2201      	movs	r2, #1
 800b9b4:	4631      	mov	r1, r6
 800b9b6:	4648      	mov	r0, r9
 800b9b8:	f000 fc46 	bl	800c248 <__lshift>
 800b9bc:	f10a 0301 	add.w	r3, sl, #1
 800b9c0:	9300      	str	r3, [sp, #0]
 800b9c2:	eb0a 030b 	add.w	r3, sl, fp
 800b9c6:	9308      	str	r3, [sp, #32]
 800b9c8:	9b04      	ldr	r3, [sp, #16]
 800b9ca:	f003 0301 	and.w	r3, r3, #1
 800b9ce:	462f      	mov	r7, r5
 800b9d0:	9306      	str	r3, [sp, #24]
 800b9d2:	4605      	mov	r5, r0
 800b9d4:	9b00      	ldr	r3, [sp, #0]
 800b9d6:	9802      	ldr	r0, [sp, #8]
 800b9d8:	4621      	mov	r1, r4
 800b9da:	f103 3bff 	add.w	fp, r3, #4294967295
 800b9de:	f7ff fa8b 	bl	800aef8 <quorem>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	3330      	adds	r3, #48	@ 0x30
 800b9e6:	9003      	str	r0, [sp, #12]
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	9802      	ldr	r0, [sp, #8]
 800b9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9ee:	f000 fc97 	bl	800c320 <__mcmp>
 800b9f2:	462a      	mov	r2, r5
 800b9f4:	9004      	str	r0, [sp, #16]
 800b9f6:	4621      	mov	r1, r4
 800b9f8:	4648      	mov	r0, r9
 800b9fa:	f000 fcad 	bl	800c358 <__mdiff>
 800b9fe:	68c2      	ldr	r2, [r0, #12]
 800ba00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba02:	4606      	mov	r6, r0
 800ba04:	bb02      	cbnz	r2, 800ba48 <_dtoa_r+0xa40>
 800ba06:	4601      	mov	r1, r0
 800ba08:	9802      	ldr	r0, [sp, #8]
 800ba0a:	f000 fc89 	bl	800c320 <__mcmp>
 800ba0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba10:	4602      	mov	r2, r0
 800ba12:	4631      	mov	r1, r6
 800ba14:	4648      	mov	r0, r9
 800ba16:	920c      	str	r2, [sp, #48]	@ 0x30
 800ba18:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba1a:	f000 fa05 	bl	800be28 <_Bfree>
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ba22:	9e00      	ldr	r6, [sp, #0]
 800ba24:	ea42 0103 	orr.w	r1, r2, r3
 800ba28:	9b06      	ldr	r3, [sp, #24]
 800ba2a:	4319      	orrs	r1, r3
 800ba2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba2e:	d10d      	bne.n	800ba4c <_dtoa_r+0xa44>
 800ba30:	2b39      	cmp	r3, #57	@ 0x39
 800ba32:	d027      	beq.n	800ba84 <_dtoa_r+0xa7c>
 800ba34:	9a04      	ldr	r2, [sp, #16]
 800ba36:	2a00      	cmp	r2, #0
 800ba38:	dd01      	ble.n	800ba3e <_dtoa_r+0xa36>
 800ba3a:	9b03      	ldr	r3, [sp, #12]
 800ba3c:	3331      	adds	r3, #49	@ 0x31
 800ba3e:	f88b 3000 	strb.w	r3, [fp]
 800ba42:	e52e      	b.n	800b4a2 <_dtoa_r+0x49a>
 800ba44:	4628      	mov	r0, r5
 800ba46:	e7b9      	b.n	800b9bc <_dtoa_r+0x9b4>
 800ba48:	2201      	movs	r2, #1
 800ba4a:	e7e2      	b.n	800ba12 <_dtoa_r+0xa0a>
 800ba4c:	9904      	ldr	r1, [sp, #16]
 800ba4e:	2900      	cmp	r1, #0
 800ba50:	db04      	blt.n	800ba5c <_dtoa_r+0xa54>
 800ba52:	9807      	ldr	r0, [sp, #28]
 800ba54:	4301      	orrs	r1, r0
 800ba56:	9806      	ldr	r0, [sp, #24]
 800ba58:	4301      	orrs	r1, r0
 800ba5a:	d120      	bne.n	800ba9e <_dtoa_r+0xa96>
 800ba5c:	2a00      	cmp	r2, #0
 800ba5e:	ddee      	ble.n	800ba3e <_dtoa_r+0xa36>
 800ba60:	9902      	ldr	r1, [sp, #8]
 800ba62:	9300      	str	r3, [sp, #0]
 800ba64:	2201      	movs	r2, #1
 800ba66:	4648      	mov	r0, r9
 800ba68:	f000 fbee 	bl	800c248 <__lshift>
 800ba6c:	4621      	mov	r1, r4
 800ba6e:	9002      	str	r0, [sp, #8]
 800ba70:	f000 fc56 	bl	800c320 <__mcmp>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	9b00      	ldr	r3, [sp, #0]
 800ba78:	dc02      	bgt.n	800ba80 <_dtoa_r+0xa78>
 800ba7a:	d1e0      	bne.n	800ba3e <_dtoa_r+0xa36>
 800ba7c:	07da      	lsls	r2, r3, #31
 800ba7e:	d5de      	bpl.n	800ba3e <_dtoa_r+0xa36>
 800ba80:	2b39      	cmp	r3, #57	@ 0x39
 800ba82:	d1da      	bne.n	800ba3a <_dtoa_r+0xa32>
 800ba84:	2339      	movs	r3, #57	@ 0x39
 800ba86:	f88b 3000 	strb.w	r3, [fp]
 800ba8a:	4633      	mov	r3, r6
 800ba8c:	461e      	mov	r6, r3
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ba94:	2a39      	cmp	r2, #57	@ 0x39
 800ba96:	d04e      	beq.n	800bb36 <_dtoa_r+0xb2e>
 800ba98:	3201      	adds	r2, #1
 800ba9a:	701a      	strb	r2, [r3, #0]
 800ba9c:	e501      	b.n	800b4a2 <_dtoa_r+0x49a>
 800ba9e:	2a00      	cmp	r2, #0
 800baa0:	dd03      	ble.n	800baaa <_dtoa_r+0xaa2>
 800baa2:	2b39      	cmp	r3, #57	@ 0x39
 800baa4:	d0ee      	beq.n	800ba84 <_dtoa_r+0xa7c>
 800baa6:	3301      	adds	r3, #1
 800baa8:	e7c9      	b.n	800ba3e <_dtoa_r+0xa36>
 800baaa:	9a00      	ldr	r2, [sp, #0]
 800baac:	9908      	ldr	r1, [sp, #32]
 800baae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bab2:	428a      	cmp	r2, r1
 800bab4:	d028      	beq.n	800bb08 <_dtoa_r+0xb00>
 800bab6:	9902      	ldr	r1, [sp, #8]
 800bab8:	2300      	movs	r3, #0
 800baba:	220a      	movs	r2, #10
 800babc:	4648      	mov	r0, r9
 800babe:	f000 f9d5 	bl	800be6c <__multadd>
 800bac2:	42af      	cmp	r7, r5
 800bac4:	9002      	str	r0, [sp, #8]
 800bac6:	f04f 0300 	mov.w	r3, #0
 800baca:	f04f 020a 	mov.w	r2, #10
 800bace:	4639      	mov	r1, r7
 800bad0:	4648      	mov	r0, r9
 800bad2:	d107      	bne.n	800bae4 <_dtoa_r+0xadc>
 800bad4:	f000 f9ca 	bl	800be6c <__multadd>
 800bad8:	4607      	mov	r7, r0
 800bada:	4605      	mov	r5, r0
 800badc:	9b00      	ldr	r3, [sp, #0]
 800bade:	3301      	adds	r3, #1
 800bae0:	9300      	str	r3, [sp, #0]
 800bae2:	e777      	b.n	800b9d4 <_dtoa_r+0x9cc>
 800bae4:	f000 f9c2 	bl	800be6c <__multadd>
 800bae8:	4629      	mov	r1, r5
 800baea:	4607      	mov	r7, r0
 800baec:	2300      	movs	r3, #0
 800baee:	220a      	movs	r2, #10
 800baf0:	4648      	mov	r0, r9
 800baf2:	f000 f9bb 	bl	800be6c <__multadd>
 800baf6:	4605      	mov	r5, r0
 800baf8:	e7f0      	b.n	800badc <_dtoa_r+0xad4>
 800bafa:	f1bb 0f00 	cmp.w	fp, #0
 800bafe:	bfcc      	ite	gt
 800bb00:	465e      	movgt	r6, fp
 800bb02:	2601      	movle	r6, #1
 800bb04:	4456      	add	r6, sl
 800bb06:	2700      	movs	r7, #0
 800bb08:	9902      	ldr	r1, [sp, #8]
 800bb0a:	9300      	str	r3, [sp, #0]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	4648      	mov	r0, r9
 800bb10:	f000 fb9a 	bl	800c248 <__lshift>
 800bb14:	4621      	mov	r1, r4
 800bb16:	9002      	str	r0, [sp, #8]
 800bb18:	f000 fc02 	bl	800c320 <__mcmp>
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	dcb4      	bgt.n	800ba8a <_dtoa_r+0xa82>
 800bb20:	d102      	bne.n	800bb28 <_dtoa_r+0xb20>
 800bb22:	9b00      	ldr	r3, [sp, #0]
 800bb24:	07db      	lsls	r3, r3, #31
 800bb26:	d4b0      	bmi.n	800ba8a <_dtoa_r+0xa82>
 800bb28:	4633      	mov	r3, r6
 800bb2a:	461e      	mov	r6, r3
 800bb2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb30:	2a30      	cmp	r2, #48	@ 0x30
 800bb32:	d0fa      	beq.n	800bb2a <_dtoa_r+0xb22>
 800bb34:	e4b5      	b.n	800b4a2 <_dtoa_r+0x49a>
 800bb36:	459a      	cmp	sl, r3
 800bb38:	d1a8      	bne.n	800ba8c <_dtoa_r+0xa84>
 800bb3a:	2331      	movs	r3, #49	@ 0x31
 800bb3c:	f108 0801 	add.w	r8, r8, #1
 800bb40:	f88a 3000 	strb.w	r3, [sl]
 800bb44:	e4ad      	b.n	800b4a2 <_dtoa_r+0x49a>
 800bb46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bba4 <_dtoa_r+0xb9c>
 800bb4c:	b11b      	cbz	r3, 800bb56 <_dtoa_r+0xb4e>
 800bb4e:	f10a 0308 	add.w	r3, sl, #8
 800bb52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bb54:	6013      	str	r3, [r2, #0]
 800bb56:	4650      	mov	r0, sl
 800bb58:	b017      	add	sp, #92	@ 0x5c
 800bb5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb5e:	9b07      	ldr	r3, [sp, #28]
 800bb60:	2b01      	cmp	r3, #1
 800bb62:	f77f ae2e 	ble.w	800b7c2 <_dtoa_r+0x7ba>
 800bb66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb68:	9308      	str	r3, [sp, #32]
 800bb6a:	2001      	movs	r0, #1
 800bb6c:	e64d      	b.n	800b80a <_dtoa_r+0x802>
 800bb6e:	f1bb 0f00 	cmp.w	fp, #0
 800bb72:	f77f aed9 	ble.w	800b928 <_dtoa_r+0x920>
 800bb76:	4656      	mov	r6, sl
 800bb78:	9802      	ldr	r0, [sp, #8]
 800bb7a:	4621      	mov	r1, r4
 800bb7c:	f7ff f9bc 	bl	800aef8 <quorem>
 800bb80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bb84:	f806 3b01 	strb.w	r3, [r6], #1
 800bb88:	eba6 020a 	sub.w	r2, r6, sl
 800bb8c:	4593      	cmp	fp, r2
 800bb8e:	ddb4      	ble.n	800bafa <_dtoa_r+0xaf2>
 800bb90:	9902      	ldr	r1, [sp, #8]
 800bb92:	2300      	movs	r3, #0
 800bb94:	220a      	movs	r2, #10
 800bb96:	4648      	mov	r0, r9
 800bb98:	f000 f968 	bl	800be6c <__multadd>
 800bb9c:	9002      	str	r0, [sp, #8]
 800bb9e:	e7eb      	b.n	800bb78 <_dtoa_r+0xb70>
 800bba0:	0800e8c5 	.word	0x0800e8c5
 800bba4:	0800e849 	.word	0x0800e849

0800bba8 <_free_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	4605      	mov	r5, r0
 800bbac:	2900      	cmp	r1, #0
 800bbae:	d041      	beq.n	800bc34 <_free_r+0x8c>
 800bbb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbb4:	1f0c      	subs	r4, r1, #4
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	bfb8      	it	lt
 800bbba:	18e4      	addlt	r4, r4, r3
 800bbbc:	f000 f8e8 	bl	800bd90 <__malloc_lock>
 800bbc0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc38 <_free_r+0x90>)
 800bbc2:	6813      	ldr	r3, [r2, #0]
 800bbc4:	b933      	cbnz	r3, 800bbd4 <_free_r+0x2c>
 800bbc6:	6063      	str	r3, [r4, #4]
 800bbc8:	6014      	str	r4, [r2, #0]
 800bbca:	4628      	mov	r0, r5
 800bbcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bbd0:	f000 b8e4 	b.w	800bd9c <__malloc_unlock>
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	d908      	bls.n	800bbea <_free_r+0x42>
 800bbd8:	6820      	ldr	r0, [r4, #0]
 800bbda:	1821      	adds	r1, r4, r0
 800bbdc:	428b      	cmp	r3, r1
 800bbde:	bf01      	itttt	eq
 800bbe0:	6819      	ldreq	r1, [r3, #0]
 800bbe2:	685b      	ldreq	r3, [r3, #4]
 800bbe4:	1809      	addeq	r1, r1, r0
 800bbe6:	6021      	streq	r1, [r4, #0]
 800bbe8:	e7ed      	b.n	800bbc6 <_free_r+0x1e>
 800bbea:	461a      	mov	r2, r3
 800bbec:	685b      	ldr	r3, [r3, #4]
 800bbee:	b10b      	cbz	r3, 800bbf4 <_free_r+0x4c>
 800bbf0:	42a3      	cmp	r3, r4
 800bbf2:	d9fa      	bls.n	800bbea <_free_r+0x42>
 800bbf4:	6811      	ldr	r1, [r2, #0]
 800bbf6:	1850      	adds	r0, r2, r1
 800bbf8:	42a0      	cmp	r0, r4
 800bbfa:	d10b      	bne.n	800bc14 <_free_r+0x6c>
 800bbfc:	6820      	ldr	r0, [r4, #0]
 800bbfe:	4401      	add	r1, r0
 800bc00:	1850      	adds	r0, r2, r1
 800bc02:	4283      	cmp	r3, r0
 800bc04:	6011      	str	r1, [r2, #0]
 800bc06:	d1e0      	bne.n	800bbca <_free_r+0x22>
 800bc08:	6818      	ldr	r0, [r3, #0]
 800bc0a:	685b      	ldr	r3, [r3, #4]
 800bc0c:	6053      	str	r3, [r2, #4]
 800bc0e:	4408      	add	r0, r1
 800bc10:	6010      	str	r0, [r2, #0]
 800bc12:	e7da      	b.n	800bbca <_free_r+0x22>
 800bc14:	d902      	bls.n	800bc1c <_free_r+0x74>
 800bc16:	230c      	movs	r3, #12
 800bc18:	602b      	str	r3, [r5, #0]
 800bc1a:	e7d6      	b.n	800bbca <_free_r+0x22>
 800bc1c:	6820      	ldr	r0, [r4, #0]
 800bc1e:	1821      	adds	r1, r4, r0
 800bc20:	428b      	cmp	r3, r1
 800bc22:	bf04      	itt	eq
 800bc24:	6819      	ldreq	r1, [r3, #0]
 800bc26:	685b      	ldreq	r3, [r3, #4]
 800bc28:	6063      	str	r3, [r4, #4]
 800bc2a:	bf04      	itt	eq
 800bc2c:	1809      	addeq	r1, r1, r0
 800bc2e:	6021      	streq	r1, [r4, #0]
 800bc30:	6054      	str	r4, [r2, #4]
 800bc32:	e7ca      	b.n	800bbca <_free_r+0x22>
 800bc34:	bd38      	pop	{r3, r4, r5, pc}
 800bc36:	bf00      	nop
 800bc38:	20005f4c 	.word	0x20005f4c

0800bc3c <malloc>:
 800bc3c:	4b02      	ldr	r3, [pc, #8]	@ (800bc48 <malloc+0xc>)
 800bc3e:	4601      	mov	r1, r0
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	f000 b825 	b.w	800bc90 <_malloc_r>
 800bc46:	bf00      	nop
 800bc48:	2000001c 	.word	0x2000001c

0800bc4c <sbrk_aligned>:
 800bc4c:	b570      	push	{r4, r5, r6, lr}
 800bc4e:	4e0f      	ldr	r6, [pc, #60]	@ (800bc8c <sbrk_aligned+0x40>)
 800bc50:	460c      	mov	r4, r1
 800bc52:	6831      	ldr	r1, [r6, #0]
 800bc54:	4605      	mov	r5, r0
 800bc56:	b911      	cbnz	r1, 800bc5e <sbrk_aligned+0x12>
 800bc58:	f001 ffca 	bl	800dbf0 <_sbrk_r>
 800bc5c:	6030      	str	r0, [r6, #0]
 800bc5e:	4621      	mov	r1, r4
 800bc60:	4628      	mov	r0, r5
 800bc62:	f001 ffc5 	bl	800dbf0 <_sbrk_r>
 800bc66:	1c43      	adds	r3, r0, #1
 800bc68:	d103      	bne.n	800bc72 <sbrk_aligned+0x26>
 800bc6a:	f04f 34ff 	mov.w	r4, #4294967295
 800bc6e:	4620      	mov	r0, r4
 800bc70:	bd70      	pop	{r4, r5, r6, pc}
 800bc72:	1cc4      	adds	r4, r0, #3
 800bc74:	f024 0403 	bic.w	r4, r4, #3
 800bc78:	42a0      	cmp	r0, r4
 800bc7a:	d0f8      	beq.n	800bc6e <sbrk_aligned+0x22>
 800bc7c:	1a21      	subs	r1, r4, r0
 800bc7e:	4628      	mov	r0, r5
 800bc80:	f001 ffb6 	bl	800dbf0 <_sbrk_r>
 800bc84:	3001      	adds	r0, #1
 800bc86:	d1f2      	bne.n	800bc6e <sbrk_aligned+0x22>
 800bc88:	e7ef      	b.n	800bc6a <sbrk_aligned+0x1e>
 800bc8a:	bf00      	nop
 800bc8c:	20005f48 	.word	0x20005f48

0800bc90 <_malloc_r>:
 800bc90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc94:	1ccd      	adds	r5, r1, #3
 800bc96:	f025 0503 	bic.w	r5, r5, #3
 800bc9a:	3508      	adds	r5, #8
 800bc9c:	2d0c      	cmp	r5, #12
 800bc9e:	bf38      	it	cc
 800bca0:	250c      	movcc	r5, #12
 800bca2:	2d00      	cmp	r5, #0
 800bca4:	4606      	mov	r6, r0
 800bca6:	db01      	blt.n	800bcac <_malloc_r+0x1c>
 800bca8:	42a9      	cmp	r1, r5
 800bcaa:	d904      	bls.n	800bcb6 <_malloc_r+0x26>
 800bcac:	230c      	movs	r3, #12
 800bcae:	6033      	str	r3, [r6, #0]
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd8c <_malloc_r+0xfc>
 800bcba:	f000 f869 	bl	800bd90 <__malloc_lock>
 800bcbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bcc2:	461c      	mov	r4, r3
 800bcc4:	bb44      	cbnz	r4, 800bd18 <_malloc_r+0x88>
 800bcc6:	4629      	mov	r1, r5
 800bcc8:	4630      	mov	r0, r6
 800bcca:	f7ff ffbf 	bl	800bc4c <sbrk_aligned>
 800bcce:	1c43      	adds	r3, r0, #1
 800bcd0:	4604      	mov	r4, r0
 800bcd2:	d158      	bne.n	800bd86 <_malloc_r+0xf6>
 800bcd4:	f8d8 4000 	ldr.w	r4, [r8]
 800bcd8:	4627      	mov	r7, r4
 800bcda:	2f00      	cmp	r7, #0
 800bcdc:	d143      	bne.n	800bd66 <_malloc_r+0xd6>
 800bcde:	2c00      	cmp	r4, #0
 800bce0:	d04b      	beq.n	800bd7a <_malloc_r+0xea>
 800bce2:	6823      	ldr	r3, [r4, #0]
 800bce4:	4639      	mov	r1, r7
 800bce6:	4630      	mov	r0, r6
 800bce8:	eb04 0903 	add.w	r9, r4, r3
 800bcec:	f001 ff80 	bl	800dbf0 <_sbrk_r>
 800bcf0:	4581      	cmp	r9, r0
 800bcf2:	d142      	bne.n	800bd7a <_malloc_r+0xea>
 800bcf4:	6821      	ldr	r1, [r4, #0]
 800bcf6:	1a6d      	subs	r5, r5, r1
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	f7ff ffa6 	bl	800bc4c <sbrk_aligned>
 800bd00:	3001      	adds	r0, #1
 800bd02:	d03a      	beq.n	800bd7a <_malloc_r+0xea>
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	442b      	add	r3, r5
 800bd08:	6023      	str	r3, [r4, #0]
 800bd0a:	f8d8 3000 	ldr.w	r3, [r8]
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	bb62      	cbnz	r2, 800bd6c <_malloc_r+0xdc>
 800bd12:	f8c8 7000 	str.w	r7, [r8]
 800bd16:	e00f      	b.n	800bd38 <_malloc_r+0xa8>
 800bd18:	6822      	ldr	r2, [r4, #0]
 800bd1a:	1b52      	subs	r2, r2, r5
 800bd1c:	d420      	bmi.n	800bd60 <_malloc_r+0xd0>
 800bd1e:	2a0b      	cmp	r2, #11
 800bd20:	d917      	bls.n	800bd52 <_malloc_r+0xc2>
 800bd22:	1961      	adds	r1, r4, r5
 800bd24:	42a3      	cmp	r3, r4
 800bd26:	6025      	str	r5, [r4, #0]
 800bd28:	bf18      	it	ne
 800bd2a:	6059      	strne	r1, [r3, #4]
 800bd2c:	6863      	ldr	r3, [r4, #4]
 800bd2e:	bf08      	it	eq
 800bd30:	f8c8 1000 	streq.w	r1, [r8]
 800bd34:	5162      	str	r2, [r4, r5]
 800bd36:	604b      	str	r3, [r1, #4]
 800bd38:	4630      	mov	r0, r6
 800bd3a:	f000 f82f 	bl	800bd9c <__malloc_unlock>
 800bd3e:	f104 000b 	add.w	r0, r4, #11
 800bd42:	1d23      	adds	r3, r4, #4
 800bd44:	f020 0007 	bic.w	r0, r0, #7
 800bd48:	1ac2      	subs	r2, r0, r3
 800bd4a:	bf1c      	itt	ne
 800bd4c:	1a1b      	subne	r3, r3, r0
 800bd4e:	50a3      	strne	r3, [r4, r2]
 800bd50:	e7af      	b.n	800bcb2 <_malloc_r+0x22>
 800bd52:	6862      	ldr	r2, [r4, #4]
 800bd54:	42a3      	cmp	r3, r4
 800bd56:	bf0c      	ite	eq
 800bd58:	f8c8 2000 	streq.w	r2, [r8]
 800bd5c:	605a      	strne	r2, [r3, #4]
 800bd5e:	e7eb      	b.n	800bd38 <_malloc_r+0xa8>
 800bd60:	4623      	mov	r3, r4
 800bd62:	6864      	ldr	r4, [r4, #4]
 800bd64:	e7ae      	b.n	800bcc4 <_malloc_r+0x34>
 800bd66:	463c      	mov	r4, r7
 800bd68:	687f      	ldr	r7, [r7, #4]
 800bd6a:	e7b6      	b.n	800bcda <_malloc_r+0x4a>
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	42a3      	cmp	r3, r4
 800bd72:	d1fb      	bne.n	800bd6c <_malloc_r+0xdc>
 800bd74:	2300      	movs	r3, #0
 800bd76:	6053      	str	r3, [r2, #4]
 800bd78:	e7de      	b.n	800bd38 <_malloc_r+0xa8>
 800bd7a:	230c      	movs	r3, #12
 800bd7c:	6033      	str	r3, [r6, #0]
 800bd7e:	4630      	mov	r0, r6
 800bd80:	f000 f80c 	bl	800bd9c <__malloc_unlock>
 800bd84:	e794      	b.n	800bcb0 <_malloc_r+0x20>
 800bd86:	6005      	str	r5, [r0, #0]
 800bd88:	e7d6      	b.n	800bd38 <_malloc_r+0xa8>
 800bd8a:	bf00      	nop
 800bd8c:	20005f4c 	.word	0x20005f4c

0800bd90 <__malloc_lock>:
 800bd90:	4801      	ldr	r0, [pc, #4]	@ (800bd98 <__malloc_lock+0x8>)
 800bd92:	f7ff b89a 	b.w	800aeca <__retarget_lock_acquire_recursive>
 800bd96:	bf00      	nop
 800bd98:	20005f44 	.word	0x20005f44

0800bd9c <__malloc_unlock>:
 800bd9c:	4801      	ldr	r0, [pc, #4]	@ (800bda4 <__malloc_unlock+0x8>)
 800bd9e:	f7ff b895 	b.w	800aecc <__retarget_lock_release_recursive>
 800bda2:	bf00      	nop
 800bda4:	20005f44 	.word	0x20005f44

0800bda8 <_Balloc>:
 800bda8:	b570      	push	{r4, r5, r6, lr}
 800bdaa:	69c6      	ldr	r6, [r0, #28]
 800bdac:	4604      	mov	r4, r0
 800bdae:	460d      	mov	r5, r1
 800bdb0:	b976      	cbnz	r6, 800bdd0 <_Balloc+0x28>
 800bdb2:	2010      	movs	r0, #16
 800bdb4:	f7ff ff42 	bl	800bc3c <malloc>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	61e0      	str	r0, [r4, #28]
 800bdbc:	b920      	cbnz	r0, 800bdc8 <_Balloc+0x20>
 800bdbe:	4b18      	ldr	r3, [pc, #96]	@ (800be20 <_Balloc+0x78>)
 800bdc0:	4818      	ldr	r0, [pc, #96]	@ (800be24 <_Balloc+0x7c>)
 800bdc2:	216b      	movs	r1, #107	@ 0x6b
 800bdc4:	f001 ff2c 	bl	800dc20 <__assert_func>
 800bdc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bdcc:	6006      	str	r6, [r0, #0]
 800bdce:	60c6      	str	r6, [r0, #12]
 800bdd0:	69e6      	ldr	r6, [r4, #28]
 800bdd2:	68f3      	ldr	r3, [r6, #12]
 800bdd4:	b183      	cbz	r3, 800bdf8 <_Balloc+0x50>
 800bdd6:	69e3      	ldr	r3, [r4, #28]
 800bdd8:	68db      	ldr	r3, [r3, #12]
 800bdda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bdde:	b9b8      	cbnz	r0, 800be10 <_Balloc+0x68>
 800bde0:	2101      	movs	r1, #1
 800bde2:	fa01 f605 	lsl.w	r6, r1, r5
 800bde6:	1d72      	adds	r2, r6, #5
 800bde8:	0092      	lsls	r2, r2, #2
 800bdea:	4620      	mov	r0, r4
 800bdec:	f001 ff36 	bl	800dc5c <_calloc_r>
 800bdf0:	b160      	cbz	r0, 800be0c <_Balloc+0x64>
 800bdf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bdf6:	e00e      	b.n	800be16 <_Balloc+0x6e>
 800bdf8:	2221      	movs	r2, #33	@ 0x21
 800bdfa:	2104      	movs	r1, #4
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	f001 ff2d 	bl	800dc5c <_calloc_r>
 800be02:	69e3      	ldr	r3, [r4, #28]
 800be04:	60f0      	str	r0, [r6, #12]
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d1e4      	bne.n	800bdd6 <_Balloc+0x2e>
 800be0c:	2000      	movs	r0, #0
 800be0e:	bd70      	pop	{r4, r5, r6, pc}
 800be10:	6802      	ldr	r2, [r0, #0]
 800be12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be16:	2300      	movs	r3, #0
 800be18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be1c:	e7f7      	b.n	800be0e <_Balloc+0x66>
 800be1e:	bf00      	nop
 800be20:	0800e856 	.word	0x0800e856
 800be24:	0800e8d6 	.word	0x0800e8d6

0800be28 <_Bfree>:
 800be28:	b570      	push	{r4, r5, r6, lr}
 800be2a:	69c6      	ldr	r6, [r0, #28]
 800be2c:	4605      	mov	r5, r0
 800be2e:	460c      	mov	r4, r1
 800be30:	b976      	cbnz	r6, 800be50 <_Bfree+0x28>
 800be32:	2010      	movs	r0, #16
 800be34:	f7ff ff02 	bl	800bc3c <malloc>
 800be38:	4602      	mov	r2, r0
 800be3a:	61e8      	str	r0, [r5, #28]
 800be3c:	b920      	cbnz	r0, 800be48 <_Bfree+0x20>
 800be3e:	4b09      	ldr	r3, [pc, #36]	@ (800be64 <_Bfree+0x3c>)
 800be40:	4809      	ldr	r0, [pc, #36]	@ (800be68 <_Bfree+0x40>)
 800be42:	218f      	movs	r1, #143	@ 0x8f
 800be44:	f001 feec 	bl	800dc20 <__assert_func>
 800be48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be4c:	6006      	str	r6, [r0, #0]
 800be4e:	60c6      	str	r6, [r0, #12]
 800be50:	b13c      	cbz	r4, 800be62 <_Bfree+0x3a>
 800be52:	69eb      	ldr	r3, [r5, #28]
 800be54:	6862      	ldr	r2, [r4, #4]
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800be5c:	6021      	str	r1, [r4, #0]
 800be5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800be62:	bd70      	pop	{r4, r5, r6, pc}
 800be64:	0800e856 	.word	0x0800e856
 800be68:	0800e8d6 	.word	0x0800e8d6

0800be6c <__multadd>:
 800be6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be70:	690d      	ldr	r5, [r1, #16]
 800be72:	4607      	mov	r7, r0
 800be74:	460c      	mov	r4, r1
 800be76:	461e      	mov	r6, r3
 800be78:	f101 0c14 	add.w	ip, r1, #20
 800be7c:	2000      	movs	r0, #0
 800be7e:	f8dc 3000 	ldr.w	r3, [ip]
 800be82:	b299      	uxth	r1, r3
 800be84:	fb02 6101 	mla	r1, r2, r1, r6
 800be88:	0c1e      	lsrs	r6, r3, #16
 800be8a:	0c0b      	lsrs	r3, r1, #16
 800be8c:	fb02 3306 	mla	r3, r2, r6, r3
 800be90:	b289      	uxth	r1, r1
 800be92:	3001      	adds	r0, #1
 800be94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800be98:	4285      	cmp	r5, r0
 800be9a:	f84c 1b04 	str.w	r1, [ip], #4
 800be9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bea2:	dcec      	bgt.n	800be7e <__multadd+0x12>
 800bea4:	b30e      	cbz	r6, 800beea <__multadd+0x7e>
 800bea6:	68a3      	ldr	r3, [r4, #8]
 800bea8:	42ab      	cmp	r3, r5
 800beaa:	dc19      	bgt.n	800bee0 <__multadd+0x74>
 800beac:	6861      	ldr	r1, [r4, #4]
 800beae:	4638      	mov	r0, r7
 800beb0:	3101      	adds	r1, #1
 800beb2:	f7ff ff79 	bl	800bda8 <_Balloc>
 800beb6:	4680      	mov	r8, r0
 800beb8:	b928      	cbnz	r0, 800bec6 <__multadd+0x5a>
 800beba:	4602      	mov	r2, r0
 800bebc:	4b0c      	ldr	r3, [pc, #48]	@ (800bef0 <__multadd+0x84>)
 800bebe:	480d      	ldr	r0, [pc, #52]	@ (800bef4 <__multadd+0x88>)
 800bec0:	21ba      	movs	r1, #186	@ 0xba
 800bec2:	f001 fead 	bl	800dc20 <__assert_func>
 800bec6:	6922      	ldr	r2, [r4, #16]
 800bec8:	3202      	adds	r2, #2
 800beca:	f104 010c 	add.w	r1, r4, #12
 800bece:	0092      	lsls	r2, r2, #2
 800bed0:	300c      	adds	r0, #12
 800bed2:	f7fe fffc 	bl	800aece <memcpy>
 800bed6:	4621      	mov	r1, r4
 800bed8:	4638      	mov	r0, r7
 800beda:	f7ff ffa5 	bl	800be28 <_Bfree>
 800bede:	4644      	mov	r4, r8
 800bee0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bee4:	3501      	adds	r5, #1
 800bee6:	615e      	str	r6, [r3, #20]
 800bee8:	6125      	str	r5, [r4, #16]
 800beea:	4620      	mov	r0, r4
 800beec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bef0:	0800e8c5 	.word	0x0800e8c5
 800bef4:	0800e8d6 	.word	0x0800e8d6

0800bef8 <__s2b>:
 800bef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800befc:	460c      	mov	r4, r1
 800befe:	4615      	mov	r5, r2
 800bf00:	461f      	mov	r7, r3
 800bf02:	2209      	movs	r2, #9
 800bf04:	3308      	adds	r3, #8
 800bf06:	4606      	mov	r6, r0
 800bf08:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	2201      	movs	r2, #1
 800bf10:	429a      	cmp	r2, r3
 800bf12:	db09      	blt.n	800bf28 <__s2b+0x30>
 800bf14:	4630      	mov	r0, r6
 800bf16:	f7ff ff47 	bl	800bda8 <_Balloc>
 800bf1a:	b940      	cbnz	r0, 800bf2e <__s2b+0x36>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	4b19      	ldr	r3, [pc, #100]	@ (800bf84 <__s2b+0x8c>)
 800bf20:	4819      	ldr	r0, [pc, #100]	@ (800bf88 <__s2b+0x90>)
 800bf22:	21d3      	movs	r1, #211	@ 0xd3
 800bf24:	f001 fe7c 	bl	800dc20 <__assert_func>
 800bf28:	0052      	lsls	r2, r2, #1
 800bf2a:	3101      	adds	r1, #1
 800bf2c:	e7f0      	b.n	800bf10 <__s2b+0x18>
 800bf2e:	9b08      	ldr	r3, [sp, #32]
 800bf30:	6143      	str	r3, [r0, #20]
 800bf32:	2d09      	cmp	r5, #9
 800bf34:	f04f 0301 	mov.w	r3, #1
 800bf38:	6103      	str	r3, [r0, #16]
 800bf3a:	dd16      	ble.n	800bf6a <__s2b+0x72>
 800bf3c:	f104 0909 	add.w	r9, r4, #9
 800bf40:	46c8      	mov	r8, r9
 800bf42:	442c      	add	r4, r5
 800bf44:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bf48:	4601      	mov	r1, r0
 800bf4a:	3b30      	subs	r3, #48	@ 0x30
 800bf4c:	220a      	movs	r2, #10
 800bf4e:	4630      	mov	r0, r6
 800bf50:	f7ff ff8c 	bl	800be6c <__multadd>
 800bf54:	45a0      	cmp	r8, r4
 800bf56:	d1f5      	bne.n	800bf44 <__s2b+0x4c>
 800bf58:	f1a5 0408 	sub.w	r4, r5, #8
 800bf5c:	444c      	add	r4, r9
 800bf5e:	1b2d      	subs	r5, r5, r4
 800bf60:	1963      	adds	r3, r4, r5
 800bf62:	42bb      	cmp	r3, r7
 800bf64:	db04      	blt.n	800bf70 <__s2b+0x78>
 800bf66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf6a:	340a      	adds	r4, #10
 800bf6c:	2509      	movs	r5, #9
 800bf6e:	e7f6      	b.n	800bf5e <__s2b+0x66>
 800bf70:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bf74:	4601      	mov	r1, r0
 800bf76:	3b30      	subs	r3, #48	@ 0x30
 800bf78:	220a      	movs	r2, #10
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f7ff ff76 	bl	800be6c <__multadd>
 800bf80:	e7ee      	b.n	800bf60 <__s2b+0x68>
 800bf82:	bf00      	nop
 800bf84:	0800e8c5 	.word	0x0800e8c5
 800bf88:	0800e8d6 	.word	0x0800e8d6

0800bf8c <__hi0bits>:
 800bf8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bf90:	4603      	mov	r3, r0
 800bf92:	bf36      	itet	cc
 800bf94:	0403      	lslcc	r3, r0, #16
 800bf96:	2000      	movcs	r0, #0
 800bf98:	2010      	movcc	r0, #16
 800bf9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bf9e:	bf3c      	itt	cc
 800bfa0:	021b      	lslcc	r3, r3, #8
 800bfa2:	3008      	addcc	r0, #8
 800bfa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bfa8:	bf3c      	itt	cc
 800bfaa:	011b      	lslcc	r3, r3, #4
 800bfac:	3004      	addcc	r0, #4
 800bfae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bfb2:	bf3c      	itt	cc
 800bfb4:	009b      	lslcc	r3, r3, #2
 800bfb6:	3002      	addcc	r0, #2
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	db05      	blt.n	800bfc8 <__hi0bits+0x3c>
 800bfbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bfc0:	f100 0001 	add.w	r0, r0, #1
 800bfc4:	bf08      	it	eq
 800bfc6:	2020      	moveq	r0, #32
 800bfc8:	4770      	bx	lr

0800bfca <__lo0bits>:
 800bfca:	6803      	ldr	r3, [r0, #0]
 800bfcc:	4602      	mov	r2, r0
 800bfce:	f013 0007 	ands.w	r0, r3, #7
 800bfd2:	d00b      	beq.n	800bfec <__lo0bits+0x22>
 800bfd4:	07d9      	lsls	r1, r3, #31
 800bfd6:	d421      	bmi.n	800c01c <__lo0bits+0x52>
 800bfd8:	0798      	lsls	r0, r3, #30
 800bfda:	bf49      	itett	mi
 800bfdc:	085b      	lsrmi	r3, r3, #1
 800bfde:	089b      	lsrpl	r3, r3, #2
 800bfe0:	2001      	movmi	r0, #1
 800bfe2:	6013      	strmi	r3, [r2, #0]
 800bfe4:	bf5c      	itt	pl
 800bfe6:	6013      	strpl	r3, [r2, #0]
 800bfe8:	2002      	movpl	r0, #2
 800bfea:	4770      	bx	lr
 800bfec:	b299      	uxth	r1, r3
 800bfee:	b909      	cbnz	r1, 800bff4 <__lo0bits+0x2a>
 800bff0:	0c1b      	lsrs	r3, r3, #16
 800bff2:	2010      	movs	r0, #16
 800bff4:	b2d9      	uxtb	r1, r3
 800bff6:	b909      	cbnz	r1, 800bffc <__lo0bits+0x32>
 800bff8:	3008      	adds	r0, #8
 800bffa:	0a1b      	lsrs	r3, r3, #8
 800bffc:	0719      	lsls	r1, r3, #28
 800bffe:	bf04      	itt	eq
 800c000:	091b      	lsreq	r3, r3, #4
 800c002:	3004      	addeq	r0, #4
 800c004:	0799      	lsls	r1, r3, #30
 800c006:	bf04      	itt	eq
 800c008:	089b      	lsreq	r3, r3, #2
 800c00a:	3002      	addeq	r0, #2
 800c00c:	07d9      	lsls	r1, r3, #31
 800c00e:	d403      	bmi.n	800c018 <__lo0bits+0x4e>
 800c010:	085b      	lsrs	r3, r3, #1
 800c012:	f100 0001 	add.w	r0, r0, #1
 800c016:	d003      	beq.n	800c020 <__lo0bits+0x56>
 800c018:	6013      	str	r3, [r2, #0]
 800c01a:	4770      	bx	lr
 800c01c:	2000      	movs	r0, #0
 800c01e:	4770      	bx	lr
 800c020:	2020      	movs	r0, #32
 800c022:	4770      	bx	lr

0800c024 <__i2b>:
 800c024:	b510      	push	{r4, lr}
 800c026:	460c      	mov	r4, r1
 800c028:	2101      	movs	r1, #1
 800c02a:	f7ff febd 	bl	800bda8 <_Balloc>
 800c02e:	4602      	mov	r2, r0
 800c030:	b928      	cbnz	r0, 800c03e <__i2b+0x1a>
 800c032:	4b05      	ldr	r3, [pc, #20]	@ (800c048 <__i2b+0x24>)
 800c034:	4805      	ldr	r0, [pc, #20]	@ (800c04c <__i2b+0x28>)
 800c036:	f240 1145 	movw	r1, #325	@ 0x145
 800c03a:	f001 fdf1 	bl	800dc20 <__assert_func>
 800c03e:	2301      	movs	r3, #1
 800c040:	6144      	str	r4, [r0, #20]
 800c042:	6103      	str	r3, [r0, #16]
 800c044:	bd10      	pop	{r4, pc}
 800c046:	bf00      	nop
 800c048:	0800e8c5 	.word	0x0800e8c5
 800c04c:	0800e8d6 	.word	0x0800e8d6

0800c050 <__multiply>:
 800c050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	4617      	mov	r7, r2
 800c056:	690a      	ldr	r2, [r1, #16]
 800c058:	693b      	ldr	r3, [r7, #16]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	bfa8      	it	ge
 800c05e:	463b      	movge	r3, r7
 800c060:	4689      	mov	r9, r1
 800c062:	bfa4      	itt	ge
 800c064:	460f      	movge	r7, r1
 800c066:	4699      	movge	r9, r3
 800c068:	693d      	ldr	r5, [r7, #16]
 800c06a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c06e:	68bb      	ldr	r3, [r7, #8]
 800c070:	6879      	ldr	r1, [r7, #4]
 800c072:	eb05 060a 	add.w	r6, r5, sl
 800c076:	42b3      	cmp	r3, r6
 800c078:	b085      	sub	sp, #20
 800c07a:	bfb8      	it	lt
 800c07c:	3101      	addlt	r1, #1
 800c07e:	f7ff fe93 	bl	800bda8 <_Balloc>
 800c082:	b930      	cbnz	r0, 800c092 <__multiply+0x42>
 800c084:	4602      	mov	r2, r0
 800c086:	4b41      	ldr	r3, [pc, #260]	@ (800c18c <__multiply+0x13c>)
 800c088:	4841      	ldr	r0, [pc, #260]	@ (800c190 <__multiply+0x140>)
 800c08a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c08e:	f001 fdc7 	bl	800dc20 <__assert_func>
 800c092:	f100 0414 	add.w	r4, r0, #20
 800c096:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c09a:	4623      	mov	r3, r4
 800c09c:	2200      	movs	r2, #0
 800c09e:	4573      	cmp	r3, lr
 800c0a0:	d320      	bcc.n	800c0e4 <__multiply+0x94>
 800c0a2:	f107 0814 	add.w	r8, r7, #20
 800c0a6:	f109 0114 	add.w	r1, r9, #20
 800c0aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c0ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c0b2:	9302      	str	r3, [sp, #8]
 800c0b4:	1beb      	subs	r3, r5, r7
 800c0b6:	3b15      	subs	r3, #21
 800c0b8:	f023 0303 	bic.w	r3, r3, #3
 800c0bc:	3304      	adds	r3, #4
 800c0be:	3715      	adds	r7, #21
 800c0c0:	42bd      	cmp	r5, r7
 800c0c2:	bf38      	it	cc
 800c0c4:	2304      	movcc	r3, #4
 800c0c6:	9301      	str	r3, [sp, #4]
 800c0c8:	9b02      	ldr	r3, [sp, #8]
 800c0ca:	9103      	str	r1, [sp, #12]
 800c0cc:	428b      	cmp	r3, r1
 800c0ce:	d80c      	bhi.n	800c0ea <__multiply+0x9a>
 800c0d0:	2e00      	cmp	r6, #0
 800c0d2:	dd03      	ble.n	800c0dc <__multiply+0x8c>
 800c0d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d055      	beq.n	800c188 <__multiply+0x138>
 800c0dc:	6106      	str	r6, [r0, #16]
 800c0de:	b005      	add	sp, #20
 800c0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e4:	f843 2b04 	str.w	r2, [r3], #4
 800c0e8:	e7d9      	b.n	800c09e <__multiply+0x4e>
 800c0ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800c0ee:	f1ba 0f00 	cmp.w	sl, #0
 800c0f2:	d01f      	beq.n	800c134 <__multiply+0xe4>
 800c0f4:	46c4      	mov	ip, r8
 800c0f6:	46a1      	mov	r9, r4
 800c0f8:	2700      	movs	r7, #0
 800c0fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c0fe:	f8d9 3000 	ldr.w	r3, [r9]
 800c102:	fa1f fb82 	uxth.w	fp, r2
 800c106:	b29b      	uxth	r3, r3
 800c108:	fb0a 330b 	mla	r3, sl, fp, r3
 800c10c:	443b      	add	r3, r7
 800c10e:	f8d9 7000 	ldr.w	r7, [r9]
 800c112:	0c12      	lsrs	r2, r2, #16
 800c114:	0c3f      	lsrs	r7, r7, #16
 800c116:	fb0a 7202 	mla	r2, sl, r2, r7
 800c11a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c11e:	b29b      	uxth	r3, r3
 800c120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c124:	4565      	cmp	r5, ip
 800c126:	f849 3b04 	str.w	r3, [r9], #4
 800c12a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c12e:	d8e4      	bhi.n	800c0fa <__multiply+0xaa>
 800c130:	9b01      	ldr	r3, [sp, #4]
 800c132:	50e7      	str	r7, [r4, r3]
 800c134:	9b03      	ldr	r3, [sp, #12]
 800c136:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c13a:	3104      	adds	r1, #4
 800c13c:	f1b9 0f00 	cmp.w	r9, #0
 800c140:	d020      	beq.n	800c184 <__multiply+0x134>
 800c142:	6823      	ldr	r3, [r4, #0]
 800c144:	4647      	mov	r7, r8
 800c146:	46a4      	mov	ip, r4
 800c148:	f04f 0a00 	mov.w	sl, #0
 800c14c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c150:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c154:	fb09 220b 	mla	r2, r9, fp, r2
 800c158:	4452      	add	r2, sl
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c160:	f84c 3b04 	str.w	r3, [ip], #4
 800c164:	f857 3b04 	ldr.w	r3, [r7], #4
 800c168:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c16c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c170:	fb09 330a 	mla	r3, r9, sl, r3
 800c174:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c178:	42bd      	cmp	r5, r7
 800c17a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c17e:	d8e5      	bhi.n	800c14c <__multiply+0xfc>
 800c180:	9a01      	ldr	r2, [sp, #4]
 800c182:	50a3      	str	r3, [r4, r2]
 800c184:	3404      	adds	r4, #4
 800c186:	e79f      	b.n	800c0c8 <__multiply+0x78>
 800c188:	3e01      	subs	r6, #1
 800c18a:	e7a1      	b.n	800c0d0 <__multiply+0x80>
 800c18c:	0800e8c5 	.word	0x0800e8c5
 800c190:	0800e8d6 	.word	0x0800e8d6

0800c194 <__pow5mult>:
 800c194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c198:	4615      	mov	r5, r2
 800c19a:	f012 0203 	ands.w	r2, r2, #3
 800c19e:	4607      	mov	r7, r0
 800c1a0:	460e      	mov	r6, r1
 800c1a2:	d007      	beq.n	800c1b4 <__pow5mult+0x20>
 800c1a4:	4c25      	ldr	r4, [pc, #148]	@ (800c23c <__pow5mult+0xa8>)
 800c1a6:	3a01      	subs	r2, #1
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1ae:	f7ff fe5d 	bl	800be6c <__multadd>
 800c1b2:	4606      	mov	r6, r0
 800c1b4:	10ad      	asrs	r5, r5, #2
 800c1b6:	d03d      	beq.n	800c234 <__pow5mult+0xa0>
 800c1b8:	69fc      	ldr	r4, [r7, #28]
 800c1ba:	b97c      	cbnz	r4, 800c1dc <__pow5mult+0x48>
 800c1bc:	2010      	movs	r0, #16
 800c1be:	f7ff fd3d 	bl	800bc3c <malloc>
 800c1c2:	4602      	mov	r2, r0
 800c1c4:	61f8      	str	r0, [r7, #28]
 800c1c6:	b928      	cbnz	r0, 800c1d4 <__pow5mult+0x40>
 800c1c8:	4b1d      	ldr	r3, [pc, #116]	@ (800c240 <__pow5mult+0xac>)
 800c1ca:	481e      	ldr	r0, [pc, #120]	@ (800c244 <__pow5mult+0xb0>)
 800c1cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c1d0:	f001 fd26 	bl	800dc20 <__assert_func>
 800c1d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1d8:	6004      	str	r4, [r0, #0]
 800c1da:	60c4      	str	r4, [r0, #12]
 800c1dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c1e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1e4:	b94c      	cbnz	r4, 800c1fa <__pow5mult+0x66>
 800c1e6:	f240 2171 	movw	r1, #625	@ 0x271
 800c1ea:	4638      	mov	r0, r7
 800c1ec:	f7ff ff1a 	bl	800c024 <__i2b>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1f6:	4604      	mov	r4, r0
 800c1f8:	6003      	str	r3, [r0, #0]
 800c1fa:	f04f 0900 	mov.w	r9, #0
 800c1fe:	07eb      	lsls	r3, r5, #31
 800c200:	d50a      	bpl.n	800c218 <__pow5mult+0x84>
 800c202:	4631      	mov	r1, r6
 800c204:	4622      	mov	r2, r4
 800c206:	4638      	mov	r0, r7
 800c208:	f7ff ff22 	bl	800c050 <__multiply>
 800c20c:	4631      	mov	r1, r6
 800c20e:	4680      	mov	r8, r0
 800c210:	4638      	mov	r0, r7
 800c212:	f7ff fe09 	bl	800be28 <_Bfree>
 800c216:	4646      	mov	r6, r8
 800c218:	106d      	asrs	r5, r5, #1
 800c21a:	d00b      	beq.n	800c234 <__pow5mult+0xa0>
 800c21c:	6820      	ldr	r0, [r4, #0]
 800c21e:	b938      	cbnz	r0, 800c230 <__pow5mult+0x9c>
 800c220:	4622      	mov	r2, r4
 800c222:	4621      	mov	r1, r4
 800c224:	4638      	mov	r0, r7
 800c226:	f7ff ff13 	bl	800c050 <__multiply>
 800c22a:	6020      	str	r0, [r4, #0]
 800c22c:	f8c0 9000 	str.w	r9, [r0]
 800c230:	4604      	mov	r4, r0
 800c232:	e7e4      	b.n	800c1fe <__pow5mult+0x6a>
 800c234:	4630      	mov	r0, r6
 800c236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c23a:	bf00      	nop
 800c23c:	0800e9e8 	.word	0x0800e9e8
 800c240:	0800e856 	.word	0x0800e856
 800c244:	0800e8d6 	.word	0x0800e8d6

0800c248 <__lshift>:
 800c248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c24c:	460c      	mov	r4, r1
 800c24e:	6849      	ldr	r1, [r1, #4]
 800c250:	6923      	ldr	r3, [r4, #16]
 800c252:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c256:	68a3      	ldr	r3, [r4, #8]
 800c258:	4607      	mov	r7, r0
 800c25a:	4691      	mov	r9, r2
 800c25c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c260:	f108 0601 	add.w	r6, r8, #1
 800c264:	42b3      	cmp	r3, r6
 800c266:	db0b      	blt.n	800c280 <__lshift+0x38>
 800c268:	4638      	mov	r0, r7
 800c26a:	f7ff fd9d 	bl	800bda8 <_Balloc>
 800c26e:	4605      	mov	r5, r0
 800c270:	b948      	cbnz	r0, 800c286 <__lshift+0x3e>
 800c272:	4602      	mov	r2, r0
 800c274:	4b28      	ldr	r3, [pc, #160]	@ (800c318 <__lshift+0xd0>)
 800c276:	4829      	ldr	r0, [pc, #164]	@ (800c31c <__lshift+0xd4>)
 800c278:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c27c:	f001 fcd0 	bl	800dc20 <__assert_func>
 800c280:	3101      	adds	r1, #1
 800c282:	005b      	lsls	r3, r3, #1
 800c284:	e7ee      	b.n	800c264 <__lshift+0x1c>
 800c286:	2300      	movs	r3, #0
 800c288:	f100 0114 	add.w	r1, r0, #20
 800c28c:	f100 0210 	add.w	r2, r0, #16
 800c290:	4618      	mov	r0, r3
 800c292:	4553      	cmp	r3, sl
 800c294:	db33      	blt.n	800c2fe <__lshift+0xb6>
 800c296:	6920      	ldr	r0, [r4, #16]
 800c298:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c29c:	f104 0314 	add.w	r3, r4, #20
 800c2a0:	f019 091f 	ands.w	r9, r9, #31
 800c2a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c2ac:	d02b      	beq.n	800c306 <__lshift+0xbe>
 800c2ae:	f1c9 0e20 	rsb	lr, r9, #32
 800c2b2:	468a      	mov	sl, r1
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	6818      	ldr	r0, [r3, #0]
 800c2b8:	fa00 f009 	lsl.w	r0, r0, r9
 800c2bc:	4310      	orrs	r0, r2
 800c2be:	f84a 0b04 	str.w	r0, [sl], #4
 800c2c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2c6:	459c      	cmp	ip, r3
 800c2c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c2cc:	d8f3      	bhi.n	800c2b6 <__lshift+0x6e>
 800c2ce:	ebac 0304 	sub.w	r3, ip, r4
 800c2d2:	3b15      	subs	r3, #21
 800c2d4:	f023 0303 	bic.w	r3, r3, #3
 800c2d8:	3304      	adds	r3, #4
 800c2da:	f104 0015 	add.w	r0, r4, #21
 800c2de:	4560      	cmp	r0, ip
 800c2e0:	bf88      	it	hi
 800c2e2:	2304      	movhi	r3, #4
 800c2e4:	50ca      	str	r2, [r1, r3]
 800c2e6:	b10a      	cbz	r2, 800c2ec <__lshift+0xa4>
 800c2e8:	f108 0602 	add.w	r6, r8, #2
 800c2ec:	3e01      	subs	r6, #1
 800c2ee:	4638      	mov	r0, r7
 800c2f0:	612e      	str	r6, [r5, #16]
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	f7ff fd98 	bl	800be28 <_Bfree>
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800c302:	3301      	adds	r3, #1
 800c304:	e7c5      	b.n	800c292 <__lshift+0x4a>
 800c306:	3904      	subs	r1, #4
 800c308:	f853 2b04 	ldr.w	r2, [r3], #4
 800c30c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c310:	459c      	cmp	ip, r3
 800c312:	d8f9      	bhi.n	800c308 <__lshift+0xc0>
 800c314:	e7ea      	b.n	800c2ec <__lshift+0xa4>
 800c316:	bf00      	nop
 800c318:	0800e8c5 	.word	0x0800e8c5
 800c31c:	0800e8d6 	.word	0x0800e8d6

0800c320 <__mcmp>:
 800c320:	690a      	ldr	r2, [r1, #16]
 800c322:	4603      	mov	r3, r0
 800c324:	6900      	ldr	r0, [r0, #16]
 800c326:	1a80      	subs	r0, r0, r2
 800c328:	b530      	push	{r4, r5, lr}
 800c32a:	d10e      	bne.n	800c34a <__mcmp+0x2a>
 800c32c:	3314      	adds	r3, #20
 800c32e:	3114      	adds	r1, #20
 800c330:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c334:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c338:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c33c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c340:	4295      	cmp	r5, r2
 800c342:	d003      	beq.n	800c34c <__mcmp+0x2c>
 800c344:	d205      	bcs.n	800c352 <__mcmp+0x32>
 800c346:	f04f 30ff 	mov.w	r0, #4294967295
 800c34a:	bd30      	pop	{r4, r5, pc}
 800c34c:	42a3      	cmp	r3, r4
 800c34e:	d3f3      	bcc.n	800c338 <__mcmp+0x18>
 800c350:	e7fb      	b.n	800c34a <__mcmp+0x2a>
 800c352:	2001      	movs	r0, #1
 800c354:	e7f9      	b.n	800c34a <__mcmp+0x2a>
	...

0800c358 <__mdiff>:
 800c358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	4689      	mov	r9, r1
 800c35e:	4606      	mov	r6, r0
 800c360:	4611      	mov	r1, r2
 800c362:	4648      	mov	r0, r9
 800c364:	4614      	mov	r4, r2
 800c366:	f7ff ffdb 	bl	800c320 <__mcmp>
 800c36a:	1e05      	subs	r5, r0, #0
 800c36c:	d112      	bne.n	800c394 <__mdiff+0x3c>
 800c36e:	4629      	mov	r1, r5
 800c370:	4630      	mov	r0, r6
 800c372:	f7ff fd19 	bl	800bda8 <_Balloc>
 800c376:	4602      	mov	r2, r0
 800c378:	b928      	cbnz	r0, 800c386 <__mdiff+0x2e>
 800c37a:	4b3f      	ldr	r3, [pc, #252]	@ (800c478 <__mdiff+0x120>)
 800c37c:	f240 2137 	movw	r1, #567	@ 0x237
 800c380:	483e      	ldr	r0, [pc, #248]	@ (800c47c <__mdiff+0x124>)
 800c382:	f001 fc4d 	bl	800dc20 <__assert_func>
 800c386:	2301      	movs	r3, #1
 800c388:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c38c:	4610      	mov	r0, r2
 800c38e:	b003      	add	sp, #12
 800c390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c394:	bfbc      	itt	lt
 800c396:	464b      	movlt	r3, r9
 800c398:	46a1      	movlt	r9, r4
 800c39a:	4630      	mov	r0, r6
 800c39c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c3a0:	bfba      	itte	lt
 800c3a2:	461c      	movlt	r4, r3
 800c3a4:	2501      	movlt	r5, #1
 800c3a6:	2500      	movge	r5, #0
 800c3a8:	f7ff fcfe 	bl	800bda8 <_Balloc>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	b918      	cbnz	r0, 800c3b8 <__mdiff+0x60>
 800c3b0:	4b31      	ldr	r3, [pc, #196]	@ (800c478 <__mdiff+0x120>)
 800c3b2:	f240 2145 	movw	r1, #581	@ 0x245
 800c3b6:	e7e3      	b.n	800c380 <__mdiff+0x28>
 800c3b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c3bc:	6926      	ldr	r6, [r4, #16]
 800c3be:	60c5      	str	r5, [r0, #12]
 800c3c0:	f109 0310 	add.w	r3, r9, #16
 800c3c4:	f109 0514 	add.w	r5, r9, #20
 800c3c8:	f104 0e14 	add.w	lr, r4, #20
 800c3cc:	f100 0b14 	add.w	fp, r0, #20
 800c3d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c3d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c3d8:	9301      	str	r3, [sp, #4]
 800c3da:	46d9      	mov	r9, fp
 800c3dc:	f04f 0c00 	mov.w	ip, #0
 800c3e0:	9b01      	ldr	r3, [sp, #4]
 800c3e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c3e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c3ea:	9301      	str	r3, [sp, #4]
 800c3ec:	fa1f f38a 	uxth.w	r3, sl
 800c3f0:	4619      	mov	r1, r3
 800c3f2:	b283      	uxth	r3, r0
 800c3f4:	1acb      	subs	r3, r1, r3
 800c3f6:	0c00      	lsrs	r0, r0, #16
 800c3f8:	4463      	add	r3, ip
 800c3fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c3fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c402:	b29b      	uxth	r3, r3
 800c404:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c408:	4576      	cmp	r6, lr
 800c40a:	f849 3b04 	str.w	r3, [r9], #4
 800c40e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c412:	d8e5      	bhi.n	800c3e0 <__mdiff+0x88>
 800c414:	1b33      	subs	r3, r6, r4
 800c416:	3b15      	subs	r3, #21
 800c418:	f023 0303 	bic.w	r3, r3, #3
 800c41c:	3415      	adds	r4, #21
 800c41e:	3304      	adds	r3, #4
 800c420:	42a6      	cmp	r6, r4
 800c422:	bf38      	it	cc
 800c424:	2304      	movcc	r3, #4
 800c426:	441d      	add	r5, r3
 800c428:	445b      	add	r3, fp
 800c42a:	461e      	mov	r6, r3
 800c42c:	462c      	mov	r4, r5
 800c42e:	4544      	cmp	r4, r8
 800c430:	d30e      	bcc.n	800c450 <__mdiff+0xf8>
 800c432:	f108 0103 	add.w	r1, r8, #3
 800c436:	1b49      	subs	r1, r1, r5
 800c438:	f021 0103 	bic.w	r1, r1, #3
 800c43c:	3d03      	subs	r5, #3
 800c43e:	45a8      	cmp	r8, r5
 800c440:	bf38      	it	cc
 800c442:	2100      	movcc	r1, #0
 800c444:	440b      	add	r3, r1
 800c446:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c44a:	b191      	cbz	r1, 800c472 <__mdiff+0x11a>
 800c44c:	6117      	str	r7, [r2, #16]
 800c44e:	e79d      	b.n	800c38c <__mdiff+0x34>
 800c450:	f854 1b04 	ldr.w	r1, [r4], #4
 800c454:	46e6      	mov	lr, ip
 800c456:	0c08      	lsrs	r0, r1, #16
 800c458:	fa1c fc81 	uxtah	ip, ip, r1
 800c45c:	4471      	add	r1, lr
 800c45e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c462:	b289      	uxth	r1, r1
 800c464:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c468:	f846 1b04 	str.w	r1, [r6], #4
 800c46c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c470:	e7dd      	b.n	800c42e <__mdiff+0xd6>
 800c472:	3f01      	subs	r7, #1
 800c474:	e7e7      	b.n	800c446 <__mdiff+0xee>
 800c476:	bf00      	nop
 800c478:	0800e8c5 	.word	0x0800e8c5
 800c47c:	0800e8d6 	.word	0x0800e8d6

0800c480 <__ulp>:
 800c480:	b082      	sub	sp, #8
 800c482:	ed8d 0b00 	vstr	d0, [sp]
 800c486:	9a01      	ldr	r2, [sp, #4]
 800c488:	4b0f      	ldr	r3, [pc, #60]	@ (800c4c8 <__ulp+0x48>)
 800c48a:	4013      	ands	r3, r2
 800c48c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c490:	2b00      	cmp	r3, #0
 800c492:	dc08      	bgt.n	800c4a6 <__ulp+0x26>
 800c494:	425b      	negs	r3, r3
 800c496:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c49a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c49e:	da04      	bge.n	800c4aa <__ulp+0x2a>
 800c4a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c4a4:	4113      	asrs	r3, r2
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	e008      	b.n	800c4bc <__ulp+0x3c>
 800c4aa:	f1a2 0314 	sub.w	r3, r2, #20
 800c4ae:	2b1e      	cmp	r3, #30
 800c4b0:	bfda      	itte	le
 800c4b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c4b6:	40da      	lsrle	r2, r3
 800c4b8:	2201      	movgt	r2, #1
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	4619      	mov	r1, r3
 800c4be:	4610      	mov	r0, r2
 800c4c0:	ec41 0b10 	vmov	d0, r0, r1
 800c4c4:	b002      	add	sp, #8
 800c4c6:	4770      	bx	lr
 800c4c8:	7ff00000 	.word	0x7ff00000

0800c4cc <__b2d>:
 800c4cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4d0:	6906      	ldr	r6, [r0, #16]
 800c4d2:	f100 0814 	add.w	r8, r0, #20
 800c4d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c4da:	1f37      	subs	r7, r6, #4
 800c4dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4e0:	4610      	mov	r0, r2
 800c4e2:	f7ff fd53 	bl	800bf8c <__hi0bits>
 800c4e6:	f1c0 0320 	rsb	r3, r0, #32
 800c4ea:	280a      	cmp	r0, #10
 800c4ec:	600b      	str	r3, [r1, #0]
 800c4ee:	491b      	ldr	r1, [pc, #108]	@ (800c55c <__b2d+0x90>)
 800c4f0:	dc15      	bgt.n	800c51e <__b2d+0x52>
 800c4f2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c4f6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c4fa:	45b8      	cmp	r8, r7
 800c4fc:	ea43 0501 	orr.w	r5, r3, r1
 800c500:	bf34      	ite	cc
 800c502:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c506:	2300      	movcs	r3, #0
 800c508:	3015      	adds	r0, #21
 800c50a:	fa02 f000 	lsl.w	r0, r2, r0
 800c50e:	fa23 f30c 	lsr.w	r3, r3, ip
 800c512:	4303      	orrs	r3, r0
 800c514:	461c      	mov	r4, r3
 800c516:	ec45 4b10 	vmov	d0, r4, r5
 800c51a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c51e:	45b8      	cmp	r8, r7
 800c520:	bf3a      	itte	cc
 800c522:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c526:	f1a6 0708 	subcc.w	r7, r6, #8
 800c52a:	2300      	movcs	r3, #0
 800c52c:	380b      	subs	r0, #11
 800c52e:	d012      	beq.n	800c556 <__b2d+0x8a>
 800c530:	f1c0 0120 	rsb	r1, r0, #32
 800c534:	fa23 f401 	lsr.w	r4, r3, r1
 800c538:	4082      	lsls	r2, r0
 800c53a:	4322      	orrs	r2, r4
 800c53c:	4547      	cmp	r7, r8
 800c53e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c542:	bf8c      	ite	hi
 800c544:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c548:	2200      	movls	r2, #0
 800c54a:	4083      	lsls	r3, r0
 800c54c:	40ca      	lsrs	r2, r1
 800c54e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c552:	4313      	orrs	r3, r2
 800c554:	e7de      	b.n	800c514 <__b2d+0x48>
 800c556:	ea42 0501 	orr.w	r5, r2, r1
 800c55a:	e7db      	b.n	800c514 <__b2d+0x48>
 800c55c:	3ff00000 	.word	0x3ff00000

0800c560 <__d2b>:
 800c560:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c564:	460f      	mov	r7, r1
 800c566:	2101      	movs	r1, #1
 800c568:	ec59 8b10 	vmov	r8, r9, d0
 800c56c:	4616      	mov	r6, r2
 800c56e:	f7ff fc1b 	bl	800bda8 <_Balloc>
 800c572:	4604      	mov	r4, r0
 800c574:	b930      	cbnz	r0, 800c584 <__d2b+0x24>
 800c576:	4602      	mov	r2, r0
 800c578:	4b23      	ldr	r3, [pc, #140]	@ (800c608 <__d2b+0xa8>)
 800c57a:	4824      	ldr	r0, [pc, #144]	@ (800c60c <__d2b+0xac>)
 800c57c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c580:	f001 fb4e 	bl	800dc20 <__assert_func>
 800c584:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c588:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c58c:	b10d      	cbz	r5, 800c592 <__d2b+0x32>
 800c58e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c592:	9301      	str	r3, [sp, #4]
 800c594:	f1b8 0300 	subs.w	r3, r8, #0
 800c598:	d023      	beq.n	800c5e2 <__d2b+0x82>
 800c59a:	4668      	mov	r0, sp
 800c59c:	9300      	str	r3, [sp, #0]
 800c59e:	f7ff fd14 	bl	800bfca <__lo0bits>
 800c5a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5a6:	b1d0      	cbz	r0, 800c5de <__d2b+0x7e>
 800c5a8:	f1c0 0320 	rsb	r3, r0, #32
 800c5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c5b0:	430b      	orrs	r3, r1
 800c5b2:	40c2      	lsrs	r2, r0
 800c5b4:	6163      	str	r3, [r4, #20]
 800c5b6:	9201      	str	r2, [sp, #4]
 800c5b8:	9b01      	ldr	r3, [sp, #4]
 800c5ba:	61a3      	str	r3, [r4, #24]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	bf0c      	ite	eq
 800c5c0:	2201      	moveq	r2, #1
 800c5c2:	2202      	movne	r2, #2
 800c5c4:	6122      	str	r2, [r4, #16]
 800c5c6:	b1a5      	cbz	r5, 800c5f2 <__d2b+0x92>
 800c5c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5cc:	4405      	add	r5, r0
 800c5ce:	603d      	str	r5, [r7, #0]
 800c5d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c5d4:	6030      	str	r0, [r6, #0]
 800c5d6:	4620      	mov	r0, r4
 800c5d8:	b003      	add	sp, #12
 800c5da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5de:	6161      	str	r1, [r4, #20]
 800c5e0:	e7ea      	b.n	800c5b8 <__d2b+0x58>
 800c5e2:	a801      	add	r0, sp, #4
 800c5e4:	f7ff fcf1 	bl	800bfca <__lo0bits>
 800c5e8:	9b01      	ldr	r3, [sp, #4]
 800c5ea:	6163      	str	r3, [r4, #20]
 800c5ec:	3020      	adds	r0, #32
 800c5ee:	2201      	movs	r2, #1
 800c5f0:	e7e8      	b.n	800c5c4 <__d2b+0x64>
 800c5f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c5f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c5fa:	6038      	str	r0, [r7, #0]
 800c5fc:	6918      	ldr	r0, [r3, #16]
 800c5fe:	f7ff fcc5 	bl	800bf8c <__hi0bits>
 800c602:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c606:	e7e5      	b.n	800c5d4 <__d2b+0x74>
 800c608:	0800e8c5 	.word	0x0800e8c5
 800c60c:	0800e8d6 	.word	0x0800e8d6

0800c610 <__ratio>:
 800c610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c614:	b085      	sub	sp, #20
 800c616:	e9cd 1000 	strd	r1, r0, [sp]
 800c61a:	a902      	add	r1, sp, #8
 800c61c:	f7ff ff56 	bl	800c4cc <__b2d>
 800c620:	9800      	ldr	r0, [sp, #0]
 800c622:	a903      	add	r1, sp, #12
 800c624:	ec55 4b10 	vmov	r4, r5, d0
 800c628:	f7ff ff50 	bl	800c4cc <__b2d>
 800c62c:	9b01      	ldr	r3, [sp, #4]
 800c62e:	6919      	ldr	r1, [r3, #16]
 800c630:	9b00      	ldr	r3, [sp, #0]
 800c632:	691b      	ldr	r3, [r3, #16]
 800c634:	1ac9      	subs	r1, r1, r3
 800c636:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c63a:	1a9b      	subs	r3, r3, r2
 800c63c:	ec5b ab10 	vmov	sl, fp, d0
 800c640:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c644:	2b00      	cmp	r3, #0
 800c646:	bfce      	itee	gt
 800c648:	462a      	movgt	r2, r5
 800c64a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c64e:	465a      	movle	r2, fp
 800c650:	462f      	mov	r7, r5
 800c652:	46d9      	mov	r9, fp
 800c654:	bfcc      	ite	gt
 800c656:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c65a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c65e:	464b      	mov	r3, r9
 800c660:	4652      	mov	r2, sl
 800c662:	4620      	mov	r0, r4
 800c664:	4639      	mov	r1, r7
 800c666:	f7f4 f919 	bl	800089c <__aeabi_ddiv>
 800c66a:	ec41 0b10 	vmov	d0, r0, r1
 800c66e:	b005      	add	sp, #20
 800c670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c674 <__copybits>:
 800c674:	3901      	subs	r1, #1
 800c676:	b570      	push	{r4, r5, r6, lr}
 800c678:	1149      	asrs	r1, r1, #5
 800c67a:	6914      	ldr	r4, [r2, #16]
 800c67c:	3101      	adds	r1, #1
 800c67e:	f102 0314 	add.w	r3, r2, #20
 800c682:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c686:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c68a:	1f05      	subs	r5, r0, #4
 800c68c:	42a3      	cmp	r3, r4
 800c68e:	d30c      	bcc.n	800c6aa <__copybits+0x36>
 800c690:	1aa3      	subs	r3, r4, r2
 800c692:	3b11      	subs	r3, #17
 800c694:	f023 0303 	bic.w	r3, r3, #3
 800c698:	3211      	adds	r2, #17
 800c69a:	42a2      	cmp	r2, r4
 800c69c:	bf88      	it	hi
 800c69e:	2300      	movhi	r3, #0
 800c6a0:	4418      	add	r0, r3
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	4288      	cmp	r0, r1
 800c6a6:	d305      	bcc.n	800c6b4 <__copybits+0x40>
 800c6a8:	bd70      	pop	{r4, r5, r6, pc}
 800c6aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800c6ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800c6b2:	e7eb      	b.n	800c68c <__copybits+0x18>
 800c6b4:	f840 3b04 	str.w	r3, [r0], #4
 800c6b8:	e7f4      	b.n	800c6a4 <__copybits+0x30>

0800c6ba <__any_on>:
 800c6ba:	f100 0214 	add.w	r2, r0, #20
 800c6be:	6900      	ldr	r0, [r0, #16]
 800c6c0:	114b      	asrs	r3, r1, #5
 800c6c2:	4298      	cmp	r0, r3
 800c6c4:	b510      	push	{r4, lr}
 800c6c6:	db11      	blt.n	800c6ec <__any_on+0x32>
 800c6c8:	dd0a      	ble.n	800c6e0 <__any_on+0x26>
 800c6ca:	f011 011f 	ands.w	r1, r1, #31
 800c6ce:	d007      	beq.n	800c6e0 <__any_on+0x26>
 800c6d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c6d4:	fa24 f001 	lsr.w	r0, r4, r1
 800c6d8:	fa00 f101 	lsl.w	r1, r0, r1
 800c6dc:	428c      	cmp	r4, r1
 800c6de:	d10b      	bne.n	800c6f8 <__any_on+0x3e>
 800c6e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6e4:	4293      	cmp	r3, r2
 800c6e6:	d803      	bhi.n	800c6f0 <__any_on+0x36>
 800c6e8:	2000      	movs	r0, #0
 800c6ea:	bd10      	pop	{r4, pc}
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	e7f7      	b.n	800c6e0 <__any_on+0x26>
 800c6f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6f4:	2900      	cmp	r1, #0
 800c6f6:	d0f5      	beq.n	800c6e4 <__any_on+0x2a>
 800c6f8:	2001      	movs	r0, #1
 800c6fa:	e7f6      	b.n	800c6ea <__any_on+0x30>

0800c6fc <sulp>:
 800c6fc:	b570      	push	{r4, r5, r6, lr}
 800c6fe:	4604      	mov	r4, r0
 800c700:	460d      	mov	r5, r1
 800c702:	ec45 4b10 	vmov	d0, r4, r5
 800c706:	4616      	mov	r6, r2
 800c708:	f7ff feba 	bl	800c480 <__ulp>
 800c70c:	ec51 0b10 	vmov	r0, r1, d0
 800c710:	b17e      	cbz	r6, 800c732 <sulp+0x36>
 800c712:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c716:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	dd09      	ble.n	800c732 <sulp+0x36>
 800c71e:	051b      	lsls	r3, r3, #20
 800c720:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c724:	2400      	movs	r4, #0
 800c726:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c72a:	4622      	mov	r2, r4
 800c72c:	462b      	mov	r3, r5
 800c72e:	f7f3 ff8b 	bl	8000648 <__aeabi_dmul>
 800c732:	ec41 0b10 	vmov	d0, r0, r1
 800c736:	bd70      	pop	{r4, r5, r6, pc}

0800c738 <_strtod_l>:
 800c738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c73c:	b09f      	sub	sp, #124	@ 0x7c
 800c73e:	460c      	mov	r4, r1
 800c740:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c742:	2200      	movs	r2, #0
 800c744:	921a      	str	r2, [sp, #104]	@ 0x68
 800c746:	9005      	str	r0, [sp, #20]
 800c748:	f04f 0a00 	mov.w	sl, #0
 800c74c:	f04f 0b00 	mov.w	fp, #0
 800c750:	460a      	mov	r2, r1
 800c752:	9219      	str	r2, [sp, #100]	@ 0x64
 800c754:	7811      	ldrb	r1, [r2, #0]
 800c756:	292b      	cmp	r1, #43	@ 0x2b
 800c758:	d04a      	beq.n	800c7f0 <_strtod_l+0xb8>
 800c75a:	d838      	bhi.n	800c7ce <_strtod_l+0x96>
 800c75c:	290d      	cmp	r1, #13
 800c75e:	d832      	bhi.n	800c7c6 <_strtod_l+0x8e>
 800c760:	2908      	cmp	r1, #8
 800c762:	d832      	bhi.n	800c7ca <_strtod_l+0x92>
 800c764:	2900      	cmp	r1, #0
 800c766:	d03b      	beq.n	800c7e0 <_strtod_l+0xa8>
 800c768:	2200      	movs	r2, #0
 800c76a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c76c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c76e:	782a      	ldrb	r2, [r5, #0]
 800c770:	2a30      	cmp	r2, #48	@ 0x30
 800c772:	f040 80b2 	bne.w	800c8da <_strtod_l+0x1a2>
 800c776:	786a      	ldrb	r2, [r5, #1]
 800c778:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c77c:	2a58      	cmp	r2, #88	@ 0x58
 800c77e:	d16e      	bne.n	800c85e <_strtod_l+0x126>
 800c780:	9302      	str	r3, [sp, #8]
 800c782:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c784:	9301      	str	r3, [sp, #4]
 800c786:	ab1a      	add	r3, sp, #104	@ 0x68
 800c788:	9300      	str	r3, [sp, #0]
 800c78a:	4a8f      	ldr	r2, [pc, #572]	@ (800c9c8 <_strtod_l+0x290>)
 800c78c:	9805      	ldr	r0, [sp, #20]
 800c78e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c790:	a919      	add	r1, sp, #100	@ 0x64
 800c792:	f001 fadf 	bl	800dd54 <__gethex>
 800c796:	f010 060f 	ands.w	r6, r0, #15
 800c79a:	4604      	mov	r4, r0
 800c79c:	d005      	beq.n	800c7aa <_strtod_l+0x72>
 800c79e:	2e06      	cmp	r6, #6
 800c7a0:	d128      	bne.n	800c7f4 <_strtod_l+0xbc>
 800c7a2:	3501      	adds	r5, #1
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800c7a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800c7aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	f040 858e 	bne.w	800d2ce <_strtod_l+0xb96>
 800c7b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7b4:	b1cb      	cbz	r3, 800c7ea <_strtod_l+0xb2>
 800c7b6:	4652      	mov	r2, sl
 800c7b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c7bc:	ec43 2b10 	vmov	d0, r2, r3
 800c7c0:	b01f      	add	sp, #124	@ 0x7c
 800c7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c6:	2920      	cmp	r1, #32
 800c7c8:	d1ce      	bne.n	800c768 <_strtod_l+0x30>
 800c7ca:	3201      	adds	r2, #1
 800c7cc:	e7c1      	b.n	800c752 <_strtod_l+0x1a>
 800c7ce:	292d      	cmp	r1, #45	@ 0x2d
 800c7d0:	d1ca      	bne.n	800c768 <_strtod_l+0x30>
 800c7d2:	2101      	movs	r1, #1
 800c7d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800c7d6:	1c51      	adds	r1, r2, #1
 800c7d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7da:	7852      	ldrb	r2, [r2, #1]
 800c7dc:	2a00      	cmp	r2, #0
 800c7de:	d1c5      	bne.n	800c76c <_strtod_l+0x34>
 800c7e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c7e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	f040 8570 	bne.w	800d2ca <_strtod_l+0xb92>
 800c7ea:	4652      	mov	r2, sl
 800c7ec:	465b      	mov	r3, fp
 800c7ee:	e7e5      	b.n	800c7bc <_strtod_l+0x84>
 800c7f0:	2100      	movs	r1, #0
 800c7f2:	e7ef      	b.n	800c7d4 <_strtod_l+0x9c>
 800c7f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c7f6:	b13a      	cbz	r2, 800c808 <_strtod_l+0xd0>
 800c7f8:	2135      	movs	r1, #53	@ 0x35
 800c7fa:	a81c      	add	r0, sp, #112	@ 0x70
 800c7fc:	f7ff ff3a 	bl	800c674 <__copybits>
 800c800:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c802:	9805      	ldr	r0, [sp, #20]
 800c804:	f7ff fb10 	bl	800be28 <_Bfree>
 800c808:	3e01      	subs	r6, #1
 800c80a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c80c:	2e04      	cmp	r6, #4
 800c80e:	d806      	bhi.n	800c81e <_strtod_l+0xe6>
 800c810:	e8df f006 	tbb	[pc, r6]
 800c814:	201d0314 	.word	0x201d0314
 800c818:	14          	.byte	0x14
 800c819:	00          	.byte	0x00
 800c81a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c81e:	05e1      	lsls	r1, r4, #23
 800c820:	bf48      	it	mi
 800c822:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c826:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c82a:	0d1b      	lsrs	r3, r3, #20
 800c82c:	051b      	lsls	r3, r3, #20
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1bb      	bne.n	800c7aa <_strtod_l+0x72>
 800c832:	f7fe fb1f 	bl	800ae74 <__errno>
 800c836:	2322      	movs	r3, #34	@ 0x22
 800c838:	6003      	str	r3, [r0, #0]
 800c83a:	e7b6      	b.n	800c7aa <_strtod_l+0x72>
 800c83c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c840:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c844:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c848:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c84c:	e7e7      	b.n	800c81e <_strtod_l+0xe6>
 800c84e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c9d0 <_strtod_l+0x298>
 800c852:	e7e4      	b.n	800c81e <_strtod_l+0xe6>
 800c854:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c858:	f04f 3aff 	mov.w	sl, #4294967295
 800c85c:	e7df      	b.n	800c81e <_strtod_l+0xe6>
 800c85e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c860:	1c5a      	adds	r2, r3, #1
 800c862:	9219      	str	r2, [sp, #100]	@ 0x64
 800c864:	785b      	ldrb	r3, [r3, #1]
 800c866:	2b30      	cmp	r3, #48	@ 0x30
 800c868:	d0f9      	beq.n	800c85e <_strtod_l+0x126>
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d09d      	beq.n	800c7aa <_strtod_l+0x72>
 800c86e:	2301      	movs	r3, #1
 800c870:	2700      	movs	r7, #0
 800c872:	9308      	str	r3, [sp, #32]
 800c874:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c876:	930c      	str	r3, [sp, #48]	@ 0x30
 800c878:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c87a:	46b9      	mov	r9, r7
 800c87c:	220a      	movs	r2, #10
 800c87e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c880:	7805      	ldrb	r5, [r0, #0]
 800c882:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c886:	b2d9      	uxtb	r1, r3
 800c888:	2909      	cmp	r1, #9
 800c88a:	d928      	bls.n	800c8de <_strtod_l+0x1a6>
 800c88c:	494f      	ldr	r1, [pc, #316]	@ (800c9cc <_strtod_l+0x294>)
 800c88e:	2201      	movs	r2, #1
 800c890:	f001 f97a 	bl	800db88 <strncmp>
 800c894:	2800      	cmp	r0, #0
 800c896:	d032      	beq.n	800c8fe <_strtod_l+0x1c6>
 800c898:	2000      	movs	r0, #0
 800c89a:	462a      	mov	r2, r5
 800c89c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c89e:	464d      	mov	r5, r9
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2a65      	cmp	r2, #101	@ 0x65
 800c8a4:	d001      	beq.n	800c8aa <_strtod_l+0x172>
 800c8a6:	2a45      	cmp	r2, #69	@ 0x45
 800c8a8:	d114      	bne.n	800c8d4 <_strtod_l+0x19c>
 800c8aa:	b91d      	cbnz	r5, 800c8b4 <_strtod_l+0x17c>
 800c8ac:	9a08      	ldr	r2, [sp, #32]
 800c8ae:	4302      	orrs	r2, r0
 800c8b0:	d096      	beq.n	800c7e0 <_strtod_l+0xa8>
 800c8b2:	2500      	movs	r5, #0
 800c8b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c8b6:	1c62      	adds	r2, r4, #1
 800c8b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8ba:	7862      	ldrb	r2, [r4, #1]
 800c8bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800c8be:	d07a      	beq.n	800c9b6 <_strtod_l+0x27e>
 800c8c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800c8c2:	d07e      	beq.n	800c9c2 <_strtod_l+0x28a>
 800c8c4:	f04f 0c00 	mov.w	ip, #0
 800c8c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c8cc:	2909      	cmp	r1, #9
 800c8ce:	f240 8085 	bls.w	800c9dc <_strtod_l+0x2a4>
 800c8d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c8d4:	f04f 0800 	mov.w	r8, #0
 800c8d8:	e0a5      	b.n	800ca26 <_strtod_l+0x2ee>
 800c8da:	2300      	movs	r3, #0
 800c8dc:	e7c8      	b.n	800c870 <_strtod_l+0x138>
 800c8de:	f1b9 0f08 	cmp.w	r9, #8
 800c8e2:	bfd8      	it	le
 800c8e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c8e6:	f100 0001 	add.w	r0, r0, #1
 800c8ea:	bfda      	itte	le
 800c8ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800c8f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c8f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c8f6:	f109 0901 	add.w	r9, r9, #1
 800c8fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800c8fc:	e7bf      	b.n	800c87e <_strtod_l+0x146>
 800c8fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c900:	1c5a      	adds	r2, r3, #1
 800c902:	9219      	str	r2, [sp, #100]	@ 0x64
 800c904:	785a      	ldrb	r2, [r3, #1]
 800c906:	f1b9 0f00 	cmp.w	r9, #0
 800c90a:	d03b      	beq.n	800c984 <_strtod_l+0x24c>
 800c90c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c90e:	464d      	mov	r5, r9
 800c910:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c914:	2b09      	cmp	r3, #9
 800c916:	d912      	bls.n	800c93e <_strtod_l+0x206>
 800c918:	2301      	movs	r3, #1
 800c91a:	e7c2      	b.n	800c8a2 <_strtod_l+0x16a>
 800c91c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c91e:	1c5a      	adds	r2, r3, #1
 800c920:	9219      	str	r2, [sp, #100]	@ 0x64
 800c922:	785a      	ldrb	r2, [r3, #1]
 800c924:	3001      	adds	r0, #1
 800c926:	2a30      	cmp	r2, #48	@ 0x30
 800c928:	d0f8      	beq.n	800c91c <_strtod_l+0x1e4>
 800c92a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c92e:	2b08      	cmp	r3, #8
 800c930:	f200 84d2 	bhi.w	800d2d8 <_strtod_l+0xba0>
 800c934:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c936:	900a      	str	r0, [sp, #40]	@ 0x28
 800c938:	2000      	movs	r0, #0
 800c93a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c93c:	4605      	mov	r5, r0
 800c93e:	3a30      	subs	r2, #48	@ 0x30
 800c940:	f100 0301 	add.w	r3, r0, #1
 800c944:	d018      	beq.n	800c978 <_strtod_l+0x240>
 800c946:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c948:	4419      	add	r1, r3
 800c94a:	910a      	str	r1, [sp, #40]	@ 0x28
 800c94c:	462e      	mov	r6, r5
 800c94e:	f04f 0e0a 	mov.w	lr, #10
 800c952:	1c71      	adds	r1, r6, #1
 800c954:	eba1 0c05 	sub.w	ip, r1, r5
 800c958:	4563      	cmp	r3, ip
 800c95a:	dc15      	bgt.n	800c988 <_strtod_l+0x250>
 800c95c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c960:	182b      	adds	r3, r5, r0
 800c962:	2b08      	cmp	r3, #8
 800c964:	f105 0501 	add.w	r5, r5, #1
 800c968:	4405      	add	r5, r0
 800c96a:	dc1a      	bgt.n	800c9a2 <_strtod_l+0x26a>
 800c96c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c96e:	230a      	movs	r3, #10
 800c970:	fb03 2301 	mla	r3, r3, r1, r2
 800c974:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c976:	2300      	movs	r3, #0
 800c978:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c97a:	1c51      	adds	r1, r2, #1
 800c97c:	9119      	str	r1, [sp, #100]	@ 0x64
 800c97e:	7852      	ldrb	r2, [r2, #1]
 800c980:	4618      	mov	r0, r3
 800c982:	e7c5      	b.n	800c910 <_strtod_l+0x1d8>
 800c984:	4648      	mov	r0, r9
 800c986:	e7ce      	b.n	800c926 <_strtod_l+0x1ee>
 800c988:	2e08      	cmp	r6, #8
 800c98a:	dc05      	bgt.n	800c998 <_strtod_l+0x260>
 800c98c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c98e:	fb0e f606 	mul.w	r6, lr, r6
 800c992:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c994:	460e      	mov	r6, r1
 800c996:	e7dc      	b.n	800c952 <_strtod_l+0x21a>
 800c998:	2910      	cmp	r1, #16
 800c99a:	bfd8      	it	le
 800c99c:	fb0e f707 	mulle.w	r7, lr, r7
 800c9a0:	e7f8      	b.n	800c994 <_strtod_l+0x25c>
 800c9a2:	2b0f      	cmp	r3, #15
 800c9a4:	bfdc      	itt	le
 800c9a6:	230a      	movle	r3, #10
 800c9a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800c9ac:	e7e3      	b.n	800c976 <_strtod_l+0x23e>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	e77a      	b.n	800c8ac <_strtod_l+0x174>
 800c9b6:	f04f 0c00 	mov.w	ip, #0
 800c9ba:	1ca2      	adds	r2, r4, #2
 800c9bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800c9be:	78a2      	ldrb	r2, [r4, #2]
 800c9c0:	e782      	b.n	800c8c8 <_strtod_l+0x190>
 800c9c2:	f04f 0c01 	mov.w	ip, #1
 800c9c6:	e7f8      	b.n	800c9ba <_strtod_l+0x282>
 800c9c8:	0800eafc 	.word	0x0800eafc
 800c9cc:	0800e92f 	.word	0x0800e92f
 800c9d0:	7ff00000 	.word	0x7ff00000
 800c9d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9d6:	1c51      	adds	r1, r2, #1
 800c9d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c9da:	7852      	ldrb	r2, [r2, #1]
 800c9dc:	2a30      	cmp	r2, #48	@ 0x30
 800c9de:	d0f9      	beq.n	800c9d4 <_strtod_l+0x29c>
 800c9e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c9e4:	2908      	cmp	r1, #8
 800c9e6:	f63f af75 	bhi.w	800c8d4 <_strtod_l+0x19c>
 800c9ea:	3a30      	subs	r2, #48	@ 0x30
 800c9ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800c9ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c9f2:	f04f 080a 	mov.w	r8, #10
 800c9f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c9f8:	1c56      	adds	r6, r2, #1
 800c9fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800c9fc:	7852      	ldrb	r2, [r2, #1]
 800c9fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ca02:	f1be 0f09 	cmp.w	lr, #9
 800ca06:	d939      	bls.n	800ca7c <_strtod_l+0x344>
 800ca08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ca0a:	1a76      	subs	r6, r6, r1
 800ca0c:	2e08      	cmp	r6, #8
 800ca0e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ca12:	dc03      	bgt.n	800ca1c <_strtod_l+0x2e4>
 800ca14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca16:	4588      	cmp	r8, r1
 800ca18:	bfa8      	it	ge
 800ca1a:	4688      	movge	r8, r1
 800ca1c:	f1bc 0f00 	cmp.w	ip, #0
 800ca20:	d001      	beq.n	800ca26 <_strtod_l+0x2ee>
 800ca22:	f1c8 0800 	rsb	r8, r8, #0
 800ca26:	2d00      	cmp	r5, #0
 800ca28:	d14e      	bne.n	800cac8 <_strtod_l+0x390>
 800ca2a:	9908      	ldr	r1, [sp, #32]
 800ca2c:	4308      	orrs	r0, r1
 800ca2e:	f47f aebc 	bne.w	800c7aa <_strtod_l+0x72>
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	f47f aed4 	bne.w	800c7e0 <_strtod_l+0xa8>
 800ca38:	2a69      	cmp	r2, #105	@ 0x69
 800ca3a:	d028      	beq.n	800ca8e <_strtod_l+0x356>
 800ca3c:	dc25      	bgt.n	800ca8a <_strtod_l+0x352>
 800ca3e:	2a49      	cmp	r2, #73	@ 0x49
 800ca40:	d025      	beq.n	800ca8e <_strtod_l+0x356>
 800ca42:	2a4e      	cmp	r2, #78	@ 0x4e
 800ca44:	f47f aecc 	bne.w	800c7e0 <_strtod_l+0xa8>
 800ca48:	499a      	ldr	r1, [pc, #616]	@ (800ccb4 <_strtod_l+0x57c>)
 800ca4a:	a819      	add	r0, sp, #100	@ 0x64
 800ca4c:	f001 fba4 	bl	800e198 <__match>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	f43f aec5 	beq.w	800c7e0 <_strtod_l+0xa8>
 800ca56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca58:	781b      	ldrb	r3, [r3, #0]
 800ca5a:	2b28      	cmp	r3, #40	@ 0x28
 800ca5c:	d12e      	bne.n	800cabc <_strtod_l+0x384>
 800ca5e:	4996      	ldr	r1, [pc, #600]	@ (800ccb8 <_strtod_l+0x580>)
 800ca60:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca62:	a819      	add	r0, sp, #100	@ 0x64
 800ca64:	f001 fbac 	bl	800e1c0 <__hexnan>
 800ca68:	2805      	cmp	r0, #5
 800ca6a:	d127      	bne.n	800cabc <_strtod_l+0x384>
 800ca6c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ca6e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ca72:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ca76:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ca7a:	e696      	b.n	800c7aa <_strtod_l+0x72>
 800ca7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ca7e:	fb08 2101 	mla	r1, r8, r1, r2
 800ca82:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ca86:	9209      	str	r2, [sp, #36]	@ 0x24
 800ca88:	e7b5      	b.n	800c9f6 <_strtod_l+0x2be>
 800ca8a:	2a6e      	cmp	r2, #110	@ 0x6e
 800ca8c:	e7da      	b.n	800ca44 <_strtod_l+0x30c>
 800ca8e:	498b      	ldr	r1, [pc, #556]	@ (800ccbc <_strtod_l+0x584>)
 800ca90:	a819      	add	r0, sp, #100	@ 0x64
 800ca92:	f001 fb81 	bl	800e198 <__match>
 800ca96:	2800      	cmp	r0, #0
 800ca98:	f43f aea2 	beq.w	800c7e0 <_strtod_l+0xa8>
 800ca9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca9e:	4988      	ldr	r1, [pc, #544]	@ (800ccc0 <_strtod_l+0x588>)
 800caa0:	3b01      	subs	r3, #1
 800caa2:	a819      	add	r0, sp, #100	@ 0x64
 800caa4:	9319      	str	r3, [sp, #100]	@ 0x64
 800caa6:	f001 fb77 	bl	800e198 <__match>
 800caaa:	b910      	cbnz	r0, 800cab2 <_strtod_l+0x37a>
 800caac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800caae:	3301      	adds	r3, #1
 800cab0:	9319      	str	r3, [sp, #100]	@ 0x64
 800cab2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800ccd0 <_strtod_l+0x598>
 800cab6:	f04f 0a00 	mov.w	sl, #0
 800caba:	e676      	b.n	800c7aa <_strtod_l+0x72>
 800cabc:	4881      	ldr	r0, [pc, #516]	@ (800ccc4 <_strtod_l+0x58c>)
 800cabe:	f001 f8a7 	bl	800dc10 <nan>
 800cac2:	ec5b ab10 	vmov	sl, fp, d0
 800cac6:	e670      	b.n	800c7aa <_strtod_l+0x72>
 800cac8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800caca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cacc:	eba8 0303 	sub.w	r3, r8, r3
 800cad0:	f1b9 0f00 	cmp.w	r9, #0
 800cad4:	bf08      	it	eq
 800cad6:	46a9      	moveq	r9, r5
 800cad8:	2d10      	cmp	r5, #16
 800cada:	9309      	str	r3, [sp, #36]	@ 0x24
 800cadc:	462c      	mov	r4, r5
 800cade:	bfa8      	it	ge
 800cae0:	2410      	movge	r4, #16
 800cae2:	f7f3 fd37 	bl	8000554 <__aeabi_ui2d>
 800cae6:	2d09      	cmp	r5, #9
 800cae8:	4682      	mov	sl, r0
 800caea:	468b      	mov	fp, r1
 800caec:	dc13      	bgt.n	800cb16 <_strtod_l+0x3de>
 800caee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f43f ae5a 	beq.w	800c7aa <_strtod_l+0x72>
 800caf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf8:	dd78      	ble.n	800cbec <_strtod_l+0x4b4>
 800cafa:	2b16      	cmp	r3, #22
 800cafc:	dc5f      	bgt.n	800cbbe <_strtod_l+0x486>
 800cafe:	4972      	ldr	r1, [pc, #456]	@ (800ccc8 <_strtod_l+0x590>)
 800cb00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb08:	4652      	mov	r2, sl
 800cb0a:	465b      	mov	r3, fp
 800cb0c:	f7f3 fd9c 	bl	8000648 <__aeabi_dmul>
 800cb10:	4682      	mov	sl, r0
 800cb12:	468b      	mov	fp, r1
 800cb14:	e649      	b.n	800c7aa <_strtod_l+0x72>
 800cb16:	4b6c      	ldr	r3, [pc, #432]	@ (800ccc8 <_strtod_l+0x590>)
 800cb18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cb20:	f7f3 fd92 	bl	8000648 <__aeabi_dmul>
 800cb24:	4682      	mov	sl, r0
 800cb26:	4638      	mov	r0, r7
 800cb28:	468b      	mov	fp, r1
 800cb2a:	f7f3 fd13 	bl	8000554 <__aeabi_ui2d>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	4650      	mov	r0, sl
 800cb34:	4659      	mov	r1, fp
 800cb36:	f7f3 fbd1 	bl	80002dc <__adddf3>
 800cb3a:	2d0f      	cmp	r5, #15
 800cb3c:	4682      	mov	sl, r0
 800cb3e:	468b      	mov	fp, r1
 800cb40:	ddd5      	ble.n	800caee <_strtod_l+0x3b6>
 800cb42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb44:	1b2c      	subs	r4, r5, r4
 800cb46:	441c      	add	r4, r3
 800cb48:	2c00      	cmp	r4, #0
 800cb4a:	f340 8093 	ble.w	800cc74 <_strtod_l+0x53c>
 800cb4e:	f014 030f 	ands.w	r3, r4, #15
 800cb52:	d00a      	beq.n	800cb6a <_strtod_l+0x432>
 800cb54:	495c      	ldr	r1, [pc, #368]	@ (800ccc8 <_strtod_l+0x590>)
 800cb56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cb5a:	4652      	mov	r2, sl
 800cb5c:	465b      	mov	r3, fp
 800cb5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb62:	f7f3 fd71 	bl	8000648 <__aeabi_dmul>
 800cb66:	4682      	mov	sl, r0
 800cb68:	468b      	mov	fp, r1
 800cb6a:	f034 040f 	bics.w	r4, r4, #15
 800cb6e:	d073      	beq.n	800cc58 <_strtod_l+0x520>
 800cb70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800cb74:	dd49      	ble.n	800cc0a <_strtod_l+0x4d2>
 800cb76:	2400      	movs	r4, #0
 800cb78:	46a0      	mov	r8, r4
 800cb7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb7c:	46a1      	mov	r9, r4
 800cb7e:	9a05      	ldr	r2, [sp, #20]
 800cb80:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800ccd0 <_strtod_l+0x598>
 800cb84:	2322      	movs	r3, #34	@ 0x22
 800cb86:	6013      	str	r3, [r2, #0]
 800cb88:	f04f 0a00 	mov.w	sl, #0
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	f43f ae0b 	beq.w	800c7aa <_strtod_l+0x72>
 800cb94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb96:	9805      	ldr	r0, [sp, #20]
 800cb98:	f7ff f946 	bl	800be28 <_Bfree>
 800cb9c:	9805      	ldr	r0, [sp, #20]
 800cb9e:	4649      	mov	r1, r9
 800cba0:	f7ff f942 	bl	800be28 <_Bfree>
 800cba4:	9805      	ldr	r0, [sp, #20]
 800cba6:	4641      	mov	r1, r8
 800cba8:	f7ff f93e 	bl	800be28 <_Bfree>
 800cbac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cbae:	9805      	ldr	r0, [sp, #20]
 800cbb0:	f7ff f93a 	bl	800be28 <_Bfree>
 800cbb4:	9805      	ldr	r0, [sp, #20]
 800cbb6:	4621      	mov	r1, r4
 800cbb8:	f7ff f936 	bl	800be28 <_Bfree>
 800cbbc:	e5f5      	b.n	800c7aa <_strtod_l+0x72>
 800cbbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cbc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	dbbc      	blt.n	800cb42 <_strtod_l+0x40a>
 800cbc8:	4c3f      	ldr	r4, [pc, #252]	@ (800ccc8 <_strtod_l+0x590>)
 800cbca:	f1c5 050f 	rsb	r5, r5, #15
 800cbce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cbd2:	4652      	mov	r2, sl
 800cbd4:	465b      	mov	r3, fp
 800cbd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbda:	f7f3 fd35 	bl	8000648 <__aeabi_dmul>
 800cbde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbe0:	1b5d      	subs	r5, r3, r5
 800cbe2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cbe6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cbea:	e78f      	b.n	800cb0c <_strtod_l+0x3d4>
 800cbec:	3316      	adds	r3, #22
 800cbee:	dba8      	blt.n	800cb42 <_strtod_l+0x40a>
 800cbf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbf2:	eba3 0808 	sub.w	r8, r3, r8
 800cbf6:	4b34      	ldr	r3, [pc, #208]	@ (800ccc8 <_strtod_l+0x590>)
 800cbf8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cbfc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cc00:	4650      	mov	r0, sl
 800cc02:	4659      	mov	r1, fp
 800cc04:	f7f3 fe4a 	bl	800089c <__aeabi_ddiv>
 800cc08:	e782      	b.n	800cb10 <_strtod_l+0x3d8>
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	4f2f      	ldr	r7, [pc, #188]	@ (800cccc <_strtod_l+0x594>)
 800cc0e:	1124      	asrs	r4, r4, #4
 800cc10:	4650      	mov	r0, sl
 800cc12:	4659      	mov	r1, fp
 800cc14:	461e      	mov	r6, r3
 800cc16:	2c01      	cmp	r4, #1
 800cc18:	dc21      	bgt.n	800cc5e <_strtod_l+0x526>
 800cc1a:	b10b      	cbz	r3, 800cc20 <_strtod_l+0x4e8>
 800cc1c:	4682      	mov	sl, r0
 800cc1e:	468b      	mov	fp, r1
 800cc20:	492a      	ldr	r1, [pc, #168]	@ (800cccc <_strtod_l+0x594>)
 800cc22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cc26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cc2a:	4652      	mov	r2, sl
 800cc2c:	465b      	mov	r3, fp
 800cc2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc32:	f7f3 fd09 	bl	8000648 <__aeabi_dmul>
 800cc36:	4b26      	ldr	r3, [pc, #152]	@ (800ccd0 <_strtod_l+0x598>)
 800cc38:	460a      	mov	r2, r1
 800cc3a:	400b      	ands	r3, r1
 800cc3c:	4925      	ldr	r1, [pc, #148]	@ (800ccd4 <_strtod_l+0x59c>)
 800cc3e:	428b      	cmp	r3, r1
 800cc40:	4682      	mov	sl, r0
 800cc42:	d898      	bhi.n	800cb76 <_strtod_l+0x43e>
 800cc44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cc48:	428b      	cmp	r3, r1
 800cc4a:	bf86      	itte	hi
 800cc4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800ccd8 <_strtod_l+0x5a0>
 800cc50:	f04f 3aff 	movhi.w	sl, #4294967295
 800cc54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cc58:	2300      	movs	r3, #0
 800cc5a:	9308      	str	r3, [sp, #32]
 800cc5c:	e076      	b.n	800cd4c <_strtod_l+0x614>
 800cc5e:	07e2      	lsls	r2, r4, #31
 800cc60:	d504      	bpl.n	800cc6c <_strtod_l+0x534>
 800cc62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc66:	f7f3 fcef 	bl	8000648 <__aeabi_dmul>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	3601      	adds	r6, #1
 800cc6e:	1064      	asrs	r4, r4, #1
 800cc70:	3708      	adds	r7, #8
 800cc72:	e7d0      	b.n	800cc16 <_strtod_l+0x4de>
 800cc74:	d0f0      	beq.n	800cc58 <_strtod_l+0x520>
 800cc76:	4264      	negs	r4, r4
 800cc78:	f014 020f 	ands.w	r2, r4, #15
 800cc7c:	d00a      	beq.n	800cc94 <_strtod_l+0x55c>
 800cc7e:	4b12      	ldr	r3, [pc, #72]	@ (800ccc8 <_strtod_l+0x590>)
 800cc80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc84:	4650      	mov	r0, sl
 800cc86:	4659      	mov	r1, fp
 800cc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8c:	f7f3 fe06 	bl	800089c <__aeabi_ddiv>
 800cc90:	4682      	mov	sl, r0
 800cc92:	468b      	mov	fp, r1
 800cc94:	1124      	asrs	r4, r4, #4
 800cc96:	d0df      	beq.n	800cc58 <_strtod_l+0x520>
 800cc98:	2c1f      	cmp	r4, #31
 800cc9a:	dd1f      	ble.n	800ccdc <_strtod_l+0x5a4>
 800cc9c:	2400      	movs	r4, #0
 800cc9e:	46a0      	mov	r8, r4
 800cca0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cca2:	46a1      	mov	r9, r4
 800cca4:	9a05      	ldr	r2, [sp, #20]
 800cca6:	2322      	movs	r3, #34	@ 0x22
 800cca8:	f04f 0a00 	mov.w	sl, #0
 800ccac:	f04f 0b00 	mov.w	fp, #0
 800ccb0:	6013      	str	r3, [r2, #0]
 800ccb2:	e76b      	b.n	800cb8c <_strtod_l+0x454>
 800ccb4:	0800e81d 	.word	0x0800e81d
 800ccb8:	0800eae8 	.word	0x0800eae8
 800ccbc:	0800e815 	.word	0x0800e815
 800ccc0:	0800e84c 	.word	0x0800e84c
 800ccc4:	0800e985 	.word	0x0800e985
 800ccc8:	0800ea20 	.word	0x0800ea20
 800cccc:	0800e9f8 	.word	0x0800e9f8
 800ccd0:	7ff00000 	.word	0x7ff00000
 800ccd4:	7ca00000 	.word	0x7ca00000
 800ccd8:	7fefffff 	.word	0x7fefffff
 800ccdc:	f014 0310 	ands.w	r3, r4, #16
 800cce0:	bf18      	it	ne
 800cce2:	236a      	movne	r3, #106	@ 0x6a
 800cce4:	4ea9      	ldr	r6, [pc, #676]	@ (800cf8c <_strtod_l+0x854>)
 800cce6:	9308      	str	r3, [sp, #32]
 800cce8:	4650      	mov	r0, sl
 800ccea:	4659      	mov	r1, fp
 800ccec:	2300      	movs	r3, #0
 800ccee:	07e7      	lsls	r7, r4, #31
 800ccf0:	d504      	bpl.n	800ccfc <_strtod_l+0x5c4>
 800ccf2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ccf6:	f7f3 fca7 	bl	8000648 <__aeabi_dmul>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	1064      	asrs	r4, r4, #1
 800ccfe:	f106 0608 	add.w	r6, r6, #8
 800cd02:	d1f4      	bne.n	800ccee <_strtod_l+0x5b6>
 800cd04:	b10b      	cbz	r3, 800cd0a <_strtod_l+0x5d2>
 800cd06:	4682      	mov	sl, r0
 800cd08:	468b      	mov	fp, r1
 800cd0a:	9b08      	ldr	r3, [sp, #32]
 800cd0c:	b1b3      	cbz	r3, 800cd3c <_strtod_l+0x604>
 800cd0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cd12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	4659      	mov	r1, fp
 800cd1a:	dd0f      	ble.n	800cd3c <_strtod_l+0x604>
 800cd1c:	2b1f      	cmp	r3, #31
 800cd1e:	dd56      	ble.n	800cdce <_strtod_l+0x696>
 800cd20:	2b34      	cmp	r3, #52	@ 0x34
 800cd22:	bfde      	ittt	le
 800cd24:	f04f 33ff 	movle.w	r3, #4294967295
 800cd28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cd2c:	4093      	lslle	r3, r2
 800cd2e:	f04f 0a00 	mov.w	sl, #0
 800cd32:	bfcc      	ite	gt
 800cd34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cd38:	ea03 0b01 	andle.w	fp, r3, r1
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	2300      	movs	r3, #0
 800cd40:	4650      	mov	r0, sl
 800cd42:	4659      	mov	r1, fp
 800cd44:	f7f3 fee8 	bl	8000b18 <__aeabi_dcmpeq>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d1a7      	bne.n	800cc9c <_strtod_l+0x564>
 800cd4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cd52:	9805      	ldr	r0, [sp, #20]
 800cd54:	462b      	mov	r3, r5
 800cd56:	464a      	mov	r2, r9
 800cd58:	f7ff f8ce 	bl	800bef8 <__s2b>
 800cd5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cd5e:	2800      	cmp	r0, #0
 800cd60:	f43f af09 	beq.w	800cb76 <_strtod_l+0x43e>
 800cd64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd68:	2a00      	cmp	r2, #0
 800cd6a:	eba3 0308 	sub.w	r3, r3, r8
 800cd6e:	bfa8      	it	ge
 800cd70:	2300      	movge	r3, #0
 800cd72:	9312      	str	r3, [sp, #72]	@ 0x48
 800cd74:	2400      	movs	r4, #0
 800cd76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cd7a:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd7c:	46a0      	mov	r8, r4
 800cd7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd80:	9805      	ldr	r0, [sp, #20]
 800cd82:	6859      	ldr	r1, [r3, #4]
 800cd84:	f7ff f810 	bl	800bda8 <_Balloc>
 800cd88:	4681      	mov	r9, r0
 800cd8a:	2800      	cmp	r0, #0
 800cd8c:	f43f aef7 	beq.w	800cb7e <_strtod_l+0x446>
 800cd90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd92:	691a      	ldr	r2, [r3, #16]
 800cd94:	3202      	adds	r2, #2
 800cd96:	f103 010c 	add.w	r1, r3, #12
 800cd9a:	0092      	lsls	r2, r2, #2
 800cd9c:	300c      	adds	r0, #12
 800cd9e:	f7fe f896 	bl	800aece <memcpy>
 800cda2:	ec4b ab10 	vmov	d0, sl, fp
 800cda6:	9805      	ldr	r0, [sp, #20]
 800cda8:	aa1c      	add	r2, sp, #112	@ 0x70
 800cdaa:	a91b      	add	r1, sp, #108	@ 0x6c
 800cdac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cdb0:	f7ff fbd6 	bl	800c560 <__d2b>
 800cdb4:	901a      	str	r0, [sp, #104]	@ 0x68
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	f43f aee1 	beq.w	800cb7e <_strtod_l+0x446>
 800cdbc:	9805      	ldr	r0, [sp, #20]
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	f7ff f930 	bl	800c024 <__i2b>
 800cdc4:	4680      	mov	r8, r0
 800cdc6:	b948      	cbnz	r0, 800cddc <_strtod_l+0x6a4>
 800cdc8:	f04f 0800 	mov.w	r8, #0
 800cdcc:	e6d7      	b.n	800cb7e <_strtod_l+0x446>
 800cdce:	f04f 32ff 	mov.w	r2, #4294967295
 800cdd2:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd6:	ea03 0a0a 	and.w	sl, r3, sl
 800cdda:	e7af      	b.n	800cd3c <_strtod_l+0x604>
 800cddc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cdde:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cde0:	2d00      	cmp	r5, #0
 800cde2:	bfab      	itete	ge
 800cde4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cde6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cde8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cdea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cdec:	bfac      	ite	ge
 800cdee:	18ef      	addge	r7, r5, r3
 800cdf0:	1b5e      	sublt	r6, r3, r5
 800cdf2:	9b08      	ldr	r3, [sp, #32]
 800cdf4:	1aed      	subs	r5, r5, r3
 800cdf6:	4415      	add	r5, r2
 800cdf8:	4b65      	ldr	r3, [pc, #404]	@ (800cf90 <_strtod_l+0x858>)
 800cdfa:	3d01      	subs	r5, #1
 800cdfc:	429d      	cmp	r5, r3
 800cdfe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ce02:	da50      	bge.n	800cea6 <_strtod_l+0x76e>
 800ce04:	1b5b      	subs	r3, r3, r5
 800ce06:	2b1f      	cmp	r3, #31
 800ce08:	eba2 0203 	sub.w	r2, r2, r3
 800ce0c:	f04f 0101 	mov.w	r1, #1
 800ce10:	dc3d      	bgt.n	800ce8e <_strtod_l+0x756>
 800ce12:	fa01 f303 	lsl.w	r3, r1, r3
 800ce16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce18:	2300      	movs	r3, #0
 800ce1a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ce1c:	18bd      	adds	r5, r7, r2
 800ce1e:	9b08      	ldr	r3, [sp, #32]
 800ce20:	42af      	cmp	r7, r5
 800ce22:	4416      	add	r6, r2
 800ce24:	441e      	add	r6, r3
 800ce26:	463b      	mov	r3, r7
 800ce28:	bfa8      	it	ge
 800ce2a:	462b      	movge	r3, r5
 800ce2c:	42b3      	cmp	r3, r6
 800ce2e:	bfa8      	it	ge
 800ce30:	4633      	movge	r3, r6
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	bfc2      	ittt	gt
 800ce36:	1aed      	subgt	r5, r5, r3
 800ce38:	1af6      	subgt	r6, r6, r3
 800ce3a:	1aff      	subgt	r7, r7, r3
 800ce3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	dd16      	ble.n	800ce70 <_strtod_l+0x738>
 800ce42:	4641      	mov	r1, r8
 800ce44:	9805      	ldr	r0, [sp, #20]
 800ce46:	461a      	mov	r2, r3
 800ce48:	f7ff f9a4 	bl	800c194 <__pow5mult>
 800ce4c:	4680      	mov	r8, r0
 800ce4e:	2800      	cmp	r0, #0
 800ce50:	d0ba      	beq.n	800cdc8 <_strtod_l+0x690>
 800ce52:	4601      	mov	r1, r0
 800ce54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ce56:	9805      	ldr	r0, [sp, #20]
 800ce58:	f7ff f8fa 	bl	800c050 <__multiply>
 800ce5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	f43f ae8d 	beq.w	800cb7e <_strtod_l+0x446>
 800ce64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce66:	9805      	ldr	r0, [sp, #20]
 800ce68:	f7fe ffde 	bl	800be28 <_Bfree>
 800ce6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce70:	2d00      	cmp	r5, #0
 800ce72:	dc1d      	bgt.n	800ceb0 <_strtod_l+0x778>
 800ce74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	dd23      	ble.n	800cec2 <_strtod_l+0x78a>
 800ce7a:	4649      	mov	r1, r9
 800ce7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ce7e:	9805      	ldr	r0, [sp, #20]
 800ce80:	f7ff f988 	bl	800c194 <__pow5mult>
 800ce84:	4681      	mov	r9, r0
 800ce86:	b9e0      	cbnz	r0, 800cec2 <_strtod_l+0x78a>
 800ce88:	f04f 0900 	mov.w	r9, #0
 800ce8c:	e677      	b.n	800cb7e <_strtod_l+0x446>
 800ce8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ce92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ce96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ce9a:	35e2      	adds	r5, #226	@ 0xe2
 800ce9c:	fa01 f305 	lsl.w	r3, r1, r5
 800cea0:	9310      	str	r3, [sp, #64]	@ 0x40
 800cea2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cea4:	e7ba      	b.n	800ce1c <_strtod_l+0x6e4>
 800cea6:	2300      	movs	r3, #0
 800cea8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ceaa:	2301      	movs	r3, #1
 800ceac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ceae:	e7b5      	b.n	800ce1c <_strtod_l+0x6e4>
 800ceb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceb2:	9805      	ldr	r0, [sp, #20]
 800ceb4:	462a      	mov	r2, r5
 800ceb6:	f7ff f9c7 	bl	800c248 <__lshift>
 800ceba:	901a      	str	r0, [sp, #104]	@ 0x68
 800cebc:	2800      	cmp	r0, #0
 800cebe:	d1d9      	bne.n	800ce74 <_strtod_l+0x73c>
 800cec0:	e65d      	b.n	800cb7e <_strtod_l+0x446>
 800cec2:	2e00      	cmp	r6, #0
 800cec4:	dd07      	ble.n	800ced6 <_strtod_l+0x79e>
 800cec6:	4649      	mov	r1, r9
 800cec8:	9805      	ldr	r0, [sp, #20]
 800ceca:	4632      	mov	r2, r6
 800cecc:	f7ff f9bc 	bl	800c248 <__lshift>
 800ced0:	4681      	mov	r9, r0
 800ced2:	2800      	cmp	r0, #0
 800ced4:	d0d8      	beq.n	800ce88 <_strtod_l+0x750>
 800ced6:	2f00      	cmp	r7, #0
 800ced8:	dd08      	ble.n	800ceec <_strtod_l+0x7b4>
 800ceda:	4641      	mov	r1, r8
 800cedc:	9805      	ldr	r0, [sp, #20]
 800cede:	463a      	mov	r2, r7
 800cee0:	f7ff f9b2 	bl	800c248 <__lshift>
 800cee4:	4680      	mov	r8, r0
 800cee6:	2800      	cmp	r0, #0
 800cee8:	f43f ae49 	beq.w	800cb7e <_strtod_l+0x446>
 800ceec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	464a      	mov	r2, r9
 800cef2:	f7ff fa31 	bl	800c358 <__mdiff>
 800cef6:	4604      	mov	r4, r0
 800cef8:	2800      	cmp	r0, #0
 800cefa:	f43f ae40 	beq.w	800cb7e <_strtod_l+0x446>
 800cefe:	68c3      	ldr	r3, [r0, #12]
 800cf00:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf02:	2300      	movs	r3, #0
 800cf04:	60c3      	str	r3, [r0, #12]
 800cf06:	4641      	mov	r1, r8
 800cf08:	f7ff fa0a 	bl	800c320 <__mcmp>
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	da45      	bge.n	800cf9c <_strtod_l+0x864>
 800cf10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf12:	ea53 030a 	orrs.w	r3, r3, sl
 800cf16:	d16b      	bne.n	800cff0 <_strtod_l+0x8b8>
 800cf18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d167      	bne.n	800cff0 <_strtod_l+0x8b8>
 800cf20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf24:	0d1b      	lsrs	r3, r3, #20
 800cf26:	051b      	lsls	r3, r3, #20
 800cf28:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf2c:	d960      	bls.n	800cff0 <_strtod_l+0x8b8>
 800cf2e:	6963      	ldr	r3, [r4, #20]
 800cf30:	b913      	cbnz	r3, 800cf38 <_strtod_l+0x800>
 800cf32:	6923      	ldr	r3, [r4, #16]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	dd5b      	ble.n	800cff0 <_strtod_l+0x8b8>
 800cf38:	4621      	mov	r1, r4
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	9805      	ldr	r0, [sp, #20]
 800cf3e:	f7ff f983 	bl	800c248 <__lshift>
 800cf42:	4641      	mov	r1, r8
 800cf44:	4604      	mov	r4, r0
 800cf46:	f7ff f9eb 	bl	800c320 <__mcmp>
 800cf4a:	2800      	cmp	r0, #0
 800cf4c:	dd50      	ble.n	800cff0 <_strtod_l+0x8b8>
 800cf4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cf52:	9a08      	ldr	r2, [sp, #32]
 800cf54:	0d1b      	lsrs	r3, r3, #20
 800cf56:	051b      	lsls	r3, r3, #20
 800cf58:	2a00      	cmp	r2, #0
 800cf5a:	d06a      	beq.n	800d032 <_strtod_l+0x8fa>
 800cf5c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cf60:	d867      	bhi.n	800d032 <_strtod_l+0x8fa>
 800cf62:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cf66:	f67f ae9d 	bls.w	800cca4 <_strtod_l+0x56c>
 800cf6a:	4b0a      	ldr	r3, [pc, #40]	@ (800cf94 <_strtod_l+0x85c>)
 800cf6c:	4650      	mov	r0, sl
 800cf6e:	4659      	mov	r1, fp
 800cf70:	2200      	movs	r2, #0
 800cf72:	f7f3 fb69 	bl	8000648 <__aeabi_dmul>
 800cf76:	4b08      	ldr	r3, [pc, #32]	@ (800cf98 <_strtod_l+0x860>)
 800cf78:	400b      	ands	r3, r1
 800cf7a:	4682      	mov	sl, r0
 800cf7c:	468b      	mov	fp, r1
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	f47f ae08 	bne.w	800cb94 <_strtod_l+0x45c>
 800cf84:	9a05      	ldr	r2, [sp, #20]
 800cf86:	2322      	movs	r3, #34	@ 0x22
 800cf88:	6013      	str	r3, [r2, #0]
 800cf8a:	e603      	b.n	800cb94 <_strtod_l+0x45c>
 800cf8c:	0800eb10 	.word	0x0800eb10
 800cf90:	fffffc02 	.word	0xfffffc02
 800cf94:	39500000 	.word	0x39500000
 800cf98:	7ff00000 	.word	0x7ff00000
 800cf9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cfa0:	d165      	bne.n	800d06e <_strtod_l+0x936>
 800cfa2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cfa4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cfa8:	b35a      	cbz	r2, 800d002 <_strtod_l+0x8ca>
 800cfaa:	4a9f      	ldr	r2, [pc, #636]	@ (800d228 <_strtod_l+0xaf0>)
 800cfac:	4293      	cmp	r3, r2
 800cfae:	d12b      	bne.n	800d008 <_strtod_l+0x8d0>
 800cfb0:	9b08      	ldr	r3, [sp, #32]
 800cfb2:	4651      	mov	r1, sl
 800cfb4:	b303      	cbz	r3, 800cff8 <_strtod_l+0x8c0>
 800cfb6:	4b9d      	ldr	r3, [pc, #628]	@ (800d22c <_strtod_l+0xaf4>)
 800cfb8:	465a      	mov	r2, fp
 800cfba:	4013      	ands	r3, r2
 800cfbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cfc0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc4:	d81b      	bhi.n	800cffe <_strtod_l+0x8c6>
 800cfc6:	0d1b      	lsrs	r3, r3, #20
 800cfc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cfcc:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd0:	4299      	cmp	r1, r3
 800cfd2:	d119      	bne.n	800d008 <_strtod_l+0x8d0>
 800cfd4:	4b96      	ldr	r3, [pc, #600]	@ (800d230 <_strtod_l+0xaf8>)
 800cfd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	d102      	bne.n	800cfe2 <_strtod_l+0x8aa>
 800cfdc:	3101      	adds	r1, #1
 800cfde:	f43f adce 	beq.w	800cb7e <_strtod_l+0x446>
 800cfe2:	4b92      	ldr	r3, [pc, #584]	@ (800d22c <_strtod_l+0xaf4>)
 800cfe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfe6:	401a      	ands	r2, r3
 800cfe8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cfec:	f04f 0a00 	mov.w	sl, #0
 800cff0:	9b08      	ldr	r3, [sp, #32]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d1b9      	bne.n	800cf6a <_strtod_l+0x832>
 800cff6:	e5cd      	b.n	800cb94 <_strtod_l+0x45c>
 800cff8:	f04f 33ff 	mov.w	r3, #4294967295
 800cffc:	e7e8      	b.n	800cfd0 <_strtod_l+0x898>
 800cffe:	4613      	mov	r3, r2
 800d000:	e7e6      	b.n	800cfd0 <_strtod_l+0x898>
 800d002:	ea53 030a 	orrs.w	r3, r3, sl
 800d006:	d0a2      	beq.n	800cf4e <_strtod_l+0x816>
 800d008:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d00a:	b1db      	cbz	r3, 800d044 <_strtod_l+0x90c>
 800d00c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d00e:	4213      	tst	r3, r2
 800d010:	d0ee      	beq.n	800cff0 <_strtod_l+0x8b8>
 800d012:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d014:	9a08      	ldr	r2, [sp, #32]
 800d016:	4650      	mov	r0, sl
 800d018:	4659      	mov	r1, fp
 800d01a:	b1bb      	cbz	r3, 800d04c <_strtod_l+0x914>
 800d01c:	f7ff fb6e 	bl	800c6fc <sulp>
 800d020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d024:	ec53 2b10 	vmov	r2, r3, d0
 800d028:	f7f3 f958 	bl	80002dc <__adddf3>
 800d02c:	4682      	mov	sl, r0
 800d02e:	468b      	mov	fp, r1
 800d030:	e7de      	b.n	800cff0 <_strtod_l+0x8b8>
 800d032:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d036:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d03a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d03e:	f04f 3aff 	mov.w	sl, #4294967295
 800d042:	e7d5      	b.n	800cff0 <_strtod_l+0x8b8>
 800d044:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d046:	ea13 0f0a 	tst.w	r3, sl
 800d04a:	e7e1      	b.n	800d010 <_strtod_l+0x8d8>
 800d04c:	f7ff fb56 	bl	800c6fc <sulp>
 800d050:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d054:	ec53 2b10 	vmov	r2, r3, d0
 800d058:	f7f3 f93e 	bl	80002d8 <__aeabi_dsub>
 800d05c:	2200      	movs	r2, #0
 800d05e:	2300      	movs	r3, #0
 800d060:	4682      	mov	sl, r0
 800d062:	468b      	mov	fp, r1
 800d064:	f7f3 fd58 	bl	8000b18 <__aeabi_dcmpeq>
 800d068:	2800      	cmp	r0, #0
 800d06a:	d0c1      	beq.n	800cff0 <_strtod_l+0x8b8>
 800d06c:	e61a      	b.n	800cca4 <_strtod_l+0x56c>
 800d06e:	4641      	mov	r1, r8
 800d070:	4620      	mov	r0, r4
 800d072:	f7ff facd 	bl	800c610 <__ratio>
 800d076:	ec57 6b10 	vmov	r6, r7, d0
 800d07a:	2200      	movs	r2, #0
 800d07c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 fd5c 	bl	8000b40 <__aeabi_dcmple>
 800d088:	2800      	cmp	r0, #0
 800d08a:	d06f      	beq.n	800d16c <_strtod_l+0xa34>
 800d08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d17a      	bne.n	800d188 <_strtod_l+0xa50>
 800d092:	f1ba 0f00 	cmp.w	sl, #0
 800d096:	d158      	bne.n	800d14a <_strtod_l+0xa12>
 800d098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d09a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d15a      	bne.n	800d158 <_strtod_l+0xa20>
 800d0a2:	4b64      	ldr	r3, [pc, #400]	@ (800d234 <_strtod_l+0xafc>)
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	4630      	mov	r0, r6
 800d0a8:	4639      	mov	r1, r7
 800d0aa:	f7f3 fd3f 	bl	8000b2c <__aeabi_dcmplt>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d159      	bne.n	800d166 <_strtod_l+0xa2e>
 800d0b2:	4630      	mov	r0, r6
 800d0b4:	4639      	mov	r1, r7
 800d0b6:	4b60      	ldr	r3, [pc, #384]	@ (800d238 <_strtod_l+0xb00>)
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	f7f3 fac5 	bl	8000648 <__aeabi_dmul>
 800d0be:	4606      	mov	r6, r0
 800d0c0:	460f      	mov	r7, r1
 800d0c2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d0c6:	9606      	str	r6, [sp, #24]
 800d0c8:	9307      	str	r3, [sp, #28]
 800d0ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0ce:	4d57      	ldr	r5, [pc, #348]	@ (800d22c <_strtod_l+0xaf4>)
 800d0d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d0d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0d6:	401d      	ands	r5, r3
 800d0d8:	4b58      	ldr	r3, [pc, #352]	@ (800d23c <_strtod_l+0xb04>)
 800d0da:	429d      	cmp	r5, r3
 800d0dc:	f040 80b2 	bne.w	800d244 <_strtod_l+0xb0c>
 800d0e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0e2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d0e6:	ec4b ab10 	vmov	d0, sl, fp
 800d0ea:	f7ff f9c9 	bl	800c480 <__ulp>
 800d0ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d0f2:	ec51 0b10 	vmov	r0, r1, d0
 800d0f6:	f7f3 faa7 	bl	8000648 <__aeabi_dmul>
 800d0fa:	4652      	mov	r2, sl
 800d0fc:	465b      	mov	r3, fp
 800d0fe:	f7f3 f8ed 	bl	80002dc <__adddf3>
 800d102:	460b      	mov	r3, r1
 800d104:	4949      	ldr	r1, [pc, #292]	@ (800d22c <_strtod_l+0xaf4>)
 800d106:	4a4e      	ldr	r2, [pc, #312]	@ (800d240 <_strtod_l+0xb08>)
 800d108:	4019      	ands	r1, r3
 800d10a:	4291      	cmp	r1, r2
 800d10c:	4682      	mov	sl, r0
 800d10e:	d942      	bls.n	800d196 <_strtod_l+0xa5e>
 800d110:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d112:	4b47      	ldr	r3, [pc, #284]	@ (800d230 <_strtod_l+0xaf8>)
 800d114:	429a      	cmp	r2, r3
 800d116:	d103      	bne.n	800d120 <_strtod_l+0x9e8>
 800d118:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d11a:	3301      	adds	r3, #1
 800d11c:	f43f ad2f 	beq.w	800cb7e <_strtod_l+0x446>
 800d120:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d230 <_strtod_l+0xaf8>
 800d124:	f04f 3aff 	mov.w	sl, #4294967295
 800d128:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d12a:	9805      	ldr	r0, [sp, #20]
 800d12c:	f7fe fe7c 	bl	800be28 <_Bfree>
 800d130:	9805      	ldr	r0, [sp, #20]
 800d132:	4649      	mov	r1, r9
 800d134:	f7fe fe78 	bl	800be28 <_Bfree>
 800d138:	9805      	ldr	r0, [sp, #20]
 800d13a:	4641      	mov	r1, r8
 800d13c:	f7fe fe74 	bl	800be28 <_Bfree>
 800d140:	9805      	ldr	r0, [sp, #20]
 800d142:	4621      	mov	r1, r4
 800d144:	f7fe fe70 	bl	800be28 <_Bfree>
 800d148:	e619      	b.n	800cd7e <_strtod_l+0x646>
 800d14a:	f1ba 0f01 	cmp.w	sl, #1
 800d14e:	d103      	bne.n	800d158 <_strtod_l+0xa20>
 800d150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d152:	2b00      	cmp	r3, #0
 800d154:	f43f ada6 	beq.w	800cca4 <_strtod_l+0x56c>
 800d158:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d208 <_strtod_l+0xad0>
 800d15c:	4f35      	ldr	r7, [pc, #212]	@ (800d234 <_strtod_l+0xafc>)
 800d15e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d162:	2600      	movs	r6, #0
 800d164:	e7b1      	b.n	800d0ca <_strtod_l+0x992>
 800d166:	4f34      	ldr	r7, [pc, #208]	@ (800d238 <_strtod_l+0xb00>)
 800d168:	2600      	movs	r6, #0
 800d16a:	e7aa      	b.n	800d0c2 <_strtod_l+0x98a>
 800d16c:	4b32      	ldr	r3, [pc, #200]	@ (800d238 <_strtod_l+0xb00>)
 800d16e:	4630      	mov	r0, r6
 800d170:	4639      	mov	r1, r7
 800d172:	2200      	movs	r2, #0
 800d174:	f7f3 fa68 	bl	8000648 <__aeabi_dmul>
 800d178:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d17a:	4606      	mov	r6, r0
 800d17c:	460f      	mov	r7, r1
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d09f      	beq.n	800d0c2 <_strtod_l+0x98a>
 800d182:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d186:	e7a0      	b.n	800d0ca <_strtod_l+0x992>
 800d188:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d210 <_strtod_l+0xad8>
 800d18c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d190:	ec57 6b17 	vmov	r6, r7, d7
 800d194:	e799      	b.n	800d0ca <_strtod_l+0x992>
 800d196:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d19a:	9b08      	ldr	r3, [sp, #32]
 800d19c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d1c1      	bne.n	800d128 <_strtod_l+0x9f0>
 800d1a4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d1a8:	0d1b      	lsrs	r3, r3, #20
 800d1aa:	051b      	lsls	r3, r3, #20
 800d1ac:	429d      	cmp	r5, r3
 800d1ae:	d1bb      	bne.n	800d128 <_strtod_l+0x9f0>
 800d1b0:	4630      	mov	r0, r6
 800d1b2:	4639      	mov	r1, r7
 800d1b4:	f7f3 fda8 	bl	8000d08 <__aeabi_d2lz>
 800d1b8:	f7f3 fa18 	bl	80005ec <__aeabi_l2d>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	4630      	mov	r0, r6
 800d1c2:	4639      	mov	r1, r7
 800d1c4:	f7f3 f888 	bl	80002d8 <__aeabi_dsub>
 800d1c8:	460b      	mov	r3, r1
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d1d0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d1d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1d6:	ea46 060a 	orr.w	r6, r6, sl
 800d1da:	431e      	orrs	r6, r3
 800d1dc:	d06f      	beq.n	800d2be <_strtod_l+0xb86>
 800d1de:	a30e      	add	r3, pc, #56	@ (adr r3, 800d218 <_strtod_l+0xae0>)
 800d1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e4:	f7f3 fca2 	bl	8000b2c <__aeabi_dcmplt>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	f47f acd3 	bne.w	800cb94 <_strtod_l+0x45c>
 800d1ee:	a30c      	add	r3, pc, #48	@ (adr r3, 800d220 <_strtod_l+0xae8>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1f8:	f7f3 fcb6 	bl	8000b68 <__aeabi_dcmpgt>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d093      	beq.n	800d128 <_strtod_l+0x9f0>
 800d200:	e4c8      	b.n	800cb94 <_strtod_l+0x45c>
 800d202:	bf00      	nop
 800d204:	f3af 8000 	nop.w
 800d208:	00000000 	.word	0x00000000
 800d20c:	bff00000 	.word	0xbff00000
 800d210:	00000000 	.word	0x00000000
 800d214:	3ff00000 	.word	0x3ff00000
 800d218:	94a03595 	.word	0x94a03595
 800d21c:	3fdfffff 	.word	0x3fdfffff
 800d220:	35afe535 	.word	0x35afe535
 800d224:	3fe00000 	.word	0x3fe00000
 800d228:	000fffff 	.word	0x000fffff
 800d22c:	7ff00000 	.word	0x7ff00000
 800d230:	7fefffff 	.word	0x7fefffff
 800d234:	3ff00000 	.word	0x3ff00000
 800d238:	3fe00000 	.word	0x3fe00000
 800d23c:	7fe00000 	.word	0x7fe00000
 800d240:	7c9fffff 	.word	0x7c9fffff
 800d244:	9b08      	ldr	r3, [sp, #32]
 800d246:	b323      	cbz	r3, 800d292 <_strtod_l+0xb5a>
 800d248:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d24c:	d821      	bhi.n	800d292 <_strtod_l+0xb5a>
 800d24e:	a328      	add	r3, pc, #160	@ (adr r3, 800d2f0 <_strtod_l+0xbb8>)
 800d250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d254:	4630      	mov	r0, r6
 800d256:	4639      	mov	r1, r7
 800d258:	f7f3 fc72 	bl	8000b40 <__aeabi_dcmple>
 800d25c:	b1a0      	cbz	r0, 800d288 <_strtod_l+0xb50>
 800d25e:	4639      	mov	r1, r7
 800d260:	4630      	mov	r0, r6
 800d262:	f7f3 fcc9 	bl	8000bf8 <__aeabi_d2uiz>
 800d266:	2801      	cmp	r0, #1
 800d268:	bf38      	it	cc
 800d26a:	2001      	movcc	r0, #1
 800d26c:	f7f3 f972 	bl	8000554 <__aeabi_ui2d>
 800d270:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d272:	4606      	mov	r6, r0
 800d274:	460f      	mov	r7, r1
 800d276:	b9fb      	cbnz	r3, 800d2b8 <_strtod_l+0xb80>
 800d278:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d27c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d27e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d280:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d284:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d288:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d28a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d28e:	1b5b      	subs	r3, r3, r5
 800d290:	9311      	str	r3, [sp, #68]	@ 0x44
 800d292:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d296:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d29a:	f7ff f8f1 	bl	800c480 <__ulp>
 800d29e:	4650      	mov	r0, sl
 800d2a0:	ec53 2b10 	vmov	r2, r3, d0
 800d2a4:	4659      	mov	r1, fp
 800d2a6:	f7f3 f9cf 	bl	8000648 <__aeabi_dmul>
 800d2aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d2ae:	f7f3 f815 	bl	80002dc <__adddf3>
 800d2b2:	4682      	mov	sl, r0
 800d2b4:	468b      	mov	fp, r1
 800d2b6:	e770      	b.n	800d19a <_strtod_l+0xa62>
 800d2b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d2bc:	e7e0      	b.n	800d280 <_strtod_l+0xb48>
 800d2be:	a30e      	add	r3, pc, #56	@ (adr r3, 800d2f8 <_strtod_l+0xbc0>)
 800d2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2c4:	f7f3 fc32 	bl	8000b2c <__aeabi_dcmplt>
 800d2c8:	e798      	b.n	800d1fc <_strtod_l+0xac4>
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800d2ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d2d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2d2:	6013      	str	r3, [r2, #0]
 800d2d4:	f7ff ba6d 	b.w	800c7b2 <_strtod_l+0x7a>
 800d2d8:	2a65      	cmp	r2, #101	@ 0x65
 800d2da:	f43f ab68 	beq.w	800c9ae <_strtod_l+0x276>
 800d2de:	2a45      	cmp	r2, #69	@ 0x45
 800d2e0:	f43f ab65 	beq.w	800c9ae <_strtod_l+0x276>
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	f7ff bba0 	b.w	800ca2a <_strtod_l+0x2f2>
 800d2ea:	bf00      	nop
 800d2ec:	f3af 8000 	nop.w
 800d2f0:	ffc00000 	.word	0xffc00000
 800d2f4:	41dfffff 	.word	0x41dfffff
 800d2f8:	94a03595 	.word	0x94a03595
 800d2fc:	3fcfffff 	.word	0x3fcfffff

0800d300 <_strtod_r>:
 800d300:	4b01      	ldr	r3, [pc, #4]	@ (800d308 <_strtod_r+0x8>)
 800d302:	f7ff ba19 	b.w	800c738 <_strtod_l>
 800d306:	bf00      	nop
 800d308:	2000006c 	.word	0x2000006c

0800d30c <_strtol_l.isra.0>:
 800d30c:	2b24      	cmp	r3, #36	@ 0x24
 800d30e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d312:	4686      	mov	lr, r0
 800d314:	4690      	mov	r8, r2
 800d316:	d801      	bhi.n	800d31c <_strtol_l.isra.0+0x10>
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d106      	bne.n	800d32a <_strtol_l.isra.0+0x1e>
 800d31c:	f7fd fdaa 	bl	800ae74 <__errno>
 800d320:	2316      	movs	r3, #22
 800d322:	6003      	str	r3, [r0, #0]
 800d324:	2000      	movs	r0, #0
 800d326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d32a:	4834      	ldr	r0, [pc, #208]	@ (800d3fc <_strtol_l.isra.0+0xf0>)
 800d32c:	460d      	mov	r5, r1
 800d32e:	462a      	mov	r2, r5
 800d330:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d334:	5d06      	ldrb	r6, [r0, r4]
 800d336:	f016 0608 	ands.w	r6, r6, #8
 800d33a:	d1f8      	bne.n	800d32e <_strtol_l.isra.0+0x22>
 800d33c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d33e:	d110      	bne.n	800d362 <_strtol_l.isra.0+0x56>
 800d340:	782c      	ldrb	r4, [r5, #0]
 800d342:	2601      	movs	r6, #1
 800d344:	1c95      	adds	r5, r2, #2
 800d346:	f033 0210 	bics.w	r2, r3, #16
 800d34a:	d115      	bne.n	800d378 <_strtol_l.isra.0+0x6c>
 800d34c:	2c30      	cmp	r4, #48	@ 0x30
 800d34e:	d10d      	bne.n	800d36c <_strtol_l.isra.0+0x60>
 800d350:	782a      	ldrb	r2, [r5, #0]
 800d352:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d356:	2a58      	cmp	r2, #88	@ 0x58
 800d358:	d108      	bne.n	800d36c <_strtol_l.isra.0+0x60>
 800d35a:	786c      	ldrb	r4, [r5, #1]
 800d35c:	3502      	adds	r5, #2
 800d35e:	2310      	movs	r3, #16
 800d360:	e00a      	b.n	800d378 <_strtol_l.isra.0+0x6c>
 800d362:	2c2b      	cmp	r4, #43	@ 0x2b
 800d364:	bf04      	itt	eq
 800d366:	782c      	ldrbeq	r4, [r5, #0]
 800d368:	1c95      	addeq	r5, r2, #2
 800d36a:	e7ec      	b.n	800d346 <_strtol_l.isra.0+0x3a>
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d1f6      	bne.n	800d35e <_strtol_l.isra.0+0x52>
 800d370:	2c30      	cmp	r4, #48	@ 0x30
 800d372:	bf14      	ite	ne
 800d374:	230a      	movne	r3, #10
 800d376:	2308      	moveq	r3, #8
 800d378:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d37c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d380:	2200      	movs	r2, #0
 800d382:	fbbc f9f3 	udiv	r9, ip, r3
 800d386:	4610      	mov	r0, r2
 800d388:	fb03 ca19 	mls	sl, r3, r9, ip
 800d38c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d390:	2f09      	cmp	r7, #9
 800d392:	d80f      	bhi.n	800d3b4 <_strtol_l.isra.0+0xa8>
 800d394:	463c      	mov	r4, r7
 800d396:	42a3      	cmp	r3, r4
 800d398:	dd1b      	ble.n	800d3d2 <_strtol_l.isra.0+0xc6>
 800d39a:	1c57      	adds	r7, r2, #1
 800d39c:	d007      	beq.n	800d3ae <_strtol_l.isra.0+0xa2>
 800d39e:	4581      	cmp	r9, r0
 800d3a0:	d314      	bcc.n	800d3cc <_strtol_l.isra.0+0xc0>
 800d3a2:	d101      	bne.n	800d3a8 <_strtol_l.isra.0+0x9c>
 800d3a4:	45a2      	cmp	sl, r4
 800d3a6:	db11      	blt.n	800d3cc <_strtol_l.isra.0+0xc0>
 800d3a8:	fb00 4003 	mla	r0, r0, r3, r4
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3b2:	e7eb      	b.n	800d38c <_strtol_l.isra.0+0x80>
 800d3b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d3b8:	2f19      	cmp	r7, #25
 800d3ba:	d801      	bhi.n	800d3c0 <_strtol_l.isra.0+0xb4>
 800d3bc:	3c37      	subs	r4, #55	@ 0x37
 800d3be:	e7ea      	b.n	800d396 <_strtol_l.isra.0+0x8a>
 800d3c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d3c4:	2f19      	cmp	r7, #25
 800d3c6:	d804      	bhi.n	800d3d2 <_strtol_l.isra.0+0xc6>
 800d3c8:	3c57      	subs	r4, #87	@ 0x57
 800d3ca:	e7e4      	b.n	800d396 <_strtol_l.isra.0+0x8a>
 800d3cc:	f04f 32ff 	mov.w	r2, #4294967295
 800d3d0:	e7ed      	b.n	800d3ae <_strtol_l.isra.0+0xa2>
 800d3d2:	1c53      	adds	r3, r2, #1
 800d3d4:	d108      	bne.n	800d3e8 <_strtol_l.isra.0+0xdc>
 800d3d6:	2322      	movs	r3, #34	@ 0x22
 800d3d8:	f8ce 3000 	str.w	r3, [lr]
 800d3dc:	4660      	mov	r0, ip
 800d3de:	f1b8 0f00 	cmp.w	r8, #0
 800d3e2:	d0a0      	beq.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3e4:	1e69      	subs	r1, r5, #1
 800d3e6:	e006      	b.n	800d3f6 <_strtol_l.isra.0+0xea>
 800d3e8:	b106      	cbz	r6, 800d3ec <_strtol_l.isra.0+0xe0>
 800d3ea:	4240      	negs	r0, r0
 800d3ec:	f1b8 0f00 	cmp.w	r8, #0
 800d3f0:	d099      	beq.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3f2:	2a00      	cmp	r2, #0
 800d3f4:	d1f6      	bne.n	800d3e4 <_strtol_l.isra.0+0xd8>
 800d3f6:	f8c8 1000 	str.w	r1, [r8]
 800d3fa:	e794      	b.n	800d326 <_strtol_l.isra.0+0x1a>
 800d3fc:	0800eb39 	.word	0x0800eb39

0800d400 <_strtol_r>:
 800d400:	f7ff bf84 	b.w	800d30c <_strtol_l.isra.0>

0800d404 <__ssputs_r>:
 800d404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d408:	688e      	ldr	r6, [r1, #8]
 800d40a:	461f      	mov	r7, r3
 800d40c:	42be      	cmp	r6, r7
 800d40e:	680b      	ldr	r3, [r1, #0]
 800d410:	4682      	mov	sl, r0
 800d412:	460c      	mov	r4, r1
 800d414:	4690      	mov	r8, r2
 800d416:	d82d      	bhi.n	800d474 <__ssputs_r+0x70>
 800d418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d41c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d420:	d026      	beq.n	800d470 <__ssputs_r+0x6c>
 800d422:	6965      	ldr	r5, [r4, #20]
 800d424:	6909      	ldr	r1, [r1, #16]
 800d426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d42a:	eba3 0901 	sub.w	r9, r3, r1
 800d42e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d432:	1c7b      	adds	r3, r7, #1
 800d434:	444b      	add	r3, r9
 800d436:	106d      	asrs	r5, r5, #1
 800d438:	429d      	cmp	r5, r3
 800d43a:	bf38      	it	cc
 800d43c:	461d      	movcc	r5, r3
 800d43e:	0553      	lsls	r3, r2, #21
 800d440:	d527      	bpl.n	800d492 <__ssputs_r+0x8e>
 800d442:	4629      	mov	r1, r5
 800d444:	f7fe fc24 	bl	800bc90 <_malloc_r>
 800d448:	4606      	mov	r6, r0
 800d44a:	b360      	cbz	r0, 800d4a6 <__ssputs_r+0xa2>
 800d44c:	6921      	ldr	r1, [r4, #16]
 800d44e:	464a      	mov	r2, r9
 800d450:	f7fd fd3d 	bl	800aece <memcpy>
 800d454:	89a3      	ldrh	r3, [r4, #12]
 800d456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d45e:	81a3      	strh	r3, [r4, #12]
 800d460:	6126      	str	r6, [r4, #16]
 800d462:	6165      	str	r5, [r4, #20]
 800d464:	444e      	add	r6, r9
 800d466:	eba5 0509 	sub.w	r5, r5, r9
 800d46a:	6026      	str	r6, [r4, #0]
 800d46c:	60a5      	str	r5, [r4, #8]
 800d46e:	463e      	mov	r6, r7
 800d470:	42be      	cmp	r6, r7
 800d472:	d900      	bls.n	800d476 <__ssputs_r+0x72>
 800d474:	463e      	mov	r6, r7
 800d476:	6820      	ldr	r0, [r4, #0]
 800d478:	4632      	mov	r2, r6
 800d47a:	4641      	mov	r1, r8
 800d47c:	f000 fb6a 	bl	800db54 <memmove>
 800d480:	68a3      	ldr	r3, [r4, #8]
 800d482:	1b9b      	subs	r3, r3, r6
 800d484:	60a3      	str	r3, [r4, #8]
 800d486:	6823      	ldr	r3, [r4, #0]
 800d488:	4433      	add	r3, r6
 800d48a:	6023      	str	r3, [r4, #0]
 800d48c:	2000      	movs	r0, #0
 800d48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d492:	462a      	mov	r2, r5
 800d494:	f000 ff41 	bl	800e31a <_realloc_r>
 800d498:	4606      	mov	r6, r0
 800d49a:	2800      	cmp	r0, #0
 800d49c:	d1e0      	bne.n	800d460 <__ssputs_r+0x5c>
 800d49e:	6921      	ldr	r1, [r4, #16]
 800d4a0:	4650      	mov	r0, sl
 800d4a2:	f7fe fb81 	bl	800bba8 <_free_r>
 800d4a6:	230c      	movs	r3, #12
 800d4a8:	f8ca 3000 	str.w	r3, [sl]
 800d4ac:	89a3      	ldrh	r3, [r4, #12]
 800d4ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4b2:	81a3      	strh	r3, [r4, #12]
 800d4b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4b8:	e7e9      	b.n	800d48e <__ssputs_r+0x8a>
	...

0800d4bc <_svfiprintf_r>:
 800d4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c0:	4698      	mov	r8, r3
 800d4c2:	898b      	ldrh	r3, [r1, #12]
 800d4c4:	061b      	lsls	r3, r3, #24
 800d4c6:	b09d      	sub	sp, #116	@ 0x74
 800d4c8:	4607      	mov	r7, r0
 800d4ca:	460d      	mov	r5, r1
 800d4cc:	4614      	mov	r4, r2
 800d4ce:	d510      	bpl.n	800d4f2 <_svfiprintf_r+0x36>
 800d4d0:	690b      	ldr	r3, [r1, #16]
 800d4d2:	b973      	cbnz	r3, 800d4f2 <_svfiprintf_r+0x36>
 800d4d4:	2140      	movs	r1, #64	@ 0x40
 800d4d6:	f7fe fbdb 	bl	800bc90 <_malloc_r>
 800d4da:	6028      	str	r0, [r5, #0]
 800d4dc:	6128      	str	r0, [r5, #16]
 800d4de:	b930      	cbnz	r0, 800d4ee <_svfiprintf_r+0x32>
 800d4e0:	230c      	movs	r3, #12
 800d4e2:	603b      	str	r3, [r7, #0]
 800d4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e8:	b01d      	add	sp, #116	@ 0x74
 800d4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ee:	2340      	movs	r3, #64	@ 0x40
 800d4f0:	616b      	str	r3, [r5, #20]
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f6:	2320      	movs	r3, #32
 800d4f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d4fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d500:	2330      	movs	r3, #48	@ 0x30
 800d502:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6a0 <_svfiprintf_r+0x1e4>
 800d506:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d50a:	f04f 0901 	mov.w	r9, #1
 800d50e:	4623      	mov	r3, r4
 800d510:	469a      	mov	sl, r3
 800d512:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d516:	b10a      	cbz	r2, 800d51c <_svfiprintf_r+0x60>
 800d518:	2a25      	cmp	r2, #37	@ 0x25
 800d51a:	d1f9      	bne.n	800d510 <_svfiprintf_r+0x54>
 800d51c:	ebba 0b04 	subs.w	fp, sl, r4
 800d520:	d00b      	beq.n	800d53a <_svfiprintf_r+0x7e>
 800d522:	465b      	mov	r3, fp
 800d524:	4622      	mov	r2, r4
 800d526:	4629      	mov	r1, r5
 800d528:	4638      	mov	r0, r7
 800d52a:	f7ff ff6b 	bl	800d404 <__ssputs_r>
 800d52e:	3001      	adds	r0, #1
 800d530:	f000 80a7 	beq.w	800d682 <_svfiprintf_r+0x1c6>
 800d534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d536:	445a      	add	r2, fp
 800d538:	9209      	str	r2, [sp, #36]	@ 0x24
 800d53a:	f89a 3000 	ldrb.w	r3, [sl]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	f000 809f 	beq.w	800d682 <_svfiprintf_r+0x1c6>
 800d544:	2300      	movs	r3, #0
 800d546:	f04f 32ff 	mov.w	r2, #4294967295
 800d54a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d54e:	f10a 0a01 	add.w	sl, sl, #1
 800d552:	9304      	str	r3, [sp, #16]
 800d554:	9307      	str	r3, [sp, #28]
 800d556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d55a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d55c:	4654      	mov	r4, sl
 800d55e:	2205      	movs	r2, #5
 800d560:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d564:	484e      	ldr	r0, [pc, #312]	@ (800d6a0 <_svfiprintf_r+0x1e4>)
 800d566:	f7f2 fe5b 	bl	8000220 <memchr>
 800d56a:	9a04      	ldr	r2, [sp, #16]
 800d56c:	b9d8      	cbnz	r0, 800d5a6 <_svfiprintf_r+0xea>
 800d56e:	06d0      	lsls	r0, r2, #27
 800d570:	bf44      	itt	mi
 800d572:	2320      	movmi	r3, #32
 800d574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d578:	0711      	lsls	r1, r2, #28
 800d57a:	bf44      	itt	mi
 800d57c:	232b      	movmi	r3, #43	@ 0x2b
 800d57e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d582:	f89a 3000 	ldrb.w	r3, [sl]
 800d586:	2b2a      	cmp	r3, #42	@ 0x2a
 800d588:	d015      	beq.n	800d5b6 <_svfiprintf_r+0xfa>
 800d58a:	9a07      	ldr	r2, [sp, #28]
 800d58c:	4654      	mov	r4, sl
 800d58e:	2000      	movs	r0, #0
 800d590:	f04f 0c0a 	mov.w	ip, #10
 800d594:	4621      	mov	r1, r4
 800d596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d59a:	3b30      	subs	r3, #48	@ 0x30
 800d59c:	2b09      	cmp	r3, #9
 800d59e:	d94b      	bls.n	800d638 <_svfiprintf_r+0x17c>
 800d5a0:	b1b0      	cbz	r0, 800d5d0 <_svfiprintf_r+0x114>
 800d5a2:	9207      	str	r2, [sp, #28]
 800d5a4:	e014      	b.n	800d5d0 <_svfiprintf_r+0x114>
 800d5a6:	eba0 0308 	sub.w	r3, r0, r8
 800d5aa:	fa09 f303 	lsl.w	r3, r9, r3
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	9304      	str	r3, [sp, #16]
 800d5b2:	46a2      	mov	sl, r4
 800d5b4:	e7d2      	b.n	800d55c <_svfiprintf_r+0xa0>
 800d5b6:	9b03      	ldr	r3, [sp, #12]
 800d5b8:	1d19      	adds	r1, r3, #4
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	9103      	str	r1, [sp, #12]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	bfbb      	ittet	lt
 800d5c2:	425b      	neglt	r3, r3
 800d5c4:	f042 0202 	orrlt.w	r2, r2, #2
 800d5c8:	9307      	strge	r3, [sp, #28]
 800d5ca:	9307      	strlt	r3, [sp, #28]
 800d5cc:	bfb8      	it	lt
 800d5ce:	9204      	strlt	r2, [sp, #16]
 800d5d0:	7823      	ldrb	r3, [r4, #0]
 800d5d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5d4:	d10a      	bne.n	800d5ec <_svfiprintf_r+0x130>
 800d5d6:	7863      	ldrb	r3, [r4, #1]
 800d5d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5da:	d132      	bne.n	800d642 <_svfiprintf_r+0x186>
 800d5dc:	9b03      	ldr	r3, [sp, #12]
 800d5de:	1d1a      	adds	r2, r3, #4
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	9203      	str	r2, [sp, #12]
 800d5e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d5e8:	3402      	adds	r4, #2
 800d5ea:	9305      	str	r3, [sp, #20]
 800d5ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6b0 <_svfiprintf_r+0x1f4>
 800d5f0:	7821      	ldrb	r1, [r4, #0]
 800d5f2:	2203      	movs	r2, #3
 800d5f4:	4650      	mov	r0, sl
 800d5f6:	f7f2 fe13 	bl	8000220 <memchr>
 800d5fa:	b138      	cbz	r0, 800d60c <_svfiprintf_r+0x150>
 800d5fc:	9b04      	ldr	r3, [sp, #16]
 800d5fe:	eba0 000a 	sub.w	r0, r0, sl
 800d602:	2240      	movs	r2, #64	@ 0x40
 800d604:	4082      	lsls	r2, r0
 800d606:	4313      	orrs	r3, r2
 800d608:	3401      	adds	r4, #1
 800d60a:	9304      	str	r3, [sp, #16]
 800d60c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d610:	4824      	ldr	r0, [pc, #144]	@ (800d6a4 <_svfiprintf_r+0x1e8>)
 800d612:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d616:	2206      	movs	r2, #6
 800d618:	f7f2 fe02 	bl	8000220 <memchr>
 800d61c:	2800      	cmp	r0, #0
 800d61e:	d036      	beq.n	800d68e <_svfiprintf_r+0x1d2>
 800d620:	4b21      	ldr	r3, [pc, #132]	@ (800d6a8 <_svfiprintf_r+0x1ec>)
 800d622:	bb1b      	cbnz	r3, 800d66c <_svfiprintf_r+0x1b0>
 800d624:	9b03      	ldr	r3, [sp, #12]
 800d626:	3307      	adds	r3, #7
 800d628:	f023 0307 	bic.w	r3, r3, #7
 800d62c:	3308      	adds	r3, #8
 800d62e:	9303      	str	r3, [sp, #12]
 800d630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d632:	4433      	add	r3, r6
 800d634:	9309      	str	r3, [sp, #36]	@ 0x24
 800d636:	e76a      	b.n	800d50e <_svfiprintf_r+0x52>
 800d638:	fb0c 3202 	mla	r2, ip, r2, r3
 800d63c:	460c      	mov	r4, r1
 800d63e:	2001      	movs	r0, #1
 800d640:	e7a8      	b.n	800d594 <_svfiprintf_r+0xd8>
 800d642:	2300      	movs	r3, #0
 800d644:	3401      	adds	r4, #1
 800d646:	9305      	str	r3, [sp, #20]
 800d648:	4619      	mov	r1, r3
 800d64a:	f04f 0c0a 	mov.w	ip, #10
 800d64e:	4620      	mov	r0, r4
 800d650:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d654:	3a30      	subs	r2, #48	@ 0x30
 800d656:	2a09      	cmp	r2, #9
 800d658:	d903      	bls.n	800d662 <_svfiprintf_r+0x1a6>
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d0c6      	beq.n	800d5ec <_svfiprintf_r+0x130>
 800d65e:	9105      	str	r1, [sp, #20]
 800d660:	e7c4      	b.n	800d5ec <_svfiprintf_r+0x130>
 800d662:	fb0c 2101 	mla	r1, ip, r1, r2
 800d666:	4604      	mov	r4, r0
 800d668:	2301      	movs	r3, #1
 800d66a:	e7f0      	b.n	800d64e <_svfiprintf_r+0x192>
 800d66c:	ab03      	add	r3, sp, #12
 800d66e:	9300      	str	r3, [sp, #0]
 800d670:	462a      	mov	r2, r5
 800d672:	4b0e      	ldr	r3, [pc, #56]	@ (800d6ac <_svfiprintf_r+0x1f0>)
 800d674:	a904      	add	r1, sp, #16
 800d676:	4638      	mov	r0, r7
 800d678:	f7fc fb5c 	bl	8009d34 <_printf_float>
 800d67c:	1c42      	adds	r2, r0, #1
 800d67e:	4606      	mov	r6, r0
 800d680:	d1d6      	bne.n	800d630 <_svfiprintf_r+0x174>
 800d682:	89ab      	ldrh	r3, [r5, #12]
 800d684:	065b      	lsls	r3, r3, #25
 800d686:	f53f af2d 	bmi.w	800d4e4 <_svfiprintf_r+0x28>
 800d68a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d68c:	e72c      	b.n	800d4e8 <_svfiprintf_r+0x2c>
 800d68e:	ab03      	add	r3, sp, #12
 800d690:	9300      	str	r3, [sp, #0]
 800d692:	462a      	mov	r2, r5
 800d694:	4b05      	ldr	r3, [pc, #20]	@ (800d6ac <_svfiprintf_r+0x1f0>)
 800d696:	a904      	add	r1, sp, #16
 800d698:	4638      	mov	r0, r7
 800d69a:	f7fc fde3 	bl	800a264 <_printf_i>
 800d69e:	e7ed      	b.n	800d67c <_svfiprintf_r+0x1c0>
 800d6a0:	0800e931 	.word	0x0800e931
 800d6a4:	0800e93b 	.word	0x0800e93b
 800d6a8:	08009d35 	.word	0x08009d35
 800d6ac:	0800d405 	.word	0x0800d405
 800d6b0:	0800e937 	.word	0x0800e937

0800d6b4 <__sfputc_r>:
 800d6b4:	6893      	ldr	r3, [r2, #8]
 800d6b6:	3b01      	subs	r3, #1
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	b410      	push	{r4}
 800d6bc:	6093      	str	r3, [r2, #8]
 800d6be:	da08      	bge.n	800d6d2 <__sfputc_r+0x1e>
 800d6c0:	6994      	ldr	r4, [r2, #24]
 800d6c2:	42a3      	cmp	r3, r4
 800d6c4:	db01      	blt.n	800d6ca <__sfputc_r+0x16>
 800d6c6:	290a      	cmp	r1, #10
 800d6c8:	d103      	bne.n	800d6d2 <__sfputc_r+0x1e>
 800d6ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6ce:	f7fd ba8c 	b.w	800abea <__swbuf_r>
 800d6d2:	6813      	ldr	r3, [r2, #0]
 800d6d4:	1c58      	adds	r0, r3, #1
 800d6d6:	6010      	str	r0, [r2, #0]
 800d6d8:	7019      	strb	r1, [r3, #0]
 800d6da:	4608      	mov	r0, r1
 800d6dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6e0:	4770      	bx	lr

0800d6e2 <__sfputs_r>:
 800d6e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6e4:	4606      	mov	r6, r0
 800d6e6:	460f      	mov	r7, r1
 800d6e8:	4614      	mov	r4, r2
 800d6ea:	18d5      	adds	r5, r2, r3
 800d6ec:	42ac      	cmp	r4, r5
 800d6ee:	d101      	bne.n	800d6f4 <__sfputs_r+0x12>
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	e007      	b.n	800d704 <__sfputs_r+0x22>
 800d6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6f8:	463a      	mov	r2, r7
 800d6fa:	4630      	mov	r0, r6
 800d6fc:	f7ff ffda 	bl	800d6b4 <__sfputc_r>
 800d700:	1c43      	adds	r3, r0, #1
 800d702:	d1f3      	bne.n	800d6ec <__sfputs_r+0xa>
 800d704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d708 <_vfiprintf_r>:
 800d708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d70c:	460d      	mov	r5, r1
 800d70e:	b09d      	sub	sp, #116	@ 0x74
 800d710:	4614      	mov	r4, r2
 800d712:	4698      	mov	r8, r3
 800d714:	4606      	mov	r6, r0
 800d716:	b118      	cbz	r0, 800d720 <_vfiprintf_r+0x18>
 800d718:	6a03      	ldr	r3, [r0, #32]
 800d71a:	b90b      	cbnz	r3, 800d720 <_vfiprintf_r+0x18>
 800d71c:	f7fd f95a 	bl	800a9d4 <__sinit>
 800d720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d722:	07d9      	lsls	r1, r3, #31
 800d724:	d405      	bmi.n	800d732 <_vfiprintf_r+0x2a>
 800d726:	89ab      	ldrh	r3, [r5, #12]
 800d728:	059a      	lsls	r2, r3, #22
 800d72a:	d402      	bmi.n	800d732 <_vfiprintf_r+0x2a>
 800d72c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d72e:	f7fd fbcc 	bl	800aeca <__retarget_lock_acquire_recursive>
 800d732:	89ab      	ldrh	r3, [r5, #12]
 800d734:	071b      	lsls	r3, r3, #28
 800d736:	d501      	bpl.n	800d73c <_vfiprintf_r+0x34>
 800d738:	692b      	ldr	r3, [r5, #16]
 800d73a:	b99b      	cbnz	r3, 800d764 <_vfiprintf_r+0x5c>
 800d73c:	4629      	mov	r1, r5
 800d73e:	4630      	mov	r0, r6
 800d740:	f7fd fa92 	bl	800ac68 <__swsetup_r>
 800d744:	b170      	cbz	r0, 800d764 <_vfiprintf_r+0x5c>
 800d746:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d748:	07dc      	lsls	r4, r3, #31
 800d74a:	d504      	bpl.n	800d756 <_vfiprintf_r+0x4e>
 800d74c:	f04f 30ff 	mov.w	r0, #4294967295
 800d750:	b01d      	add	sp, #116	@ 0x74
 800d752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d756:	89ab      	ldrh	r3, [r5, #12]
 800d758:	0598      	lsls	r0, r3, #22
 800d75a:	d4f7      	bmi.n	800d74c <_vfiprintf_r+0x44>
 800d75c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d75e:	f7fd fbb5 	bl	800aecc <__retarget_lock_release_recursive>
 800d762:	e7f3      	b.n	800d74c <_vfiprintf_r+0x44>
 800d764:	2300      	movs	r3, #0
 800d766:	9309      	str	r3, [sp, #36]	@ 0x24
 800d768:	2320      	movs	r3, #32
 800d76a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d76e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d772:	2330      	movs	r3, #48	@ 0x30
 800d774:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d924 <_vfiprintf_r+0x21c>
 800d778:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d77c:	f04f 0901 	mov.w	r9, #1
 800d780:	4623      	mov	r3, r4
 800d782:	469a      	mov	sl, r3
 800d784:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d788:	b10a      	cbz	r2, 800d78e <_vfiprintf_r+0x86>
 800d78a:	2a25      	cmp	r2, #37	@ 0x25
 800d78c:	d1f9      	bne.n	800d782 <_vfiprintf_r+0x7a>
 800d78e:	ebba 0b04 	subs.w	fp, sl, r4
 800d792:	d00b      	beq.n	800d7ac <_vfiprintf_r+0xa4>
 800d794:	465b      	mov	r3, fp
 800d796:	4622      	mov	r2, r4
 800d798:	4629      	mov	r1, r5
 800d79a:	4630      	mov	r0, r6
 800d79c:	f7ff ffa1 	bl	800d6e2 <__sfputs_r>
 800d7a0:	3001      	adds	r0, #1
 800d7a2:	f000 80a7 	beq.w	800d8f4 <_vfiprintf_r+0x1ec>
 800d7a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7a8:	445a      	add	r2, fp
 800d7aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f000 809f 	beq.w	800d8f4 <_vfiprintf_r+0x1ec>
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d7bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7c0:	f10a 0a01 	add.w	sl, sl, #1
 800d7c4:	9304      	str	r3, [sp, #16]
 800d7c6:	9307      	str	r3, [sp, #28]
 800d7c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7ce:	4654      	mov	r4, sl
 800d7d0:	2205      	movs	r2, #5
 800d7d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7d6:	4853      	ldr	r0, [pc, #332]	@ (800d924 <_vfiprintf_r+0x21c>)
 800d7d8:	f7f2 fd22 	bl	8000220 <memchr>
 800d7dc:	9a04      	ldr	r2, [sp, #16]
 800d7de:	b9d8      	cbnz	r0, 800d818 <_vfiprintf_r+0x110>
 800d7e0:	06d1      	lsls	r1, r2, #27
 800d7e2:	bf44      	itt	mi
 800d7e4:	2320      	movmi	r3, #32
 800d7e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7ea:	0713      	lsls	r3, r2, #28
 800d7ec:	bf44      	itt	mi
 800d7ee:	232b      	movmi	r3, #43	@ 0x2b
 800d7f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800d7f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d7fa:	d015      	beq.n	800d828 <_vfiprintf_r+0x120>
 800d7fc:	9a07      	ldr	r2, [sp, #28]
 800d7fe:	4654      	mov	r4, sl
 800d800:	2000      	movs	r0, #0
 800d802:	f04f 0c0a 	mov.w	ip, #10
 800d806:	4621      	mov	r1, r4
 800d808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d80c:	3b30      	subs	r3, #48	@ 0x30
 800d80e:	2b09      	cmp	r3, #9
 800d810:	d94b      	bls.n	800d8aa <_vfiprintf_r+0x1a2>
 800d812:	b1b0      	cbz	r0, 800d842 <_vfiprintf_r+0x13a>
 800d814:	9207      	str	r2, [sp, #28]
 800d816:	e014      	b.n	800d842 <_vfiprintf_r+0x13a>
 800d818:	eba0 0308 	sub.w	r3, r0, r8
 800d81c:	fa09 f303 	lsl.w	r3, r9, r3
 800d820:	4313      	orrs	r3, r2
 800d822:	9304      	str	r3, [sp, #16]
 800d824:	46a2      	mov	sl, r4
 800d826:	e7d2      	b.n	800d7ce <_vfiprintf_r+0xc6>
 800d828:	9b03      	ldr	r3, [sp, #12]
 800d82a:	1d19      	adds	r1, r3, #4
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	9103      	str	r1, [sp, #12]
 800d830:	2b00      	cmp	r3, #0
 800d832:	bfbb      	ittet	lt
 800d834:	425b      	neglt	r3, r3
 800d836:	f042 0202 	orrlt.w	r2, r2, #2
 800d83a:	9307      	strge	r3, [sp, #28]
 800d83c:	9307      	strlt	r3, [sp, #28]
 800d83e:	bfb8      	it	lt
 800d840:	9204      	strlt	r2, [sp, #16]
 800d842:	7823      	ldrb	r3, [r4, #0]
 800d844:	2b2e      	cmp	r3, #46	@ 0x2e
 800d846:	d10a      	bne.n	800d85e <_vfiprintf_r+0x156>
 800d848:	7863      	ldrb	r3, [r4, #1]
 800d84a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d84c:	d132      	bne.n	800d8b4 <_vfiprintf_r+0x1ac>
 800d84e:	9b03      	ldr	r3, [sp, #12]
 800d850:	1d1a      	adds	r2, r3, #4
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	9203      	str	r2, [sp, #12]
 800d856:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d85a:	3402      	adds	r4, #2
 800d85c:	9305      	str	r3, [sp, #20]
 800d85e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d934 <_vfiprintf_r+0x22c>
 800d862:	7821      	ldrb	r1, [r4, #0]
 800d864:	2203      	movs	r2, #3
 800d866:	4650      	mov	r0, sl
 800d868:	f7f2 fcda 	bl	8000220 <memchr>
 800d86c:	b138      	cbz	r0, 800d87e <_vfiprintf_r+0x176>
 800d86e:	9b04      	ldr	r3, [sp, #16]
 800d870:	eba0 000a 	sub.w	r0, r0, sl
 800d874:	2240      	movs	r2, #64	@ 0x40
 800d876:	4082      	lsls	r2, r0
 800d878:	4313      	orrs	r3, r2
 800d87a:	3401      	adds	r4, #1
 800d87c:	9304      	str	r3, [sp, #16]
 800d87e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d882:	4829      	ldr	r0, [pc, #164]	@ (800d928 <_vfiprintf_r+0x220>)
 800d884:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d888:	2206      	movs	r2, #6
 800d88a:	f7f2 fcc9 	bl	8000220 <memchr>
 800d88e:	2800      	cmp	r0, #0
 800d890:	d03f      	beq.n	800d912 <_vfiprintf_r+0x20a>
 800d892:	4b26      	ldr	r3, [pc, #152]	@ (800d92c <_vfiprintf_r+0x224>)
 800d894:	bb1b      	cbnz	r3, 800d8de <_vfiprintf_r+0x1d6>
 800d896:	9b03      	ldr	r3, [sp, #12]
 800d898:	3307      	adds	r3, #7
 800d89a:	f023 0307 	bic.w	r3, r3, #7
 800d89e:	3308      	adds	r3, #8
 800d8a0:	9303      	str	r3, [sp, #12]
 800d8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8a4:	443b      	add	r3, r7
 800d8a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8a8:	e76a      	b.n	800d780 <_vfiprintf_r+0x78>
 800d8aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8ae:	460c      	mov	r4, r1
 800d8b0:	2001      	movs	r0, #1
 800d8b2:	e7a8      	b.n	800d806 <_vfiprintf_r+0xfe>
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	3401      	adds	r4, #1
 800d8b8:	9305      	str	r3, [sp, #20]
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	f04f 0c0a 	mov.w	ip, #10
 800d8c0:	4620      	mov	r0, r4
 800d8c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8c6:	3a30      	subs	r2, #48	@ 0x30
 800d8c8:	2a09      	cmp	r2, #9
 800d8ca:	d903      	bls.n	800d8d4 <_vfiprintf_r+0x1cc>
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d0c6      	beq.n	800d85e <_vfiprintf_r+0x156>
 800d8d0:	9105      	str	r1, [sp, #20]
 800d8d2:	e7c4      	b.n	800d85e <_vfiprintf_r+0x156>
 800d8d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d8d8:	4604      	mov	r4, r0
 800d8da:	2301      	movs	r3, #1
 800d8dc:	e7f0      	b.n	800d8c0 <_vfiprintf_r+0x1b8>
 800d8de:	ab03      	add	r3, sp, #12
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	462a      	mov	r2, r5
 800d8e4:	4b12      	ldr	r3, [pc, #72]	@ (800d930 <_vfiprintf_r+0x228>)
 800d8e6:	a904      	add	r1, sp, #16
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f7fc fa23 	bl	8009d34 <_printf_float>
 800d8ee:	4607      	mov	r7, r0
 800d8f0:	1c78      	adds	r0, r7, #1
 800d8f2:	d1d6      	bne.n	800d8a2 <_vfiprintf_r+0x19a>
 800d8f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8f6:	07d9      	lsls	r1, r3, #31
 800d8f8:	d405      	bmi.n	800d906 <_vfiprintf_r+0x1fe>
 800d8fa:	89ab      	ldrh	r3, [r5, #12]
 800d8fc:	059a      	lsls	r2, r3, #22
 800d8fe:	d402      	bmi.n	800d906 <_vfiprintf_r+0x1fe>
 800d900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d902:	f7fd fae3 	bl	800aecc <__retarget_lock_release_recursive>
 800d906:	89ab      	ldrh	r3, [r5, #12]
 800d908:	065b      	lsls	r3, r3, #25
 800d90a:	f53f af1f 	bmi.w	800d74c <_vfiprintf_r+0x44>
 800d90e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d910:	e71e      	b.n	800d750 <_vfiprintf_r+0x48>
 800d912:	ab03      	add	r3, sp, #12
 800d914:	9300      	str	r3, [sp, #0]
 800d916:	462a      	mov	r2, r5
 800d918:	4b05      	ldr	r3, [pc, #20]	@ (800d930 <_vfiprintf_r+0x228>)
 800d91a:	a904      	add	r1, sp, #16
 800d91c:	4630      	mov	r0, r6
 800d91e:	f7fc fca1 	bl	800a264 <_printf_i>
 800d922:	e7e4      	b.n	800d8ee <_vfiprintf_r+0x1e6>
 800d924:	0800e931 	.word	0x0800e931
 800d928:	0800e93b 	.word	0x0800e93b
 800d92c:	08009d35 	.word	0x08009d35
 800d930:	0800d6e3 	.word	0x0800d6e3
 800d934:	0800e937 	.word	0x0800e937

0800d938 <__sflush_r>:
 800d938:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d940:	0716      	lsls	r6, r2, #28
 800d942:	4605      	mov	r5, r0
 800d944:	460c      	mov	r4, r1
 800d946:	d454      	bmi.n	800d9f2 <__sflush_r+0xba>
 800d948:	684b      	ldr	r3, [r1, #4]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	dc02      	bgt.n	800d954 <__sflush_r+0x1c>
 800d94e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d950:	2b00      	cmp	r3, #0
 800d952:	dd48      	ble.n	800d9e6 <__sflush_r+0xae>
 800d954:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d956:	2e00      	cmp	r6, #0
 800d958:	d045      	beq.n	800d9e6 <__sflush_r+0xae>
 800d95a:	2300      	movs	r3, #0
 800d95c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d960:	682f      	ldr	r7, [r5, #0]
 800d962:	6a21      	ldr	r1, [r4, #32]
 800d964:	602b      	str	r3, [r5, #0]
 800d966:	d030      	beq.n	800d9ca <__sflush_r+0x92>
 800d968:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d96a:	89a3      	ldrh	r3, [r4, #12]
 800d96c:	0759      	lsls	r1, r3, #29
 800d96e:	d505      	bpl.n	800d97c <__sflush_r+0x44>
 800d970:	6863      	ldr	r3, [r4, #4]
 800d972:	1ad2      	subs	r2, r2, r3
 800d974:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d976:	b10b      	cbz	r3, 800d97c <__sflush_r+0x44>
 800d978:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d97a:	1ad2      	subs	r2, r2, r3
 800d97c:	2300      	movs	r3, #0
 800d97e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d980:	6a21      	ldr	r1, [r4, #32]
 800d982:	4628      	mov	r0, r5
 800d984:	47b0      	blx	r6
 800d986:	1c43      	adds	r3, r0, #1
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	d106      	bne.n	800d99a <__sflush_r+0x62>
 800d98c:	6829      	ldr	r1, [r5, #0]
 800d98e:	291d      	cmp	r1, #29
 800d990:	d82b      	bhi.n	800d9ea <__sflush_r+0xb2>
 800d992:	4a2a      	ldr	r2, [pc, #168]	@ (800da3c <__sflush_r+0x104>)
 800d994:	40ca      	lsrs	r2, r1
 800d996:	07d6      	lsls	r6, r2, #31
 800d998:	d527      	bpl.n	800d9ea <__sflush_r+0xb2>
 800d99a:	2200      	movs	r2, #0
 800d99c:	6062      	str	r2, [r4, #4]
 800d99e:	04d9      	lsls	r1, r3, #19
 800d9a0:	6922      	ldr	r2, [r4, #16]
 800d9a2:	6022      	str	r2, [r4, #0]
 800d9a4:	d504      	bpl.n	800d9b0 <__sflush_r+0x78>
 800d9a6:	1c42      	adds	r2, r0, #1
 800d9a8:	d101      	bne.n	800d9ae <__sflush_r+0x76>
 800d9aa:	682b      	ldr	r3, [r5, #0]
 800d9ac:	b903      	cbnz	r3, 800d9b0 <__sflush_r+0x78>
 800d9ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9b2:	602f      	str	r7, [r5, #0]
 800d9b4:	b1b9      	cbz	r1, 800d9e6 <__sflush_r+0xae>
 800d9b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9ba:	4299      	cmp	r1, r3
 800d9bc:	d002      	beq.n	800d9c4 <__sflush_r+0x8c>
 800d9be:	4628      	mov	r0, r5
 800d9c0:	f7fe f8f2 	bl	800bba8 <_free_r>
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9c8:	e00d      	b.n	800d9e6 <__sflush_r+0xae>
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	47b0      	blx	r6
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	1c50      	adds	r0, r2, #1
 800d9d4:	d1c9      	bne.n	800d96a <__sflush_r+0x32>
 800d9d6:	682b      	ldr	r3, [r5, #0]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d0c6      	beq.n	800d96a <__sflush_r+0x32>
 800d9dc:	2b1d      	cmp	r3, #29
 800d9de:	d001      	beq.n	800d9e4 <__sflush_r+0xac>
 800d9e0:	2b16      	cmp	r3, #22
 800d9e2:	d11e      	bne.n	800da22 <__sflush_r+0xea>
 800d9e4:	602f      	str	r7, [r5, #0]
 800d9e6:	2000      	movs	r0, #0
 800d9e8:	e022      	b.n	800da30 <__sflush_r+0xf8>
 800d9ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9ee:	b21b      	sxth	r3, r3
 800d9f0:	e01b      	b.n	800da2a <__sflush_r+0xf2>
 800d9f2:	690f      	ldr	r7, [r1, #16]
 800d9f4:	2f00      	cmp	r7, #0
 800d9f6:	d0f6      	beq.n	800d9e6 <__sflush_r+0xae>
 800d9f8:	0793      	lsls	r3, r2, #30
 800d9fa:	680e      	ldr	r6, [r1, #0]
 800d9fc:	bf08      	it	eq
 800d9fe:	694b      	ldreq	r3, [r1, #20]
 800da00:	600f      	str	r7, [r1, #0]
 800da02:	bf18      	it	ne
 800da04:	2300      	movne	r3, #0
 800da06:	eba6 0807 	sub.w	r8, r6, r7
 800da0a:	608b      	str	r3, [r1, #8]
 800da0c:	f1b8 0f00 	cmp.w	r8, #0
 800da10:	dde9      	ble.n	800d9e6 <__sflush_r+0xae>
 800da12:	6a21      	ldr	r1, [r4, #32]
 800da14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da16:	4643      	mov	r3, r8
 800da18:	463a      	mov	r2, r7
 800da1a:	4628      	mov	r0, r5
 800da1c:	47b0      	blx	r6
 800da1e:	2800      	cmp	r0, #0
 800da20:	dc08      	bgt.n	800da34 <__sflush_r+0xfc>
 800da22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da2a:	81a3      	strh	r3, [r4, #12]
 800da2c:	f04f 30ff 	mov.w	r0, #4294967295
 800da30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da34:	4407      	add	r7, r0
 800da36:	eba8 0800 	sub.w	r8, r8, r0
 800da3a:	e7e7      	b.n	800da0c <__sflush_r+0xd4>
 800da3c:	20400001 	.word	0x20400001

0800da40 <_fflush_r>:
 800da40:	b538      	push	{r3, r4, r5, lr}
 800da42:	690b      	ldr	r3, [r1, #16]
 800da44:	4605      	mov	r5, r0
 800da46:	460c      	mov	r4, r1
 800da48:	b913      	cbnz	r3, 800da50 <_fflush_r+0x10>
 800da4a:	2500      	movs	r5, #0
 800da4c:	4628      	mov	r0, r5
 800da4e:	bd38      	pop	{r3, r4, r5, pc}
 800da50:	b118      	cbz	r0, 800da5a <_fflush_r+0x1a>
 800da52:	6a03      	ldr	r3, [r0, #32]
 800da54:	b90b      	cbnz	r3, 800da5a <_fflush_r+0x1a>
 800da56:	f7fc ffbd 	bl	800a9d4 <__sinit>
 800da5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d0f3      	beq.n	800da4a <_fflush_r+0xa>
 800da62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da64:	07d0      	lsls	r0, r2, #31
 800da66:	d404      	bmi.n	800da72 <_fflush_r+0x32>
 800da68:	0599      	lsls	r1, r3, #22
 800da6a:	d402      	bmi.n	800da72 <_fflush_r+0x32>
 800da6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da6e:	f7fd fa2c 	bl	800aeca <__retarget_lock_acquire_recursive>
 800da72:	4628      	mov	r0, r5
 800da74:	4621      	mov	r1, r4
 800da76:	f7ff ff5f 	bl	800d938 <__sflush_r>
 800da7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da7c:	07da      	lsls	r2, r3, #31
 800da7e:	4605      	mov	r5, r0
 800da80:	d4e4      	bmi.n	800da4c <_fflush_r+0xc>
 800da82:	89a3      	ldrh	r3, [r4, #12]
 800da84:	059b      	lsls	r3, r3, #22
 800da86:	d4e1      	bmi.n	800da4c <_fflush_r+0xc>
 800da88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da8a:	f7fd fa1f 	bl	800aecc <__retarget_lock_release_recursive>
 800da8e:	e7dd      	b.n	800da4c <_fflush_r+0xc>

0800da90 <__swhatbuf_r>:
 800da90:	b570      	push	{r4, r5, r6, lr}
 800da92:	460c      	mov	r4, r1
 800da94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da98:	2900      	cmp	r1, #0
 800da9a:	b096      	sub	sp, #88	@ 0x58
 800da9c:	4615      	mov	r5, r2
 800da9e:	461e      	mov	r6, r3
 800daa0:	da0d      	bge.n	800dabe <__swhatbuf_r+0x2e>
 800daa2:	89a3      	ldrh	r3, [r4, #12]
 800daa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800daa8:	f04f 0100 	mov.w	r1, #0
 800daac:	bf14      	ite	ne
 800daae:	2340      	movne	r3, #64	@ 0x40
 800dab0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dab4:	2000      	movs	r0, #0
 800dab6:	6031      	str	r1, [r6, #0]
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	b016      	add	sp, #88	@ 0x58
 800dabc:	bd70      	pop	{r4, r5, r6, pc}
 800dabe:	466a      	mov	r2, sp
 800dac0:	f000 f874 	bl	800dbac <_fstat_r>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	dbec      	blt.n	800daa2 <__swhatbuf_r+0x12>
 800dac8:	9901      	ldr	r1, [sp, #4]
 800daca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dace:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dad2:	4259      	negs	r1, r3
 800dad4:	4159      	adcs	r1, r3
 800dad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dada:	e7eb      	b.n	800dab4 <__swhatbuf_r+0x24>

0800dadc <__smakebuf_r>:
 800dadc:	898b      	ldrh	r3, [r1, #12]
 800dade:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dae0:	079d      	lsls	r5, r3, #30
 800dae2:	4606      	mov	r6, r0
 800dae4:	460c      	mov	r4, r1
 800dae6:	d507      	bpl.n	800daf8 <__smakebuf_r+0x1c>
 800dae8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800daec:	6023      	str	r3, [r4, #0]
 800daee:	6123      	str	r3, [r4, #16]
 800daf0:	2301      	movs	r3, #1
 800daf2:	6163      	str	r3, [r4, #20]
 800daf4:	b003      	add	sp, #12
 800daf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daf8:	ab01      	add	r3, sp, #4
 800dafa:	466a      	mov	r2, sp
 800dafc:	f7ff ffc8 	bl	800da90 <__swhatbuf_r>
 800db00:	9f00      	ldr	r7, [sp, #0]
 800db02:	4605      	mov	r5, r0
 800db04:	4639      	mov	r1, r7
 800db06:	4630      	mov	r0, r6
 800db08:	f7fe f8c2 	bl	800bc90 <_malloc_r>
 800db0c:	b948      	cbnz	r0, 800db22 <__smakebuf_r+0x46>
 800db0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db12:	059a      	lsls	r2, r3, #22
 800db14:	d4ee      	bmi.n	800daf4 <__smakebuf_r+0x18>
 800db16:	f023 0303 	bic.w	r3, r3, #3
 800db1a:	f043 0302 	orr.w	r3, r3, #2
 800db1e:	81a3      	strh	r3, [r4, #12]
 800db20:	e7e2      	b.n	800dae8 <__smakebuf_r+0xc>
 800db22:	89a3      	ldrh	r3, [r4, #12]
 800db24:	6020      	str	r0, [r4, #0]
 800db26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db2a:	81a3      	strh	r3, [r4, #12]
 800db2c:	9b01      	ldr	r3, [sp, #4]
 800db2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800db32:	b15b      	cbz	r3, 800db4c <__smakebuf_r+0x70>
 800db34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db38:	4630      	mov	r0, r6
 800db3a:	f000 f849 	bl	800dbd0 <_isatty_r>
 800db3e:	b128      	cbz	r0, 800db4c <__smakebuf_r+0x70>
 800db40:	89a3      	ldrh	r3, [r4, #12]
 800db42:	f023 0303 	bic.w	r3, r3, #3
 800db46:	f043 0301 	orr.w	r3, r3, #1
 800db4a:	81a3      	strh	r3, [r4, #12]
 800db4c:	89a3      	ldrh	r3, [r4, #12]
 800db4e:	431d      	orrs	r5, r3
 800db50:	81a5      	strh	r5, [r4, #12]
 800db52:	e7cf      	b.n	800daf4 <__smakebuf_r+0x18>

0800db54 <memmove>:
 800db54:	4288      	cmp	r0, r1
 800db56:	b510      	push	{r4, lr}
 800db58:	eb01 0402 	add.w	r4, r1, r2
 800db5c:	d902      	bls.n	800db64 <memmove+0x10>
 800db5e:	4284      	cmp	r4, r0
 800db60:	4623      	mov	r3, r4
 800db62:	d807      	bhi.n	800db74 <memmove+0x20>
 800db64:	1e43      	subs	r3, r0, #1
 800db66:	42a1      	cmp	r1, r4
 800db68:	d008      	beq.n	800db7c <memmove+0x28>
 800db6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db72:	e7f8      	b.n	800db66 <memmove+0x12>
 800db74:	4402      	add	r2, r0
 800db76:	4601      	mov	r1, r0
 800db78:	428a      	cmp	r2, r1
 800db7a:	d100      	bne.n	800db7e <memmove+0x2a>
 800db7c:	bd10      	pop	{r4, pc}
 800db7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db86:	e7f7      	b.n	800db78 <memmove+0x24>

0800db88 <strncmp>:
 800db88:	b510      	push	{r4, lr}
 800db8a:	b16a      	cbz	r2, 800dba8 <strncmp+0x20>
 800db8c:	3901      	subs	r1, #1
 800db8e:	1884      	adds	r4, r0, r2
 800db90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800db98:	429a      	cmp	r2, r3
 800db9a:	d103      	bne.n	800dba4 <strncmp+0x1c>
 800db9c:	42a0      	cmp	r0, r4
 800db9e:	d001      	beq.n	800dba4 <strncmp+0x1c>
 800dba0:	2a00      	cmp	r2, #0
 800dba2:	d1f5      	bne.n	800db90 <strncmp+0x8>
 800dba4:	1ad0      	subs	r0, r2, r3
 800dba6:	bd10      	pop	{r4, pc}
 800dba8:	4610      	mov	r0, r2
 800dbaa:	e7fc      	b.n	800dba6 <strncmp+0x1e>

0800dbac <_fstat_r>:
 800dbac:	b538      	push	{r3, r4, r5, lr}
 800dbae:	4d07      	ldr	r5, [pc, #28]	@ (800dbcc <_fstat_r+0x20>)
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	4608      	mov	r0, r1
 800dbb6:	4611      	mov	r1, r2
 800dbb8:	602b      	str	r3, [r5, #0]
 800dbba:	f7f4 fc89 	bl	80024d0 <_fstat>
 800dbbe:	1c43      	adds	r3, r0, #1
 800dbc0:	d102      	bne.n	800dbc8 <_fstat_r+0x1c>
 800dbc2:	682b      	ldr	r3, [r5, #0]
 800dbc4:	b103      	cbz	r3, 800dbc8 <_fstat_r+0x1c>
 800dbc6:	6023      	str	r3, [r4, #0]
 800dbc8:	bd38      	pop	{r3, r4, r5, pc}
 800dbca:	bf00      	nop
 800dbcc:	20005f40 	.word	0x20005f40

0800dbd0 <_isatty_r>:
 800dbd0:	b538      	push	{r3, r4, r5, lr}
 800dbd2:	4d06      	ldr	r5, [pc, #24]	@ (800dbec <_isatty_r+0x1c>)
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	4604      	mov	r4, r0
 800dbd8:	4608      	mov	r0, r1
 800dbda:	602b      	str	r3, [r5, #0]
 800dbdc:	f7f4 fc88 	bl	80024f0 <_isatty>
 800dbe0:	1c43      	adds	r3, r0, #1
 800dbe2:	d102      	bne.n	800dbea <_isatty_r+0x1a>
 800dbe4:	682b      	ldr	r3, [r5, #0]
 800dbe6:	b103      	cbz	r3, 800dbea <_isatty_r+0x1a>
 800dbe8:	6023      	str	r3, [r4, #0]
 800dbea:	bd38      	pop	{r3, r4, r5, pc}
 800dbec:	20005f40 	.word	0x20005f40

0800dbf0 <_sbrk_r>:
 800dbf0:	b538      	push	{r3, r4, r5, lr}
 800dbf2:	4d06      	ldr	r5, [pc, #24]	@ (800dc0c <_sbrk_r+0x1c>)
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	4604      	mov	r4, r0
 800dbf8:	4608      	mov	r0, r1
 800dbfa:	602b      	str	r3, [r5, #0]
 800dbfc:	f7f4 fc90 	bl	8002520 <_sbrk>
 800dc00:	1c43      	adds	r3, r0, #1
 800dc02:	d102      	bne.n	800dc0a <_sbrk_r+0x1a>
 800dc04:	682b      	ldr	r3, [r5, #0]
 800dc06:	b103      	cbz	r3, 800dc0a <_sbrk_r+0x1a>
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	bd38      	pop	{r3, r4, r5, pc}
 800dc0c:	20005f40 	.word	0x20005f40

0800dc10 <nan>:
 800dc10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dc18 <nan+0x8>
 800dc14:	4770      	bx	lr
 800dc16:	bf00      	nop
 800dc18:	00000000 	.word	0x00000000
 800dc1c:	7ff80000 	.word	0x7ff80000

0800dc20 <__assert_func>:
 800dc20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dc22:	4614      	mov	r4, r2
 800dc24:	461a      	mov	r2, r3
 800dc26:	4b09      	ldr	r3, [pc, #36]	@ (800dc4c <__assert_func+0x2c>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4605      	mov	r5, r0
 800dc2c:	68d8      	ldr	r0, [r3, #12]
 800dc2e:	b14c      	cbz	r4, 800dc44 <__assert_func+0x24>
 800dc30:	4b07      	ldr	r3, [pc, #28]	@ (800dc50 <__assert_func+0x30>)
 800dc32:	9100      	str	r1, [sp, #0]
 800dc34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dc38:	4906      	ldr	r1, [pc, #24]	@ (800dc54 <__assert_func+0x34>)
 800dc3a:	462b      	mov	r3, r5
 800dc3c:	f000 fba8 	bl	800e390 <fiprintf>
 800dc40:	f000 fbb8 	bl	800e3b4 <abort>
 800dc44:	4b04      	ldr	r3, [pc, #16]	@ (800dc58 <__assert_func+0x38>)
 800dc46:	461c      	mov	r4, r3
 800dc48:	e7f3      	b.n	800dc32 <__assert_func+0x12>
 800dc4a:	bf00      	nop
 800dc4c:	2000001c 	.word	0x2000001c
 800dc50:	0800e94a 	.word	0x0800e94a
 800dc54:	0800e957 	.word	0x0800e957
 800dc58:	0800e985 	.word	0x0800e985

0800dc5c <_calloc_r>:
 800dc5c:	b570      	push	{r4, r5, r6, lr}
 800dc5e:	fba1 5402 	umull	r5, r4, r1, r2
 800dc62:	b934      	cbnz	r4, 800dc72 <_calloc_r+0x16>
 800dc64:	4629      	mov	r1, r5
 800dc66:	f7fe f813 	bl	800bc90 <_malloc_r>
 800dc6a:	4606      	mov	r6, r0
 800dc6c:	b928      	cbnz	r0, 800dc7a <_calloc_r+0x1e>
 800dc6e:	4630      	mov	r0, r6
 800dc70:	bd70      	pop	{r4, r5, r6, pc}
 800dc72:	220c      	movs	r2, #12
 800dc74:	6002      	str	r2, [r0, #0]
 800dc76:	2600      	movs	r6, #0
 800dc78:	e7f9      	b.n	800dc6e <_calloc_r+0x12>
 800dc7a:	462a      	mov	r2, r5
 800dc7c:	4621      	mov	r1, r4
 800dc7e:	f7fd f849 	bl	800ad14 <memset>
 800dc82:	e7f4      	b.n	800dc6e <_calloc_r+0x12>

0800dc84 <rshift>:
 800dc84:	6903      	ldr	r3, [r0, #16]
 800dc86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dc8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dc8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dc92:	f100 0414 	add.w	r4, r0, #20
 800dc96:	dd45      	ble.n	800dd24 <rshift+0xa0>
 800dc98:	f011 011f 	ands.w	r1, r1, #31
 800dc9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dca0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dca4:	d10c      	bne.n	800dcc0 <rshift+0x3c>
 800dca6:	f100 0710 	add.w	r7, r0, #16
 800dcaa:	4629      	mov	r1, r5
 800dcac:	42b1      	cmp	r1, r6
 800dcae:	d334      	bcc.n	800dd1a <rshift+0x96>
 800dcb0:	1a9b      	subs	r3, r3, r2
 800dcb2:	009b      	lsls	r3, r3, #2
 800dcb4:	1eea      	subs	r2, r5, #3
 800dcb6:	4296      	cmp	r6, r2
 800dcb8:	bf38      	it	cc
 800dcba:	2300      	movcc	r3, #0
 800dcbc:	4423      	add	r3, r4
 800dcbe:	e015      	b.n	800dcec <rshift+0x68>
 800dcc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dcc4:	f1c1 0820 	rsb	r8, r1, #32
 800dcc8:	40cf      	lsrs	r7, r1
 800dcca:	f105 0e04 	add.w	lr, r5, #4
 800dcce:	46a1      	mov	r9, r4
 800dcd0:	4576      	cmp	r6, lr
 800dcd2:	46f4      	mov	ip, lr
 800dcd4:	d815      	bhi.n	800dd02 <rshift+0x7e>
 800dcd6:	1a9a      	subs	r2, r3, r2
 800dcd8:	0092      	lsls	r2, r2, #2
 800dcda:	3a04      	subs	r2, #4
 800dcdc:	3501      	adds	r5, #1
 800dcde:	42ae      	cmp	r6, r5
 800dce0:	bf38      	it	cc
 800dce2:	2200      	movcc	r2, #0
 800dce4:	18a3      	adds	r3, r4, r2
 800dce6:	50a7      	str	r7, [r4, r2]
 800dce8:	b107      	cbz	r7, 800dcec <rshift+0x68>
 800dcea:	3304      	adds	r3, #4
 800dcec:	1b1a      	subs	r2, r3, r4
 800dcee:	42a3      	cmp	r3, r4
 800dcf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dcf4:	bf08      	it	eq
 800dcf6:	2300      	moveq	r3, #0
 800dcf8:	6102      	str	r2, [r0, #16]
 800dcfa:	bf08      	it	eq
 800dcfc:	6143      	streq	r3, [r0, #20]
 800dcfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd02:	f8dc c000 	ldr.w	ip, [ip]
 800dd06:	fa0c fc08 	lsl.w	ip, ip, r8
 800dd0a:	ea4c 0707 	orr.w	r7, ip, r7
 800dd0e:	f849 7b04 	str.w	r7, [r9], #4
 800dd12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd16:	40cf      	lsrs	r7, r1
 800dd18:	e7da      	b.n	800dcd0 <rshift+0x4c>
 800dd1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd22:	e7c3      	b.n	800dcac <rshift+0x28>
 800dd24:	4623      	mov	r3, r4
 800dd26:	e7e1      	b.n	800dcec <rshift+0x68>

0800dd28 <__hexdig_fun>:
 800dd28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dd2c:	2b09      	cmp	r3, #9
 800dd2e:	d802      	bhi.n	800dd36 <__hexdig_fun+0xe>
 800dd30:	3820      	subs	r0, #32
 800dd32:	b2c0      	uxtb	r0, r0
 800dd34:	4770      	bx	lr
 800dd36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dd3a:	2b05      	cmp	r3, #5
 800dd3c:	d801      	bhi.n	800dd42 <__hexdig_fun+0x1a>
 800dd3e:	3847      	subs	r0, #71	@ 0x47
 800dd40:	e7f7      	b.n	800dd32 <__hexdig_fun+0xa>
 800dd42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dd46:	2b05      	cmp	r3, #5
 800dd48:	d801      	bhi.n	800dd4e <__hexdig_fun+0x26>
 800dd4a:	3827      	subs	r0, #39	@ 0x27
 800dd4c:	e7f1      	b.n	800dd32 <__hexdig_fun+0xa>
 800dd4e:	2000      	movs	r0, #0
 800dd50:	4770      	bx	lr
	...

0800dd54 <__gethex>:
 800dd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd58:	b085      	sub	sp, #20
 800dd5a:	468a      	mov	sl, r1
 800dd5c:	9302      	str	r3, [sp, #8]
 800dd5e:	680b      	ldr	r3, [r1, #0]
 800dd60:	9001      	str	r0, [sp, #4]
 800dd62:	4690      	mov	r8, r2
 800dd64:	1c9c      	adds	r4, r3, #2
 800dd66:	46a1      	mov	r9, r4
 800dd68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dd6c:	2830      	cmp	r0, #48	@ 0x30
 800dd6e:	d0fa      	beq.n	800dd66 <__gethex+0x12>
 800dd70:	eba9 0303 	sub.w	r3, r9, r3
 800dd74:	f1a3 0b02 	sub.w	fp, r3, #2
 800dd78:	f7ff ffd6 	bl	800dd28 <__hexdig_fun>
 800dd7c:	4605      	mov	r5, r0
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	d168      	bne.n	800de54 <__gethex+0x100>
 800dd82:	49a0      	ldr	r1, [pc, #640]	@ (800e004 <__gethex+0x2b0>)
 800dd84:	2201      	movs	r2, #1
 800dd86:	4648      	mov	r0, r9
 800dd88:	f7ff fefe 	bl	800db88 <strncmp>
 800dd8c:	4607      	mov	r7, r0
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	d167      	bne.n	800de62 <__gethex+0x10e>
 800dd92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dd96:	4626      	mov	r6, r4
 800dd98:	f7ff ffc6 	bl	800dd28 <__hexdig_fun>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	d062      	beq.n	800de66 <__gethex+0x112>
 800dda0:	4623      	mov	r3, r4
 800dda2:	7818      	ldrb	r0, [r3, #0]
 800dda4:	2830      	cmp	r0, #48	@ 0x30
 800dda6:	4699      	mov	r9, r3
 800dda8:	f103 0301 	add.w	r3, r3, #1
 800ddac:	d0f9      	beq.n	800dda2 <__gethex+0x4e>
 800ddae:	f7ff ffbb 	bl	800dd28 <__hexdig_fun>
 800ddb2:	fab0 f580 	clz	r5, r0
 800ddb6:	096d      	lsrs	r5, r5, #5
 800ddb8:	f04f 0b01 	mov.w	fp, #1
 800ddbc:	464a      	mov	r2, r9
 800ddbe:	4616      	mov	r6, r2
 800ddc0:	3201      	adds	r2, #1
 800ddc2:	7830      	ldrb	r0, [r6, #0]
 800ddc4:	f7ff ffb0 	bl	800dd28 <__hexdig_fun>
 800ddc8:	2800      	cmp	r0, #0
 800ddca:	d1f8      	bne.n	800ddbe <__gethex+0x6a>
 800ddcc:	498d      	ldr	r1, [pc, #564]	@ (800e004 <__gethex+0x2b0>)
 800ddce:	2201      	movs	r2, #1
 800ddd0:	4630      	mov	r0, r6
 800ddd2:	f7ff fed9 	bl	800db88 <strncmp>
 800ddd6:	2800      	cmp	r0, #0
 800ddd8:	d13f      	bne.n	800de5a <__gethex+0x106>
 800ddda:	b944      	cbnz	r4, 800ddee <__gethex+0x9a>
 800dddc:	1c74      	adds	r4, r6, #1
 800ddde:	4622      	mov	r2, r4
 800dde0:	4616      	mov	r6, r2
 800dde2:	3201      	adds	r2, #1
 800dde4:	7830      	ldrb	r0, [r6, #0]
 800dde6:	f7ff ff9f 	bl	800dd28 <__hexdig_fun>
 800ddea:	2800      	cmp	r0, #0
 800ddec:	d1f8      	bne.n	800dde0 <__gethex+0x8c>
 800ddee:	1ba4      	subs	r4, r4, r6
 800ddf0:	00a7      	lsls	r7, r4, #2
 800ddf2:	7833      	ldrb	r3, [r6, #0]
 800ddf4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ddf8:	2b50      	cmp	r3, #80	@ 0x50
 800ddfa:	d13e      	bne.n	800de7a <__gethex+0x126>
 800ddfc:	7873      	ldrb	r3, [r6, #1]
 800ddfe:	2b2b      	cmp	r3, #43	@ 0x2b
 800de00:	d033      	beq.n	800de6a <__gethex+0x116>
 800de02:	2b2d      	cmp	r3, #45	@ 0x2d
 800de04:	d034      	beq.n	800de70 <__gethex+0x11c>
 800de06:	1c71      	adds	r1, r6, #1
 800de08:	2400      	movs	r4, #0
 800de0a:	7808      	ldrb	r0, [r1, #0]
 800de0c:	f7ff ff8c 	bl	800dd28 <__hexdig_fun>
 800de10:	1e43      	subs	r3, r0, #1
 800de12:	b2db      	uxtb	r3, r3
 800de14:	2b18      	cmp	r3, #24
 800de16:	d830      	bhi.n	800de7a <__gethex+0x126>
 800de18:	f1a0 0210 	sub.w	r2, r0, #16
 800de1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800de20:	f7ff ff82 	bl	800dd28 <__hexdig_fun>
 800de24:	f100 3cff 	add.w	ip, r0, #4294967295
 800de28:	fa5f fc8c 	uxtb.w	ip, ip
 800de2c:	f1bc 0f18 	cmp.w	ip, #24
 800de30:	f04f 030a 	mov.w	r3, #10
 800de34:	d91e      	bls.n	800de74 <__gethex+0x120>
 800de36:	b104      	cbz	r4, 800de3a <__gethex+0xe6>
 800de38:	4252      	negs	r2, r2
 800de3a:	4417      	add	r7, r2
 800de3c:	f8ca 1000 	str.w	r1, [sl]
 800de40:	b1ed      	cbz	r5, 800de7e <__gethex+0x12a>
 800de42:	f1bb 0f00 	cmp.w	fp, #0
 800de46:	bf0c      	ite	eq
 800de48:	2506      	moveq	r5, #6
 800de4a:	2500      	movne	r5, #0
 800de4c:	4628      	mov	r0, r5
 800de4e:	b005      	add	sp, #20
 800de50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de54:	2500      	movs	r5, #0
 800de56:	462c      	mov	r4, r5
 800de58:	e7b0      	b.n	800ddbc <__gethex+0x68>
 800de5a:	2c00      	cmp	r4, #0
 800de5c:	d1c7      	bne.n	800ddee <__gethex+0x9a>
 800de5e:	4627      	mov	r7, r4
 800de60:	e7c7      	b.n	800ddf2 <__gethex+0x9e>
 800de62:	464e      	mov	r6, r9
 800de64:	462f      	mov	r7, r5
 800de66:	2501      	movs	r5, #1
 800de68:	e7c3      	b.n	800ddf2 <__gethex+0x9e>
 800de6a:	2400      	movs	r4, #0
 800de6c:	1cb1      	adds	r1, r6, #2
 800de6e:	e7cc      	b.n	800de0a <__gethex+0xb6>
 800de70:	2401      	movs	r4, #1
 800de72:	e7fb      	b.n	800de6c <__gethex+0x118>
 800de74:	fb03 0002 	mla	r0, r3, r2, r0
 800de78:	e7ce      	b.n	800de18 <__gethex+0xc4>
 800de7a:	4631      	mov	r1, r6
 800de7c:	e7de      	b.n	800de3c <__gethex+0xe8>
 800de7e:	eba6 0309 	sub.w	r3, r6, r9
 800de82:	3b01      	subs	r3, #1
 800de84:	4629      	mov	r1, r5
 800de86:	2b07      	cmp	r3, #7
 800de88:	dc0a      	bgt.n	800dea0 <__gethex+0x14c>
 800de8a:	9801      	ldr	r0, [sp, #4]
 800de8c:	f7fd ff8c 	bl	800bda8 <_Balloc>
 800de90:	4604      	mov	r4, r0
 800de92:	b940      	cbnz	r0, 800dea6 <__gethex+0x152>
 800de94:	4b5c      	ldr	r3, [pc, #368]	@ (800e008 <__gethex+0x2b4>)
 800de96:	4602      	mov	r2, r0
 800de98:	21e4      	movs	r1, #228	@ 0xe4
 800de9a:	485c      	ldr	r0, [pc, #368]	@ (800e00c <__gethex+0x2b8>)
 800de9c:	f7ff fec0 	bl	800dc20 <__assert_func>
 800dea0:	3101      	adds	r1, #1
 800dea2:	105b      	asrs	r3, r3, #1
 800dea4:	e7ef      	b.n	800de86 <__gethex+0x132>
 800dea6:	f100 0a14 	add.w	sl, r0, #20
 800deaa:	2300      	movs	r3, #0
 800deac:	4655      	mov	r5, sl
 800deae:	469b      	mov	fp, r3
 800deb0:	45b1      	cmp	r9, r6
 800deb2:	d337      	bcc.n	800df24 <__gethex+0x1d0>
 800deb4:	f845 bb04 	str.w	fp, [r5], #4
 800deb8:	eba5 050a 	sub.w	r5, r5, sl
 800debc:	10ad      	asrs	r5, r5, #2
 800debe:	6125      	str	r5, [r4, #16]
 800dec0:	4658      	mov	r0, fp
 800dec2:	f7fe f863 	bl	800bf8c <__hi0bits>
 800dec6:	016d      	lsls	r5, r5, #5
 800dec8:	f8d8 6000 	ldr.w	r6, [r8]
 800decc:	1a2d      	subs	r5, r5, r0
 800dece:	42b5      	cmp	r5, r6
 800ded0:	dd54      	ble.n	800df7c <__gethex+0x228>
 800ded2:	1bad      	subs	r5, r5, r6
 800ded4:	4629      	mov	r1, r5
 800ded6:	4620      	mov	r0, r4
 800ded8:	f7fe fbef 	bl	800c6ba <__any_on>
 800dedc:	4681      	mov	r9, r0
 800dede:	b178      	cbz	r0, 800df00 <__gethex+0x1ac>
 800dee0:	1e6b      	subs	r3, r5, #1
 800dee2:	1159      	asrs	r1, r3, #5
 800dee4:	f003 021f 	and.w	r2, r3, #31
 800dee8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800deec:	f04f 0901 	mov.w	r9, #1
 800def0:	fa09 f202 	lsl.w	r2, r9, r2
 800def4:	420a      	tst	r2, r1
 800def6:	d003      	beq.n	800df00 <__gethex+0x1ac>
 800def8:	454b      	cmp	r3, r9
 800defa:	dc36      	bgt.n	800df6a <__gethex+0x216>
 800defc:	f04f 0902 	mov.w	r9, #2
 800df00:	4629      	mov	r1, r5
 800df02:	4620      	mov	r0, r4
 800df04:	f7ff febe 	bl	800dc84 <rshift>
 800df08:	442f      	add	r7, r5
 800df0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df0e:	42bb      	cmp	r3, r7
 800df10:	da42      	bge.n	800df98 <__gethex+0x244>
 800df12:	9801      	ldr	r0, [sp, #4]
 800df14:	4621      	mov	r1, r4
 800df16:	f7fd ff87 	bl	800be28 <_Bfree>
 800df1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df1c:	2300      	movs	r3, #0
 800df1e:	6013      	str	r3, [r2, #0]
 800df20:	25a3      	movs	r5, #163	@ 0xa3
 800df22:	e793      	b.n	800de4c <__gethex+0xf8>
 800df24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800df28:	2a2e      	cmp	r2, #46	@ 0x2e
 800df2a:	d012      	beq.n	800df52 <__gethex+0x1fe>
 800df2c:	2b20      	cmp	r3, #32
 800df2e:	d104      	bne.n	800df3a <__gethex+0x1e6>
 800df30:	f845 bb04 	str.w	fp, [r5], #4
 800df34:	f04f 0b00 	mov.w	fp, #0
 800df38:	465b      	mov	r3, fp
 800df3a:	7830      	ldrb	r0, [r6, #0]
 800df3c:	9303      	str	r3, [sp, #12]
 800df3e:	f7ff fef3 	bl	800dd28 <__hexdig_fun>
 800df42:	9b03      	ldr	r3, [sp, #12]
 800df44:	f000 000f 	and.w	r0, r0, #15
 800df48:	4098      	lsls	r0, r3
 800df4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800df4e:	3304      	adds	r3, #4
 800df50:	e7ae      	b.n	800deb0 <__gethex+0x15c>
 800df52:	45b1      	cmp	r9, r6
 800df54:	d8ea      	bhi.n	800df2c <__gethex+0x1d8>
 800df56:	492b      	ldr	r1, [pc, #172]	@ (800e004 <__gethex+0x2b0>)
 800df58:	9303      	str	r3, [sp, #12]
 800df5a:	2201      	movs	r2, #1
 800df5c:	4630      	mov	r0, r6
 800df5e:	f7ff fe13 	bl	800db88 <strncmp>
 800df62:	9b03      	ldr	r3, [sp, #12]
 800df64:	2800      	cmp	r0, #0
 800df66:	d1e1      	bne.n	800df2c <__gethex+0x1d8>
 800df68:	e7a2      	b.n	800deb0 <__gethex+0x15c>
 800df6a:	1ea9      	subs	r1, r5, #2
 800df6c:	4620      	mov	r0, r4
 800df6e:	f7fe fba4 	bl	800c6ba <__any_on>
 800df72:	2800      	cmp	r0, #0
 800df74:	d0c2      	beq.n	800defc <__gethex+0x1a8>
 800df76:	f04f 0903 	mov.w	r9, #3
 800df7a:	e7c1      	b.n	800df00 <__gethex+0x1ac>
 800df7c:	da09      	bge.n	800df92 <__gethex+0x23e>
 800df7e:	1b75      	subs	r5, r6, r5
 800df80:	4621      	mov	r1, r4
 800df82:	9801      	ldr	r0, [sp, #4]
 800df84:	462a      	mov	r2, r5
 800df86:	f7fe f95f 	bl	800c248 <__lshift>
 800df8a:	1b7f      	subs	r7, r7, r5
 800df8c:	4604      	mov	r4, r0
 800df8e:	f100 0a14 	add.w	sl, r0, #20
 800df92:	f04f 0900 	mov.w	r9, #0
 800df96:	e7b8      	b.n	800df0a <__gethex+0x1b6>
 800df98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800df9c:	42bd      	cmp	r5, r7
 800df9e:	dd6f      	ble.n	800e080 <__gethex+0x32c>
 800dfa0:	1bed      	subs	r5, r5, r7
 800dfa2:	42ae      	cmp	r6, r5
 800dfa4:	dc34      	bgt.n	800e010 <__gethex+0x2bc>
 800dfa6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dfaa:	2b02      	cmp	r3, #2
 800dfac:	d022      	beq.n	800dff4 <__gethex+0x2a0>
 800dfae:	2b03      	cmp	r3, #3
 800dfb0:	d024      	beq.n	800dffc <__gethex+0x2a8>
 800dfb2:	2b01      	cmp	r3, #1
 800dfb4:	d115      	bne.n	800dfe2 <__gethex+0x28e>
 800dfb6:	42ae      	cmp	r6, r5
 800dfb8:	d113      	bne.n	800dfe2 <__gethex+0x28e>
 800dfba:	2e01      	cmp	r6, #1
 800dfbc:	d10b      	bne.n	800dfd6 <__gethex+0x282>
 800dfbe:	9a02      	ldr	r2, [sp, #8]
 800dfc0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dfc4:	6013      	str	r3, [r2, #0]
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	6123      	str	r3, [r4, #16]
 800dfca:	f8ca 3000 	str.w	r3, [sl]
 800dfce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfd0:	2562      	movs	r5, #98	@ 0x62
 800dfd2:	601c      	str	r4, [r3, #0]
 800dfd4:	e73a      	b.n	800de4c <__gethex+0xf8>
 800dfd6:	1e71      	subs	r1, r6, #1
 800dfd8:	4620      	mov	r0, r4
 800dfda:	f7fe fb6e 	bl	800c6ba <__any_on>
 800dfde:	2800      	cmp	r0, #0
 800dfe0:	d1ed      	bne.n	800dfbe <__gethex+0x26a>
 800dfe2:	9801      	ldr	r0, [sp, #4]
 800dfe4:	4621      	mov	r1, r4
 800dfe6:	f7fd ff1f 	bl	800be28 <_Bfree>
 800dfea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfec:	2300      	movs	r3, #0
 800dfee:	6013      	str	r3, [r2, #0]
 800dff0:	2550      	movs	r5, #80	@ 0x50
 800dff2:	e72b      	b.n	800de4c <__gethex+0xf8>
 800dff4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1f3      	bne.n	800dfe2 <__gethex+0x28e>
 800dffa:	e7e0      	b.n	800dfbe <__gethex+0x26a>
 800dffc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d1dd      	bne.n	800dfbe <__gethex+0x26a>
 800e002:	e7ee      	b.n	800dfe2 <__gethex+0x28e>
 800e004:	0800e92f 	.word	0x0800e92f
 800e008:	0800e8c5 	.word	0x0800e8c5
 800e00c:	0800e986 	.word	0x0800e986
 800e010:	1e6f      	subs	r7, r5, #1
 800e012:	f1b9 0f00 	cmp.w	r9, #0
 800e016:	d130      	bne.n	800e07a <__gethex+0x326>
 800e018:	b127      	cbz	r7, 800e024 <__gethex+0x2d0>
 800e01a:	4639      	mov	r1, r7
 800e01c:	4620      	mov	r0, r4
 800e01e:	f7fe fb4c 	bl	800c6ba <__any_on>
 800e022:	4681      	mov	r9, r0
 800e024:	117a      	asrs	r2, r7, #5
 800e026:	2301      	movs	r3, #1
 800e028:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e02c:	f007 071f 	and.w	r7, r7, #31
 800e030:	40bb      	lsls	r3, r7
 800e032:	4213      	tst	r3, r2
 800e034:	4629      	mov	r1, r5
 800e036:	4620      	mov	r0, r4
 800e038:	bf18      	it	ne
 800e03a:	f049 0902 	orrne.w	r9, r9, #2
 800e03e:	f7ff fe21 	bl	800dc84 <rshift>
 800e042:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e046:	1b76      	subs	r6, r6, r5
 800e048:	2502      	movs	r5, #2
 800e04a:	f1b9 0f00 	cmp.w	r9, #0
 800e04e:	d047      	beq.n	800e0e0 <__gethex+0x38c>
 800e050:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e054:	2b02      	cmp	r3, #2
 800e056:	d015      	beq.n	800e084 <__gethex+0x330>
 800e058:	2b03      	cmp	r3, #3
 800e05a:	d017      	beq.n	800e08c <__gethex+0x338>
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d109      	bne.n	800e074 <__gethex+0x320>
 800e060:	f019 0f02 	tst.w	r9, #2
 800e064:	d006      	beq.n	800e074 <__gethex+0x320>
 800e066:	f8da 3000 	ldr.w	r3, [sl]
 800e06a:	ea49 0903 	orr.w	r9, r9, r3
 800e06e:	f019 0f01 	tst.w	r9, #1
 800e072:	d10e      	bne.n	800e092 <__gethex+0x33e>
 800e074:	f045 0510 	orr.w	r5, r5, #16
 800e078:	e032      	b.n	800e0e0 <__gethex+0x38c>
 800e07a:	f04f 0901 	mov.w	r9, #1
 800e07e:	e7d1      	b.n	800e024 <__gethex+0x2d0>
 800e080:	2501      	movs	r5, #1
 800e082:	e7e2      	b.n	800e04a <__gethex+0x2f6>
 800e084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e086:	f1c3 0301 	rsb	r3, r3, #1
 800e08a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d0f0      	beq.n	800e074 <__gethex+0x320>
 800e092:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e096:	f104 0314 	add.w	r3, r4, #20
 800e09a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e09e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e0a2:	f04f 0c00 	mov.w	ip, #0
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e0b0:	d01b      	beq.n	800e0ea <__gethex+0x396>
 800e0b2:	3201      	adds	r2, #1
 800e0b4:	6002      	str	r2, [r0, #0]
 800e0b6:	2d02      	cmp	r5, #2
 800e0b8:	f104 0314 	add.w	r3, r4, #20
 800e0bc:	d13c      	bne.n	800e138 <__gethex+0x3e4>
 800e0be:	f8d8 2000 	ldr.w	r2, [r8]
 800e0c2:	3a01      	subs	r2, #1
 800e0c4:	42b2      	cmp	r2, r6
 800e0c6:	d109      	bne.n	800e0dc <__gethex+0x388>
 800e0c8:	1171      	asrs	r1, r6, #5
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e0d0:	f006 061f 	and.w	r6, r6, #31
 800e0d4:	fa02 f606 	lsl.w	r6, r2, r6
 800e0d8:	421e      	tst	r6, r3
 800e0da:	d13a      	bne.n	800e152 <__gethex+0x3fe>
 800e0dc:	f045 0520 	orr.w	r5, r5, #32
 800e0e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e0e2:	601c      	str	r4, [r3, #0]
 800e0e4:	9b02      	ldr	r3, [sp, #8]
 800e0e6:	601f      	str	r7, [r3, #0]
 800e0e8:	e6b0      	b.n	800de4c <__gethex+0xf8>
 800e0ea:	4299      	cmp	r1, r3
 800e0ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800e0f0:	d8d9      	bhi.n	800e0a6 <__gethex+0x352>
 800e0f2:	68a3      	ldr	r3, [r4, #8]
 800e0f4:	459b      	cmp	fp, r3
 800e0f6:	db17      	blt.n	800e128 <__gethex+0x3d4>
 800e0f8:	6861      	ldr	r1, [r4, #4]
 800e0fa:	9801      	ldr	r0, [sp, #4]
 800e0fc:	3101      	adds	r1, #1
 800e0fe:	f7fd fe53 	bl	800bda8 <_Balloc>
 800e102:	4681      	mov	r9, r0
 800e104:	b918      	cbnz	r0, 800e10e <__gethex+0x3ba>
 800e106:	4b1a      	ldr	r3, [pc, #104]	@ (800e170 <__gethex+0x41c>)
 800e108:	4602      	mov	r2, r0
 800e10a:	2184      	movs	r1, #132	@ 0x84
 800e10c:	e6c5      	b.n	800de9a <__gethex+0x146>
 800e10e:	6922      	ldr	r2, [r4, #16]
 800e110:	3202      	adds	r2, #2
 800e112:	f104 010c 	add.w	r1, r4, #12
 800e116:	0092      	lsls	r2, r2, #2
 800e118:	300c      	adds	r0, #12
 800e11a:	f7fc fed8 	bl	800aece <memcpy>
 800e11e:	4621      	mov	r1, r4
 800e120:	9801      	ldr	r0, [sp, #4]
 800e122:	f7fd fe81 	bl	800be28 <_Bfree>
 800e126:	464c      	mov	r4, r9
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	1c5a      	adds	r2, r3, #1
 800e12c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e130:	6122      	str	r2, [r4, #16]
 800e132:	2201      	movs	r2, #1
 800e134:	615a      	str	r2, [r3, #20]
 800e136:	e7be      	b.n	800e0b6 <__gethex+0x362>
 800e138:	6922      	ldr	r2, [r4, #16]
 800e13a:	455a      	cmp	r2, fp
 800e13c:	dd0b      	ble.n	800e156 <__gethex+0x402>
 800e13e:	2101      	movs	r1, #1
 800e140:	4620      	mov	r0, r4
 800e142:	f7ff fd9f 	bl	800dc84 <rshift>
 800e146:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e14a:	3701      	adds	r7, #1
 800e14c:	42bb      	cmp	r3, r7
 800e14e:	f6ff aee0 	blt.w	800df12 <__gethex+0x1be>
 800e152:	2501      	movs	r5, #1
 800e154:	e7c2      	b.n	800e0dc <__gethex+0x388>
 800e156:	f016 061f 	ands.w	r6, r6, #31
 800e15a:	d0fa      	beq.n	800e152 <__gethex+0x3fe>
 800e15c:	4453      	add	r3, sl
 800e15e:	f1c6 0620 	rsb	r6, r6, #32
 800e162:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e166:	f7fd ff11 	bl	800bf8c <__hi0bits>
 800e16a:	42b0      	cmp	r0, r6
 800e16c:	dbe7      	blt.n	800e13e <__gethex+0x3ea>
 800e16e:	e7f0      	b.n	800e152 <__gethex+0x3fe>
 800e170:	0800e8c5 	.word	0x0800e8c5

0800e174 <L_shift>:
 800e174:	f1c2 0208 	rsb	r2, r2, #8
 800e178:	0092      	lsls	r2, r2, #2
 800e17a:	b570      	push	{r4, r5, r6, lr}
 800e17c:	f1c2 0620 	rsb	r6, r2, #32
 800e180:	6843      	ldr	r3, [r0, #4]
 800e182:	6804      	ldr	r4, [r0, #0]
 800e184:	fa03 f506 	lsl.w	r5, r3, r6
 800e188:	432c      	orrs	r4, r5
 800e18a:	40d3      	lsrs	r3, r2
 800e18c:	6004      	str	r4, [r0, #0]
 800e18e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e192:	4288      	cmp	r0, r1
 800e194:	d3f4      	bcc.n	800e180 <L_shift+0xc>
 800e196:	bd70      	pop	{r4, r5, r6, pc}

0800e198 <__match>:
 800e198:	b530      	push	{r4, r5, lr}
 800e19a:	6803      	ldr	r3, [r0, #0]
 800e19c:	3301      	adds	r3, #1
 800e19e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e1a2:	b914      	cbnz	r4, 800e1aa <__match+0x12>
 800e1a4:	6003      	str	r3, [r0, #0]
 800e1a6:	2001      	movs	r0, #1
 800e1a8:	bd30      	pop	{r4, r5, pc}
 800e1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e1b2:	2d19      	cmp	r5, #25
 800e1b4:	bf98      	it	ls
 800e1b6:	3220      	addls	r2, #32
 800e1b8:	42a2      	cmp	r2, r4
 800e1ba:	d0f0      	beq.n	800e19e <__match+0x6>
 800e1bc:	2000      	movs	r0, #0
 800e1be:	e7f3      	b.n	800e1a8 <__match+0x10>

0800e1c0 <__hexnan>:
 800e1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c4:	680b      	ldr	r3, [r1, #0]
 800e1c6:	6801      	ldr	r1, [r0, #0]
 800e1c8:	115e      	asrs	r6, r3, #5
 800e1ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e1ce:	f013 031f 	ands.w	r3, r3, #31
 800e1d2:	b087      	sub	sp, #28
 800e1d4:	bf18      	it	ne
 800e1d6:	3604      	addne	r6, #4
 800e1d8:	2500      	movs	r5, #0
 800e1da:	1f37      	subs	r7, r6, #4
 800e1dc:	4682      	mov	sl, r0
 800e1de:	4690      	mov	r8, r2
 800e1e0:	9301      	str	r3, [sp, #4]
 800e1e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e1e6:	46b9      	mov	r9, r7
 800e1e8:	463c      	mov	r4, r7
 800e1ea:	9502      	str	r5, [sp, #8]
 800e1ec:	46ab      	mov	fp, r5
 800e1ee:	784a      	ldrb	r2, [r1, #1]
 800e1f0:	1c4b      	adds	r3, r1, #1
 800e1f2:	9303      	str	r3, [sp, #12]
 800e1f4:	b342      	cbz	r2, 800e248 <__hexnan+0x88>
 800e1f6:	4610      	mov	r0, r2
 800e1f8:	9105      	str	r1, [sp, #20]
 800e1fa:	9204      	str	r2, [sp, #16]
 800e1fc:	f7ff fd94 	bl	800dd28 <__hexdig_fun>
 800e200:	2800      	cmp	r0, #0
 800e202:	d151      	bne.n	800e2a8 <__hexnan+0xe8>
 800e204:	9a04      	ldr	r2, [sp, #16]
 800e206:	9905      	ldr	r1, [sp, #20]
 800e208:	2a20      	cmp	r2, #32
 800e20a:	d818      	bhi.n	800e23e <__hexnan+0x7e>
 800e20c:	9b02      	ldr	r3, [sp, #8]
 800e20e:	459b      	cmp	fp, r3
 800e210:	dd13      	ble.n	800e23a <__hexnan+0x7a>
 800e212:	454c      	cmp	r4, r9
 800e214:	d206      	bcs.n	800e224 <__hexnan+0x64>
 800e216:	2d07      	cmp	r5, #7
 800e218:	dc04      	bgt.n	800e224 <__hexnan+0x64>
 800e21a:	462a      	mov	r2, r5
 800e21c:	4649      	mov	r1, r9
 800e21e:	4620      	mov	r0, r4
 800e220:	f7ff ffa8 	bl	800e174 <L_shift>
 800e224:	4544      	cmp	r4, r8
 800e226:	d952      	bls.n	800e2ce <__hexnan+0x10e>
 800e228:	2300      	movs	r3, #0
 800e22a:	f1a4 0904 	sub.w	r9, r4, #4
 800e22e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e232:	f8cd b008 	str.w	fp, [sp, #8]
 800e236:	464c      	mov	r4, r9
 800e238:	461d      	mov	r5, r3
 800e23a:	9903      	ldr	r1, [sp, #12]
 800e23c:	e7d7      	b.n	800e1ee <__hexnan+0x2e>
 800e23e:	2a29      	cmp	r2, #41	@ 0x29
 800e240:	d157      	bne.n	800e2f2 <__hexnan+0x132>
 800e242:	3102      	adds	r1, #2
 800e244:	f8ca 1000 	str.w	r1, [sl]
 800e248:	f1bb 0f00 	cmp.w	fp, #0
 800e24c:	d051      	beq.n	800e2f2 <__hexnan+0x132>
 800e24e:	454c      	cmp	r4, r9
 800e250:	d206      	bcs.n	800e260 <__hexnan+0xa0>
 800e252:	2d07      	cmp	r5, #7
 800e254:	dc04      	bgt.n	800e260 <__hexnan+0xa0>
 800e256:	462a      	mov	r2, r5
 800e258:	4649      	mov	r1, r9
 800e25a:	4620      	mov	r0, r4
 800e25c:	f7ff ff8a 	bl	800e174 <L_shift>
 800e260:	4544      	cmp	r4, r8
 800e262:	d936      	bls.n	800e2d2 <__hexnan+0x112>
 800e264:	f1a8 0204 	sub.w	r2, r8, #4
 800e268:	4623      	mov	r3, r4
 800e26a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e26e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e272:	429f      	cmp	r7, r3
 800e274:	d2f9      	bcs.n	800e26a <__hexnan+0xaa>
 800e276:	1b3b      	subs	r3, r7, r4
 800e278:	f023 0303 	bic.w	r3, r3, #3
 800e27c:	3304      	adds	r3, #4
 800e27e:	3401      	adds	r4, #1
 800e280:	3e03      	subs	r6, #3
 800e282:	42b4      	cmp	r4, r6
 800e284:	bf88      	it	hi
 800e286:	2304      	movhi	r3, #4
 800e288:	4443      	add	r3, r8
 800e28a:	2200      	movs	r2, #0
 800e28c:	f843 2b04 	str.w	r2, [r3], #4
 800e290:	429f      	cmp	r7, r3
 800e292:	d2fb      	bcs.n	800e28c <__hexnan+0xcc>
 800e294:	683b      	ldr	r3, [r7, #0]
 800e296:	b91b      	cbnz	r3, 800e2a0 <__hexnan+0xe0>
 800e298:	4547      	cmp	r7, r8
 800e29a:	d128      	bne.n	800e2ee <__hexnan+0x12e>
 800e29c:	2301      	movs	r3, #1
 800e29e:	603b      	str	r3, [r7, #0]
 800e2a0:	2005      	movs	r0, #5
 800e2a2:	b007      	add	sp, #28
 800e2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a8:	3501      	adds	r5, #1
 800e2aa:	2d08      	cmp	r5, #8
 800e2ac:	f10b 0b01 	add.w	fp, fp, #1
 800e2b0:	dd06      	ble.n	800e2c0 <__hexnan+0x100>
 800e2b2:	4544      	cmp	r4, r8
 800e2b4:	d9c1      	bls.n	800e23a <__hexnan+0x7a>
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2bc:	2501      	movs	r5, #1
 800e2be:	3c04      	subs	r4, #4
 800e2c0:	6822      	ldr	r2, [r4, #0]
 800e2c2:	f000 000f 	and.w	r0, r0, #15
 800e2c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e2ca:	6020      	str	r0, [r4, #0]
 800e2cc:	e7b5      	b.n	800e23a <__hexnan+0x7a>
 800e2ce:	2508      	movs	r5, #8
 800e2d0:	e7b3      	b.n	800e23a <__hexnan+0x7a>
 800e2d2:	9b01      	ldr	r3, [sp, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d0dd      	beq.n	800e294 <__hexnan+0xd4>
 800e2d8:	f1c3 0320 	rsb	r3, r3, #32
 800e2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e2e0:	40da      	lsrs	r2, r3
 800e2e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e2e6:	4013      	ands	r3, r2
 800e2e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e2ec:	e7d2      	b.n	800e294 <__hexnan+0xd4>
 800e2ee:	3f04      	subs	r7, #4
 800e2f0:	e7d0      	b.n	800e294 <__hexnan+0xd4>
 800e2f2:	2004      	movs	r0, #4
 800e2f4:	e7d5      	b.n	800e2a2 <__hexnan+0xe2>

0800e2f6 <__ascii_mbtowc>:
 800e2f6:	b082      	sub	sp, #8
 800e2f8:	b901      	cbnz	r1, 800e2fc <__ascii_mbtowc+0x6>
 800e2fa:	a901      	add	r1, sp, #4
 800e2fc:	b142      	cbz	r2, 800e310 <__ascii_mbtowc+0x1a>
 800e2fe:	b14b      	cbz	r3, 800e314 <__ascii_mbtowc+0x1e>
 800e300:	7813      	ldrb	r3, [r2, #0]
 800e302:	600b      	str	r3, [r1, #0]
 800e304:	7812      	ldrb	r2, [r2, #0]
 800e306:	1e10      	subs	r0, r2, #0
 800e308:	bf18      	it	ne
 800e30a:	2001      	movne	r0, #1
 800e30c:	b002      	add	sp, #8
 800e30e:	4770      	bx	lr
 800e310:	4610      	mov	r0, r2
 800e312:	e7fb      	b.n	800e30c <__ascii_mbtowc+0x16>
 800e314:	f06f 0001 	mvn.w	r0, #1
 800e318:	e7f8      	b.n	800e30c <__ascii_mbtowc+0x16>

0800e31a <_realloc_r>:
 800e31a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e31e:	4607      	mov	r7, r0
 800e320:	4614      	mov	r4, r2
 800e322:	460d      	mov	r5, r1
 800e324:	b921      	cbnz	r1, 800e330 <_realloc_r+0x16>
 800e326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e32a:	4611      	mov	r1, r2
 800e32c:	f7fd bcb0 	b.w	800bc90 <_malloc_r>
 800e330:	b92a      	cbnz	r2, 800e33e <_realloc_r+0x24>
 800e332:	f7fd fc39 	bl	800bba8 <_free_r>
 800e336:	4625      	mov	r5, r4
 800e338:	4628      	mov	r0, r5
 800e33a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e33e:	f000 f840 	bl	800e3c2 <_malloc_usable_size_r>
 800e342:	4284      	cmp	r4, r0
 800e344:	4606      	mov	r6, r0
 800e346:	d802      	bhi.n	800e34e <_realloc_r+0x34>
 800e348:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e34c:	d8f4      	bhi.n	800e338 <_realloc_r+0x1e>
 800e34e:	4621      	mov	r1, r4
 800e350:	4638      	mov	r0, r7
 800e352:	f7fd fc9d 	bl	800bc90 <_malloc_r>
 800e356:	4680      	mov	r8, r0
 800e358:	b908      	cbnz	r0, 800e35e <_realloc_r+0x44>
 800e35a:	4645      	mov	r5, r8
 800e35c:	e7ec      	b.n	800e338 <_realloc_r+0x1e>
 800e35e:	42b4      	cmp	r4, r6
 800e360:	4622      	mov	r2, r4
 800e362:	4629      	mov	r1, r5
 800e364:	bf28      	it	cs
 800e366:	4632      	movcs	r2, r6
 800e368:	f7fc fdb1 	bl	800aece <memcpy>
 800e36c:	4629      	mov	r1, r5
 800e36e:	4638      	mov	r0, r7
 800e370:	f7fd fc1a 	bl	800bba8 <_free_r>
 800e374:	e7f1      	b.n	800e35a <_realloc_r+0x40>

0800e376 <__ascii_wctomb>:
 800e376:	4603      	mov	r3, r0
 800e378:	4608      	mov	r0, r1
 800e37a:	b141      	cbz	r1, 800e38e <__ascii_wctomb+0x18>
 800e37c:	2aff      	cmp	r2, #255	@ 0xff
 800e37e:	d904      	bls.n	800e38a <__ascii_wctomb+0x14>
 800e380:	228a      	movs	r2, #138	@ 0x8a
 800e382:	601a      	str	r2, [r3, #0]
 800e384:	f04f 30ff 	mov.w	r0, #4294967295
 800e388:	4770      	bx	lr
 800e38a:	700a      	strb	r2, [r1, #0]
 800e38c:	2001      	movs	r0, #1
 800e38e:	4770      	bx	lr

0800e390 <fiprintf>:
 800e390:	b40e      	push	{r1, r2, r3}
 800e392:	b503      	push	{r0, r1, lr}
 800e394:	4601      	mov	r1, r0
 800e396:	ab03      	add	r3, sp, #12
 800e398:	4805      	ldr	r0, [pc, #20]	@ (800e3b0 <fiprintf+0x20>)
 800e39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e39e:	6800      	ldr	r0, [r0, #0]
 800e3a0:	9301      	str	r3, [sp, #4]
 800e3a2:	f7ff f9b1 	bl	800d708 <_vfiprintf_r>
 800e3a6:	b002      	add	sp, #8
 800e3a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3ac:	b003      	add	sp, #12
 800e3ae:	4770      	bx	lr
 800e3b0:	2000001c 	.word	0x2000001c

0800e3b4 <abort>:
 800e3b4:	b508      	push	{r3, lr}
 800e3b6:	2006      	movs	r0, #6
 800e3b8:	f000 f834 	bl	800e424 <raise>
 800e3bc:	2001      	movs	r0, #1
 800e3be:	f7f4 f837 	bl	8002430 <_exit>

0800e3c2 <_malloc_usable_size_r>:
 800e3c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3c6:	1f18      	subs	r0, r3, #4
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	bfbc      	itt	lt
 800e3cc:	580b      	ldrlt	r3, [r1, r0]
 800e3ce:	18c0      	addlt	r0, r0, r3
 800e3d0:	4770      	bx	lr

0800e3d2 <_raise_r>:
 800e3d2:	291f      	cmp	r1, #31
 800e3d4:	b538      	push	{r3, r4, r5, lr}
 800e3d6:	4605      	mov	r5, r0
 800e3d8:	460c      	mov	r4, r1
 800e3da:	d904      	bls.n	800e3e6 <_raise_r+0x14>
 800e3dc:	2316      	movs	r3, #22
 800e3de:	6003      	str	r3, [r0, #0]
 800e3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e4:	bd38      	pop	{r3, r4, r5, pc}
 800e3e6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e3e8:	b112      	cbz	r2, 800e3f0 <_raise_r+0x1e>
 800e3ea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3ee:	b94b      	cbnz	r3, 800e404 <_raise_r+0x32>
 800e3f0:	4628      	mov	r0, r5
 800e3f2:	f000 f831 	bl	800e458 <_getpid_r>
 800e3f6:	4622      	mov	r2, r4
 800e3f8:	4601      	mov	r1, r0
 800e3fa:	4628      	mov	r0, r5
 800e3fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e400:	f000 b818 	b.w	800e434 <_kill_r>
 800e404:	2b01      	cmp	r3, #1
 800e406:	d00a      	beq.n	800e41e <_raise_r+0x4c>
 800e408:	1c59      	adds	r1, r3, #1
 800e40a:	d103      	bne.n	800e414 <_raise_r+0x42>
 800e40c:	2316      	movs	r3, #22
 800e40e:	6003      	str	r3, [r0, #0]
 800e410:	2001      	movs	r0, #1
 800e412:	e7e7      	b.n	800e3e4 <_raise_r+0x12>
 800e414:	2100      	movs	r1, #0
 800e416:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e41a:	4620      	mov	r0, r4
 800e41c:	4798      	blx	r3
 800e41e:	2000      	movs	r0, #0
 800e420:	e7e0      	b.n	800e3e4 <_raise_r+0x12>
	...

0800e424 <raise>:
 800e424:	4b02      	ldr	r3, [pc, #8]	@ (800e430 <raise+0xc>)
 800e426:	4601      	mov	r1, r0
 800e428:	6818      	ldr	r0, [r3, #0]
 800e42a:	f7ff bfd2 	b.w	800e3d2 <_raise_r>
 800e42e:	bf00      	nop
 800e430:	2000001c 	.word	0x2000001c

0800e434 <_kill_r>:
 800e434:	b538      	push	{r3, r4, r5, lr}
 800e436:	4d07      	ldr	r5, [pc, #28]	@ (800e454 <_kill_r+0x20>)
 800e438:	2300      	movs	r3, #0
 800e43a:	4604      	mov	r4, r0
 800e43c:	4608      	mov	r0, r1
 800e43e:	4611      	mov	r1, r2
 800e440:	602b      	str	r3, [r5, #0]
 800e442:	f7f3 ffe5 	bl	8002410 <_kill>
 800e446:	1c43      	adds	r3, r0, #1
 800e448:	d102      	bne.n	800e450 <_kill_r+0x1c>
 800e44a:	682b      	ldr	r3, [r5, #0]
 800e44c:	b103      	cbz	r3, 800e450 <_kill_r+0x1c>
 800e44e:	6023      	str	r3, [r4, #0]
 800e450:	bd38      	pop	{r3, r4, r5, pc}
 800e452:	bf00      	nop
 800e454:	20005f40 	.word	0x20005f40

0800e458 <_getpid_r>:
 800e458:	f7f3 bfd2 	b.w	8002400 <_getpid>

0800e45c <atanf>:
 800e45c:	b538      	push	{r3, r4, r5, lr}
 800e45e:	ee10 5a10 	vmov	r5, s0
 800e462:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800e466:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800e46a:	eef0 7a40 	vmov.f32	s15, s0
 800e46e:	d310      	bcc.n	800e492 <atanf+0x36>
 800e470:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800e474:	d904      	bls.n	800e480 <atanf+0x24>
 800e476:	ee70 7a00 	vadd.f32	s15, s0, s0
 800e47a:	eeb0 0a67 	vmov.f32	s0, s15
 800e47e:	bd38      	pop	{r3, r4, r5, pc}
 800e480:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800e5b8 <atanf+0x15c>
 800e484:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800e5bc <atanf+0x160>
 800e488:	2d00      	cmp	r5, #0
 800e48a:	bfc8      	it	gt
 800e48c:	eef0 7a47 	vmovgt.f32	s15, s14
 800e490:	e7f3      	b.n	800e47a <atanf+0x1e>
 800e492:	4b4b      	ldr	r3, [pc, #300]	@ (800e5c0 <atanf+0x164>)
 800e494:	429c      	cmp	r4, r3
 800e496:	d810      	bhi.n	800e4ba <atanf+0x5e>
 800e498:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800e49c:	d20a      	bcs.n	800e4b4 <atanf+0x58>
 800e49e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800e5c4 <atanf+0x168>
 800e4a2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800e4a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e4aa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800e4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b2:	dce2      	bgt.n	800e47a <atanf+0x1e>
 800e4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800e4b8:	e013      	b.n	800e4e2 <atanf+0x86>
 800e4ba:	f000 f8a3 	bl	800e604 <fabsf>
 800e4be:	4b42      	ldr	r3, [pc, #264]	@ (800e5c8 <atanf+0x16c>)
 800e4c0:	429c      	cmp	r4, r3
 800e4c2:	d84f      	bhi.n	800e564 <atanf+0x108>
 800e4c4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800e4c8:	429c      	cmp	r4, r3
 800e4ca:	d841      	bhi.n	800e550 <atanf+0xf4>
 800e4cc:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e4d0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e4d4:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e4d8:	2300      	movs	r3, #0
 800e4da:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e4de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e4e2:	1c5a      	adds	r2, r3, #1
 800e4e4:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800e4e8:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e5cc <atanf+0x170>
 800e4ec:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800e5d0 <atanf+0x174>
 800e4f0:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800e5d4 <atanf+0x178>
 800e4f4:	ee66 6a06 	vmul.f32	s13, s12, s12
 800e4f8:	eee6 5a87 	vfma.f32	s11, s13, s14
 800e4fc:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800e5d8 <atanf+0x17c>
 800e500:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e504:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e5dc <atanf+0x180>
 800e508:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e50c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800e5e0 <atanf+0x184>
 800e510:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800e514:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800e5e4 <atanf+0x188>
 800e518:	eee7 5a26 	vfma.f32	s11, s14, s13
 800e51c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800e5e8 <atanf+0x18c>
 800e520:	eea6 5a87 	vfma.f32	s10, s13, s14
 800e524:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800e5ec <atanf+0x190>
 800e528:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e52c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800e5f0 <atanf+0x194>
 800e530:	eea7 5a26 	vfma.f32	s10, s14, s13
 800e534:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800e5f4 <atanf+0x198>
 800e538:	eea5 7a26 	vfma.f32	s14, s10, s13
 800e53c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e540:	eea5 7a86 	vfma.f32	s14, s11, s12
 800e544:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e548:	d121      	bne.n	800e58e <atanf+0x132>
 800e54a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e54e:	e794      	b.n	800e47a <atanf+0x1e>
 800e550:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e554:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e558:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e55c:	2301      	movs	r3, #1
 800e55e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e562:	e7be      	b.n	800e4e2 <atanf+0x86>
 800e564:	4b24      	ldr	r3, [pc, #144]	@ (800e5f8 <atanf+0x19c>)
 800e566:	429c      	cmp	r4, r3
 800e568:	d80b      	bhi.n	800e582 <atanf+0x126>
 800e56a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800e56e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e572:	eea0 7a27 	vfma.f32	s14, s0, s15
 800e576:	2302      	movs	r3, #2
 800e578:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e57c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e580:	e7af      	b.n	800e4e2 <atanf+0x86>
 800e582:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800e586:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800e58a:	2303      	movs	r3, #3
 800e58c:	e7a9      	b.n	800e4e2 <atanf+0x86>
 800e58e:	4a1b      	ldr	r2, [pc, #108]	@ (800e5fc <atanf+0x1a0>)
 800e590:	491b      	ldr	r1, [pc, #108]	@ (800e600 <atanf+0x1a4>)
 800e592:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800e596:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800e59a:	edd3 6a00 	vldr	s13, [r3]
 800e59e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800e5a2:	2d00      	cmp	r5, #0
 800e5a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e5a8:	edd2 7a00 	vldr	s15, [r2]
 800e5ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e5b0:	bfb8      	it	lt
 800e5b2:	eef1 7a67 	vneglt.f32	s15, s15
 800e5b6:	e760      	b.n	800e47a <atanf+0x1e>
 800e5b8:	bfc90fdb 	.word	0xbfc90fdb
 800e5bc:	3fc90fdb 	.word	0x3fc90fdb
 800e5c0:	3edfffff 	.word	0x3edfffff
 800e5c4:	7149f2ca 	.word	0x7149f2ca
 800e5c8:	3f97ffff 	.word	0x3f97ffff
 800e5cc:	3c8569d7 	.word	0x3c8569d7
 800e5d0:	3d4bda59 	.word	0x3d4bda59
 800e5d4:	bd6ef16b 	.word	0xbd6ef16b
 800e5d8:	3d886b35 	.word	0x3d886b35
 800e5dc:	3dba2e6e 	.word	0x3dba2e6e
 800e5e0:	3e124925 	.word	0x3e124925
 800e5e4:	3eaaaaab 	.word	0x3eaaaaab
 800e5e8:	bd15a221 	.word	0xbd15a221
 800e5ec:	bd9d8795 	.word	0xbd9d8795
 800e5f0:	bde38e38 	.word	0xbde38e38
 800e5f4:	be4ccccd 	.word	0xbe4ccccd
 800e5f8:	401bffff 	.word	0x401bffff
 800e5fc:	0800ec4c 	.word	0x0800ec4c
 800e600:	0800ec3c 	.word	0x0800ec3c

0800e604 <fabsf>:
 800e604:	ee10 3a10 	vmov	r3, s0
 800e608:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e60c:	ee00 3a10 	vmov	s0, r3
 800e610:	4770      	bx	lr
	...

0800e614 <_init>:
 800e614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e616:	bf00      	nop
 800e618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e61a:	bc08      	pop	{r3}
 800e61c:	469e      	mov	lr, r3
 800e61e:	4770      	bx	lr

0800e620 <_fini>:
 800e620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e622:	bf00      	nop
 800e624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e626:	bc08      	pop	{r3}
 800e628:	469e      	mov	lr, r3
 800e62a:	4770      	bx	lr
