// Seed: 513776947
module module_0 ();
  assign id_1 = -1;
  wire id_2;
  parameter id_3 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  timeprecision 1ps;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri   id_2,
    output wire  id_3,
    output tri1  id_4,
    id_6
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1
);
  always id_0 <= id_1;
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_1;
endmodule
