5 13 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.vcd) 2 -v (exclude10.v) 2 -o (exclude10.cdd)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 exclude10.v 8 27 1
2 1 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 18 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
4 2 1 0 0
13 L 10 1226470799 This line is not needed
3 1 main.$u0 "main.$u0" 0 exclude10.v 0 16 1
2 3 13 50008 1 0 21004 0 0 1 16 0 0
2 4 13 10001 0 1 1410 0 0 1 1 a
2 5 13 10008 1 37 16 3 4
2 6 14 20004 1 0 1008 0 0 32 48 64 0
2 7 14 10004 1 2c 9002 6 0 32 18 0 ffffffff 0 0 0 0
2 8 15 50008 0 0 21010 0 0 1 16 1 0
2 9 15 10001 0 1 1410 0 0 1 1 a
2 10 15 10008 0 37 2032 8 9
4 10 20 0 0
4 7 0 10 0
4 5 11 7 7
3 1 main.$u1 "main.$u1" 0 exclude10.v 0 25 1
2 11 23 9000a 1 0 1008 0 0 32 48 a 0
2 12 23 8000a 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 13 0 0 0
4 12 11 13 0
