var g_data = {"13":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_a","l":"Verilog","sn":11,"du":{"n":"work.hamming_encoder","s":5,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_a","s":13,"z":1}],"loc":{"cp":92.50,"data":{"s":[4,4,1],"fe":[20,17,1]}}},"14":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_b","l":"Verilog","sn":11,"du":{"n":"work.hamming_encoder","s":5,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_b","s":14,"z":1}],"loc":{"cp":100.00,"data":{"s":[4,4,1],"fe":[20,20,1]}}},"15":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_d","l":"Verilog","sn":11,"du":{"n":"work.hamming_decoder","s":6,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_d","s":15,"z":1}],"loc":{"cp":95.00,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,1,1],"fe":[20,16,1]}}},"16":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_e","l":"Verilog","sn":11,"du":{"n":"work.hamming_decoder","s":6,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_e","s":16,"z":1}],"loc":{"cp":100.00,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,1,1],"fe":[20,20,1]}}},"18":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/genblk1[3]/bank_inst","l":"Verilog","sn":14,"du":{"n":"work.dual_port_memory_latency","s":9,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"genblk1[3]/bank_inst","s":18,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"b":[8,8,1],"fc":[4,4,1],"fe":[4,4,1]}}},"19":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/genblk1[2]/bank_inst","l":"Verilog","sn":14,"du":{"n":"work.dual_port_memory_latency","s":9,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"genblk1[2]/bank_inst","s":19,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"b":[8,8,1],"fc":[4,4,1],"fe":[4,4,1]}}},"20":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/genblk1[1]/bank_inst","l":"Verilog","sn":14,"du":{"n":"work.dual_port_memory_latency","s":9,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"genblk1[1]/bank_inst","s":20,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"b":[8,8,1],"fc":[4,4,1],"fe":[4,4,1]}}},"21":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/genblk1[0]/bank_inst","l":"Verilog","sn":14,"du":{"n":"work.dual_port_memory_latency","s":9,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"genblk1[0]/bank_inst","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[16,16,1],"b":[8,8,1],"fc":[4,4,1],"fe":[4,4,1]}}},"22":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/dut_a","l":"Verilog","sn":14,"du":{"n":"work.decoder","s":8,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"dut_a","s":22,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[5,5,1]}}},"23":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f/dut_b","l":"Verilog","sn":14,"du":{"n":"work.decoder","s":8,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"b":1},{"n":"dut_b","s":23,"z":1}],"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[5,5,1]}}},"17":{"st":"inst","pa":0,"n":"/top_testbench/dut/dut_f","l":"Verilog","sn":11,"du":{"n":"work.dual_port_multi_bank_memory","s":7,"b":1},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"b":1},{"n":"dut_f","s":17,"z":1}],"children":[{"n":"dut_b","id":23,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"dut_a","id":22,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"genblk1[0]/bank_inst","id":21,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"genblk1[1]/bank_inst","id":20,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"genblk1[2]/bank_inst","id":19,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"genblk1[3]/bank_inst","id":18,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00}],"rec":{"cp":100.00,"data":{"s":[83,83],"b":[42,42],"fc":[16,16],"fe":[16,16]}},"loc":{"cp":100.00,"data":{"s":[7,7,1]}}},"12":{"st":"inst","pa":0,"n":"/top_testbench/dut","l":"Verilog","sn":9,"du":{"n":"work.dual_port_memory_top_module2","s":4,"b":0},"bc":[{"n":"top_testbench","s":10,"b":1},{"n":"dut","s":12,"z":1}],"children":[{"n":"dut_f","id":17,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"dut_e","id":16,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"fe":100.00},{"n":"dut_d","id":15,"zf":1,"tc":95.00,"s":100.00,"b":100.00,"fc":100.00,"fe":80.00},{"n":"dut_b","id":14,"zf":1,"tc":100.00,"s":100.00,"fe":100.00},{"n":"dut_a","id":13,"zf":1,"tc":92.50,"s":100.00,"fe":85.00}],"rec":{"cp":98.17,"data":{"s":[109,109],"b":[46,46],"fc":[18,18],"fe":[96,89]}}},"10":{"st":"inst","pa":0,"n":"/top_testbench","l":"Verilog","sn":9,"du":{"n":"work.top_testbench","s":2,"b":0},"bc":[{"n":"top_testbench","s":10,"z":1}],"children":[{"n":"dut","id":12,"zf":1,"tc":98.17,"s":100.00,"b":100.00,"fc":100.00,"fe":92.70}],"rec":{"cp":98.17,"data":{"s":[109,109],"b":[46,46],"fc":[18,18],"fe":[96,89]}}},"8":{"st":"du","pa":0,"n":"work.decoder","l":"Verilog","sn":15,"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[5,5,1]}}},"9":{"st":"du","pa":0,"n":"work.dual_port_memory_latency","l":"Verilog","sn":16,"loc":{"cp":100.00,"data":{"s":[16,16,1],"b":[8,8,1],"fc":[4,4,1],"fe":[4,4,1]}}},"7":{"st":"du","pa":0,"n":"work.dual_port_multi_bank_memory","l":"Verilog","sn":14,"one_inst":17,"loc":{"cp":100.00,"data":{"s":[7,7,1]}}},"6":{"st":"du","pa":0,"n":"work.hamming_decoder","l":"Verilog","sn":13,"loc":{"cp":100.00,"data":{"s":[9,9,1],"b":[2,2,1],"fc":[1,1,1],"fe":[20,20,1]}}},"5":{"st":"du","pa":0,"n":"work.hamming_encoder","l":"Verilog","sn":12,"loc":{"cp":100.00,"data":{"s":[4,4,1],"fe":[20,20,1]}}}};
processSummaryData(g_data);