#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 25 00:46:25 2024
# Process ID: 3591070
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P
# Command line: vivado
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.log
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.712 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /shares/nct-opt/software/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.xpr
INFO: [Project 1-313] Project file moved from '/shares/zitipoolhome/ol233/MandelbulbVU9P' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1', nor could it be found using path '/shares/zitipoolhome/ol233/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/shares/nct-opt/software/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 7743.305 ; gain = 56.379 ; free physical = 285195 ; free virtual = 567567
file mkdir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new
close [ open /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv w ]
add_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
create_ip: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:10 . Memory (MB): peak = 7921.215 ; gain = 0.000 ; free physical = 284427 ; free virtual = 566808
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Algorithm {Fixed_Primitives} CONFIG.Primitive {16kx1} CONFIG.Write_Width_A {6} CONFIG.Write_Depth_A {1000000} CONFIG.Read_Width_A {6} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {6} CONFIG.Read_Width_B {6} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Core {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
WARNING: [Designutils 20-262] Invalid BRAM Mode CASC. Setting it to the default mode RAMB18.
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 64
[Tue Jun 25 01:11:17 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_35_24_core
create_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 7980.402 ; gain = 0.000 ; free physical = 282010 ; free virtual = 564455
set_property -dict [list CONFIG.Component_Name {mult_35_24_core} CONFIG.PortAWidth {35} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {58} CONFIG.PipeStages {4} CONFIG.ClockEnable {true}] [get_ips mult_35_24_core]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mult_35_24_core' to 'mult_35_24_core' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_35_24_core'...
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_35_24_core'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_35_24_core'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_35_24_core'...
catch { config_ip_cache -export [get_ips -all mult_35_24_core] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
launch_runs mult_35_24_core_synth_1 -jobs 64
[Tue Jun 25 01:19:10 2024] Launched mult_35_24_core_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/mult_35_24_core_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_35_35_core
create_ip: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:06 . Memory (MB): peak = 8038.438 ; gain = 0.000 ; free physical = 281926 ; free virtual = 564379
set_property -dict [list CONFIG.Component_Name {mult_35_35_core} CONFIG.PortAWidth {35} CONFIG.PortBWidth {35} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {69} CONFIG.PipeStages {6} CONFIG.ClockEnable {true}] [get_ips mult_35_35_core]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mult_35_35_core' to 'mult_35_35_core' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_35_35_core'...
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_35_35_core'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_35_35_core'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_35_35_core'...
catch { config_ip_cache -export [get_ips -all mult_35_35_core] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
launch_runs mult_35_35_core_synth_1 -jobs 64
[Tue Jun 25 01:24:43 2024] Launched mult_35_35_core_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/mult_35_35_core_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
create_ip: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:06 . Memory (MB): peak = 8109.477 ; gain = 0.000 ; free physical = 281802 ; free virtual = 564262
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {34} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {34} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {67} CONFIG.PipeStages {3} CONFIG.ClockEnable {true}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 64
[Tue Jun 25 01:29:41 2024] Launched mult_gen_0_synth_1...
Run output will be captured here: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/mult_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 01:34:42 2024...
