<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:44:04.317+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_32_1_1' is changed to 'sparsemux_7_2_32_1_1_x' due to conflict." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:44:01.154+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'axi4_lu_forward': contains subfunction 'luDecomposition' which is not pipelined." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:58.683+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'luDecomposition': contains subfunction 'find_and_swap_pivot' which is not pipelined." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:57.664+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[3]', LU.cpp:84) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:57.069+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'extract_LU' (function 'extract_LU'): Unable to schedule 'load' operation 32 bit ('L[2]', LU.cpp:84) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:57.032+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_66_1': contains subloop(s) that are not unrolled or flattened." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:56.555+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_L_column': contains subloop(s) that are not unrolled." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:56.502+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_1': contains subloop(s) that are not unrolled or flattened." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:56.105+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_U_row': contains subloop(s) that are not unrolled." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:56.082+0530" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'find_and_swap_pivot': contains subloop(s) that are not unrolled." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:55.587+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_16', LU.cpp:16) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:55.108+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_20', LU.cpp:20) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:55.044+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'base_iteration' (function 'base_iteration'): Unable to schedule 'load' operation 32 bit ('A_load_18', LU.cpp:20) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:55.010+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_29_1' (LU.cpp:29) in function 'find_and_swap_pivot' completely: variable loop bound." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.993+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_69_2' (LU.cpp:69) in function 'process_L_column': cannot completely unroll a loop with a variable trip count.&#xD;&#xA;Resolution: For help on HLS 200-936 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-936.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.973+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_66_1' (LU.cpp:66) in function 'process_L_column' completely: variable loop bound." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.951+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_56_2' (LU.cpp:56) in function 'process_U_row': cannot completely unroll a loop with a variable trip count.&#xD;&#xA;Resolution: For help on HLS 200-936 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-936.html" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.931+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (LU.cpp:53) in function 'process_U_row' completely: variable loop bound." projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.913+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_38_2' (LU.cpp:38:26) in function 'find_and_swap_pivot' has been removed because the loop is unrolled completely (LU.cpp:25:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:52.027+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_80_1' (LU.cpp:80:19) in function 'extract_LU' has been removed because the loop is unrolled completely (LU.cpp:78:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.982+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_103_2' (LU.cpp:103:23) in function 'luDecomposition' has been removed because the loop is unrolled completely (LU.cpp:91:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.887+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_119_1' (LU.cpp:119:20) in function 'forwardSubstitution' has been removed because the loop is unrolled completely (LU.cpp:114:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.770+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_172_1' (LU.cpp:172:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.726+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_199_3' (LU.cpp:199:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.628+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'write_P' (LU.cpp:211:14) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.566+0530" type="Warning"/>
        <logs message="WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_223_4' (LU.cpp:223:27) in function 'axi4_lu_forward' has been removed because the loop is unrolled completely (LU.cpp:141:0)" projectName="LU_inversion" solutionName="solution1" date="2025-10-17T17:43:51.527+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
