<html><body><samp><pre>
<!@TC:1589216142>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: ISHABULHAQU7CFE

# Mon May 11 12:55:42 2020

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: ISHABULHAQU7CFE

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1589216145> | Running in 64-bit mode 

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589216142>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: ISHABULHAQU7CFE

Database state : \\Mac\Home\Desktop\ESE382\lab9\impl1\synwork\|impl1
<a name=compilerReport2></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43</a>

@N: : <!@TM:1589216146> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\My_Designs\Lab 8\lab8\task1\src\SPI_test_system_I.vhd:21:7:21:24:@N:NF107:@XP_MSG">SPI_test_system_I.vhd(21)</a><!@TM:1589216146> | Selected library: work cell: SPI_test_system_I view structural as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\My_Designs\Lab 8\lab8\task1\src\SPI_test_system_I.vhd:21:7:21:24:@N:NF107:@XP_MSG">SPI_test_system_I.vhd(21)</a><!@TM:1589216146> | Selected library: work cell: SPI_test_system_I view structural as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 11 12:55:46 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589216142>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589216142>
# Mon May 11 12:55:46 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: ISHABULHAQU7CFE

Implementation : impl1
<a name=mapperReport3></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1589216148> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1589216148> | Setting synthesis effort to medium for the design 
Linked File:  <a href="\\Mac\Home\Desktop\ESE382\lab9\impl1\impl1_scck.rpt:@XP_FILE">impl1_scck.rpt</a>
Printing clock  summary report in "\\Mac\Home\Desktop\ESE382\lab9\impl1\impl1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1589216148> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1589216148> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1589216148> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1589216148> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1589216148> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1589216148> | UMR3 is only supported for HAPS-80. 
Encoding state machine present_state[0:2] (in view: work.send_pos_edge_det(moore_fsm))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine present_state[0:2] (in view: work.spi_tx_shifter(fsm))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
syn_allowed_resources : blockrams=6  set on top level netlist SPI_test_system_I

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport4></a>Clock Summary</a>
******************

          Start                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------
0 -       SPI_test_system_I|clk     299.4 MHz     3.340         inferred     Autoconstr_clkgroup_0     7    
============================================================================================================



Clock Load Summary
***********************

                          Clock     Source        Clock Pin              Non-clock Pin     Non-clock Pin
Clock                     Load      Pin           Seq Example            Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------
SPI_test_system_I|clk     7         clk(port)     u1.bit_addr[2:0].C     -                 -            
========================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\my_designs\lab 8\lab8\task1\src\send_pos_edge_det.vhd:39:3:39:5:@W:MT529:@XP_MSG">send_pos_edge_det.vhd(39)</a><!@TM:1589216148> | Found inferred clock SPI_test_system_I|clk which controls 7 sequential elements including u0.present_state[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport5></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 7 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|L:\\Mac\Home\Desktop\ESE382\lab9\impl1\synwork\impl1_prem.srm@|S:clk@|E:u1.present_state[1]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk                 Unconstrained_port     7          u1.present_state[1]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1589216148> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 11 12:55:48 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589216142>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1589216142>
# Mon May 11 12:55:48 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: ISHABULHAQU7CFE

Implementation : impl1
<a name=mapperReport6></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1589216153> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1589216153> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1589216153> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1589216153> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1589216153> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1589216153> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.50ns		  16 /         7
   2		0h:00m:00s		    -0.50ns		  16 /         7
   3		0h:00m:00s		     0.01ns		  16 /         7

   4		0h:00m:01s		    -0.04ns		  16 /         7
   5		0h:00m:01s		     0.00ns		  16 /         7

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1589216153> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base \\Mac\Home\Desktop\ESE382\lab9\impl1\synwork\impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1589216153> | Writing EDF file: \\Mac\Home\Desktop\ESE382\lab9\impl1\impl1.edi 
N-2018.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1589216153> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)

Writing VHDL Simulation files

Finished Writing VHDL Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1589216153> | Found inferred clock SPI_test_system_I|clk with period 3.22ns. Please declare a user-defined clock on port clk.</font> 


<a name=timingReport7></a>##### START OF TIMING REPORT #####[</a>
<a name=8></a># Timing Report written on Mon May 11 12:55:53 2020</a>
#


Top view:               SPI_test_system_I
Requested Frequency:    310.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1589216153> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1589216153> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary9></a>Performance Summary</a>
*******************


Worst slack in design: -0.568

                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock            Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------
SPI_test_system_I|clk     310.9 MHz     264.3 MHz     3.216         3.784         -0.568     inferred     Autoconstr_clkgroup_0
===============================================================================================================================





<a name=clockRelationships10></a>Clock Relationships</a>
*******************

Clocks                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------
Starting               Ending                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------
SPI_test_system_I|clk  SPI_test_system_I|clk  |  3.217       -0.568  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo11></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport12></a>Detailed Report for Clock: SPI_test_system_I|clk</a>
====================================



<a name=startingSlack13></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                           Arrival           
Instance                Reference                 Type        Pin     Net                  Time        Slack 
                        Clock                                                                                
-------------------------------------------------------------------------------------------------------------
u1.bit_addr[1]          SPI_test_system_I|clk     FD1S3BX     Q       bit_addr[1]          1.392       -0.568
u1.present_state[1]     SPI_test_system_I|clk     FD1S3DX     Q       present_state[1]     1.392       -0.568
u1.bit_addr[0]          SPI_test_system_I|clk     FD1S3BX     Q       bit_addr[0]          1.382       -0.558
u0.present_state[1]     SPI_test_system_I|clk     FD1S3DX     Q       temp_send_en         1.292       -0.468
u1.bit_addr[2]          SPI_test_system_I|clk     FD1S3BX     Q       bit_addr[2]          1.432       0.382 
u1.present_state[0]     SPI_test_system_I|clk     FD1S3DX     Q       present_state[0]     1.412       0.402 
u0.present_state[0]     SPI_test_system_I|clk     FD1S3DX     Q       present_state[0]     1.212       0.602 
=============================================================================================================


<a name=endingSlack14></a>Ending Points with Worst Slack</a>
******************************

                        Starting                                                              Required           
Instance                Reference                 Type        Pin     Net                     Time         Slack 
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
u1.present_state[0]     SPI_test_system_I|clk     FD1S3DX     D       N_18_i                  2.384        -0.568
u1.bit_addr[0]          SPI_test_system_I|clk     FD1S3BX     D       N_1_i                   2.384        0.382 
u1.bit_addr[1]          SPI_test_system_I|clk     FD1S3BX     D       N_3_i                   2.384        0.382 
u1.bit_addr[2]          SPI_test_system_I|clk     FD1S3BX     D       N_2_i                   2.384        0.382 
u1.present_state[1]     SPI_test_system_I|clk     FD1S3DX     D       present_state_ns[1]     2.384        0.402 
u0.present_state[0]     SPI_test_system_I|clk     FD1S3DX     D       present_state_ns[0]     2.384        0.522 
u0.present_state[1]     SPI_test_system_I|clk     FD1S3DX     D       N_13_i                  2.384        0.602 
=================================================================================================================



<a name=worstPaths15></a>Worst Path Information</a>
<a href="\\Mac\Home\Desktop\ESE382\lab9\impl1\impl1.srr:srsf\\Mac\Home\Desktop\ESE382\lab9\impl1\impl1.srs:fp:19712:20558:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.216
    - Setup time:                            0.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.384

    - Propagation time:                      2.952
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.568

    Number of logic level(s):                2
    Starting point:                          u1.bit_addr[1] / Q
    Ending point:                            u1.present_state[0] / D
    The start point is clocked by            SPI_test_system_I|clk [rising] on pin CK
    The end   point is clocked by            SPI_test_system_I|clk [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
u1.bit_addr[1]                FD1S3BX      Q        Out     1.392     1.392       -         
bit_addr[1]                   Net          -        -       -         -           6         
u1.present_state_RNO_0[0]     ORCALUT4     C        In      0.000     1.392       -         
u1.present_state_RNO_0[0]     ORCALUT4     Z        Out     0.990     2.381       -         
N_4_i_1                       Net          -        -       -         -           1         
u1.present_state_RNO[0]       ORCALUT4     A        In      0.000     2.381       -         
u1.present_state_RNO[0]       ORCALUT4     Z        Out     0.570     2.952       -         
N_18_i                        Net          -        -       -         -           1         
u1.present_state[0]           FD1S3DX      D        In      0.000     2.952       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      3.216
    - Setup time:                            0.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.384

    - Propagation time:                      2.952
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.568

    Number of logic level(s):                2
    Starting point:                          u1.present_state[1] / Q
    Ending point:                            u1.present_state[0] / D
    The start point is clocked by            SPI_test_system_I|clk [rising] on pin CK
    The end   point is clocked by            SPI_test_system_I|clk [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
u1.present_state[1]           FD1S3DX      Q        Out     1.392     1.392       -         
present_state[1]              Net          -        -       -         -           6         
u1.present_state_RNO_0[0]     ORCALUT4     D        In      0.000     1.392       -         
u1.present_state_RNO_0[0]     ORCALUT4     Z        Out     0.990     2.381       -         
N_4_i_1                       Net          -        -       -         -           1         
u1.present_state_RNO[0]       ORCALUT4     A        In      0.000     2.381       -         
u1.present_state_RNO[0]       ORCALUT4     Z        Out     0.570     2.952       -         
N_18_i                        Net          -        -       -         -           1         
u1.present_state[0]           FD1S3DX      D        In      0.000     2.952       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      3.216
    - Setup time:                            0.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.384

    - Propagation time:                      2.942
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.558

    Number of logic level(s):                2
    Starting point:                          u1.bit_addr[0] / Q
    Ending point:                            u1.present_state[0] / D
    The start point is clocked by            SPI_test_system_I|clk [rising] on pin CK
    The end   point is clocked by            SPI_test_system_I|clk [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
u1.bit_addr[0]                FD1S3BX      Q        Out     1.382     1.382       -         
bit_addr[0]                   Net          -        -       -         -           5         
u1.present_state_RNO_0[0]     ORCALUT4     B        In      0.000     1.382       -         
u1.present_state_RNO_0[0]     ORCALUT4     Z        Out     0.990     2.371       -         
N_4_i_1                       Net          -        -       -         -           1         
u1.present_state_RNO[0]       ORCALUT4     A        In      0.000     2.371       -         
u1.present_state_RNO[0]       ORCALUT4     Z        Out     0.570     2.942       -         
N_18_i                        Net          -        -       -         -           1         
u1.present_state[0]           FD1S3DX      D        In      0.000     2.942       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      3.216
    - Setup time:                            0.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.384

    - Propagation time:                      2.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.468

    Number of logic level(s):                2
    Starting point:                          u0.present_state[1] / Q
    Ending point:                            u1.present_state[0] / D
    The start point is clocked by            SPI_test_system_I|clk [rising] on pin CK
    The end   point is clocked by            SPI_test_system_I|clk [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
u0.present_state[1]           FD1S3DX      Q        Out     1.292     1.292       -         
temp_send_en                  Net          -        -       -         -           3         
u1.present_state_RNO_0[0]     ORCALUT4     A        In      0.000     1.292       -         
u1.present_state_RNO_0[0]     ORCALUT4     Z        Out     0.990     2.281       -         
N_4_i_1                       Net          -        -       -         -           1         
u1.present_state_RNO[0]       ORCALUT4     A        In      0.000     2.281       -         
u1.present_state_RNO[0]       ORCALUT4     Z        Out     0.570     2.852       -         
N_18_i                        Net          -        -       -         -           1         
u1.present_state[0]           FD1S3DX      D        In      0.000     2.852       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      3.216
    - Setup time:                            0.833
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.384

    - Propagation time:                      2.002
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.382

    Number of logic level(s):                1
    Starting point:                          u1.bit_addr[2] / Q
    Ending point:                            u1.bit_addr[0] / D
    The start point is clocked by            SPI_test_system_I|clk [rising] on pin CK
    The end   point is clocked by            SPI_test_system_I|clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
u1.bit_addr[2]         FD1S3BX      Q        Out     1.432     1.432       -         
bit_addr[2]            Net          -        -       -         -           8         
u1.bit_addr_RNO[0]     ORCALUT4     C        In      0.000     1.432       -         
u1.bit_addr_RNO[0]     ORCALUT4     Z        Out     0.570     2.002       -         
N_1_i                  Net          -        -       -         -           1         
u1.bit_addr[0]         FD1S3BX      D        In      0.000     2.002       -         
=====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)

---------------------------------------
<a name=resourceUsage16></a>Resource Usage Report</a>
Part: lfxp3c-4

Register bits: 7 of 3072 (0%)
PIC Latch:       0
I/O cells:       15


Details:
FD1S3BX:        3
FD1S3DX:        4
GSR:            1
IB:             12
INV:            1
L6MUX21:        1
OB:             3
ORCALUT4:       15
PFUMX:          2
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Mon May 11 12:55:53 2020

###########################################################]

</pre></samp></body></html>
