Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Mar 31 12:16:37 2018
| Host             : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_reactionTimer_power_routed.rpt -pb TOP_reactionTimer_power_summary_routed.pb -rpx TOP_reactionTimer_power_routed.rpx
| Design           : TOP_reactionTimer
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.147        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.050        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |     0.005 |     2579 |       --- |             --- |
|   LUT as Logic |     0.004 |     1059 |     63400 |            1.67 |
|   CARRY4       |    <0.001 |      139 |     15850 |            0.88 |
|   Register     |    <0.001 |     1047 |    126800 |            0.83 |
|   F7/F8 Muxes  |    <0.001 |        4 |     63400 |           <0.01 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |     0.005 |     2033 |       --- |             --- |
| Block RAM      |     0.004 |        2 |       135 |            1.48 |
| DSPs           |     0.002 |        2 |       240 |            0.83 |
| I/O            |     0.029 |       41 |       210 |           19.52 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.147 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.021 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+----------------+-----------------+
| Clock          | Domain         | Constraint (ns) |
+----------------+----------------+-----------------+
| in_100MHzClock | in_100MHzClock |            10.0 |
+----------------+----------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| TOP_reactionTimer                  |     0.050 |
|   clock1kHz                        |    <0.001 |
|   clockEdge1kHz                    |    <0.001 |
|   globalTimer                      |    <0.001 |
|   reactionTimerProcessor           |     0.020 |
|     prepareBusyDetector            |    <0.001 |
|     resultBusyDetector             |    <0.001 |
|     startButtonEdge                |    <0.001 |
|     stateIdleProcessor             |    <0.001 |
|       idleAnimation                |    <0.001 |
|         animeClockDetector         |    <0.001 |
|       ledAnimeClock                |    <0.001 |
|     statePrepareProcessor          |     0.010 |
|       gapGeneratorLcg              |     0.002 |
|         nextDetector               |    <0.001 |
|       gapGeneratorMt19937          |     0.007 |
|       prepareAnimation             |    <0.001 |
|         animeClockDetector         |    <0.001 |
|         clock1Hz                   |    <0.001 |
|     stateResultProcessor           |     0.002 |
|       clock1Hz                     |    <0.001 |
|       idleCounter                  |    <0.001 |
|         signalInDetector           |    <0.001 |
|       testResultDigitReadyDetector |    <0.001 |
|       testResultSeperator          |     0.001 |
|         numberValidDetector        |    <0.001 |
|       testResultValidDetector      |    <0.001 |
|     stateTestProcessor             |     0.006 |
|       dividedResultValidDetector   |    <0.001 |
|       signalDelayer                |    <0.001 |
|         signalInDetector           |    <0.001 |
|       startDetector                |    <0.001 |
|       testAudioOut                 |    <0.001 |
|         audioHintPwmModem          |    <0.001 |
|         startPlayingDetector       |    <0.001 |
|         stopPlayingDetector        |    <0.001 |
|       testButton                   |    <0.001 |
|       tickCounterDivider           |     0.004 |
|     testResultValidDetector        |    <0.001 |
|   ssdDisplayOutput                 |    <0.001 |
|   startButtonDebouncer             |    <0.001 |
|     enableDetector                 |    <0.001 |
|   testButtonDebouncer              |    <0.001 |
|     buttonInDetector               |    <0.001 |
+------------------------------------+-----------+


