Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  2 21:35:29 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file unipolar_stepper_motor_top_control_sets_placed.rpt
| Design       : unipolar_stepper_motor_top
| Device       : xc7z010
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             228 |           43 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+
|                          Clock Signal                          | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+
|  CLOCK_BUFG                                                    |               | spwm_i/pwm_a_p_i_1_n_0                |                1 |              2 |
|  CLOCK_BUFG                                                    |               | spwm_i/pwm_b_n_i_1_n_0                |                1 |              2 |
|  CLOCK_BUFG                                                    |               | spwm_i/pwm_a_n_i_1_n_0                |                1 |              2 |
|  CLOCK_BUFG                                                    |               | spwm_i/pwm_b_p_i_1_n_0                |                1 |              2 |
|  exp_iobuf_p[0].i_iobufp/O                                     |               |                                       |                2 |              6 |
|  exp_iobuf_p[1].i_iobufp/O                                     |               |                                       |                1 |              6 |
|  exp_iobuf_p[4].i_iobufp/O                                     |               |                                       |                3 |             16 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |               |                                       |                4 |             18 |
|  CLOCK_BUFG                                                    |               | spwm_i/counter_s_reg_n_0_[15]         |                3 |             18 |
|  system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0 |               | speed_ctrl_i/clear                    |                3 |             22 |
|  CLOCK_BUFG                                                    |               | spwm_i/counter_c[0]_i_1_n_0           |                5 |             32 |
|  CLOCK_BUFG                                                    |               |                                       |               15 |             82 |
|  CLOCK_BUFG                                                    |               | spwm_i/i0_inferred__0/i__carry__1_n_1 |               28 |            148 |
+----------------------------------------------------------------+---------------+---------------------------------------+------------------+----------------+


