#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001af8d5b6fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001af8d5b7160 .scope module, "RegisterUnit_tb" "RegisterUnit_tb" 3 1;
 .timescale 0 0;
P_000001af8d6ea010 .param/l "CLK_PERIOD" 0 3 4, +C4<00000000000000000000000000001010>;
v000001af8d60f6a0_0 .var "DataWr", 31 0;
v000001af8d60ef20_0 .net "RURs1", 31 0, L_000001af8d5bcb50;  1 drivers
v000001af8d60f9c0_0 .net "RURs2", 31 0, L_000001af8d5bcd80;  1 drivers
v000001af8d60fa60_0 .var "RUWr", 0 0;
v000001af8d60f1a0_0 .var "clk", 0 0;
v000001af8d60fb00_0 .var "rd", 4 0;
v000001af8d60f2e0_0 .var "rs1", 4 0;
v000001af8d60f560_0 .var "rs2", 4 0;
S_000001af8d5b72f0 .scope module, "dut" "RegisterUnit" 3 16, 4 1 0, S_000001af8d5b7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "RURs1";
    .port_info 7 /OUTPUT 32 "RURs2";
L_000001af8d5bcb50 .functor BUFZ 32, L_000001af8d60ee80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001af8d5bcd80 .functor BUFZ 32, L_000001af8d60fc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001af8d5a75a0_0 .net "DataWr", 31 0, v000001af8d60f6a0_0;  1 drivers
v000001af8d5a7640 .array "RU", 31 0, 31 0;
v000001af8d6e6c30_0 .net "RURs1", 31 0, L_000001af8d5bcb50;  alias, 1 drivers
v000001af8d6e6cd0_0 .net "RURs2", 31 0, L_000001af8d5bcd80;  alias, 1 drivers
v000001af8d6e6d70_0 .net "RUWr", 0 0, v000001af8d60fa60_0;  1 drivers
v000001af8d6e6e10_0 .net *"_ivl_0", 31 0, L_000001af8d60ee80;  1 drivers
v000001af8d6e6eb0_0 .net *"_ivl_10", 6 0, L_000001af8d60fba0;  1 drivers
L_000001af8d60fd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af8d60ec50_0 .net *"_ivl_13", 1 0, L_000001af8d60fd50;  1 drivers
v000001af8d60f7e0_0 .net *"_ivl_2", 6 0, L_000001af8d60ed40;  1 drivers
L_000001af8d60fd08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af8d60f100_0 .net *"_ivl_5", 1 0, L_000001af8d60fd08;  1 drivers
v000001af8d60f880_0 .net *"_ivl_8", 31 0, L_000001af8d60fc40;  1 drivers
v000001af8d60f240_0 .net "clk", 0 0, v000001af8d60f1a0_0;  1 drivers
v000001af8d60f600_0 .net "rd", 4 0, v000001af8d60fb00_0;  1 drivers
v000001af8d60f920_0 .net "rs1", 4 0, v000001af8d60f2e0_0;  1 drivers
v000001af8d60f060_0 .net "rs2", 4 0, v000001af8d60f560_0;  1 drivers
E_000001af8d6ea310 .event posedge, v000001af8d60f240_0;
L_000001af8d60ee80 .array/port v000001af8d5a7640, L_000001af8d60ed40;
L_000001af8d60ed40 .concat [ 5 2 0 0], v000001af8d60f2e0_0, L_000001af8d60fd08;
L_000001af8d60fc40 .array/port v000001af8d5a7640, L_000001af8d60fba0;
L_000001af8d60fba0 .concat [ 5 2 0 0], v000001af8d60f560_0, L_000001af8d60fd50;
S_000001af8d6e6aa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 15, 4 15 0, S_000001af8d5b72f0;
 .timescale 0 0;
v000001af8d6e70e0_0 .var/2s "i", 31 0;
    .scope S_000001af8d5b72f0;
T_0 ;
    %fork t_1, S_000001af8d6e6aa0;
    %jmp t_0;
    .scope S_000001af8d6e6aa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af8d6e70e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001af8d6e70e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001af8d6e70e0_0;
    %store/vec4a v000001af8d5a7640, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001af8d6e70e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001af8d6e70e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001af8d5b72f0;
t_0 %join;
    %pushi/vec4 1000, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001af8d5a7640, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001af8d5b72f0;
T_1 ;
    %wait E_000001af8d6ea310;
    %load/vec4 v000001af8d6e6d70_0;
    %load/vec4 v000001af8d60f600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001af8d5a75a0_0;
    %load/vec4 v000001af8d60f600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af8d5a7640, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001af8d5b7160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af8d60f1a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001af8d5b7160;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "RegisterUnit_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001af8d5b7160 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af8d60f1a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001af8d60f2e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001af8d60f560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001af8d60fb00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af8d60f6a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af8d60fa60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af8d60fa60_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001af8d60fb00_0, 0, 5;
    %pushi/vec4 1234, 0, 32;
    %store/vec4 v000001af8d60f6a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af8d60fa60_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001af8d5b7160;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000001af8d60f1a0_0;
    %inv;
    %store/vec4 v000001af8d60f1a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "RegisterUnit_tb.sv";
    "RegisterUnit.sv";
