{"vcs1":{"timestamp_begin":1728750801.154259812, "rt":2.30, "ut":0.70, "st":0.26}}
{"vcselab":{"timestamp_begin":1728750803.538165255, "rt":0.93, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1728750804.536505944, "rt":0.33, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728750800.562782310}
{"VCS_COMP_START_TIME": 1728750800.562782310}
{"VCS_COMP_END_TIME": 1728750806.217279916}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231556}}
