
---------- Begin Simulation Statistics ----------
host_inst_rate                                 306040                       # Simulator instruction rate (inst/s)
host_mem_usage                                 319552                       # Number of bytes of host memory used
host_seconds                                    65.35                       # Real time elapsed on the host
host_tick_rate                              529598182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034610                       # Number of seconds simulated
sim_ticks                                 34609953500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5511060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37120.666686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32015.986302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5062183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16662613500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               448877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            122410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10452163000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326467                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 65953.191732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 64579.257455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1257973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14262047946                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              216245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            77110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8985234986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139135                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         6500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52235.112939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.719282                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15318                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    800137460                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6985278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46494.720436                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41746.809477                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6320156                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30924661446                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095218                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665122                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             199520                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19437397986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996315                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002453                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.226702                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.511726                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6985278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46494.720436                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41746.809477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6320156                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30924661446                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095218                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665122                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            199520                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19437397986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384491                       # number of replacements
system.cpu.dcache.sampled_refs                 385515                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.980829                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6445534                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501894595000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145156                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13313969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14360.037609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11413.698834                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13272490                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      595640000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41479                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1241                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    459253000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40237                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 329.849645                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13313969                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14360.037609                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11413.698834                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13272490                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       595640000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003115                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41479                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1241                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    459253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40237                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435732                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.095025                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13313969                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14360.037609                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11413.698834                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13272490                       # number of overall hits
system.cpu.icache.overall_miss_latency      595640000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003115                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41479                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1241                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    459253000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40007                       # number of replacements
system.cpu.icache.sampled_refs                  40238                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.095025                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13272490                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 127769.761297                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     10455910646                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 81834                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     64123.757011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 48494.761290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         4890                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3727257500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.922401                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      58126                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2818758000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.922385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 58125                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362737                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65172.917608                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  49404.141804                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         243235                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7788294000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.329445                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       119502                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5903251500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.329409                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119489                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63243.856184                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47557.069630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5219009500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82522                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3924504500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82522                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145156                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.725364                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425753                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        64829.596122                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   49106.542840                       # average overall mshr miss latency
system.l2.demand_hits                          248125                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11515551500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.417209                       # miss rate for demand accesses
system.l2.demand_misses                        177628                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8722009500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.417176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   177614                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.462306                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.240773                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7574.414251                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3944.829418                       # Average occupied blocks per context
system.l2.overall_accesses                     425753                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       64829.596122                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  73918.165282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         248125                       # number of overall hits
system.l2.overall_miss_latency            11515551500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.417209                       # miss rate for overall accesses
system.l2.overall_misses                       177628                       # number of overall misses
system.l2.overall_mshr_hits                        13                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       19177920146                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.609386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  259448                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.328225                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         26860                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2717                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        84628                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            81834                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           77                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         200322                       # number of replacements
system.l2.sampled_refs                         211939                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11519.243670                       # Cycle average of tags in use
system.l2.total_refs                           365672                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69200                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45180420                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2496251                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3313327                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       297652                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3306994                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3891860                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170584                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       327309                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17359222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.612988                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.511513                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13113317     75.54%     75.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2085326     12.01%     87.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       803440      4.63%     92.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       422599      2.43%     94.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       255167      1.47%     96.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       146345      0.84%     96.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129914      0.75%     97.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75805      0.44%     98.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       327309      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17359222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       297455                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13282235                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.403948                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.403948                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4699665                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       403981                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28328519                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7324669                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5236963                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2007946                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          616                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97924                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4759748                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4604165                       # DTB hits
system.switch_cpus_1.dtb.data_misses           155583                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3857347                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3706279                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           151068                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        902401                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            897886                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4515                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3891860                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3261365                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8847016                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29877733                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        556095                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.161894                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3261365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2666835                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.242861                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19367168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.542700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.749646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13781581     71.16%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         477544      2.47%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         295534      1.53%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         478354      2.47%     77.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1382821      7.14%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         258206      1.33%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256334      1.32%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         480611      2.48%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1956183     10.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19367168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4672318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2077003                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1524502                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.643348                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4760750                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           902401                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12880753                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14791226                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735813                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9477820                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.615289                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15009790                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       345380                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2886771                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5750123                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       425799                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1826886                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24670981                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3858349                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       419089                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15465763                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       123748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2007946                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       159444                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       301817                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108359                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          599                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17375                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3390886                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1065552                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17375                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       283663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.415982                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.415982                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10399790     65.47%     65.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45752      0.29%     65.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229415      1.44%     67.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7198      0.05%     67.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202272      1.27%     68.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19552      0.12%     68.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64760      0.41%     69.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3995708     25.15%     94.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       920406      5.79%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15884853                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149571                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009416                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23659     15.82%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           73      0.05%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           21      0.01%     15.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           11      0.01%     15.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74167     49.59%     65.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45847     30.65%     96.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5793      3.87%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19367168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.820195                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.357778                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12221307     63.10%     63.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2962284     15.30%     78.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1715553      8.86%     87.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1150671      5.94%     93.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       781220      4.03%     97.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       333431      1.72%     98.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       178744      0.92%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16713      0.09%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7245      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19367168                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.660782                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23146479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15884853                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12873134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29290                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11323138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3261429                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3261365                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2409167                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       861898                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5750123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1826886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24039486                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3933158                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       318939                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7637334                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       412104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15750                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35203063                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27364107                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20299143                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5019698                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2007946                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       769031                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12294536                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1895382                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 92664                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
