|top_level
clk125 => in_adapt:in_adapter.clk
clk125 => out_adapt:out_adapter.clk
clk125 => fir:fir_test.clk
reset => in_adapt:in_adapter.reset
reset => out_adapt:out_adapter.reset
reset => fir:fir_test.reset_n
enbl => in_adapt:in_adapter.enb
enbl => out_adapt:out_adapter.enb
din[0] => in_adapt:in_adapter.din[0]
din[1] => in_adapt:in_adapter.din[1]
din[2] => in_adapt:in_adapter.din[2]
din[3] => in_adapt:in_adapter.din[3]
din[4] => in_adapt:in_adapter.din[4]
din[5] => in_adapt:in_adapter.din[5]
din[6] => in_adapt:in_adapter.din[6]
din[7] => in_adapt:in_adapter.din[7]
din[8] => in_adapt:in_adapter.din[8]
din[9] => in_adapt:in_adapter.din[9]
din[10] => in_adapt:in_adapter.din[10]
din[11] => in_adapt:in_adapter.din[11]
din[12] => in_adapt:in_adapter.din[12]
din[13] => in_adapt:in_adapter.din[13]
din[14] => in_adapt:in_adapter.din[14]
din[15] => in_adapt:in_adapter.din[15]
din[16] => in_adapt:in_adapter.din[16]
din[17] => in_adapt:in_adapter.din[17]
din[18] => in_adapt:in_adapter.din[18]
din[19] => in_adapt:in_adapter.din[19]
din[20] => in_adapt:in_adapter.din[20]
din[21] => in_adapt:in_adapter.din[21]
din[22] => in_adapt:in_adapter.din[22]
din[23] => in_adapt:in_adapter.din[23]
din[24] => in_adapt:in_adapter.din[24]
din[25] => in_adapt:in_adapter.din[25]
din[26] => in_adapt:in_adapter.din[26]
din[27] => in_adapt:in_adapter.din[27]
din[28] => in_adapt:in_adapter.din[28]
din[29] => in_adapt:in_adapter.din[29]
din[30] => in_adapt:in_adapter.din[30]
din[31] => in_adapt:in_adapter.din[31]
dout[0] << out_adapt:out_adapter.dout[0]
dout[1] << out_adapt:out_adapter.dout[1]
dout[2] << out_adapt:out_adapter.dout[2]
dout[3] << out_adapt:out_adapter.dout[3]
dout[4] << out_adapt:out_adapter.dout[4]
dout[5] << out_adapt:out_adapter.dout[5]
dout[6] << out_adapt:out_adapter.dout[6]
dout[7] << out_adapt:out_adapter.dout[7]
dout[8] << out_adapt:out_adapter.dout[8]
dout[9] << out_adapt:out_adapter.dout[9]
dout[10] << out_adapt:out_adapter.dout[10]
dout[11] << out_adapt:out_adapter.dout[11]
dout[12] << out_adapt:out_adapter.dout[12]
dout[13] << out_adapt:out_adapter.dout[13]
dout[14] << out_adapt:out_adapter.dout[14]
dout[15] << out_adapt:out_adapter.dout[15]
dout[16] << out_adapt:out_adapter.dout[16]
dout[17] << out_adapt:out_adapter.dout[17]
dout[18] << out_adapt:out_adapter.dout[18]
dout[19] << out_adapt:out_adapter.dout[19]
dout[20] << out_adapt:out_adapter.dout[20]
dout[21] << out_adapt:out_adapter.dout[21]
dout[22] << out_adapt:out_adapter.dout[22]
dout[23] << out_adapt:out_adapter.dout[23]
dout[24] << out_adapt:out_adapter.dout[24]
dout[25] << out_adapt:out_adapter.dout[25]
dout[26] << out_adapt:out_adapter.dout[26]
dout[27] << out_adapt:out_adapter.dout[27]
dout[28] << out_adapt:out_adapter.dout[28]
dout[29] << out_adapt:out_adapter.dout[29]
dout[30] << out_adapt:out_adapter.dout[30]
dout[31] << out_adapt:out_adapter.dout[31]
dout[32] << out_adapt:out_adapter.dout[32]
dout[33] << out_adapt:out_adapter.dout[33]
dout[34] << out_adapt:out_adapter.dout[34]
dout[35] << out_adapt:out_adapter.dout[35]
dout[36] << out_adapt:out_adapter.dout[36]
dout[37] << out_adapt:out_adapter.dout[37]
dout[38] << out_adapt:out_adapter.dout[38]
dout[39] << out_adapt:out_adapter.dout[39]
dout[40] << out_adapt:out_adapter.dout[40]
dout[41] << out_adapt:out_adapter.dout[41]
dout[42] << out_adapt:out_adapter.dout[42]
dout[43] << out_adapt:out_adapter.dout[43]
dout[44] << out_adapt:out_adapter.dout[44]
dout[45] << out_adapt:out_adapter.dout[45]
dout[46] << out_adapt:out_adapter.dout[46]
dout[47] << out_adapt:out_adapter.dout[47]
dout[48] << out_adapt:out_adapter.dout[48]
dout[49] << out_adapt:out_adapter.dout[49]


|top_level|in_adapt:in_adapter
clk => in_storing:entry.clk_a
clk => fifo:buf.rdclk
clk => fifo:buf.wrclk
clk => in_conv:output.clk_b
enb => in_storing:entry.enb
enb => in_conv:output.enb
reset => in_storing:entry.reset
reset => in_conv:output.reset
din[0] => in_storing:entry.din[0]
din[1] => in_storing:entry.din[1]
din[2] => in_storing:entry.din[2]
din[3] => in_storing:entry.din[3]
din[4] => in_storing:entry.din[4]
din[5] => in_storing:entry.din[5]
din[6] => in_storing:entry.din[6]
din[7] => in_storing:entry.din[7]
din[8] => in_storing:entry.din[8]
din[9] => in_storing:entry.din[9]
din[10] => in_storing:entry.din[10]
din[11] => in_storing:entry.din[11]
din[12] => in_storing:entry.din[12]
din[13] => in_storing:entry.din[13]
din[14] => in_storing:entry.din[14]
din[15] => in_storing:entry.din[15]
din[16] => in_storing:entry.din[16]
din[17] => in_storing:entry.din[17]
din[18] => in_storing:entry.din[18]
din[19] => in_storing:entry.din[19]
din[20] => in_storing:entry.din[20]
din[21] => in_storing:entry.din[21]
din[22] => in_storing:entry.din[22]
din[23] => in_storing:entry.din[23]
din[24] => in_storing:entry.din[24]
din[25] => in_storing:entry.din[25]
din[26] => in_storing:entry.din[26]
din[27] => in_storing:entry.din[27]
din[28] => in_storing:entry.din[28]
din[29] => in_storing:entry.din[29]
din[30] => in_storing:entry.din[30]
din[31] => in_storing:entry.din[31]
ast_source_ready => in_conv:output.ast_source_ready
ast_source_valid <= in_conv:output.ast_source_valid
ast_source_sop <= in_conv:output.ast_source_sop
ast_source_eop <= in_conv:output.ast_source_eop
ast_source_data[0] <= in_conv:output.ast_source_data[0]
ast_source_data[1] <= in_conv:output.ast_source_data[1]
ast_source_data[2] <= in_conv:output.ast_source_data[2]
ast_source_data[3] <= in_conv:output.ast_source_data[3]
ast_source_data[4] <= in_conv:output.ast_source_data[4]
ast_source_data[5] <= in_conv:output.ast_source_data[5]
ast_source_data[6] <= in_conv:output.ast_source_data[6]
ast_source_data[7] <= in_conv:output.ast_source_data[7]
ast_source_data[8] <= in_conv:output.ast_source_data[8]
ast_source_data[9] <= in_conv:output.ast_source_data[9]
ast_source_data[10] <= in_conv:output.ast_source_data[10]
ast_source_data[11] <= in_conv:output.ast_source_data[11]
ast_source_data[12] <= in_conv:output.ast_source_data[12]
ast_source_data[13] <= in_conv:output.ast_source_data[13]
ast_source_data[14] <= in_conv:output.ast_source_data[14]
ast_source_data[15] <= in_conv:output.ast_source_data[15]
ast_source_data[16] <= in_conv:output.ast_source_data[16]
ast_source_data[17] <= in_conv:output.ast_source_data[17]
ast_source_data[18] <= in_conv:output.ast_source_data[18]
ast_source_data[19] <= in_conv:output.ast_source_data[19]
ast_source_data[20] <= in_conv:output.ast_source_data[20]
ast_source_data[21] <= in_conv:output.ast_source_data[21]
ast_source_data[22] <= in_conv:output.ast_source_data[22]
ast_source_data[23] <= in_conv:output.ast_source_data[23]
ast_source_data[24] <= in_conv:output.ast_source_data[24]
ast_source_data[25] <= in_conv:output.ast_source_data[25]
ast_source_data[26] <= in_conv:output.ast_source_data[26]
ast_source_data[27] <= in_conv:output.ast_source_data[27]
ast_source_data[28] <= in_conv:output.ast_source_data[28]
ast_source_data[29] <= in_conv:output.ast_source_data[29]
ast_source_data[30] <= in_conv:output.ast_source_data[30]
ast_source_data[31] <= in_conv:output.ast_source_data[31]
ast_source_channel[0] <= in_conv:output.ast_source_channel[0]
ast_source_channel[1] <= in_conv:output.ast_source_channel[1]
ast_source_channel[2] <= in_conv:output.ast_source_channel[2]
ast_source_channel[3] <= in_conv:output.ast_source_channel[3]
ast_source_channel[4] <= in_conv:output.ast_source_channel[4]
ast_source_channel[5] <= in_conv:output.ast_source_channel[5]


|top_level|in_adapt:in_adapter|in_storing:entry
clk_a => s_wren.CLK
clk_a => s_data[0].CLK
clk_a => s_data[1].CLK
clk_a => s_data[2].CLK
clk_a => s_data[3].CLK
clk_a => s_data[4].CLK
clk_a => s_data[5].CLK
clk_a => s_data[6].CLK
clk_a => s_data[7].CLK
clk_a => s_data[8].CLK
clk_a => s_data[9].CLK
clk_a => s_data[10].CLK
clk_a => s_data[11].CLK
clk_a => s_data[12].CLK
clk_a => s_data[13].CLK
clk_a => s_data[14].CLK
clk_a => s_data[15].CLK
clk_a => s_data[16].CLK
clk_a => s_data[17].CLK
clk_a => s_data[18].CLK
clk_a => s_data[19].CLK
clk_a => s_data[20].CLK
clk_a => s_data[21].CLK
clk_a => s_data[22].CLK
clk_a => s_data[23].CLK
clk_a => s_data[24].CLK
clk_a => s_data[25].CLK
clk_a => s_data[26].CLK
clk_a => s_data[27].CLK
clk_a => s_data[28].CLK
clk_a => s_data[29].CLK
clk_a => s_data[30].CLK
clk_a => s_data[31].CLK
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_data.OUTPUTSELECT
enb => s_wren.DATAIN
reset => s_wren.ACLR
din[0] => s_data.DATAB
din[1] => s_data.DATAB
din[2] => s_data.DATAB
din[3] => s_data.DATAB
din[4] => s_data.DATAB
din[5] => s_data.DATAB
din[6] => s_data.DATAB
din[7] => s_data.DATAB
din[8] => s_data.DATAB
din[9] => s_data.DATAB
din[10] => s_data.DATAB
din[11] => s_data.DATAB
din[12] => s_data.DATAB
din[13] => s_data.DATAB
din[14] => s_data.DATAB
din[15] => s_data.DATAB
din[16] => s_data.DATAB
din[17] => s_data.DATAB
din[18] => s_data.DATAB
din[19] => s_data.DATAB
din[20] => s_data.DATAB
din[21] => s_data.DATAB
din[22] => s_data.DATAB
din[23] => s_data.DATAB
din[24] => s_data.DATAB
din[25] => s_data.DATAB
din[26] => s_data.DATAB
din[27] => s_data.DATAB
din[28] => s_data.DATAB
din[29] => s_data.DATAB
din[30] => s_data.DATAB
din[31] => s_data.DATAB
data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
wrreq <= s_wren.DB_MAX_OUTPUT_PORT_TYPE
rdempty => ~NO_FANOUT~
wrfull => ~NO_FANOUT~


|top_level|in_adapt:in_adapter|fifo:buf
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
data[16] => dcfifo_aol1:auto_generated.data[16]
data[17] => dcfifo_aol1:auto_generated.data[17]
data[18] => dcfifo_aol1:auto_generated.data[18]
data[19] => dcfifo_aol1:auto_generated.data[19]
data[20] => dcfifo_aol1:auto_generated.data[20]
data[21] => dcfifo_aol1:auto_generated.data[21]
data[22] => dcfifo_aol1:auto_generated.data[22]
data[23] => dcfifo_aol1:auto_generated.data[23]
data[24] => dcfifo_aol1:auto_generated.data[24]
data[25] => dcfifo_aol1:auto_generated.data[25]
data[26] => dcfifo_aol1:auto_generated.data[26]
data[27] => dcfifo_aol1:auto_generated.data[27]
data[28] => dcfifo_aol1:auto_generated.data[28]
data[29] => dcfifo_aol1:auto_generated.data[29]
data[30] => dcfifo_aol1:auto_generated.data[30]
data[31] => dcfifo_aol1:auto_generated.data[31]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
q[16] <= dcfifo_aol1:auto_generated.q[16]
q[17] <= dcfifo_aol1:auto_generated.q[17]
q[18] <= dcfifo_aol1:auto_generated.q[18]
q[19] <= dcfifo_aol1:auto_generated.q[19]
q[20] <= dcfifo_aol1:auto_generated.q[20]
q[21] <= dcfifo_aol1:auto_generated.q[21]
q[22] <= dcfifo_aol1:auto_generated.q[22]
q[23] <= dcfifo_aol1:auto_generated.q[23]
q[24] <= dcfifo_aol1:auto_generated.q[24]
q[25] <= dcfifo_aol1:auto_generated.q[25]
q[26] <= dcfifo_aol1:auto_generated.q[26]
q[27] <= dcfifo_aol1:auto_generated.q[27]
q[28] <= dcfifo_aol1:auto_generated.q[28]
q[29] <= dcfifo_aol1:auto_generated.q[29]
q[30] <= dcfifo_aol1:auto_generated.q[30]
q[31] <= dcfifo_aol1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_aol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_aol1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
data[0] => altsyncram_0la1:fifo_ram.data_a[0]
data[1] => altsyncram_0la1:fifo_ram.data_a[1]
data[2] => altsyncram_0la1:fifo_ram.data_a[2]
data[3] => altsyncram_0la1:fifo_ram.data_a[3]
data[4] => altsyncram_0la1:fifo_ram.data_a[4]
data[5] => altsyncram_0la1:fifo_ram.data_a[5]
data[6] => altsyncram_0la1:fifo_ram.data_a[6]
data[7] => altsyncram_0la1:fifo_ram.data_a[7]
data[8] => altsyncram_0la1:fifo_ram.data_a[8]
data[9] => altsyncram_0la1:fifo_ram.data_a[9]
data[10] => altsyncram_0la1:fifo_ram.data_a[10]
data[11] => altsyncram_0la1:fifo_ram.data_a[11]
data[12] => altsyncram_0la1:fifo_ram.data_a[12]
data[13] => altsyncram_0la1:fifo_ram.data_a[13]
data[14] => altsyncram_0la1:fifo_ram.data_a[14]
data[15] => altsyncram_0la1:fifo_ram.data_a[15]
data[16] => altsyncram_0la1:fifo_ram.data_a[16]
data[17] => altsyncram_0la1:fifo_ram.data_a[17]
data[18] => altsyncram_0la1:fifo_ram.data_a[18]
data[19] => altsyncram_0la1:fifo_ram.data_a[19]
data[20] => altsyncram_0la1:fifo_ram.data_a[20]
data[21] => altsyncram_0la1:fifo_ram.data_a[21]
data[22] => altsyncram_0la1:fifo_ram.data_a[22]
data[23] => altsyncram_0la1:fifo_ram.data_a[23]
data[24] => altsyncram_0la1:fifo_ram.data_a[24]
data[25] => altsyncram_0la1:fifo_ram.data_a[25]
data[26] => altsyncram_0la1:fifo_ram.data_a[26]
data[27] => altsyncram_0la1:fifo_ram.data_a[27]
data[28] => altsyncram_0la1:fifo_ram.data_a[28]
data[29] => altsyncram_0la1:fifo_ram.data_a[29]
data[30] => altsyncram_0la1:fifo_ram.data_a[30]
data[31] => altsyncram_0la1:fifo_ram.data_a[31]
q[0] <= altsyncram_0la1:fifo_ram.q_b[0]
q[1] <= altsyncram_0la1:fifo_ram.q_b[1]
q[2] <= altsyncram_0la1:fifo_ram.q_b[2]
q[3] <= altsyncram_0la1:fifo_ram.q_b[3]
q[4] <= altsyncram_0la1:fifo_ram.q_b[4]
q[5] <= altsyncram_0la1:fifo_ram.q_b[5]
q[6] <= altsyncram_0la1:fifo_ram.q_b[6]
q[7] <= altsyncram_0la1:fifo_ram.q_b[7]
q[8] <= altsyncram_0la1:fifo_ram.q_b[8]
q[9] <= altsyncram_0la1:fifo_ram.q_b[9]
q[10] <= altsyncram_0la1:fifo_ram.q_b[10]
q[11] <= altsyncram_0la1:fifo_ram.q_b[11]
q[12] <= altsyncram_0la1:fifo_ram.q_b[12]
q[13] <= altsyncram_0la1:fifo_ram.q_b[13]
q[14] <= altsyncram_0la1:fifo_ram.q_b[14]
q[15] <= altsyncram_0la1:fifo_ram.q_b[15]
q[16] <= altsyncram_0la1:fifo_ram.q_b[16]
q[17] <= altsyncram_0la1:fifo_ram.q_b[17]
q[18] <= altsyncram_0la1:fifo_ram.q_b[18]
q[19] <= altsyncram_0la1:fifo_ram.q_b[19]
q[20] <= altsyncram_0la1:fifo_ram.q_b[20]
q[21] <= altsyncram_0la1:fifo_ram.q_b[21]
q[22] <= altsyncram_0la1:fifo_ram.q_b[22]
q[23] <= altsyncram_0la1:fifo_ram.q_b[23]
q[24] <= altsyncram_0la1:fifo_ram.q_b[24]
q[25] <= altsyncram_0la1:fifo_ram.q_b[25]
q[26] <= altsyncram_0la1:fifo_ram.q_b[26]
q[27] <= altsyncram_0la1:fifo_ram.q_b[27]
q[28] <= altsyncram_0la1:fifo_ram.q_b[28]
q[29] <= altsyncram_0la1:fifo_ram.q_b[29]
q[30] <= altsyncram_0la1:fifo_ram.q_b[30]
q[31] <= altsyncram_0la1:fifo_ram.q_b[31]
rdclk => a_graycounter_mh6:rdptr_g1p.clock
rdclk => altsyncram_0la1:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ivb:wrptr_g1p.clock
wrclk => altsyncram_0la1:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe15.clock
d[0] => dffpipe_c09:dffpipe15.d[0]
d[1] => dffpipe_c09:dffpipe15.d[1]
d[2] => dffpipe_c09:dffpipe15.d[2]
d[3] => dffpipe_c09:dffpipe15.d[3]
d[4] => dffpipe_c09:dffpipe15.d[4]
d[5] => dffpipe_c09:dffpipe15.d[5]
d[6] => dffpipe_c09:dffpipe15.d[6]
d[7] => dffpipe_c09:dffpipe15.d[7]
d[8] => dffpipe_c09:dffpipe15.d[8]
d[9] => dffpipe_c09:dffpipe15.d[9]
d[10] => dffpipe_c09:dffpipe15.d[10]
q[0] <= dffpipe_c09:dffpipe15.q[0]
q[1] <= dffpipe_c09:dffpipe15.q[1]
q[2] <= dffpipe_c09:dffpipe15.q[2]
q[3] <= dffpipe_c09:dffpipe15.q[3]
q[4] <= dffpipe_c09:dffpipe15.q[4]
q[5] <= dffpipe_c09:dffpipe15.q[5]
q[6] <= dffpipe_c09:dffpipe15.q[6]
q[7] <= dffpipe_c09:dffpipe15.q[7]
q[8] <= dffpipe_c09:dffpipe15.q[8]
q[9] <= dffpipe_c09:dffpipe15.q[9]
q[10] <= dffpipe_c09:dffpipe15.q[10]


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|in_adapt:in_adapter|fifo:buf|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|in_adapt:in_adapter|in_conv:output
clk_b => s_data[0].CLK
clk_b => s_data[1].CLK
clk_b => s_data[2].CLK
clk_b => s_data[3].CLK
clk_b => s_data[4].CLK
clk_b => s_data[5].CLK
clk_b => s_data[6].CLK
clk_b => s_data[7].CLK
clk_b => s_data[8].CLK
clk_b => s_data[9].CLK
clk_b => s_data[10].CLK
clk_b => s_data[11].CLK
clk_b => s_data[12].CLK
clk_b => s_data[13].CLK
clk_b => s_data[14].CLK
clk_b => s_data[15].CLK
clk_b => s_data[16].CLK
clk_b => s_data[17].CLK
clk_b => s_data[18].CLK
clk_b => s_data[19].CLK
clk_b => s_data[20].CLK
clk_b => s_data[21].CLK
clk_b => s_data[22].CLK
clk_b => s_data[23].CLK
clk_b => s_data[24].CLK
clk_b => s_data[25].CLK
clk_b => s_data[26].CLK
clk_b => s_data[27].CLK
clk_b => s_data[28].CLK
clk_b => s_data[29].CLK
clk_b => s_data[30].CLK
clk_b => s_data[31].CLK
clk_b => s_valid.CLK
clk_b => s_rden.CLK
clk_b => state~4.DATAIN
enb => ~NO_FANOUT~
reset => s_valid.ACLR
reset => s_rden.ACLR
reset => state~6.DATAIN
rdreq <= s_rden.DB_MAX_OUTPUT_PORT_TYPE
q[0] => s_data[0].DATAIN
q[1] => s_data[1].DATAIN
q[2] => s_data[2].DATAIN
q[3] => s_data[3].DATAIN
q[4] => s_data[4].DATAIN
q[5] => s_data[5].DATAIN
q[6] => s_data[6].DATAIN
q[7] => s_data[7].DATAIN
q[8] => s_data[8].DATAIN
q[9] => s_data[9].DATAIN
q[10] => s_data[10].DATAIN
q[11] => s_data[11].DATAIN
q[12] => s_data[12].DATAIN
q[13] => s_data[13].DATAIN
q[14] => s_data[14].DATAIN
q[15] => s_data[15].DATAIN
q[16] => s_data[16].DATAIN
q[17] => s_data[17].DATAIN
q[18] => s_data[18].DATAIN
q[19] => s_data[19].DATAIN
q[20] => s_data[20].DATAIN
q[21] => s_data[21].DATAIN
q[22] => s_data[22].DATAIN
q[23] => s_data[23].DATAIN
q[24] => s_data[24].DATAIN
q[25] => s_data[25].DATAIN
q[26] => s_data[26].DATAIN
q[27] => s_data[27].DATAIN
q[28] => s_data[28].DATAIN
q[29] => s_data[29].DATAIN
q[30] => s_data[30].DATAIN
q[31] => s_data[31].DATAIN
rdempty => state.OUTPUTSELECT
rdempty => state.OUTPUTSELECT
rdempty => state.OUTPUTSELECT
rdempty => s_rden.OUTPUTSELECT
wrfull => ~NO_FANOUT~
ast_source_ready => s_valid.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_ready => state.OUTPUTSELECT
ast_source_valid <= s_valid.DB_MAX_OUTPUT_PORT_TYPE
ast_source_sop <= ast_source_sop.DB_MAX_OUTPUT_PORT_TYPE
ast_source_eop <= comb.DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
ast_source_data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
ast_source_channel[0] <= <GND>
ast_source_channel[1] <= <GND>
ast_source_channel[2] <= <GND>
ast_source_channel[3] <= <GND>
ast_source_channel[4] <= <GND>
ast_source_channel[5] <= <GND>


|top_level|out_adapt:out_adapter
clk => out_storing:entry2.clk_b
clk => fifo_out:fifo.rdclk
clk => fifo_out:fifo.wrclk
clk => out_stream:output2.clk_a
enb => out_storing:entry2.enb
enb => out_stream:output2.enb
reset => out_storing:entry2.reset
reset => out_stream:output2.reset
dout[0] <= out_stream:output2.dout[0]
dout[1] <= out_stream:output2.dout[1]
dout[2] <= out_stream:output2.dout[2]
dout[3] <= out_stream:output2.dout[3]
dout[4] <= out_stream:output2.dout[4]
dout[5] <= out_stream:output2.dout[5]
dout[6] <= out_stream:output2.dout[6]
dout[7] <= out_stream:output2.dout[7]
dout[8] <= out_stream:output2.dout[8]
dout[9] <= out_stream:output2.dout[9]
dout[10] <= out_stream:output2.dout[10]
dout[11] <= out_stream:output2.dout[11]
dout[12] <= out_stream:output2.dout[12]
dout[13] <= out_stream:output2.dout[13]
dout[14] <= out_stream:output2.dout[14]
dout[15] <= out_stream:output2.dout[15]
dout[16] <= out_stream:output2.dout[16]
dout[17] <= out_stream:output2.dout[17]
dout[18] <= out_stream:output2.dout[18]
dout[19] <= out_stream:output2.dout[19]
dout[20] <= out_stream:output2.dout[20]
dout[21] <= out_stream:output2.dout[21]
dout[22] <= out_stream:output2.dout[22]
dout[23] <= out_stream:output2.dout[23]
dout[24] <= out_stream:output2.dout[24]
dout[25] <= out_stream:output2.dout[25]
dout[26] <= out_stream:output2.dout[26]
dout[27] <= out_stream:output2.dout[27]
dout[28] <= out_stream:output2.dout[28]
dout[29] <= out_stream:output2.dout[29]
dout[30] <= out_stream:output2.dout[30]
dout[31] <= out_stream:output2.dout[31]
dout[32] <= out_stream:output2.dout[32]
dout[33] <= out_stream:output2.dout[33]
dout[34] <= out_stream:output2.dout[34]
dout[35] <= out_stream:output2.dout[35]
dout[36] <= out_stream:output2.dout[36]
dout[37] <= out_stream:output2.dout[37]
dout[38] <= out_stream:output2.dout[38]
dout[39] <= out_stream:output2.dout[39]
dout[40] <= out_stream:output2.dout[40]
dout[41] <= out_stream:output2.dout[41]
dout[42] <= out_stream:output2.dout[42]
dout[43] <= out_stream:output2.dout[43]
dout[44] <= out_stream:output2.dout[44]
dout[45] <= out_stream:output2.dout[45]
dout[46] <= out_stream:output2.dout[46]
dout[47] <= out_stream:output2.dout[47]
dout[48] <= out_stream:output2.dout[48]
dout[49] <= out_stream:output2.dout[49]
ast_sink_ready <= out_storing:entry2.ast_sink_ready
ast_sink_valid => out_storing:entry2.ast_sink_valid
ast_sink_sop => out_storing:entry2.ast_sink_sop
ast_sink_eop => out_storing:entry2.ast_sink_eop
ast_sink_data[0] => out_storing:entry2.ast_sink_data[0]
ast_sink_data[1] => out_storing:entry2.ast_sink_data[1]
ast_sink_data[2] => out_storing:entry2.ast_sink_data[2]
ast_sink_data[3] => out_storing:entry2.ast_sink_data[3]
ast_sink_data[4] => out_storing:entry2.ast_sink_data[4]
ast_sink_data[5] => out_storing:entry2.ast_sink_data[5]
ast_sink_data[6] => out_storing:entry2.ast_sink_data[6]
ast_sink_data[7] => out_storing:entry2.ast_sink_data[7]
ast_sink_data[8] => out_storing:entry2.ast_sink_data[8]
ast_sink_data[9] => out_storing:entry2.ast_sink_data[9]
ast_sink_data[10] => out_storing:entry2.ast_sink_data[10]
ast_sink_data[11] => out_storing:entry2.ast_sink_data[11]
ast_sink_data[12] => out_storing:entry2.ast_sink_data[12]
ast_sink_data[13] => out_storing:entry2.ast_sink_data[13]
ast_sink_data[14] => out_storing:entry2.ast_sink_data[14]
ast_sink_data[15] => out_storing:entry2.ast_sink_data[15]
ast_sink_data[16] => out_storing:entry2.ast_sink_data[16]
ast_sink_data[17] => out_storing:entry2.ast_sink_data[17]
ast_sink_data[18] => out_storing:entry2.ast_sink_data[18]
ast_sink_data[19] => out_storing:entry2.ast_sink_data[19]
ast_sink_data[20] => out_storing:entry2.ast_sink_data[20]
ast_sink_data[21] => out_storing:entry2.ast_sink_data[21]
ast_sink_data[22] => out_storing:entry2.ast_sink_data[22]
ast_sink_data[23] => out_storing:entry2.ast_sink_data[23]
ast_sink_data[24] => out_storing:entry2.ast_sink_data[24]
ast_sink_data[25] => out_storing:entry2.ast_sink_data[25]
ast_sink_data[26] => out_storing:entry2.ast_sink_data[26]
ast_sink_data[27] => out_storing:entry2.ast_sink_data[27]
ast_sink_data[28] => out_storing:entry2.ast_sink_data[28]
ast_sink_data[29] => out_storing:entry2.ast_sink_data[29]
ast_sink_data[30] => out_storing:entry2.ast_sink_data[30]
ast_sink_data[31] => out_storing:entry2.ast_sink_data[31]
ast_sink_data[32] => out_storing:entry2.ast_sink_data[32]
ast_sink_data[33] => out_storing:entry2.ast_sink_data[33]
ast_sink_data[34] => out_storing:entry2.ast_sink_data[34]
ast_sink_data[35] => out_storing:entry2.ast_sink_data[35]
ast_sink_data[36] => out_storing:entry2.ast_sink_data[36]
ast_sink_data[37] => out_storing:entry2.ast_sink_data[37]
ast_sink_data[38] => out_storing:entry2.ast_sink_data[38]
ast_sink_data[39] => out_storing:entry2.ast_sink_data[39]
ast_sink_data[40] => out_storing:entry2.ast_sink_data[40]
ast_sink_data[41] => out_storing:entry2.ast_sink_data[41]
ast_sink_data[42] => out_storing:entry2.ast_sink_data[42]
ast_sink_data[43] => out_storing:entry2.ast_sink_data[43]
ast_sink_data[44] => out_storing:entry2.ast_sink_data[44]
ast_sink_data[45] => out_storing:entry2.ast_sink_data[45]
ast_sink_data[46] => out_storing:entry2.ast_sink_data[46]
ast_sink_data[47] => out_storing:entry2.ast_sink_data[47]
ast_sink_data[48] => out_storing:entry2.ast_sink_data[48]
ast_sink_data[49] => out_storing:entry2.ast_sink_data[49]
ast_sink_channel[0] => out_storing:entry2.ast_sink_channel[0]
ast_sink_channel[1] => out_storing:entry2.ast_sink_channel[1]
ast_sink_channel[2] => out_storing:entry2.ast_sink_channel[2]
ast_sink_channel[3] => out_storing:entry2.ast_sink_channel[3]
ast_sink_channel[4] => out_storing:entry2.ast_sink_channel[4]
ast_sink_channel[5] => out_storing:entry2.ast_sink_channel[5]


|top_level|out_adapt:out_adapter|out_storing:entry2
clk_b => s_ready.CLK
clk_b => s_write.CLK
clk_b => s_data[0].CLK
clk_b => s_data[1].CLK
clk_b => s_data[2].CLK
clk_b => s_data[3].CLK
clk_b => s_data[4].CLK
clk_b => s_data[5].CLK
clk_b => s_data[6].CLK
clk_b => s_data[7].CLK
clk_b => s_data[8].CLK
clk_b => s_data[9].CLK
clk_b => s_data[10].CLK
clk_b => s_data[11].CLK
clk_b => s_data[12].CLK
clk_b => s_data[13].CLK
clk_b => s_data[14].CLK
clk_b => s_data[15].CLK
clk_b => s_data[16].CLK
clk_b => s_data[17].CLK
clk_b => s_data[18].CLK
clk_b => s_data[19].CLK
clk_b => s_data[20].CLK
clk_b => s_data[21].CLK
clk_b => s_data[22].CLK
clk_b => s_data[23].CLK
clk_b => s_data[24].CLK
clk_b => s_data[25].CLK
clk_b => s_data[26].CLK
clk_b => s_data[27].CLK
clk_b => s_data[28].CLK
clk_b => s_data[29].CLK
clk_b => s_data[30].CLK
clk_b => s_data[31].CLK
clk_b => s_data[32].CLK
clk_b => s_data[33].CLK
clk_b => s_data[34].CLK
clk_b => s_data[35].CLK
clk_b => s_data[36].CLK
clk_b => s_data[37].CLK
clk_b => s_data[38].CLK
clk_b => s_data[39].CLK
clk_b => s_data[40].CLK
clk_b => s_data[41].CLK
clk_b => s_data[42].CLK
clk_b => s_data[43].CLK
clk_b => s_data[44].CLK
clk_b => s_data[45].CLK
clk_b => s_data[46].CLK
clk_b => s_data[47].CLK
clk_b => s_data[48].CLK
clk_b => s_data[49].CLK
clk_b => state.CLK
enb => ~NO_FANOUT~
reset => s_ready.ACLR
reset => s_write.ACLR
reset => s_data[0].ACLR
reset => s_data[1].ACLR
reset => s_data[2].ACLR
reset => s_data[3].ACLR
reset => s_data[4].ACLR
reset => s_data[5].ACLR
reset => s_data[6].ACLR
reset => s_data[7].ACLR
reset => s_data[8].ACLR
reset => s_data[9].ACLR
reset => s_data[10].ACLR
reset => s_data[11].ACLR
reset => s_data[12].ACLR
reset => s_data[13].ACLR
reset => s_data[14].ACLR
reset => s_data[15].ACLR
reset => s_data[16].ACLR
reset => s_data[17].ACLR
reset => s_data[18].ACLR
reset => s_data[19].ACLR
reset => s_data[20].ACLR
reset => s_data[21].ACLR
reset => s_data[22].ACLR
reset => s_data[23].ACLR
reset => s_data[24].ACLR
reset => s_data[25].ACLR
reset => s_data[26].ACLR
reset => s_data[27].ACLR
reset => s_data[28].ACLR
reset => s_data[29].ACLR
reset => s_data[30].ACLR
reset => s_data[31].ACLR
reset => s_data[32].ACLR
reset => s_data[33].ACLR
reset => s_data[34].ACLR
reset => s_data[35].ACLR
reset => s_data[36].ACLR
reset => s_data[37].ACLR
reset => s_data[38].ACLR
reset => s_data[39].ACLR
reset => s_data[40].ACLR
reset => s_data[41].ACLR
reset => s_data[42].ACLR
reset => s_data[43].ACLR
reset => s_data[44].ACLR
reset => s_data[45].ACLR
reset => s_data[46].ACLR
reset => s_data[47].ACLR
reset => s_data[48].ACLR
reset => s_data[49].ACLR
reset => state.PRESET
data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
data[32] <= s_data[32].DB_MAX_OUTPUT_PORT_TYPE
data[33] <= s_data[33].DB_MAX_OUTPUT_PORT_TYPE
data[34] <= s_data[34].DB_MAX_OUTPUT_PORT_TYPE
data[35] <= s_data[35].DB_MAX_OUTPUT_PORT_TYPE
data[36] <= s_data[36].DB_MAX_OUTPUT_PORT_TYPE
data[37] <= s_data[37].DB_MAX_OUTPUT_PORT_TYPE
data[38] <= s_data[38].DB_MAX_OUTPUT_PORT_TYPE
data[39] <= s_data[39].DB_MAX_OUTPUT_PORT_TYPE
data[40] <= s_data[40].DB_MAX_OUTPUT_PORT_TYPE
data[41] <= s_data[41].DB_MAX_OUTPUT_PORT_TYPE
data[42] <= s_data[42].DB_MAX_OUTPUT_PORT_TYPE
data[43] <= s_data[43].DB_MAX_OUTPUT_PORT_TYPE
data[44] <= s_data[44].DB_MAX_OUTPUT_PORT_TYPE
data[45] <= s_data[45].DB_MAX_OUTPUT_PORT_TYPE
data[46] <= s_data[46].DB_MAX_OUTPUT_PORT_TYPE
data[47] <= s_data[47].DB_MAX_OUTPUT_PORT_TYPE
data[48] <= s_data[48].DB_MAX_OUTPUT_PORT_TYPE
data[49] <= s_data[49].DB_MAX_OUTPUT_PORT_TYPE
wrreq <= s_write.DB_MAX_OUTPUT_PORT_TYPE
wrfull => s_ready.OUTPUTSELECT
wrfull => state.DATAA
ast_sink_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
ast_sink_valid => MEF_storing.IN1
ast_sink_sop => ~NO_FANOUT~
ast_sink_eop => ~NO_FANOUT~
ast_sink_data[0] => s_data.DATAB
ast_sink_data[1] => s_data.DATAB
ast_sink_data[2] => s_data.DATAB
ast_sink_data[3] => s_data.DATAB
ast_sink_data[4] => s_data.DATAB
ast_sink_data[5] => s_data.DATAB
ast_sink_data[6] => s_data.DATAB
ast_sink_data[7] => s_data.DATAB
ast_sink_data[8] => s_data.DATAB
ast_sink_data[9] => s_data.DATAB
ast_sink_data[10] => s_data.DATAB
ast_sink_data[11] => s_data.DATAB
ast_sink_data[12] => s_data.DATAB
ast_sink_data[13] => s_data.DATAB
ast_sink_data[14] => s_data.DATAB
ast_sink_data[15] => s_data.DATAB
ast_sink_data[16] => s_data.DATAB
ast_sink_data[17] => s_data.DATAB
ast_sink_data[18] => s_data.DATAB
ast_sink_data[19] => s_data.DATAB
ast_sink_data[20] => s_data.DATAB
ast_sink_data[21] => s_data.DATAB
ast_sink_data[22] => s_data.DATAB
ast_sink_data[23] => s_data.DATAB
ast_sink_data[24] => s_data.DATAB
ast_sink_data[25] => s_data.DATAB
ast_sink_data[26] => s_data.DATAB
ast_sink_data[27] => s_data.DATAB
ast_sink_data[28] => s_data.DATAB
ast_sink_data[29] => s_data.DATAB
ast_sink_data[30] => s_data.DATAB
ast_sink_data[31] => s_data.DATAB
ast_sink_data[32] => s_data.DATAB
ast_sink_data[33] => s_data.DATAB
ast_sink_data[34] => s_data.DATAB
ast_sink_data[35] => s_data.DATAB
ast_sink_data[36] => s_data.DATAB
ast_sink_data[37] => s_data.DATAB
ast_sink_data[38] => s_data.DATAB
ast_sink_data[39] => s_data.DATAB
ast_sink_data[40] => s_data.DATAB
ast_sink_data[41] => s_data.DATAB
ast_sink_data[42] => s_data.DATAB
ast_sink_data[43] => s_data.DATAB
ast_sink_data[44] => s_data.DATAB
ast_sink_data[45] => s_data.DATAB
ast_sink_data[46] => s_data.DATAB
ast_sink_data[47] => s_data.DATAB
ast_sink_data[48] => s_data.DATAB
ast_sink_data[49] => s_data.DATAB
ast_sink_channel[0] => ~NO_FANOUT~
ast_sink_channel[1] => ~NO_FANOUT~
ast_sink_channel[2] => ~NO_FANOUT~
ast_sink_channel[3] => ~NO_FANOUT~
ast_sink_channel[4] => ~NO_FANOUT~
ast_sink_channel[5] => ~NO_FANOUT~


|top_level|out_adapt:out_adapter|fifo_out:fifo
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
data[8] => dcfifo:dcfifo_component.data[8]
data[9] => dcfifo:dcfifo_component.data[9]
data[10] => dcfifo:dcfifo_component.data[10]
data[11] => dcfifo:dcfifo_component.data[11]
data[12] => dcfifo:dcfifo_component.data[12]
data[13] => dcfifo:dcfifo_component.data[13]
data[14] => dcfifo:dcfifo_component.data[14]
data[15] => dcfifo:dcfifo_component.data[15]
data[16] => dcfifo:dcfifo_component.data[16]
data[17] => dcfifo:dcfifo_component.data[17]
data[18] => dcfifo:dcfifo_component.data[18]
data[19] => dcfifo:dcfifo_component.data[19]
data[20] => dcfifo:dcfifo_component.data[20]
data[21] => dcfifo:dcfifo_component.data[21]
data[22] => dcfifo:dcfifo_component.data[22]
data[23] => dcfifo:dcfifo_component.data[23]
data[24] => dcfifo:dcfifo_component.data[24]
data[25] => dcfifo:dcfifo_component.data[25]
data[26] => dcfifo:dcfifo_component.data[26]
data[27] => dcfifo:dcfifo_component.data[27]
data[28] => dcfifo:dcfifo_component.data[28]
data[29] => dcfifo:dcfifo_component.data[29]
data[30] => dcfifo:dcfifo_component.data[30]
data[31] => dcfifo:dcfifo_component.data[31]
data[32] => dcfifo:dcfifo_component.data[32]
data[33] => dcfifo:dcfifo_component.data[33]
data[34] => dcfifo:dcfifo_component.data[34]
data[35] => dcfifo:dcfifo_component.data[35]
data[36] => dcfifo:dcfifo_component.data[36]
data[37] => dcfifo:dcfifo_component.data[37]
data[38] => dcfifo:dcfifo_component.data[38]
data[39] => dcfifo:dcfifo_component.data[39]
data[40] => dcfifo:dcfifo_component.data[40]
data[41] => dcfifo:dcfifo_component.data[41]
data[42] => dcfifo:dcfifo_component.data[42]
data[43] => dcfifo:dcfifo_component.data[43]
data[44] => dcfifo:dcfifo_component.data[44]
data[45] => dcfifo:dcfifo_component.data[45]
data[46] => dcfifo:dcfifo_component.data[46]
data[47] => dcfifo:dcfifo_component.data[47]
data[48] => dcfifo:dcfifo_component.data[48]
data[49] => dcfifo:dcfifo_component.data[49]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
q[8] <= dcfifo:dcfifo_component.q[8]
q[9] <= dcfifo:dcfifo_component.q[9]
q[10] <= dcfifo:dcfifo_component.q[10]
q[11] <= dcfifo:dcfifo_component.q[11]
q[12] <= dcfifo:dcfifo_component.q[12]
q[13] <= dcfifo:dcfifo_component.q[13]
q[14] <= dcfifo:dcfifo_component.q[14]
q[15] <= dcfifo:dcfifo_component.q[15]
q[16] <= dcfifo:dcfifo_component.q[16]
q[17] <= dcfifo:dcfifo_component.q[17]
q[18] <= dcfifo:dcfifo_component.q[18]
q[19] <= dcfifo:dcfifo_component.q[19]
q[20] <= dcfifo:dcfifo_component.q[20]
q[21] <= dcfifo:dcfifo_component.q[21]
q[22] <= dcfifo:dcfifo_component.q[22]
q[23] <= dcfifo:dcfifo_component.q[23]
q[24] <= dcfifo:dcfifo_component.q[24]
q[25] <= dcfifo:dcfifo_component.q[25]
q[26] <= dcfifo:dcfifo_component.q[26]
q[27] <= dcfifo:dcfifo_component.q[27]
q[28] <= dcfifo:dcfifo_component.q[28]
q[29] <= dcfifo:dcfifo_component.q[29]
q[30] <= dcfifo:dcfifo_component.q[30]
q[31] <= dcfifo:dcfifo_component.q[31]
q[32] <= dcfifo:dcfifo_component.q[32]
q[33] <= dcfifo:dcfifo_component.q[33]
q[34] <= dcfifo:dcfifo_component.q[34]
q[35] <= dcfifo:dcfifo_component.q[35]
q[36] <= dcfifo:dcfifo_component.q[36]
q[37] <= dcfifo:dcfifo_component.q[37]
q[38] <= dcfifo:dcfifo_component.q[38]
q[39] <= dcfifo:dcfifo_component.q[39]
q[40] <= dcfifo:dcfifo_component.q[40]
q[41] <= dcfifo:dcfifo_component.q[41]
q[42] <= dcfifo:dcfifo_component.q[42]
q[43] <= dcfifo:dcfifo_component.q[43]
q[44] <= dcfifo:dcfifo_component.q[44]
q[45] <= dcfifo:dcfifo_component.q[45]
q[46] <= dcfifo:dcfifo_component.q[46]
q[47] <= dcfifo:dcfifo_component.q[47]
q[48] <= dcfifo:dcfifo_component.q[48]
q[49] <= dcfifo:dcfifo_component.q[49]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_bol1:auto_generated.data[0]
data[1] => dcfifo_bol1:auto_generated.data[1]
data[2] => dcfifo_bol1:auto_generated.data[2]
data[3] => dcfifo_bol1:auto_generated.data[3]
data[4] => dcfifo_bol1:auto_generated.data[4]
data[5] => dcfifo_bol1:auto_generated.data[5]
data[6] => dcfifo_bol1:auto_generated.data[6]
data[7] => dcfifo_bol1:auto_generated.data[7]
data[8] => dcfifo_bol1:auto_generated.data[8]
data[9] => dcfifo_bol1:auto_generated.data[9]
data[10] => dcfifo_bol1:auto_generated.data[10]
data[11] => dcfifo_bol1:auto_generated.data[11]
data[12] => dcfifo_bol1:auto_generated.data[12]
data[13] => dcfifo_bol1:auto_generated.data[13]
data[14] => dcfifo_bol1:auto_generated.data[14]
data[15] => dcfifo_bol1:auto_generated.data[15]
data[16] => dcfifo_bol1:auto_generated.data[16]
data[17] => dcfifo_bol1:auto_generated.data[17]
data[18] => dcfifo_bol1:auto_generated.data[18]
data[19] => dcfifo_bol1:auto_generated.data[19]
data[20] => dcfifo_bol1:auto_generated.data[20]
data[21] => dcfifo_bol1:auto_generated.data[21]
data[22] => dcfifo_bol1:auto_generated.data[22]
data[23] => dcfifo_bol1:auto_generated.data[23]
data[24] => dcfifo_bol1:auto_generated.data[24]
data[25] => dcfifo_bol1:auto_generated.data[25]
data[26] => dcfifo_bol1:auto_generated.data[26]
data[27] => dcfifo_bol1:auto_generated.data[27]
data[28] => dcfifo_bol1:auto_generated.data[28]
data[29] => dcfifo_bol1:auto_generated.data[29]
data[30] => dcfifo_bol1:auto_generated.data[30]
data[31] => dcfifo_bol1:auto_generated.data[31]
data[32] => dcfifo_bol1:auto_generated.data[32]
data[33] => dcfifo_bol1:auto_generated.data[33]
data[34] => dcfifo_bol1:auto_generated.data[34]
data[35] => dcfifo_bol1:auto_generated.data[35]
data[36] => dcfifo_bol1:auto_generated.data[36]
data[37] => dcfifo_bol1:auto_generated.data[37]
data[38] => dcfifo_bol1:auto_generated.data[38]
data[39] => dcfifo_bol1:auto_generated.data[39]
data[40] => dcfifo_bol1:auto_generated.data[40]
data[41] => dcfifo_bol1:auto_generated.data[41]
data[42] => dcfifo_bol1:auto_generated.data[42]
data[43] => dcfifo_bol1:auto_generated.data[43]
data[44] => dcfifo_bol1:auto_generated.data[44]
data[45] => dcfifo_bol1:auto_generated.data[45]
data[46] => dcfifo_bol1:auto_generated.data[46]
data[47] => dcfifo_bol1:auto_generated.data[47]
data[48] => dcfifo_bol1:auto_generated.data[48]
data[49] => dcfifo_bol1:auto_generated.data[49]
q[0] <= dcfifo_bol1:auto_generated.q[0]
q[1] <= dcfifo_bol1:auto_generated.q[1]
q[2] <= dcfifo_bol1:auto_generated.q[2]
q[3] <= dcfifo_bol1:auto_generated.q[3]
q[4] <= dcfifo_bol1:auto_generated.q[4]
q[5] <= dcfifo_bol1:auto_generated.q[5]
q[6] <= dcfifo_bol1:auto_generated.q[6]
q[7] <= dcfifo_bol1:auto_generated.q[7]
q[8] <= dcfifo_bol1:auto_generated.q[8]
q[9] <= dcfifo_bol1:auto_generated.q[9]
q[10] <= dcfifo_bol1:auto_generated.q[10]
q[11] <= dcfifo_bol1:auto_generated.q[11]
q[12] <= dcfifo_bol1:auto_generated.q[12]
q[13] <= dcfifo_bol1:auto_generated.q[13]
q[14] <= dcfifo_bol1:auto_generated.q[14]
q[15] <= dcfifo_bol1:auto_generated.q[15]
q[16] <= dcfifo_bol1:auto_generated.q[16]
q[17] <= dcfifo_bol1:auto_generated.q[17]
q[18] <= dcfifo_bol1:auto_generated.q[18]
q[19] <= dcfifo_bol1:auto_generated.q[19]
q[20] <= dcfifo_bol1:auto_generated.q[20]
q[21] <= dcfifo_bol1:auto_generated.q[21]
q[22] <= dcfifo_bol1:auto_generated.q[22]
q[23] <= dcfifo_bol1:auto_generated.q[23]
q[24] <= dcfifo_bol1:auto_generated.q[24]
q[25] <= dcfifo_bol1:auto_generated.q[25]
q[26] <= dcfifo_bol1:auto_generated.q[26]
q[27] <= dcfifo_bol1:auto_generated.q[27]
q[28] <= dcfifo_bol1:auto_generated.q[28]
q[29] <= dcfifo_bol1:auto_generated.q[29]
q[30] <= dcfifo_bol1:auto_generated.q[30]
q[31] <= dcfifo_bol1:auto_generated.q[31]
q[32] <= dcfifo_bol1:auto_generated.q[32]
q[33] <= dcfifo_bol1:auto_generated.q[33]
q[34] <= dcfifo_bol1:auto_generated.q[34]
q[35] <= dcfifo_bol1:auto_generated.q[35]
q[36] <= dcfifo_bol1:auto_generated.q[36]
q[37] <= dcfifo_bol1:auto_generated.q[37]
q[38] <= dcfifo_bol1:auto_generated.q[38]
q[39] <= dcfifo_bol1:auto_generated.q[39]
q[40] <= dcfifo_bol1:auto_generated.q[40]
q[41] <= dcfifo_bol1:auto_generated.q[41]
q[42] <= dcfifo_bol1:auto_generated.q[42]
q[43] <= dcfifo_bol1:auto_generated.q[43]
q[44] <= dcfifo_bol1:auto_generated.q[44]
q[45] <= dcfifo_bol1:auto_generated.q[45]
q[46] <= dcfifo_bol1:auto_generated.q[46]
q[47] <= dcfifo_bol1:auto_generated.q[47]
q[48] <= dcfifo_bol1:auto_generated.q[48]
q[49] <= dcfifo_bol1:auto_generated.q[49]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_bol1:auto_generated.rdclk
rdreq => dcfifo_bol1:auto_generated.rdreq
wrclk => dcfifo_bol1:auto_generated.wrclk
wrreq => dcfifo_bol1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_bol1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_bol1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated
data[0] => altsyncram_1la1:fifo_ram.data_a[0]
data[1] => altsyncram_1la1:fifo_ram.data_a[1]
data[2] => altsyncram_1la1:fifo_ram.data_a[2]
data[3] => altsyncram_1la1:fifo_ram.data_a[3]
data[4] => altsyncram_1la1:fifo_ram.data_a[4]
data[5] => altsyncram_1la1:fifo_ram.data_a[5]
data[6] => altsyncram_1la1:fifo_ram.data_a[6]
data[7] => altsyncram_1la1:fifo_ram.data_a[7]
data[8] => altsyncram_1la1:fifo_ram.data_a[8]
data[9] => altsyncram_1la1:fifo_ram.data_a[9]
data[10] => altsyncram_1la1:fifo_ram.data_a[10]
data[11] => altsyncram_1la1:fifo_ram.data_a[11]
data[12] => altsyncram_1la1:fifo_ram.data_a[12]
data[13] => altsyncram_1la1:fifo_ram.data_a[13]
data[14] => altsyncram_1la1:fifo_ram.data_a[14]
data[15] => altsyncram_1la1:fifo_ram.data_a[15]
data[16] => altsyncram_1la1:fifo_ram.data_a[16]
data[17] => altsyncram_1la1:fifo_ram.data_a[17]
data[18] => altsyncram_1la1:fifo_ram.data_a[18]
data[19] => altsyncram_1la1:fifo_ram.data_a[19]
data[20] => altsyncram_1la1:fifo_ram.data_a[20]
data[21] => altsyncram_1la1:fifo_ram.data_a[21]
data[22] => altsyncram_1la1:fifo_ram.data_a[22]
data[23] => altsyncram_1la1:fifo_ram.data_a[23]
data[24] => altsyncram_1la1:fifo_ram.data_a[24]
data[25] => altsyncram_1la1:fifo_ram.data_a[25]
data[26] => altsyncram_1la1:fifo_ram.data_a[26]
data[27] => altsyncram_1la1:fifo_ram.data_a[27]
data[28] => altsyncram_1la1:fifo_ram.data_a[28]
data[29] => altsyncram_1la1:fifo_ram.data_a[29]
data[30] => altsyncram_1la1:fifo_ram.data_a[30]
data[31] => altsyncram_1la1:fifo_ram.data_a[31]
data[32] => altsyncram_1la1:fifo_ram.data_a[32]
data[33] => altsyncram_1la1:fifo_ram.data_a[33]
data[34] => altsyncram_1la1:fifo_ram.data_a[34]
data[35] => altsyncram_1la1:fifo_ram.data_a[35]
data[36] => altsyncram_1la1:fifo_ram.data_a[36]
data[37] => altsyncram_1la1:fifo_ram.data_a[37]
data[38] => altsyncram_1la1:fifo_ram.data_a[38]
data[39] => altsyncram_1la1:fifo_ram.data_a[39]
data[40] => altsyncram_1la1:fifo_ram.data_a[40]
data[41] => altsyncram_1la1:fifo_ram.data_a[41]
data[42] => altsyncram_1la1:fifo_ram.data_a[42]
data[43] => altsyncram_1la1:fifo_ram.data_a[43]
data[44] => altsyncram_1la1:fifo_ram.data_a[44]
data[45] => altsyncram_1la1:fifo_ram.data_a[45]
data[46] => altsyncram_1la1:fifo_ram.data_a[46]
data[47] => altsyncram_1la1:fifo_ram.data_a[47]
data[48] => altsyncram_1la1:fifo_ram.data_a[48]
data[49] => altsyncram_1la1:fifo_ram.data_a[49]
q[0] <= altsyncram_1la1:fifo_ram.q_b[0]
q[1] <= altsyncram_1la1:fifo_ram.q_b[1]
q[2] <= altsyncram_1la1:fifo_ram.q_b[2]
q[3] <= altsyncram_1la1:fifo_ram.q_b[3]
q[4] <= altsyncram_1la1:fifo_ram.q_b[4]
q[5] <= altsyncram_1la1:fifo_ram.q_b[5]
q[6] <= altsyncram_1la1:fifo_ram.q_b[6]
q[7] <= altsyncram_1la1:fifo_ram.q_b[7]
q[8] <= altsyncram_1la1:fifo_ram.q_b[8]
q[9] <= altsyncram_1la1:fifo_ram.q_b[9]
q[10] <= altsyncram_1la1:fifo_ram.q_b[10]
q[11] <= altsyncram_1la1:fifo_ram.q_b[11]
q[12] <= altsyncram_1la1:fifo_ram.q_b[12]
q[13] <= altsyncram_1la1:fifo_ram.q_b[13]
q[14] <= altsyncram_1la1:fifo_ram.q_b[14]
q[15] <= altsyncram_1la1:fifo_ram.q_b[15]
q[16] <= altsyncram_1la1:fifo_ram.q_b[16]
q[17] <= altsyncram_1la1:fifo_ram.q_b[17]
q[18] <= altsyncram_1la1:fifo_ram.q_b[18]
q[19] <= altsyncram_1la1:fifo_ram.q_b[19]
q[20] <= altsyncram_1la1:fifo_ram.q_b[20]
q[21] <= altsyncram_1la1:fifo_ram.q_b[21]
q[22] <= altsyncram_1la1:fifo_ram.q_b[22]
q[23] <= altsyncram_1la1:fifo_ram.q_b[23]
q[24] <= altsyncram_1la1:fifo_ram.q_b[24]
q[25] <= altsyncram_1la1:fifo_ram.q_b[25]
q[26] <= altsyncram_1la1:fifo_ram.q_b[26]
q[27] <= altsyncram_1la1:fifo_ram.q_b[27]
q[28] <= altsyncram_1la1:fifo_ram.q_b[28]
q[29] <= altsyncram_1la1:fifo_ram.q_b[29]
q[30] <= altsyncram_1la1:fifo_ram.q_b[30]
q[31] <= altsyncram_1la1:fifo_ram.q_b[31]
q[32] <= altsyncram_1la1:fifo_ram.q_b[32]
q[33] <= altsyncram_1la1:fifo_ram.q_b[33]
q[34] <= altsyncram_1la1:fifo_ram.q_b[34]
q[35] <= altsyncram_1la1:fifo_ram.q_b[35]
q[36] <= altsyncram_1la1:fifo_ram.q_b[36]
q[37] <= altsyncram_1la1:fifo_ram.q_b[37]
q[38] <= altsyncram_1la1:fifo_ram.q_b[38]
q[39] <= altsyncram_1la1:fifo_ram.q_b[39]
q[40] <= altsyncram_1la1:fifo_ram.q_b[40]
q[41] <= altsyncram_1la1:fifo_ram.q_b[41]
q[42] <= altsyncram_1la1:fifo_ram.q_b[42]
q[43] <= altsyncram_1la1:fifo_ram.q_b[43]
q[44] <= altsyncram_1la1:fifo_ram.q_b[44]
q[45] <= altsyncram_1la1:fifo_ram.q_b[45]
q[46] <= altsyncram_1la1:fifo_ram.q_b[46]
q[47] <= altsyncram_1la1:fifo_ram.q_b[47]
q[48] <= altsyncram_1la1:fifo_ram.q_b[48]
q[49] <= altsyncram_1la1:fifo_ram.q_b[49]
rdclk => a_graycounter_mh6:rdptr_g1p.clock
rdclk => altsyncram_1la1:fifo_ram.clock1
rdclk => alt_synch_pipe_sal:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_ivb:wrptr_g1p.clock
wrclk => altsyncram_1la1:fifo_ram.clock0
wrclk => alt_synch_pipe_tal:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_graycounter_mh6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|a_graycounter_ivb:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|altsyncram_1la1:fifo_ram
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[0] => ram_block5a36.PORTAADDR
address_a[0] => ram_block5a37.PORTAADDR
address_a[0] => ram_block5a38.PORTAADDR
address_a[0] => ram_block5a39.PORTAADDR
address_a[0] => ram_block5a40.PORTAADDR
address_a[0] => ram_block5a41.PORTAADDR
address_a[0] => ram_block5a42.PORTAADDR
address_a[0] => ram_block5a43.PORTAADDR
address_a[0] => ram_block5a44.PORTAADDR
address_a[0] => ram_block5a45.PORTAADDR
address_a[0] => ram_block5a46.PORTAADDR
address_a[0] => ram_block5a47.PORTAADDR
address_a[0] => ram_block5a48.PORTAADDR
address_a[0] => ram_block5a49.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[1] => ram_block5a36.PORTAADDR1
address_a[1] => ram_block5a37.PORTAADDR1
address_a[1] => ram_block5a38.PORTAADDR1
address_a[1] => ram_block5a39.PORTAADDR1
address_a[1] => ram_block5a40.PORTAADDR1
address_a[1] => ram_block5a41.PORTAADDR1
address_a[1] => ram_block5a42.PORTAADDR1
address_a[1] => ram_block5a43.PORTAADDR1
address_a[1] => ram_block5a44.PORTAADDR1
address_a[1] => ram_block5a45.PORTAADDR1
address_a[1] => ram_block5a46.PORTAADDR1
address_a[1] => ram_block5a47.PORTAADDR1
address_a[1] => ram_block5a48.PORTAADDR1
address_a[1] => ram_block5a49.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[2] => ram_block5a36.PORTAADDR2
address_a[2] => ram_block5a37.PORTAADDR2
address_a[2] => ram_block5a38.PORTAADDR2
address_a[2] => ram_block5a39.PORTAADDR2
address_a[2] => ram_block5a40.PORTAADDR2
address_a[2] => ram_block5a41.PORTAADDR2
address_a[2] => ram_block5a42.PORTAADDR2
address_a[2] => ram_block5a43.PORTAADDR2
address_a[2] => ram_block5a44.PORTAADDR2
address_a[2] => ram_block5a45.PORTAADDR2
address_a[2] => ram_block5a46.PORTAADDR2
address_a[2] => ram_block5a47.PORTAADDR2
address_a[2] => ram_block5a48.PORTAADDR2
address_a[2] => ram_block5a49.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[3] => ram_block5a36.PORTAADDR3
address_a[3] => ram_block5a37.PORTAADDR3
address_a[3] => ram_block5a38.PORTAADDR3
address_a[3] => ram_block5a39.PORTAADDR3
address_a[3] => ram_block5a40.PORTAADDR3
address_a[3] => ram_block5a41.PORTAADDR3
address_a[3] => ram_block5a42.PORTAADDR3
address_a[3] => ram_block5a43.PORTAADDR3
address_a[3] => ram_block5a44.PORTAADDR3
address_a[3] => ram_block5a45.PORTAADDR3
address_a[3] => ram_block5a46.PORTAADDR3
address_a[3] => ram_block5a47.PORTAADDR3
address_a[3] => ram_block5a48.PORTAADDR3
address_a[3] => ram_block5a49.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_a[4] => ram_block5a36.PORTAADDR4
address_a[4] => ram_block5a37.PORTAADDR4
address_a[4] => ram_block5a38.PORTAADDR4
address_a[4] => ram_block5a39.PORTAADDR4
address_a[4] => ram_block5a40.PORTAADDR4
address_a[4] => ram_block5a41.PORTAADDR4
address_a[4] => ram_block5a42.PORTAADDR4
address_a[4] => ram_block5a43.PORTAADDR4
address_a[4] => ram_block5a44.PORTAADDR4
address_a[4] => ram_block5a45.PORTAADDR4
address_a[4] => ram_block5a46.PORTAADDR4
address_a[4] => ram_block5a47.PORTAADDR4
address_a[4] => ram_block5a48.PORTAADDR4
address_a[4] => ram_block5a49.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[5] => ram_block5a24.PORTAADDR5
address_a[5] => ram_block5a25.PORTAADDR5
address_a[5] => ram_block5a26.PORTAADDR5
address_a[5] => ram_block5a27.PORTAADDR5
address_a[5] => ram_block5a28.PORTAADDR5
address_a[5] => ram_block5a29.PORTAADDR5
address_a[5] => ram_block5a30.PORTAADDR5
address_a[5] => ram_block5a31.PORTAADDR5
address_a[5] => ram_block5a32.PORTAADDR5
address_a[5] => ram_block5a33.PORTAADDR5
address_a[5] => ram_block5a34.PORTAADDR5
address_a[5] => ram_block5a35.PORTAADDR5
address_a[5] => ram_block5a36.PORTAADDR5
address_a[5] => ram_block5a37.PORTAADDR5
address_a[5] => ram_block5a38.PORTAADDR5
address_a[5] => ram_block5a39.PORTAADDR5
address_a[5] => ram_block5a40.PORTAADDR5
address_a[5] => ram_block5a41.PORTAADDR5
address_a[5] => ram_block5a42.PORTAADDR5
address_a[5] => ram_block5a43.PORTAADDR5
address_a[5] => ram_block5a44.PORTAADDR5
address_a[5] => ram_block5a45.PORTAADDR5
address_a[5] => ram_block5a46.PORTAADDR5
address_a[5] => ram_block5a47.PORTAADDR5
address_a[5] => ram_block5a48.PORTAADDR5
address_a[5] => ram_block5a49.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[6] => ram_block5a24.PORTAADDR6
address_a[6] => ram_block5a25.PORTAADDR6
address_a[6] => ram_block5a26.PORTAADDR6
address_a[6] => ram_block5a27.PORTAADDR6
address_a[6] => ram_block5a28.PORTAADDR6
address_a[6] => ram_block5a29.PORTAADDR6
address_a[6] => ram_block5a30.PORTAADDR6
address_a[6] => ram_block5a31.PORTAADDR6
address_a[6] => ram_block5a32.PORTAADDR6
address_a[6] => ram_block5a33.PORTAADDR6
address_a[6] => ram_block5a34.PORTAADDR6
address_a[6] => ram_block5a35.PORTAADDR6
address_a[6] => ram_block5a36.PORTAADDR6
address_a[6] => ram_block5a37.PORTAADDR6
address_a[6] => ram_block5a38.PORTAADDR6
address_a[6] => ram_block5a39.PORTAADDR6
address_a[6] => ram_block5a40.PORTAADDR6
address_a[6] => ram_block5a41.PORTAADDR6
address_a[6] => ram_block5a42.PORTAADDR6
address_a[6] => ram_block5a43.PORTAADDR6
address_a[6] => ram_block5a44.PORTAADDR6
address_a[6] => ram_block5a45.PORTAADDR6
address_a[6] => ram_block5a46.PORTAADDR6
address_a[6] => ram_block5a47.PORTAADDR6
address_a[6] => ram_block5a48.PORTAADDR6
address_a[6] => ram_block5a49.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[7] => ram_block5a24.PORTAADDR7
address_a[7] => ram_block5a25.PORTAADDR7
address_a[7] => ram_block5a26.PORTAADDR7
address_a[7] => ram_block5a27.PORTAADDR7
address_a[7] => ram_block5a28.PORTAADDR7
address_a[7] => ram_block5a29.PORTAADDR7
address_a[7] => ram_block5a30.PORTAADDR7
address_a[7] => ram_block5a31.PORTAADDR7
address_a[7] => ram_block5a32.PORTAADDR7
address_a[7] => ram_block5a33.PORTAADDR7
address_a[7] => ram_block5a34.PORTAADDR7
address_a[7] => ram_block5a35.PORTAADDR7
address_a[7] => ram_block5a36.PORTAADDR7
address_a[7] => ram_block5a37.PORTAADDR7
address_a[7] => ram_block5a38.PORTAADDR7
address_a[7] => ram_block5a39.PORTAADDR7
address_a[7] => ram_block5a40.PORTAADDR7
address_a[7] => ram_block5a41.PORTAADDR7
address_a[7] => ram_block5a42.PORTAADDR7
address_a[7] => ram_block5a43.PORTAADDR7
address_a[7] => ram_block5a44.PORTAADDR7
address_a[7] => ram_block5a45.PORTAADDR7
address_a[7] => ram_block5a46.PORTAADDR7
address_a[7] => ram_block5a47.PORTAADDR7
address_a[7] => ram_block5a48.PORTAADDR7
address_a[7] => ram_block5a49.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[8] => ram_block5a24.PORTAADDR8
address_a[8] => ram_block5a25.PORTAADDR8
address_a[8] => ram_block5a26.PORTAADDR8
address_a[8] => ram_block5a27.PORTAADDR8
address_a[8] => ram_block5a28.PORTAADDR8
address_a[8] => ram_block5a29.PORTAADDR8
address_a[8] => ram_block5a30.PORTAADDR8
address_a[8] => ram_block5a31.PORTAADDR8
address_a[8] => ram_block5a32.PORTAADDR8
address_a[8] => ram_block5a33.PORTAADDR8
address_a[8] => ram_block5a34.PORTAADDR8
address_a[8] => ram_block5a35.PORTAADDR8
address_a[8] => ram_block5a36.PORTAADDR8
address_a[8] => ram_block5a37.PORTAADDR8
address_a[8] => ram_block5a38.PORTAADDR8
address_a[8] => ram_block5a39.PORTAADDR8
address_a[8] => ram_block5a40.PORTAADDR8
address_a[8] => ram_block5a41.PORTAADDR8
address_a[8] => ram_block5a42.PORTAADDR8
address_a[8] => ram_block5a43.PORTAADDR8
address_a[8] => ram_block5a44.PORTAADDR8
address_a[8] => ram_block5a45.PORTAADDR8
address_a[8] => ram_block5a46.PORTAADDR8
address_a[8] => ram_block5a47.PORTAADDR8
address_a[8] => ram_block5a48.PORTAADDR8
address_a[8] => ram_block5a49.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_a[9] => ram_block5a24.PORTAADDR9
address_a[9] => ram_block5a25.PORTAADDR9
address_a[9] => ram_block5a26.PORTAADDR9
address_a[9] => ram_block5a27.PORTAADDR9
address_a[9] => ram_block5a28.PORTAADDR9
address_a[9] => ram_block5a29.PORTAADDR9
address_a[9] => ram_block5a30.PORTAADDR9
address_a[9] => ram_block5a31.PORTAADDR9
address_a[9] => ram_block5a32.PORTAADDR9
address_a[9] => ram_block5a33.PORTAADDR9
address_a[9] => ram_block5a34.PORTAADDR9
address_a[9] => ram_block5a35.PORTAADDR9
address_a[9] => ram_block5a36.PORTAADDR9
address_a[9] => ram_block5a37.PORTAADDR9
address_a[9] => ram_block5a38.PORTAADDR9
address_a[9] => ram_block5a39.PORTAADDR9
address_a[9] => ram_block5a40.PORTAADDR9
address_a[9] => ram_block5a41.PORTAADDR9
address_a[9] => ram_block5a42.PORTAADDR9
address_a[9] => ram_block5a43.PORTAADDR9
address_a[9] => ram_block5a44.PORTAADDR9
address_a[9] => ram_block5a45.PORTAADDR9
address_a[9] => ram_block5a46.PORTAADDR9
address_a[9] => ram_block5a47.PORTAADDR9
address_a[9] => ram_block5a48.PORTAADDR9
address_a[9] => ram_block5a49.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[0] => ram_block5a36.PORTBADDR
address_b[0] => ram_block5a37.PORTBADDR
address_b[0] => ram_block5a38.PORTBADDR
address_b[0] => ram_block5a39.PORTBADDR
address_b[0] => ram_block5a40.PORTBADDR
address_b[0] => ram_block5a41.PORTBADDR
address_b[0] => ram_block5a42.PORTBADDR
address_b[0] => ram_block5a43.PORTBADDR
address_b[0] => ram_block5a44.PORTBADDR
address_b[0] => ram_block5a45.PORTBADDR
address_b[0] => ram_block5a46.PORTBADDR
address_b[0] => ram_block5a47.PORTBADDR
address_b[0] => ram_block5a48.PORTBADDR
address_b[0] => ram_block5a49.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[1] => ram_block5a36.PORTBADDR1
address_b[1] => ram_block5a37.PORTBADDR1
address_b[1] => ram_block5a38.PORTBADDR1
address_b[1] => ram_block5a39.PORTBADDR1
address_b[1] => ram_block5a40.PORTBADDR1
address_b[1] => ram_block5a41.PORTBADDR1
address_b[1] => ram_block5a42.PORTBADDR1
address_b[1] => ram_block5a43.PORTBADDR1
address_b[1] => ram_block5a44.PORTBADDR1
address_b[1] => ram_block5a45.PORTBADDR1
address_b[1] => ram_block5a46.PORTBADDR1
address_b[1] => ram_block5a47.PORTBADDR1
address_b[1] => ram_block5a48.PORTBADDR1
address_b[1] => ram_block5a49.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[2] => ram_block5a36.PORTBADDR2
address_b[2] => ram_block5a37.PORTBADDR2
address_b[2] => ram_block5a38.PORTBADDR2
address_b[2] => ram_block5a39.PORTBADDR2
address_b[2] => ram_block5a40.PORTBADDR2
address_b[2] => ram_block5a41.PORTBADDR2
address_b[2] => ram_block5a42.PORTBADDR2
address_b[2] => ram_block5a43.PORTBADDR2
address_b[2] => ram_block5a44.PORTBADDR2
address_b[2] => ram_block5a45.PORTBADDR2
address_b[2] => ram_block5a46.PORTBADDR2
address_b[2] => ram_block5a47.PORTBADDR2
address_b[2] => ram_block5a48.PORTBADDR2
address_b[2] => ram_block5a49.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[3] => ram_block5a36.PORTBADDR3
address_b[3] => ram_block5a37.PORTBADDR3
address_b[3] => ram_block5a38.PORTBADDR3
address_b[3] => ram_block5a39.PORTBADDR3
address_b[3] => ram_block5a40.PORTBADDR3
address_b[3] => ram_block5a41.PORTBADDR3
address_b[3] => ram_block5a42.PORTBADDR3
address_b[3] => ram_block5a43.PORTBADDR3
address_b[3] => ram_block5a44.PORTBADDR3
address_b[3] => ram_block5a45.PORTBADDR3
address_b[3] => ram_block5a46.PORTBADDR3
address_b[3] => ram_block5a47.PORTBADDR3
address_b[3] => ram_block5a48.PORTBADDR3
address_b[3] => ram_block5a49.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
address_b[4] => ram_block5a36.PORTBADDR4
address_b[4] => ram_block5a37.PORTBADDR4
address_b[4] => ram_block5a38.PORTBADDR4
address_b[4] => ram_block5a39.PORTBADDR4
address_b[4] => ram_block5a40.PORTBADDR4
address_b[4] => ram_block5a41.PORTBADDR4
address_b[4] => ram_block5a42.PORTBADDR4
address_b[4] => ram_block5a43.PORTBADDR4
address_b[4] => ram_block5a44.PORTBADDR4
address_b[4] => ram_block5a45.PORTBADDR4
address_b[4] => ram_block5a46.PORTBADDR4
address_b[4] => ram_block5a47.PORTBADDR4
address_b[4] => ram_block5a48.PORTBADDR4
address_b[4] => ram_block5a49.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[5] => ram_block5a24.PORTBADDR5
address_b[5] => ram_block5a25.PORTBADDR5
address_b[5] => ram_block5a26.PORTBADDR5
address_b[5] => ram_block5a27.PORTBADDR5
address_b[5] => ram_block5a28.PORTBADDR5
address_b[5] => ram_block5a29.PORTBADDR5
address_b[5] => ram_block5a30.PORTBADDR5
address_b[5] => ram_block5a31.PORTBADDR5
address_b[5] => ram_block5a32.PORTBADDR5
address_b[5] => ram_block5a33.PORTBADDR5
address_b[5] => ram_block5a34.PORTBADDR5
address_b[5] => ram_block5a35.PORTBADDR5
address_b[5] => ram_block5a36.PORTBADDR5
address_b[5] => ram_block5a37.PORTBADDR5
address_b[5] => ram_block5a38.PORTBADDR5
address_b[5] => ram_block5a39.PORTBADDR5
address_b[5] => ram_block5a40.PORTBADDR5
address_b[5] => ram_block5a41.PORTBADDR5
address_b[5] => ram_block5a42.PORTBADDR5
address_b[5] => ram_block5a43.PORTBADDR5
address_b[5] => ram_block5a44.PORTBADDR5
address_b[5] => ram_block5a45.PORTBADDR5
address_b[5] => ram_block5a46.PORTBADDR5
address_b[5] => ram_block5a47.PORTBADDR5
address_b[5] => ram_block5a48.PORTBADDR5
address_b[5] => ram_block5a49.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[6] => ram_block5a24.PORTBADDR6
address_b[6] => ram_block5a25.PORTBADDR6
address_b[6] => ram_block5a26.PORTBADDR6
address_b[6] => ram_block5a27.PORTBADDR6
address_b[6] => ram_block5a28.PORTBADDR6
address_b[6] => ram_block5a29.PORTBADDR6
address_b[6] => ram_block5a30.PORTBADDR6
address_b[6] => ram_block5a31.PORTBADDR6
address_b[6] => ram_block5a32.PORTBADDR6
address_b[6] => ram_block5a33.PORTBADDR6
address_b[6] => ram_block5a34.PORTBADDR6
address_b[6] => ram_block5a35.PORTBADDR6
address_b[6] => ram_block5a36.PORTBADDR6
address_b[6] => ram_block5a37.PORTBADDR6
address_b[6] => ram_block5a38.PORTBADDR6
address_b[6] => ram_block5a39.PORTBADDR6
address_b[6] => ram_block5a40.PORTBADDR6
address_b[6] => ram_block5a41.PORTBADDR6
address_b[6] => ram_block5a42.PORTBADDR6
address_b[6] => ram_block5a43.PORTBADDR6
address_b[6] => ram_block5a44.PORTBADDR6
address_b[6] => ram_block5a45.PORTBADDR6
address_b[6] => ram_block5a46.PORTBADDR6
address_b[6] => ram_block5a47.PORTBADDR6
address_b[6] => ram_block5a48.PORTBADDR6
address_b[6] => ram_block5a49.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[7] => ram_block5a24.PORTBADDR7
address_b[7] => ram_block5a25.PORTBADDR7
address_b[7] => ram_block5a26.PORTBADDR7
address_b[7] => ram_block5a27.PORTBADDR7
address_b[7] => ram_block5a28.PORTBADDR7
address_b[7] => ram_block5a29.PORTBADDR7
address_b[7] => ram_block5a30.PORTBADDR7
address_b[7] => ram_block5a31.PORTBADDR7
address_b[7] => ram_block5a32.PORTBADDR7
address_b[7] => ram_block5a33.PORTBADDR7
address_b[7] => ram_block5a34.PORTBADDR7
address_b[7] => ram_block5a35.PORTBADDR7
address_b[7] => ram_block5a36.PORTBADDR7
address_b[7] => ram_block5a37.PORTBADDR7
address_b[7] => ram_block5a38.PORTBADDR7
address_b[7] => ram_block5a39.PORTBADDR7
address_b[7] => ram_block5a40.PORTBADDR7
address_b[7] => ram_block5a41.PORTBADDR7
address_b[7] => ram_block5a42.PORTBADDR7
address_b[7] => ram_block5a43.PORTBADDR7
address_b[7] => ram_block5a44.PORTBADDR7
address_b[7] => ram_block5a45.PORTBADDR7
address_b[7] => ram_block5a46.PORTBADDR7
address_b[7] => ram_block5a47.PORTBADDR7
address_b[7] => ram_block5a48.PORTBADDR7
address_b[7] => ram_block5a49.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[8] => ram_block5a24.PORTBADDR8
address_b[8] => ram_block5a25.PORTBADDR8
address_b[8] => ram_block5a26.PORTBADDR8
address_b[8] => ram_block5a27.PORTBADDR8
address_b[8] => ram_block5a28.PORTBADDR8
address_b[8] => ram_block5a29.PORTBADDR8
address_b[8] => ram_block5a30.PORTBADDR8
address_b[8] => ram_block5a31.PORTBADDR8
address_b[8] => ram_block5a32.PORTBADDR8
address_b[8] => ram_block5a33.PORTBADDR8
address_b[8] => ram_block5a34.PORTBADDR8
address_b[8] => ram_block5a35.PORTBADDR8
address_b[8] => ram_block5a36.PORTBADDR8
address_b[8] => ram_block5a37.PORTBADDR8
address_b[8] => ram_block5a38.PORTBADDR8
address_b[8] => ram_block5a39.PORTBADDR8
address_b[8] => ram_block5a40.PORTBADDR8
address_b[8] => ram_block5a41.PORTBADDR8
address_b[8] => ram_block5a42.PORTBADDR8
address_b[8] => ram_block5a43.PORTBADDR8
address_b[8] => ram_block5a44.PORTBADDR8
address_b[8] => ram_block5a45.PORTBADDR8
address_b[8] => ram_block5a46.PORTBADDR8
address_b[8] => ram_block5a47.PORTBADDR8
address_b[8] => ram_block5a48.PORTBADDR8
address_b[8] => ram_block5a49.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
address_b[9] => ram_block5a24.PORTBADDR9
address_b[9] => ram_block5a25.PORTBADDR9
address_b[9] => ram_block5a26.PORTBADDR9
address_b[9] => ram_block5a27.PORTBADDR9
address_b[9] => ram_block5a28.PORTBADDR9
address_b[9] => ram_block5a29.PORTBADDR9
address_b[9] => ram_block5a30.PORTBADDR9
address_b[9] => ram_block5a31.PORTBADDR9
address_b[9] => ram_block5a32.PORTBADDR9
address_b[9] => ram_block5a33.PORTBADDR9
address_b[9] => ram_block5a34.PORTBADDR9
address_b[9] => ram_block5a35.PORTBADDR9
address_b[9] => ram_block5a36.PORTBADDR9
address_b[9] => ram_block5a37.PORTBADDR9
address_b[9] => ram_block5a38.PORTBADDR9
address_b[9] => ram_block5a39.PORTBADDR9
address_b[9] => ram_block5a40.PORTBADDR9
address_b[9] => ram_block5a41.PORTBADDR9
address_b[9] => ram_block5a42.PORTBADDR9
address_b[9] => ram_block5a43.PORTBADDR9
address_b[9] => ram_block5a44.PORTBADDR9
address_b[9] => ram_block5a45.PORTBADDR9
address_b[9] => ram_block5a46.PORTBADDR9
address_b[9] => ram_block5a47.PORTBADDR9
address_b[9] => ram_block5a48.PORTBADDR9
address_b[9] => ram_block5a49.PORTBADDR9
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
addressstall_b => ram_block5a36.PORTBADDRSTALL
addressstall_b => ram_block5a37.PORTBADDRSTALL
addressstall_b => ram_block5a38.PORTBADDRSTALL
addressstall_b => ram_block5a39.PORTBADDRSTALL
addressstall_b => ram_block5a40.PORTBADDRSTALL
addressstall_b => ram_block5a41.PORTBADDRSTALL
addressstall_b => ram_block5a42.PORTBADDRSTALL
addressstall_b => ram_block5a43.PORTBADDRSTALL
addressstall_b => ram_block5a44.PORTBADDRSTALL
addressstall_b => ram_block5a45.PORTBADDRSTALL
addressstall_b => ram_block5a46.PORTBADDRSTALL
addressstall_b => ram_block5a47.PORTBADDRSTALL
addressstall_b => ram_block5a48.PORTBADDRSTALL
addressstall_b => ram_block5a49.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock0 => ram_block5a36.CLK0
clock0 => ram_block5a37.CLK0
clock0 => ram_block5a38.CLK0
clock0 => ram_block5a39.CLK0
clock0 => ram_block5a40.CLK0
clock0 => ram_block5a41.CLK0
clock0 => ram_block5a42.CLK0
clock0 => ram_block5a43.CLK0
clock0 => ram_block5a44.CLK0
clock0 => ram_block5a45.CLK0
clock0 => ram_block5a46.CLK0
clock0 => ram_block5a47.CLK0
clock0 => ram_block5a48.CLK0
clock0 => ram_block5a49.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
clock1 => ram_block5a36.CLK1
clock1 => ram_block5a37.CLK1
clock1 => ram_block5a38.CLK1
clock1 => ram_block5a39.CLK1
clock1 => ram_block5a40.CLK1
clock1 => ram_block5a41.CLK1
clock1 => ram_block5a42.CLK1
clock1 => ram_block5a43.CLK1
clock1 => ram_block5a44.CLK1
clock1 => ram_block5a45.CLK1
clock1 => ram_block5a46.CLK1
clock1 => ram_block5a47.CLK1
clock1 => ram_block5a48.CLK1
clock1 => ram_block5a49.CLK1
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
clocken1 => ram_block5a28.ENA1
clocken1 => ram_block5a29.ENA1
clocken1 => ram_block5a30.ENA1
clocken1 => ram_block5a31.ENA1
clocken1 => ram_block5a32.ENA1
clocken1 => ram_block5a33.ENA1
clocken1 => ram_block5a34.ENA1
clocken1 => ram_block5a35.ENA1
clocken1 => ram_block5a36.ENA1
clocken1 => ram_block5a37.ENA1
clocken1 => ram_block5a38.ENA1
clocken1 => ram_block5a39.ENA1
clocken1 => ram_block5a40.ENA1
clocken1 => ram_block5a41.ENA1
clocken1 => ram_block5a42.ENA1
clocken1 => ram_block5a43.ENA1
clocken1 => ram_block5a44.ENA1
clocken1 => ram_block5a45.ENA1
clocken1 => ram_block5a46.ENA1
clocken1 => ram_block5a47.ENA1
clocken1 => ram_block5a48.ENA1
clocken1 => ram_block5a49.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
data_a[36] => ram_block5a36.PORTADATAIN
data_a[37] => ram_block5a37.PORTADATAIN
data_a[38] => ram_block5a38.PORTADATAIN
data_a[39] => ram_block5a39.PORTADATAIN
data_a[40] => ram_block5a40.PORTADATAIN
data_a[41] => ram_block5a41.PORTADATAIN
data_a[42] => ram_block5a42.PORTADATAIN
data_a[43] => ram_block5a43.PORTADATAIN
data_a[44] => ram_block5a44.PORTADATAIN
data_a[45] => ram_block5a45.PORTADATAIN
data_a[46] => ram_block5a46.PORTADATAIN
data_a[47] => ram_block5a47.PORTADATAIN
data_a[48] => ram_block5a48.PORTADATAIN
data_a[49] => ram_block5a49.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
q_b[36] <= ram_block5a36.PORTBDATAOUT
q_b[37] <= ram_block5a37.PORTBDATAOUT
q_b[38] <= ram_block5a38.PORTBDATAOUT
q_b[39] <= ram_block5a39.PORTBDATAOUT
q_b[40] <= ram_block5a40.PORTBDATAOUT
q_b[41] <= ram_block5a41.PORTBDATAOUT
q_b[42] <= ram_block5a42.PORTBDATAOUT
q_b[43] <= ram_block5a43.PORTBDATAOUT
q_b[44] <= ram_block5a44.PORTBDATAOUT
q_b[45] <= ram_block5a45.PORTBDATAOUT
q_b[46] <= ram_block5a46.PORTBDATAOUT
q_b[47] <= ram_block5a47.PORTBDATAOUT
q_b[48] <= ram_block5a48.PORTBDATAOUT
q_b[49] <= ram_block5a49.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a16.ENA0
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a17.ENA0
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a18.ENA0
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a19.ENA0
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a20.ENA0
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a21.ENA0
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a22.ENA0
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a23.ENA0
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a24.ENA0
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a25.ENA0
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a26.ENA0
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a27.ENA0
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a28.ENA0
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a29.ENA0
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a30.ENA0
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a31.ENA0
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a32.ENA0
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a33.ENA0
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a34.ENA0
wren_a => ram_block5a35.PORTAWE
wren_a => ram_block5a35.ENA0
wren_a => ram_block5a36.PORTAWE
wren_a => ram_block5a36.ENA0
wren_a => ram_block5a37.PORTAWE
wren_a => ram_block5a37.ENA0
wren_a => ram_block5a38.PORTAWE
wren_a => ram_block5a38.ENA0
wren_a => ram_block5a39.PORTAWE
wren_a => ram_block5a39.ENA0
wren_a => ram_block5a40.PORTAWE
wren_a => ram_block5a40.ENA0
wren_a => ram_block5a41.PORTAWE
wren_a => ram_block5a41.ENA0
wren_a => ram_block5a42.PORTAWE
wren_a => ram_block5a42.ENA0
wren_a => ram_block5a43.PORTAWE
wren_a => ram_block5a43.ENA0
wren_a => ram_block5a44.PORTAWE
wren_a => ram_block5a44.ENA0
wren_a => ram_block5a45.PORTAWE
wren_a => ram_block5a45.ENA0
wren_a => ram_block5a46.PORTAWE
wren_a => ram_block5a46.ENA0
wren_a => ram_block5a47.PORTAWE
wren_a => ram_block5a47.ENA0
wren_a => ram_block5a48.PORTAWE
wren_a => ram_block5a48.ENA0
wren_a => ram_block5a49.PORTAWE
wren_a => ram_block5a49.ENA0


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_sal:rs_dgwp
clock => dffpipe_d09:dffpipe6.clock
d[0] => dffpipe_d09:dffpipe6.d[0]
d[1] => dffpipe_d09:dffpipe6.d[1]
d[2] => dffpipe_d09:dffpipe6.d[2]
d[3] => dffpipe_d09:dffpipe6.d[3]
d[4] => dffpipe_d09:dffpipe6.d[4]
d[5] => dffpipe_d09:dffpipe6.d[5]
d[6] => dffpipe_d09:dffpipe6.d[6]
d[7] => dffpipe_d09:dffpipe6.d[7]
d[8] => dffpipe_d09:dffpipe6.d[8]
d[9] => dffpipe_d09:dffpipe6.d[9]
d[10] => dffpipe_d09:dffpipe6.d[10]
q[0] <= dffpipe_d09:dffpipe6.q[0]
q[1] <= dffpipe_d09:dffpipe6.q[1]
q[2] <= dffpipe_d09:dffpipe6.q[2]
q[3] <= dffpipe_d09:dffpipe6.q[3]
q[4] <= dffpipe_d09:dffpipe6.q[4]
q[5] <= dffpipe_d09:dffpipe6.q[5]
q[6] <= dffpipe_d09:dffpipe6.q[6]
q[7] <= dffpipe_d09:dffpipe6.q[7]
q[8] <= dffpipe_d09:dffpipe6.q[8]
q[9] <= dffpipe_d09:dffpipe6.q[9]
q[10] <= dffpipe_d09:dffpipe6.q[10]


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe6
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
d[9] => dffe7a[9].IN0
d[10] => dffe7a[10].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_tal:ws_dgrp
clock => dffpipe_e09:dffpipe9.clock
d[0] => dffpipe_e09:dffpipe9.d[0]
d[1] => dffpipe_e09:dffpipe9.d[1]
d[2] => dffpipe_e09:dffpipe9.d[2]
d[3] => dffpipe_e09:dffpipe9.d[3]
d[4] => dffpipe_e09:dffpipe9.d[4]
d[5] => dffpipe_e09:dffpipe9.d[5]
d[6] => dffpipe_e09:dffpipe9.d[6]
d[7] => dffpipe_e09:dffpipe9.d[7]
d[8] => dffpipe_e09:dffpipe9.d[8]
d[9] => dffpipe_e09:dffpipe9.d[9]
d[10] => dffpipe_e09:dffpipe9.d[10]
q[0] <= dffpipe_e09:dffpipe9.q[0]
q[1] <= dffpipe_e09:dffpipe9.q[1]
q[2] <= dffpipe_e09:dffpipe9.q[2]
q[3] <= dffpipe_e09:dffpipe9.q[3]
q[4] <= dffpipe_e09:dffpipe9.q[4]
q[5] <= dffpipe_e09:dffpipe9.q[5]
q[6] <= dffpipe_e09:dffpipe9.q[6]
q[7] <= dffpipe_e09:dffpipe9.q[7]
q[8] <= dffpipe_e09:dffpipe9.q[8]
q[9] <= dffpipe_e09:dffpipe9.q[9]
q[10] <= dffpipe_e09:dffpipe9.q[10]


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe9
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|out_adapt:out_adapter|fifo_out:fifo|dcfifo:dcfifo_component|dcfifo_bol1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|top_level|out_adapt:out_adapter|out_stream:output2
clk_a => ~NO_FANOUT~
enb => MEF_out.IN0
reset => s_read.OUTPUTSELECT
dout[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= s_data[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= s_data[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= s_data[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= s_data[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= s_data[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= s_data[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= s_data[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= s_data[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= s_data[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= s_data[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= s_data[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= s_data[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= s_data[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= s_data[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= s_data[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= s_data[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= s_data[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= s_data[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= s_data[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= s_data[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= s_data[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= s_data[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= s_data[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= s_data[31].DB_MAX_OUTPUT_PORT_TYPE
dout[32] <= s_data[32].DB_MAX_OUTPUT_PORT_TYPE
dout[33] <= s_data[33].DB_MAX_OUTPUT_PORT_TYPE
dout[34] <= s_data[34].DB_MAX_OUTPUT_PORT_TYPE
dout[35] <= s_data[35].DB_MAX_OUTPUT_PORT_TYPE
dout[36] <= s_data[36].DB_MAX_OUTPUT_PORT_TYPE
dout[37] <= s_data[37].DB_MAX_OUTPUT_PORT_TYPE
dout[38] <= s_data[38].DB_MAX_OUTPUT_PORT_TYPE
dout[39] <= s_data[39].DB_MAX_OUTPUT_PORT_TYPE
dout[40] <= s_data[40].DB_MAX_OUTPUT_PORT_TYPE
dout[41] <= s_data[41].DB_MAX_OUTPUT_PORT_TYPE
dout[42] <= s_data[42].DB_MAX_OUTPUT_PORT_TYPE
dout[43] <= s_data[43].DB_MAX_OUTPUT_PORT_TYPE
dout[44] <= s_data[44].DB_MAX_OUTPUT_PORT_TYPE
dout[45] <= s_data[45].DB_MAX_OUTPUT_PORT_TYPE
dout[46] <= s_data[46].DB_MAX_OUTPUT_PORT_TYPE
dout[47] <= s_data[47].DB_MAX_OUTPUT_PORT_TYPE
dout[48] <= s_data[48].DB_MAX_OUTPUT_PORT_TYPE
dout[49] <= s_data[49].DB_MAX_OUTPUT_PORT_TYPE
rdreq <= s_read.DB_MAX_OUTPUT_PORT_TYPE
q[0] => s_data[0].DATAIN
q[1] => s_data[1].DATAIN
q[2] => s_data[2].DATAIN
q[3] => s_data[3].DATAIN
q[4] => s_data[4].DATAIN
q[5] => s_data[5].DATAIN
q[6] => s_data[6].DATAIN
q[7] => s_data[7].DATAIN
q[8] => s_data[8].DATAIN
q[9] => s_data[9].DATAIN
q[10] => s_data[10].DATAIN
q[11] => s_data[11].DATAIN
q[12] => s_data[12].DATAIN
q[13] => s_data[13].DATAIN
q[14] => s_data[14].DATAIN
q[15] => s_data[15].DATAIN
q[16] => s_data[16].DATAIN
q[17] => s_data[17].DATAIN
q[18] => s_data[18].DATAIN
q[19] => s_data[19].DATAIN
q[20] => s_data[20].DATAIN
q[21] => s_data[21].DATAIN
q[22] => s_data[22].DATAIN
q[23] => s_data[23].DATAIN
q[24] => s_data[24].DATAIN
q[25] => s_data[25].DATAIN
q[26] => s_data[26].DATAIN
q[27] => s_data[27].DATAIN
q[28] => s_data[28].DATAIN
q[29] => s_data[29].DATAIN
q[30] => s_data[30].DATAIN
q[31] => s_data[31].DATAIN
q[32] => s_data[32].DATAIN
q[33] => s_data[33].DATAIN
q[34] => s_data[34].DATAIN
q[35] => s_data[35].DATAIN
q[36] => s_data[36].DATAIN
q[37] => s_data[37].DATAIN
q[38] => s_data[38].DATAIN
q[39] => s_data[39].DATAIN
q[40] => s_data[40].DATAIN
q[41] => s_data[41].DATAIN
q[42] => s_data[42].DATAIN
q[43] => s_data[43].DATAIN
q[44] => s_data[44].DATAIN
q[45] => s_data[45].DATAIN
q[46] => s_data[46].DATAIN
q[47] => s_data[47].DATAIN
q[48] => s_data[48].DATAIN
q[49] => s_data[49].DATAIN
wrfull => ~NO_FANOUT~
rdempty => MEF_out.IN1


|top_level|fir:fir_test
clk => fir_0002:fir_inst.clk
reset_n => fir_0002:fir_inst.reset_n
ast_sink_data[0] => fir_0002:fir_inst.ast_sink_data[0]
ast_sink_data[1] => fir_0002:fir_inst.ast_sink_data[1]
ast_sink_data[2] => fir_0002:fir_inst.ast_sink_data[2]
ast_sink_data[3] => fir_0002:fir_inst.ast_sink_data[3]
ast_sink_data[4] => fir_0002:fir_inst.ast_sink_data[4]
ast_sink_data[5] => fir_0002:fir_inst.ast_sink_data[5]
ast_sink_data[6] => fir_0002:fir_inst.ast_sink_data[6]
ast_sink_data[7] => fir_0002:fir_inst.ast_sink_data[7]
ast_sink_data[8] => fir_0002:fir_inst.ast_sink_data[8]
ast_sink_data[9] => fir_0002:fir_inst.ast_sink_data[9]
ast_sink_data[10] => fir_0002:fir_inst.ast_sink_data[10]
ast_sink_data[11] => fir_0002:fir_inst.ast_sink_data[11]
ast_sink_data[12] => fir_0002:fir_inst.ast_sink_data[12]
ast_sink_data[13] => fir_0002:fir_inst.ast_sink_data[13]
ast_sink_data[14] => fir_0002:fir_inst.ast_sink_data[14]
ast_sink_data[15] => fir_0002:fir_inst.ast_sink_data[15]
ast_sink_data[16] => fir_0002:fir_inst.ast_sink_data[16]
ast_sink_data[17] => fir_0002:fir_inst.ast_sink_data[17]
ast_sink_data[18] => fir_0002:fir_inst.ast_sink_data[18]
ast_sink_data[19] => fir_0002:fir_inst.ast_sink_data[19]
ast_sink_data[20] => fir_0002:fir_inst.ast_sink_data[20]
ast_sink_data[21] => fir_0002:fir_inst.ast_sink_data[21]
ast_sink_data[22] => fir_0002:fir_inst.ast_sink_data[22]
ast_sink_data[23] => fir_0002:fir_inst.ast_sink_data[23]
ast_sink_data[24] => fir_0002:fir_inst.ast_sink_data[24]
ast_sink_data[25] => fir_0002:fir_inst.ast_sink_data[25]
ast_sink_data[26] => fir_0002:fir_inst.ast_sink_data[26]
ast_sink_data[27] => fir_0002:fir_inst.ast_sink_data[27]
ast_sink_data[28] => fir_0002:fir_inst.ast_sink_data[28]
ast_sink_data[29] => fir_0002:fir_inst.ast_sink_data[29]
ast_sink_data[30] => fir_0002:fir_inst.ast_sink_data[30]
ast_sink_data[31] => fir_0002:fir_inst.ast_sink_data[31]
ast_sink_valid => fir_0002:fir_inst.ast_sink_valid
ast_sink_error[0] => fir_0002:fir_inst.ast_sink_error[0]
ast_sink_error[1] => fir_0002:fir_inst.ast_sink_error[1]
ast_sink_ready <= fir_0002:fir_inst.ast_sink_ready
ast_source_data[0] <= fir_0002:fir_inst.ast_source_data[0]
ast_source_data[1] <= fir_0002:fir_inst.ast_source_data[1]
ast_source_data[2] <= fir_0002:fir_inst.ast_source_data[2]
ast_source_data[3] <= fir_0002:fir_inst.ast_source_data[3]
ast_source_data[4] <= fir_0002:fir_inst.ast_source_data[4]
ast_source_data[5] <= fir_0002:fir_inst.ast_source_data[5]
ast_source_data[6] <= fir_0002:fir_inst.ast_source_data[6]
ast_source_data[7] <= fir_0002:fir_inst.ast_source_data[7]
ast_source_data[8] <= fir_0002:fir_inst.ast_source_data[8]
ast_source_data[9] <= fir_0002:fir_inst.ast_source_data[9]
ast_source_data[10] <= fir_0002:fir_inst.ast_source_data[10]
ast_source_data[11] <= fir_0002:fir_inst.ast_source_data[11]
ast_source_data[12] <= fir_0002:fir_inst.ast_source_data[12]
ast_source_data[13] <= fir_0002:fir_inst.ast_source_data[13]
ast_source_data[14] <= fir_0002:fir_inst.ast_source_data[14]
ast_source_data[15] <= fir_0002:fir_inst.ast_source_data[15]
ast_source_data[16] <= fir_0002:fir_inst.ast_source_data[16]
ast_source_data[17] <= fir_0002:fir_inst.ast_source_data[17]
ast_source_data[18] <= fir_0002:fir_inst.ast_source_data[18]
ast_source_data[19] <= fir_0002:fir_inst.ast_source_data[19]
ast_source_data[20] <= fir_0002:fir_inst.ast_source_data[20]
ast_source_data[21] <= fir_0002:fir_inst.ast_source_data[21]
ast_source_data[22] <= fir_0002:fir_inst.ast_source_data[22]
ast_source_data[23] <= fir_0002:fir_inst.ast_source_data[23]
ast_source_data[24] <= fir_0002:fir_inst.ast_source_data[24]
ast_source_data[25] <= fir_0002:fir_inst.ast_source_data[25]
ast_source_data[26] <= fir_0002:fir_inst.ast_source_data[26]
ast_source_data[27] <= fir_0002:fir_inst.ast_source_data[27]
ast_source_data[28] <= fir_0002:fir_inst.ast_source_data[28]
ast_source_data[29] <= fir_0002:fir_inst.ast_source_data[29]
ast_source_data[30] <= fir_0002:fir_inst.ast_source_data[30]
ast_source_data[31] <= fir_0002:fir_inst.ast_source_data[31]
ast_source_data[32] <= fir_0002:fir_inst.ast_source_data[32]
ast_source_data[33] <= fir_0002:fir_inst.ast_source_data[33]
ast_source_data[34] <= fir_0002:fir_inst.ast_source_data[34]
ast_source_data[35] <= fir_0002:fir_inst.ast_source_data[35]
ast_source_data[36] <= fir_0002:fir_inst.ast_source_data[36]
ast_source_data[37] <= fir_0002:fir_inst.ast_source_data[37]
ast_source_data[38] <= fir_0002:fir_inst.ast_source_data[38]
ast_source_data[39] <= fir_0002:fir_inst.ast_source_data[39]
ast_source_data[40] <= fir_0002:fir_inst.ast_source_data[40]
ast_source_data[41] <= fir_0002:fir_inst.ast_source_data[41]
ast_source_data[42] <= fir_0002:fir_inst.ast_source_data[42]
ast_source_data[43] <= fir_0002:fir_inst.ast_source_data[43]
ast_source_data[44] <= fir_0002:fir_inst.ast_source_data[44]
ast_source_data[45] <= fir_0002:fir_inst.ast_source_data[45]
ast_source_data[46] <= fir_0002:fir_inst.ast_source_data[46]
ast_source_data[47] <= fir_0002:fir_inst.ast_source_data[47]
ast_source_data[48] <= fir_0002:fir_inst.ast_source_data[48]
ast_source_data[49] <= fir_0002:fir_inst.ast_source_data[49]
ast_source_valid <= fir_0002:fir_inst.ast_source_valid
ast_source_error[0] <= fir_0002:fir_inst.ast_source_error[0]
ast_source_error[1] <= fir_0002:fir_inst.ast_source_error[1]
ast_source_ready => fir_0002:fir_inst.ast_source_ready


|top_level|fir:fir_test|fir_0002:fir_inst
clk => fir_0002_ast:fir_0002_ast_inst.clk
reset_n => fir_0002_ast:fir_0002_ast_inst.reset_n
ast_sink_data[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[15]
ast_sink_data[16] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[16]
ast_sink_data[17] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[17]
ast_sink_data[18] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[18]
ast_sink_data[19] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[19]
ast_sink_data[20] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[20]
ast_sink_data[21] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[21]
ast_sink_data[22] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[22]
ast_sink_data[23] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[23]
ast_sink_data[24] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[24]
ast_sink_data[25] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[25]
ast_sink_data[26] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[26]
ast_sink_data[27] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[27]
ast_sink_data[28] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[28]
ast_sink_data[29] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[29]
ast_sink_data[30] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[30]
ast_sink_data[31] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[31]
ast_sink_valid => fir_0002_ast:fir_0002_ast_inst.ast_sink_valid
ast_sink_ready <= fir_0002_ast:fir_0002_ast_inst.ast_sink_ready
ast_sink_error[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[25]
ast_source_data[26] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[26]
ast_source_data[27] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[27]
ast_source_data[28] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[28]
ast_source_data[29] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[29]
ast_source_data[30] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[30]
ast_source_data[31] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[31]
ast_source_data[32] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[32]
ast_source_data[33] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[33]
ast_source_data[34] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[34]
ast_source_data[35] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[35]
ast_source_data[36] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[36]
ast_source_data[37] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[37]
ast_source_data[38] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[38]
ast_source_data[39] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[39]
ast_source_data[40] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[40]
ast_source_data[41] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[41]
ast_source_data[42] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[42]
ast_source_data[43] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[43]
ast_source_data[44] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[44]
ast_source_data[45] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[45]
ast_source_data[46] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[46]
ast_source_data[47] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[47]
ast_source_data[48] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[48]
ast_source_data[49] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[49]
ast_source_valid <= fir_0002_ast:fir_0002_ast_inst.ast_source_valid
ast_source_ready => fir_0002_ast:fir_0002_ast_inst.ast_source_ready
ast_source_error[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[1]


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => fir_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[30]
ast_source_data[31] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[31]
ast_source_data[32] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[32]
ast_source_data[33] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[33]
ast_source_data[34] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[34]
ast_source_data[35] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[35]
ast_source_data[36] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[36]
ast_source_data[37] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[37]
ast_source_data[38] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[38]
ast_source_data[39] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[39]
ast_source_data[40] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[40]
ast_source_data[41] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[41]
ast_source_data[42] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[42]
ast_source_data[43] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[43]
ast_source_data[44] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[44]
ast_source_data[45] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[45]
ast_source_data[46] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[46]
ast_source_data[47] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[47]
ast_source_data[48] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[48]
ast_source_data[49] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[49]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_data[16] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[16]
ast_sink_data[17] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[17]
ast_sink_data[18] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[18]
ast_sink_data[19] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[19]
ast_sink_data[20] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[20]
ast_sink_data[21] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[21]
ast_sink_data[22] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[22]
ast_sink_data[23] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[23]
ast_sink_data[24] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[24]
ast_sink_data[25] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[25]
ast_sink_data[26] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[26]
ast_sink_data[27] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[27]
ast_sink_data[28] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[28]
ast_sink_data[29] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[29]
ast_sink_data[30] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[30]
ast_sink_data[31] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[31]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= at_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= at_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= at_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= at_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= at_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= at_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= at_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= at_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= at_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= at_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= at_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= at_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= at_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= at_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= at_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= at_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_data[16] => data[16].DATAIN
at_sink_data[17] => data[17].DATAIN
at_sink_data[18] => data[18].DATAIN
at_sink_data[19] => data[19].DATAIN
at_sink_data[20] => data[20].DATAIN
at_sink_data[21] => data[21].DATAIN
at_sink_data[22] => data[22].DATAIN
at_sink_data[23] => data[23].DATAIN
at_sink_data[24] => data[24].DATAIN
at_sink_data[25] => data[25].DATAIN
at_sink_data[26] => data[26].DATAIN
at_sink_data[27] => data[27].DATAIN
at_sink_data[28] => data[28].DATAIN
at_sink_data[29] => data[29].DATAIN
at_sink_data[30] => data[30].DATAIN
at_sink_data[31] => data[31].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => altera_avalon_sc_fifo:backpressure_support:scfifo.clk
reset_n => altera_avalon_sc_fifo:backpressure_support:scfifo.reset
data_in[0] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[0]
data_in[1] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[1]
data_in[2] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[2]
data_in[3] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[3]
data_in[4] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[4]
data_in[5] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[5]
data_in[6] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[6]
data_in[7] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[7]
data_in[8] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[8]
data_in[9] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[9]
data_in[10] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[10]
data_in[11] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[11]
data_in[12] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[12]
data_in[13] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[13]
data_in[14] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[14]
data_in[15] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[15]
data_in[16] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[16]
data_in[17] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[17]
data_in[18] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[18]
data_in[19] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[19]
data_in[20] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[20]
data_in[21] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[21]
data_in[22] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[22]
data_in[23] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[23]
data_in[24] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[24]
data_in[25] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[25]
data_in[26] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[26]
data_in[27] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[27]
data_in[28] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[28]
data_in[29] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[29]
data_in[30] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[30]
data_in[31] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[31]
data_in[32] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[32]
data_in[33] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[33]
data_in[34] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[34]
data_in[35] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[35]
data_in[36] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[36]
data_in[37] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[37]
data_in[38] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[38]
data_in[39] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[39]
data_in[40] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[40]
data_in[41] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[41]
data_in[42] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[42]
data_in[43] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[43]
data_in[44] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[44]
data_in[45] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[45]
data_in[46] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[46]
data_in[47] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[47]
data_in[48] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[48]
data_in[49] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_data[49]
data_count[0] => altera_avalon_sc_fifo:backpressure_support:scfifo.in_channel[0]
source_valid_ctrl => altera_avalon_sc_fifo:backpressure_support:scfifo.in_valid
source_stall <= at_source_ready.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => ~NO_FANOUT~
packet_error[1] => ~NO_FANOUT~
at_source_ready => altera_avalon_sc_fifo:backpressure_support:scfifo.out_ready
at_source_ready => source_stall.DATAIN
at_source_valid <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_valid
at_source_data[0] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[0]
at_source_data[1] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[1]
at_source_data[2] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[2]
at_source_data[3] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[3]
at_source_data[4] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[4]
at_source_data[5] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[5]
at_source_data[6] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[6]
at_source_data[7] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[7]
at_source_data[8] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[8]
at_source_data[9] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[9]
at_source_data[10] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[10]
at_source_data[11] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[11]
at_source_data[12] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[12]
at_source_data[13] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[13]
at_source_data[14] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[14]
at_source_data[15] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[15]
at_source_data[16] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[16]
at_source_data[17] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[17]
at_source_data[18] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[18]
at_source_data[19] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[19]
at_source_data[20] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[20]
at_source_data[21] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[21]
at_source_data[22] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[22]
at_source_data[23] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[23]
at_source_data[24] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[24]
at_source_data[25] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[25]
at_source_data[26] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[26]
at_source_data[27] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[27]
at_source_data[28] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[28]
at_source_data[29] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[29]
at_source_data[30] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[30]
at_source_data[31] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[31]
at_source_data[32] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[32]
at_source_data[33] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[33]
at_source_data[34] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[34]
at_source_data[35] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[35]
at_source_data[36] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[36]
at_source_data[37] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[37]
at_source_data[38] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[38]
at_source_data[39] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[39]
at_source_data[40] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[40]
at_source_data[41] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[41]
at_source_data[42] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[42]
at_source_data[43] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[43]
at_source_data[44] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[44]
at_source_data[45] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[45]
at_source_data[46] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[46]
at_source_data[47] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[47]
at_source_data[48] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[48]
at_source_data[49] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_data[49]
at_source_channel[0] <= <GND>
at_source_error[0] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_error[0]
at_source_error[1] <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_error[1]
at_source_sop <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_startofpacket
at_source_eop <= altera_avalon_sc_fifo:backpressure_support:scfifo.out_endofpacket


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|altera_avalon_sc_fifo:\backpressure_support:scfifo
clk => mem.we_a.CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[52].CLK
clk => mem.data_a[51].CLK
clk => mem.data_a[50].CLK
clk => mem.data_a[49].CLK
clk => mem.data_a[48].CLK
clk => mem.data_a[47].CLK
clk => mem.data_a[46].CLK
clk => mem.data_a[45].CLK
clk => mem.data_a[44].CLK
clk => mem.data_a[43].CLK
clk => mem.data_a[42].CLK
clk => mem.data_a[41].CLK
clk => mem.data_a[40].CLK
clk => mem.data_a[39].CLK
clk => mem.data_a[38].CLK
clk => mem.data_a[37].CLK
clk => mem.data_a[36].CLK
clk => mem.data_a[35].CLK
clk => mem.data_a[34].CLK
clk => mem.data_a[33].CLK
clk => mem.data_a[32].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_payload[8].CLK
clk => out_payload[9].CLK
clk => out_payload[10].CLK
clk => out_payload[11].CLK
clk => out_payload[12].CLK
clk => out_payload[13].CLK
clk => out_payload[14].CLK
clk => out_payload[15].CLK
clk => out_payload[16].CLK
clk => out_payload[17].CLK
clk => out_payload[18].CLK
clk => out_payload[19].CLK
clk => out_payload[20].CLK
clk => out_payload[21].CLK
clk => out_payload[22].CLK
clk => out_payload[23].CLK
clk => out_payload[24].CLK
clk => out_payload[25].CLK
clk => out_payload[26].CLK
clk => out_payload[27].CLK
clk => out_payload[28].CLK
clk => out_payload[29].CLK
clk => out_payload[30].CLK
clk => out_payload[31].CLK
clk => out_payload[32].CLK
clk => out_payload[33].CLK
clk => out_payload[34].CLK
clk => out_payload[35].CLK
clk => out_payload[36].CLK
clk => out_payload[37].CLK
clk => out_payload[38].CLK
clk => out_payload[39].CLK
clk => out_payload[40].CLK
clk => out_payload[41].CLK
clk => out_payload[42].CLK
clk => out_payload[43].CLK
clk => out_payload[44].CLK
clk => out_payload[45].CLK
clk => out_payload[46].CLK
clk => out_payload[47].CLK
clk => out_payload[48].CLK
clk => out_payload[49].CLK
clk => out_payload[50].CLK
clk => out_payload[51].CLK
clk => out_payload[52].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => internal_out_payload[8].CLK
clk => internal_out_payload[9].CLK
clk => internal_out_payload[10].CLK
clk => internal_out_payload[11].CLK
clk => internal_out_payload[12].CLK
clk => internal_out_payload[13].CLK
clk => internal_out_payload[14].CLK
clk => internal_out_payload[15].CLK
clk => internal_out_payload[16].CLK
clk => internal_out_payload[17].CLK
clk => internal_out_payload[18].CLK
clk => internal_out_payload[19].CLK
clk => internal_out_payload[20].CLK
clk => internal_out_payload[21].CLK
clk => internal_out_payload[22].CLK
clk => internal_out_payload[23].CLK
clk => internal_out_payload[24].CLK
clk => internal_out_payload[25].CLK
clk => internal_out_payload[26].CLK
clk => internal_out_payload[27].CLK
clk => internal_out_payload[28].CLK
clk => internal_out_payload[29].CLK
clk => internal_out_payload[30].CLK
clk => internal_out_payload[31].CLK
clk => internal_out_payload[32].CLK
clk => internal_out_payload[33].CLK
clk => internal_out_payload[34].CLK
clk => internal_out_payload[35].CLK
clk => internal_out_payload[36].CLK
clk => internal_out_payload[37].CLK
clk => internal_out_payload[38].CLK
clk => internal_out_payload[39].CLK
clk => internal_out_payload[40].CLK
clk => internal_out_payload[41].CLK
clk => internal_out_payload[42].CLK
clk => internal_out_payload[43].CLK
clk => internal_out_payload[44].CLK
clk => internal_out_payload[45].CLK
clk => internal_out_payload[46].CLK
clk => internal_out_payload[47].CLK
clk => internal_out_payload[48].CLK
clk => internal_out_payload[49].CLK
clk => internal_out_payload[50].CLK
clk => internal_out_payload[51].CLK
clk => internal_out_payload[52].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_payload[8].ACLR
reset => out_payload[9].ACLR
reset => out_payload[10].ACLR
reset => out_payload[11].ACLR
reset => out_payload[12].ACLR
reset => out_payload[13].ACLR
reset => out_payload[14].ACLR
reset => out_payload[15].ACLR
reset => out_payload[16].ACLR
reset => out_payload[17].ACLR
reset => out_payload[18].ACLR
reset => out_payload[19].ACLR
reset => out_payload[20].ACLR
reset => out_payload[21].ACLR
reset => out_payload[22].ACLR
reset => out_payload[23].ACLR
reset => out_payload[24].ACLR
reset => out_payload[25].ACLR
reset => out_payload[26].ACLR
reset => out_payload[27].ACLR
reset => out_payload[28].ACLR
reset => out_payload[29].ACLR
reset => out_payload[30].ACLR
reset => out_payload[31].ACLR
reset => out_payload[32].ACLR
reset => out_payload[33].ACLR
reset => out_payload[34].ACLR
reset => out_payload[35].ACLR
reset => out_payload[36].ACLR
reset => out_payload[37].ACLR
reset => out_payload[38].ACLR
reset => out_payload[39].ACLR
reset => out_payload[40].ACLR
reset => out_payload[41].ACLR
reset => out_payload[42].ACLR
reset => out_payload[43].ACLR
reset => out_payload[44].ACLR
reset => out_payload[45].ACLR
reset => out_payload[46].ACLR
reset => out_payload[47].ACLR
reset => out_payload[48].ACLR
reset => out_payload[49].ACLR
reset => out_payload[50].ACLR
reset => out_payload[51].ACLR
reset => out_payload[52].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
in_data[0] => mem.data_a[3].DATAIN
in_data[0] => mem.DATAIN3
in_data[1] => mem.data_a[4].DATAIN
in_data[1] => mem.DATAIN4
in_data[2] => mem.data_a[5].DATAIN
in_data[2] => mem.DATAIN5
in_data[3] => mem.data_a[6].DATAIN
in_data[3] => mem.DATAIN6
in_data[4] => mem.data_a[7].DATAIN
in_data[4] => mem.DATAIN7
in_data[5] => mem.data_a[8].DATAIN
in_data[5] => mem.DATAIN8
in_data[6] => mem.data_a[9].DATAIN
in_data[6] => mem.DATAIN9
in_data[7] => mem.data_a[10].DATAIN
in_data[7] => mem.DATAIN10
in_data[8] => mem.data_a[11].DATAIN
in_data[8] => mem.DATAIN11
in_data[9] => mem.data_a[12].DATAIN
in_data[9] => mem.DATAIN12
in_data[10] => mem.data_a[13].DATAIN
in_data[10] => mem.DATAIN13
in_data[11] => mem.data_a[14].DATAIN
in_data[11] => mem.DATAIN14
in_data[12] => mem.data_a[15].DATAIN
in_data[12] => mem.DATAIN15
in_data[13] => mem.data_a[16].DATAIN
in_data[13] => mem.DATAIN16
in_data[14] => mem.data_a[17].DATAIN
in_data[14] => mem.DATAIN17
in_data[15] => mem.data_a[18].DATAIN
in_data[15] => mem.DATAIN18
in_data[16] => mem.data_a[19].DATAIN
in_data[16] => mem.DATAIN19
in_data[17] => mem.data_a[20].DATAIN
in_data[17] => mem.DATAIN20
in_data[18] => mem.data_a[21].DATAIN
in_data[18] => mem.DATAIN21
in_data[19] => mem.data_a[22].DATAIN
in_data[19] => mem.DATAIN22
in_data[20] => mem.data_a[23].DATAIN
in_data[20] => mem.DATAIN23
in_data[21] => mem.data_a[24].DATAIN
in_data[21] => mem.DATAIN24
in_data[22] => mem.data_a[25].DATAIN
in_data[22] => mem.DATAIN25
in_data[23] => mem.data_a[26].DATAIN
in_data[23] => mem.DATAIN26
in_data[24] => mem.data_a[27].DATAIN
in_data[24] => mem.DATAIN27
in_data[25] => mem.data_a[28].DATAIN
in_data[25] => mem.DATAIN28
in_data[26] => mem.data_a[29].DATAIN
in_data[26] => mem.DATAIN29
in_data[27] => mem.data_a[30].DATAIN
in_data[27] => mem.DATAIN30
in_data[28] => mem.data_a[31].DATAIN
in_data[28] => mem.DATAIN31
in_data[29] => mem.data_a[32].DATAIN
in_data[29] => mem.DATAIN32
in_data[30] => mem.data_a[33].DATAIN
in_data[30] => mem.DATAIN33
in_data[31] => mem.data_a[34].DATAIN
in_data[31] => mem.DATAIN34
in_data[32] => mem.data_a[35].DATAIN
in_data[32] => mem.DATAIN35
in_data[33] => mem.data_a[36].DATAIN
in_data[33] => mem.DATAIN36
in_data[34] => mem.data_a[37].DATAIN
in_data[34] => mem.DATAIN37
in_data[35] => mem.data_a[38].DATAIN
in_data[35] => mem.DATAIN38
in_data[36] => mem.data_a[39].DATAIN
in_data[36] => mem.DATAIN39
in_data[37] => mem.data_a[40].DATAIN
in_data[37] => mem.DATAIN40
in_data[38] => mem.data_a[41].DATAIN
in_data[38] => mem.DATAIN41
in_data[39] => mem.data_a[42].DATAIN
in_data[39] => mem.DATAIN42
in_data[40] => mem.data_a[43].DATAIN
in_data[40] => mem.DATAIN43
in_data[41] => mem.data_a[44].DATAIN
in_data[41] => mem.DATAIN44
in_data[42] => mem.data_a[45].DATAIN
in_data[42] => mem.DATAIN45
in_data[43] => mem.data_a[46].DATAIN
in_data[43] => mem.DATAIN46
in_data[44] => mem.data_a[47].DATAIN
in_data[44] => mem.DATAIN47
in_data[45] => mem.data_a[48].DATAIN
in_data[45] => mem.DATAIN48
in_data[46] => mem.data_a[49].DATAIN
in_data[46] => mem.DATAIN49
in_data[47] => mem.data_a[50].DATAIN
in_data[47] => mem.DATAIN50
in_data[48] => mem.data_a[51].DATAIN
in_data[48] => mem.DATAIN51
in_data[49] => mem.data_a[52].DATAIN
in_data[49] => mem.DATAIN52
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => mem.data_a[1].DATAIN
in_error[0] => out_empty[0].DATAIN
in_error[0] => mem.DATAIN1
in_error[1] => mem.data_a[2].DATAIN
in_error[1] => mem.DATAIN2
in_channel[0] => mem.data_a[0].DATAIN
in_channel[0] => mem.DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_payload[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_payload[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_payload[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_payload[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_payload[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_payload[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_payload[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_payload[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_payload[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_payload[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_payload[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_payload[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_payload[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_payload[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_payload[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_payload[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_payload[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_payload[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_payload[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_payload[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_payload[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_payload[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_payload[33].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_payload[34].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_payload[35].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_payload[36].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_payload[37].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_payload[38].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= out_payload[39].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= out_payload[40].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= out_payload[41].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= out_payload[42].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= out_payload[43].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= out_payload[44].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= out_payload[45].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= out_payload[46].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= out_payload[47].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= out_payload[48].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= out_payload[49].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= out_payload[50].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= out_payload[51].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= out_payload[52].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_error[1] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => input_valid_q[0].IN0
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[0]
xIn_0[1] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[1]
xIn_0[2] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[2]
xIn_0[3] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[3]
xIn_0[4] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[4]
xIn_0[5] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[5]
xIn_0[6] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[6]
xIn_0[7] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[7]
xIn_0[8] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[8]
xIn_0[9] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[9]
xIn_0[10] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[10]
xIn_0[11] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[11]
xIn_0[12] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[12]
xIn_0[13] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[13]
xIn_0[14] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[14]
xIn_0[15] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[15]
xIn_0[16] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[16]
xIn_0[17] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[17]
xIn_0[18] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[18]
xIn_0[19] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[19]
xIn_0[20] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[20]
xIn_0[21] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[21]
xIn_0[22] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[22]
xIn_0[23] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[23]
xIn_0[24] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[24]
xIn_0[25] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[25]
xIn_0[26] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[26]
xIn_0[27] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[27]
xIn_0[28] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[28]
xIn_0[29] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[29]
xIn_0[30] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[30]
xIn_0[31] => altera_syncram:d_xIn_0_13_mem_dmem.data_a[31]
enable_i[0] => input_valid_q[0].IN1
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[39] <= u0_m0_wo0_accum_o[39].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[40] <= u0_m0_wo0_accum_o[40].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[41] <= u0_m0_wo0_accum_o[41].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[42] <= u0_m0_wo0_accum_o[42].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[43] <= u0_m0_wo0_accum_o[43].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[44] <= u0_m0_wo0_accum_o[44].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[45] <= u0_m0_wo0_accum_o[45].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[46] <= u0_m0_wo0_accum_o[46].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[47] <= u0_m0_wo0_accum_o[47].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[48] <= u0_m0_wo0_accum_o[48].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[49] <= u0_m0_wo0_accum_o[49].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_accum_o[39].CLK
clk => u0_m0_wo0_accum_o[40].CLK
clk => u0_m0_wo0_accum_o[41].CLK
clk => u0_m0_wo0_accum_o[42].CLK
clk => u0_m0_wo0_accum_o[43].CLK
clk => u0_m0_wo0_accum_o[44].CLK
clk => u0_m0_wo0_accum_o[45].CLK
clk => u0_m0_wo0_accum_o[46].CLK
clk => u0_m0_wo0_accum_o[47].CLK
clk => u0_m0_wo0_accum_o[48].CLK
clk => u0_m0_wo0_accum_o[49].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[33].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[34].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[35].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[40].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[41].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[42].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[43].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[44].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][23].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][24].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][25].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][26].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][27].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][28].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][29].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][13].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][14].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][15].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][16].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][17].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][18].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][19].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][20].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][21].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][22].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][23].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][24].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][25].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][0].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][1].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][2].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][3].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][4].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][5].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][6].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][7].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][8].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][9].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][10].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][11].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][12].CLK
clk => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][13].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => d_xIn_0_13_wraddr_q[0].CLK
clk => d_xIn_0_13_rdcnt_i[0].CLK
clk => d_xIn_0_13_sticky_ena_q[0].CLK
clk => d_xIn_0_13_cmpReg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock0
clk => altera_syncram:d_xIn_0_13_mem_dmem.clock1
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay.clk
clk => dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay.clk
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_accum_o[39].ACLR
areset => u0_m0_wo0_accum_o[40].ACLR
areset => u0_m0_wo0_accum_o[41].ACLR
areset => u0_m0_wo0_accum_o[42].ACLR
areset => u0_m0_wo0_accum_o[43].ACLR
areset => u0_m0_wo0_accum_o[44].ACLR
areset => u0_m0_wo0_accum_o[45].ACLR
areset => u0_m0_wo0_accum_o[46].ACLR
areset => u0_m0_wo0_accum_o[47].ACLR
areset => u0_m0_wo0_accum_o[48].ACLR
areset => u0_m0_wo0_accum_o[49].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[33].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[34].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[35].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[40].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[41].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[42].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[43].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[44].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_s[0][29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_s[0][25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][13].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => d_xIn_0_13_wraddr_q[0].PRESET
areset => d_xIn_0_13_rdcnt_i[0].ACLR
areset => d_xIn_0_13_sticky_ena_q[0].ACLR
areset => d_xIn_0_13_cmpReg_q[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => altera_syncram:d_xIn_0_13_mem_dmem.aclr1
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay.aclr
areset => dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay.aclr


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
aclr0 => ~NO_FANOUT~
aclr1 => altera_syncram_f914:auto_generated.aclr1
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_f914:auto_generated.address_a[0]
address_b[0] => altera_syncram_f914:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_f914:auto_generated.clock0
clock1 => altera_syncram_f914:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altera_syncram_f914:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_f914:auto_generated.data_a[0]
data_a[1] => altera_syncram_f914:auto_generated.data_a[1]
data_a[2] => altera_syncram_f914:auto_generated.data_a[2]
data_a[3] => altera_syncram_f914:auto_generated.data_a[3]
data_a[4] => altera_syncram_f914:auto_generated.data_a[4]
data_a[5] => altera_syncram_f914:auto_generated.data_a[5]
data_a[6] => altera_syncram_f914:auto_generated.data_a[6]
data_a[7] => altera_syncram_f914:auto_generated.data_a[7]
data_a[8] => altera_syncram_f914:auto_generated.data_a[8]
data_a[9] => altera_syncram_f914:auto_generated.data_a[9]
data_a[10] => altera_syncram_f914:auto_generated.data_a[10]
data_a[11] => altera_syncram_f914:auto_generated.data_a[11]
data_a[12] => altera_syncram_f914:auto_generated.data_a[12]
data_a[13] => altera_syncram_f914:auto_generated.data_a[13]
data_a[14] => altera_syncram_f914:auto_generated.data_a[14]
data_a[15] => altera_syncram_f914:auto_generated.data_a[15]
data_a[16] => altera_syncram_f914:auto_generated.data_a[16]
data_a[17] => altera_syncram_f914:auto_generated.data_a[17]
data_a[18] => altera_syncram_f914:auto_generated.data_a[18]
data_a[19] => altera_syncram_f914:auto_generated.data_a[19]
data_a[20] => altera_syncram_f914:auto_generated.data_a[20]
data_a[21] => altera_syncram_f914:auto_generated.data_a[21]
data_a[22] => altera_syncram_f914:auto_generated.data_a[22]
data_a[23] => altera_syncram_f914:auto_generated.data_a[23]
data_a[24] => altera_syncram_f914:auto_generated.data_a[24]
data_a[25] => altera_syncram_f914:auto_generated.data_a[25]
data_a[26] => altera_syncram_f914:auto_generated.data_a[26]
data_a[27] => altera_syncram_f914:auto_generated.data_a[27]
data_a[28] => altera_syncram_f914:auto_generated.data_a[28]
data_a[29] => altera_syncram_f914:auto_generated.data_a[29]
data_a[30] => altera_syncram_f914:auto_generated.data_a[30]
data_a[31] => altera_syncram_f914:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_f914:auto_generated.q_b[0]
q_b[1] <= altera_syncram_f914:auto_generated.q_b[1]
q_b[2] <= altera_syncram_f914:auto_generated.q_b[2]
q_b[3] <= altera_syncram_f914:auto_generated.q_b[3]
q_b[4] <= altera_syncram_f914:auto_generated.q_b[4]
q_b[5] <= altera_syncram_f914:auto_generated.q_b[5]
q_b[6] <= altera_syncram_f914:auto_generated.q_b[6]
q_b[7] <= altera_syncram_f914:auto_generated.q_b[7]
q_b[8] <= altera_syncram_f914:auto_generated.q_b[8]
q_b[9] <= altera_syncram_f914:auto_generated.q_b[9]
q_b[10] <= altera_syncram_f914:auto_generated.q_b[10]
q_b[11] <= altera_syncram_f914:auto_generated.q_b[11]
q_b[12] <= altera_syncram_f914:auto_generated.q_b[12]
q_b[13] <= altera_syncram_f914:auto_generated.q_b[13]
q_b[14] <= altera_syncram_f914:auto_generated.q_b[14]
q_b[15] <= altera_syncram_f914:auto_generated.q_b[15]
q_b[16] <= altera_syncram_f914:auto_generated.q_b[16]
q_b[17] <= altera_syncram_f914:auto_generated.q_b[17]
q_b[18] <= altera_syncram_f914:auto_generated.q_b[18]
q_b[19] <= altera_syncram_f914:auto_generated.q_b[19]
q_b[20] <= altera_syncram_f914:auto_generated.q_b[20]
q_b[21] <= altera_syncram_f914:auto_generated.q_b[21]
q_b[22] <= altera_syncram_f914:auto_generated.q_b[22]
q_b[23] <= altera_syncram_f914:auto_generated.q_b[23]
q_b[24] <= altera_syncram_f914:auto_generated.q_b[24]
q_b[25] <= altera_syncram_f914:auto_generated.q_b[25]
q_b[26] <= altera_syncram_f914:auto_generated.q_b[26]
q_b[27] <= altera_syncram_f914:auto_generated.q_b[27]
q_b[28] <= altera_syncram_f914:auto_generated.q_b[28]
q_b[29] <= altera_syncram_f914:auto_generated.q_b[29]
q_b[30] <= altera_syncram_f914:auto_generated.q_b[30]
q_b[31] <= altera_syncram_f914:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_f914:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated
aclr1 => altsyncram_gmb4:altsyncram1.aclr1
address_a[0] => altsyncram_gmb4:altsyncram1.address_a[0]
address_b[0] => altsyncram_gmb4:altsyncram1.address_b[0]
clock0 => altsyncram_gmb4:altsyncram1.clock0
clock1 => altsyncram_gmb4:altsyncram1.clock1
clocken1 => altsyncram_gmb4:altsyncram1.clocken1
data_a[0] => altsyncram_gmb4:altsyncram1.data_a[0]
data_a[1] => altsyncram_gmb4:altsyncram1.data_a[1]
data_a[2] => altsyncram_gmb4:altsyncram1.data_a[2]
data_a[3] => altsyncram_gmb4:altsyncram1.data_a[3]
data_a[4] => altsyncram_gmb4:altsyncram1.data_a[4]
data_a[5] => altsyncram_gmb4:altsyncram1.data_a[5]
data_a[6] => altsyncram_gmb4:altsyncram1.data_a[6]
data_a[7] => altsyncram_gmb4:altsyncram1.data_a[7]
data_a[8] => altsyncram_gmb4:altsyncram1.data_a[8]
data_a[9] => altsyncram_gmb4:altsyncram1.data_a[9]
data_a[10] => altsyncram_gmb4:altsyncram1.data_a[10]
data_a[11] => altsyncram_gmb4:altsyncram1.data_a[11]
data_a[12] => altsyncram_gmb4:altsyncram1.data_a[12]
data_a[13] => altsyncram_gmb4:altsyncram1.data_a[13]
data_a[14] => altsyncram_gmb4:altsyncram1.data_a[14]
data_a[15] => altsyncram_gmb4:altsyncram1.data_a[15]
data_a[16] => altsyncram_gmb4:altsyncram1.data_a[16]
data_a[17] => altsyncram_gmb4:altsyncram1.data_a[17]
data_a[18] => altsyncram_gmb4:altsyncram1.data_a[18]
data_a[19] => altsyncram_gmb4:altsyncram1.data_a[19]
data_a[20] => altsyncram_gmb4:altsyncram1.data_a[20]
data_a[21] => altsyncram_gmb4:altsyncram1.data_a[21]
data_a[22] => altsyncram_gmb4:altsyncram1.data_a[22]
data_a[23] => altsyncram_gmb4:altsyncram1.data_a[23]
data_a[24] => altsyncram_gmb4:altsyncram1.data_a[24]
data_a[25] => altsyncram_gmb4:altsyncram1.data_a[25]
data_a[26] => altsyncram_gmb4:altsyncram1.data_a[26]
data_a[27] => altsyncram_gmb4:altsyncram1.data_a[27]
data_a[28] => altsyncram_gmb4:altsyncram1.data_a[28]
data_a[29] => altsyncram_gmb4:altsyncram1.data_a[29]
data_a[30] => altsyncram_gmb4:altsyncram1.data_a[30]
data_a[31] => altsyncram_gmb4:altsyncram1.data_a[31]
q_b[0] <= altsyncram_gmb4:altsyncram1.q_b[0]
q_b[1] <= altsyncram_gmb4:altsyncram1.q_b[1]
q_b[2] <= altsyncram_gmb4:altsyncram1.q_b[2]
q_b[3] <= altsyncram_gmb4:altsyncram1.q_b[3]
q_b[4] <= altsyncram_gmb4:altsyncram1.q_b[4]
q_b[5] <= altsyncram_gmb4:altsyncram1.q_b[5]
q_b[6] <= altsyncram_gmb4:altsyncram1.q_b[6]
q_b[7] <= altsyncram_gmb4:altsyncram1.q_b[7]
q_b[8] <= altsyncram_gmb4:altsyncram1.q_b[8]
q_b[9] <= altsyncram_gmb4:altsyncram1.q_b[9]
q_b[10] <= altsyncram_gmb4:altsyncram1.q_b[10]
q_b[11] <= altsyncram_gmb4:altsyncram1.q_b[11]
q_b[12] <= altsyncram_gmb4:altsyncram1.q_b[12]
q_b[13] <= altsyncram_gmb4:altsyncram1.q_b[13]
q_b[14] <= altsyncram_gmb4:altsyncram1.q_b[14]
q_b[15] <= altsyncram_gmb4:altsyncram1.q_b[15]
q_b[16] <= altsyncram_gmb4:altsyncram1.q_b[16]
q_b[17] <= altsyncram_gmb4:altsyncram1.q_b[17]
q_b[18] <= altsyncram_gmb4:altsyncram1.q_b[18]
q_b[19] <= altsyncram_gmb4:altsyncram1.q_b[19]
q_b[20] <= altsyncram_gmb4:altsyncram1.q_b[20]
q_b[21] <= altsyncram_gmb4:altsyncram1.q_b[21]
q_b[22] <= altsyncram_gmb4:altsyncram1.q_b[22]
q_b[23] <= altsyncram_gmb4:altsyncram1.q_b[23]
q_b[24] <= altsyncram_gmb4:altsyncram1.q_b[24]
q_b[25] <= altsyncram_gmb4:altsyncram1.q_b[25]
q_b[26] <= altsyncram_gmb4:altsyncram1.q_b[26]
q_b[27] <= altsyncram_gmb4:altsyncram1.q_b[27]
q_b[28] <= altsyncram_gmb4:altsyncram1.q_b[28]
q_b[29] <= altsyncram_gmb4:altsyncram1.q_b[29]
q_b[30] <= altsyncram_gmb4:altsyncram1.q_b[30]
q_b[31] <= altsyncram_gmb4:altsyncram1.q_b[31]
wren_a => altsyncram_gmb4:altsyncram1.wren_a


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1
aclr1 => dataout_reg[31].IN0
address_a[0] => lutrama0.PORTAADDR
address_a[0] => lutrama1.PORTAADDR
address_a[0] => lutrama2.PORTAADDR
address_a[0] => lutrama3.PORTAADDR
address_a[0] => lutrama4.PORTAADDR
address_a[0] => lutrama5.PORTAADDR
address_a[0] => lutrama6.PORTAADDR
address_a[0] => lutrama7.PORTAADDR
address_a[0] => lutrama8.PORTAADDR
address_a[0] => lutrama9.PORTAADDR
address_a[0] => lutrama10.PORTAADDR
address_a[0] => lutrama11.PORTAADDR
address_a[0] => lutrama12.PORTAADDR
address_a[0] => lutrama13.PORTAADDR
address_a[0] => lutrama14.PORTAADDR
address_a[0] => lutrama15.PORTAADDR
address_a[0] => lutrama16.PORTAADDR
address_a[0] => lutrama17.PORTAADDR
address_a[0] => lutrama18.PORTAADDR
address_a[0] => lutrama19.PORTAADDR
address_a[0] => lutrama20.PORTAADDR
address_a[0] => lutrama21.PORTAADDR
address_a[0] => lutrama22.PORTAADDR
address_a[0] => lutrama23.PORTAADDR
address_a[0] => lutrama24.PORTAADDR
address_a[0] => lutrama25.PORTAADDR
address_a[0] => lutrama26.PORTAADDR
address_a[0] => lutrama27.PORTAADDR
address_a[0] => lutrama28.PORTAADDR
address_a[0] => lutrama29.PORTAADDR
address_a[0] => lutrama30.PORTAADDR
address_a[0] => lutrama31.PORTAADDR
address_b[0] => rdaddr_reg[0].DATAIN
clock0 => lutrama0.CLK0
clock0 => lutrama1.CLK0
clock0 => lutrama2.CLK0
clock0 => lutrama3.CLK0
clock0 => lutrama4.CLK0
clock0 => lutrama5.CLK0
clock0 => lutrama6.CLK0
clock0 => lutrama7.CLK0
clock0 => lutrama8.CLK0
clock0 => lutrama9.CLK0
clock0 => lutrama10.CLK0
clock0 => lutrama11.CLK0
clock0 => lutrama12.CLK0
clock0 => lutrama13.CLK0
clock0 => lutrama14.CLK0
clock0 => lutrama15.CLK0
clock0 => lutrama16.CLK0
clock0 => lutrama17.CLK0
clock0 => lutrama18.CLK0
clock0 => lutrama19.CLK0
clock0 => lutrama20.CLK0
clock0 => lutrama21.CLK0
clock0 => lutrama22.CLK0
clock0 => lutrama23.CLK0
clock0 => lutrama24.CLK0
clock0 => lutrama25.CLK0
clock0 => lutrama26.CLK0
clock0 => lutrama27.CLK0
clock0 => lutrama28.CLK0
clock0 => lutrama29.CLK0
clock0 => lutrama30.CLK0
clock0 => lutrama31.CLK0
clock0 => rdaddr_reg[0].CLK
clock1 => dataout_reg[31].CLK
clock1 => dataout_reg[30].CLK
clock1 => dataout_reg[29].CLK
clock1 => dataout_reg[28].CLK
clock1 => dataout_reg[27].CLK
clock1 => dataout_reg[26].CLK
clock1 => dataout_reg[25].CLK
clock1 => dataout_reg[24].CLK
clock1 => dataout_reg[23].CLK
clock1 => dataout_reg[22].CLK
clock1 => dataout_reg[21].CLK
clock1 => dataout_reg[20].CLK
clock1 => dataout_reg[19].CLK
clock1 => dataout_reg[18].CLK
clock1 => dataout_reg[17].CLK
clock1 => dataout_reg[16].CLK
clock1 => dataout_reg[15].CLK
clock1 => dataout_reg[14].CLK
clock1 => dataout_reg[13].CLK
clock1 => dataout_reg[12].CLK
clock1 => dataout_reg[11].CLK
clock1 => dataout_reg[10].CLK
clock1 => dataout_reg[9].CLK
clock1 => dataout_reg[8].CLK
clock1 => dataout_reg[7].CLK
clock1 => dataout_reg[6].CLK
clock1 => dataout_reg[5].CLK
clock1 => dataout_reg[4].CLK
clock1 => dataout_reg[3].CLK
clock1 => dataout_reg[2].CLK
clock1 => dataout_reg[1].CLK
clock1 => dataout_reg[0].CLK
clocken1 => dataout_reg[31].ENA
clocken1 => dataout_reg[30].ENA
clocken1 => dataout_reg[29].ENA
clocken1 => dataout_reg[28].ENA
clocken1 => dataout_reg[27].ENA
clocken1 => dataout_reg[26].ENA
clocken1 => dataout_reg[25].ENA
clocken1 => dataout_reg[24].ENA
clocken1 => dataout_reg[23].ENA
clocken1 => dataout_reg[22].ENA
clocken1 => dataout_reg[21].ENA
clocken1 => dataout_reg[20].ENA
clocken1 => dataout_reg[19].ENA
clocken1 => dataout_reg[18].ENA
clocken1 => dataout_reg[17].ENA
clocken1 => dataout_reg[16].ENA
clocken1 => dataout_reg[15].ENA
clocken1 => dataout_reg[14].ENA
clocken1 => dataout_reg[13].ENA
clocken1 => dataout_reg[12].ENA
clocken1 => dataout_reg[11].ENA
clocken1 => dataout_reg[10].ENA
clocken1 => dataout_reg[9].ENA
clocken1 => dataout_reg[8].ENA
clocken1 => dataout_reg[7].ENA
clocken1 => dataout_reg[6].ENA
clocken1 => dataout_reg[5].ENA
clocken1 => dataout_reg[4].ENA
clocken1 => dataout_reg[3].ENA
clocken1 => dataout_reg[2].ENA
clocken1 => dataout_reg[1].ENA
clocken1 => dataout_reg[0].ENA
data_a[0] => lutrama0.PORTADATAIN
data_a[1] => lutrama1.PORTADATAIN
data_a[2] => lutrama2.PORTADATAIN
data_a[3] => lutrama3.PORTADATAIN
data_a[4] => lutrama4.PORTADATAIN
data_a[5] => lutrama5.PORTADATAIN
data_a[6] => lutrama6.PORTADATAIN
data_a[7] => lutrama7.PORTADATAIN
data_a[8] => lutrama8.PORTADATAIN
data_a[9] => lutrama9.PORTADATAIN
data_a[10] => lutrama10.PORTADATAIN
data_a[11] => lutrama11.PORTADATAIN
data_a[12] => lutrama12.PORTADATAIN
data_a[13] => lutrama13.PORTADATAIN
data_a[14] => lutrama14.PORTADATAIN
data_a[15] => lutrama15.PORTADATAIN
data_a[16] => lutrama16.PORTADATAIN
data_a[17] => lutrama17.PORTADATAIN
data_a[18] => lutrama18.PORTADATAIN
data_a[19] => lutrama19.PORTADATAIN
data_a[20] => lutrama20.PORTADATAIN
data_a[21] => lutrama21.PORTADATAIN
data_a[22] => lutrama22.PORTADATAIN
data_a[23] => lutrama23.PORTADATAIN
data_a[24] => lutrama24.PORTADATAIN
data_a[25] => lutrama25.PORTADATAIN
data_a[26] => lutrama26.PORTADATAIN
data_a[27] => lutrama27.PORTADATAIN
data_a[28] => lutrama28.PORTADATAIN
data_a[29] => lutrama29.PORTADATAIN
data_a[30] => lutrama30.PORTADATAIN
data_a[31] => lutrama31.PORTADATAIN
q_b[0] <= dataout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= dataout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= dataout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= dataout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= dataout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= dataout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= dataout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= dataout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= dataout_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= dataout_reg[9].DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= dataout_reg[10].DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= dataout_reg[11].DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= dataout_reg[12].DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= dataout_reg[13].DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= dataout_reg[14].DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= dataout_reg[15].DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= dataout_reg[16].DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= dataout_reg[17].DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= dataout_reg[18].DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= dataout_reg[19].DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= dataout_reg[20].DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= dataout_reg[21].DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= dataout_reg[22].DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= dataout_reg[23].DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= dataout_reg[24].DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= dataout_reg[25].DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= dataout_reg[26].DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= dataout_reg[27].DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= dataout_reg[28].DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= dataout_reg[29].DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= dataout_reg[30].DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= dataout_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wren_a => lutrama0.ENA0
wren_a => lutrama1.ENA0
wren_a => lutrama2.ENA0
wren_a => lutrama3.ENA0
wren_a => lutrama4.ENA0
wren_a => lutrama5.ENA0
wren_a => lutrama6.ENA0
wren_a => lutrama7.ENA0
wren_a => lutrama8.ENA0
wren_a => lutrama9.ENA0
wren_a => lutrama10.ENA0
wren_a => lutrama11.ENA0
wren_a => lutrama12.ENA0
wren_a => lutrama13.ENA0
wren_a => lutrama14.ENA0
wren_a => lutrama15.ENA0
wren_a => lutrama16.ENA0
wren_a => lutrama17.ENA0
wren_a => lutrama18.ENA0
wren_a => lutrama19.ENA0
wren_a => lutrama20.ENA0
wren_a => lutrama21.ENA0
wren_a => lutrama22.ENA0
wren_a => lutrama23.ENA0
wren_a => lutrama24.ENA0
wren_a => lutrama25.ENA0
wren_a => lutrama26.ENA0
wren_a => lutrama27.ENA0
wren_a => lutrama28.ENA0
wren_a => lutrama29.ENA0
wren_a => lutrama30.ENA0
wren_a => lutrama31.ENA0


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
address2_a[0] => ~NO_FANOUT~
address2_b[0] => ~NO_FANOUT~
address_a[0] => altera_syncram_8cv3:auto_generated.address_a[0]
address_a[1] => altera_syncram_8cv3:auto_generated.address_a[1]
address_a[2] => altera_syncram_8cv3:auto_generated.address_a[2]
address_a[3] => altera_syncram_8cv3:auto_generated.address_a[3]
address_a[4] => altera_syncram_8cv3:auto_generated.address_a[4]
address_a[5] => altera_syncram_8cv3:auto_generated.address_a[5]
address_b[0] => altera_syncram_8cv3:auto_generated.address_b[0]
address_b[1] => altera_syncram_8cv3:auto_generated.address_b[1]
address_b[2] => altera_syncram_8cv3:auto_generated.address_b[2]
address_b[3] => altera_syncram_8cv3:auto_generated.address_b[3]
address_b[4] => altera_syncram_8cv3:auto_generated.address_b[4]
address_b[5] => altera_syncram_8cv3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
clock0 => altera_syncram_8cv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
data_a[0] => altera_syncram_8cv3:auto_generated.data_a[0]
data_a[1] => altera_syncram_8cv3:auto_generated.data_a[1]
data_a[2] => altera_syncram_8cv3:auto_generated.data_a[2]
data_a[3] => altera_syncram_8cv3:auto_generated.data_a[3]
data_a[4] => altera_syncram_8cv3:auto_generated.data_a[4]
data_a[5] => altera_syncram_8cv3:auto_generated.data_a[5]
data_a[6] => altera_syncram_8cv3:auto_generated.data_a[6]
data_a[7] => altera_syncram_8cv3:auto_generated.data_a[7]
data_a[8] => altera_syncram_8cv3:auto_generated.data_a[8]
data_a[9] => altera_syncram_8cv3:auto_generated.data_a[9]
data_a[10] => altera_syncram_8cv3:auto_generated.data_a[10]
data_a[11] => altera_syncram_8cv3:auto_generated.data_a[11]
data_a[12] => altera_syncram_8cv3:auto_generated.data_a[12]
data_a[13] => altera_syncram_8cv3:auto_generated.data_a[13]
data_a[14] => altera_syncram_8cv3:auto_generated.data_a[14]
data_a[15] => altera_syncram_8cv3:auto_generated.data_a[15]
data_a[16] => altera_syncram_8cv3:auto_generated.data_a[16]
data_a[17] => altera_syncram_8cv3:auto_generated.data_a[17]
data_a[18] => altera_syncram_8cv3:auto_generated.data_a[18]
data_a[19] => altera_syncram_8cv3:auto_generated.data_a[19]
data_a[20] => altera_syncram_8cv3:auto_generated.data_a[20]
data_a[21] => altera_syncram_8cv3:auto_generated.data_a[21]
data_a[22] => altera_syncram_8cv3:auto_generated.data_a[22]
data_a[23] => altera_syncram_8cv3:auto_generated.data_a[23]
data_a[24] => altera_syncram_8cv3:auto_generated.data_a[24]
data_a[25] => altera_syncram_8cv3:auto_generated.data_a[25]
data_a[26] => altera_syncram_8cv3:auto_generated.data_a[26]
data_a[27] => altera_syncram_8cv3:auto_generated.data_a[27]
data_a[28] => altera_syncram_8cv3:auto_generated.data_a[28]
data_a[29] => altera_syncram_8cv3:auto_generated.data_a[29]
data_a[30] => altera_syncram_8cv3:auto_generated.data_a[30]
data_a[31] => altera_syncram_8cv3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
eccencbypass => ~NO_FANOUT~
eccencparity[0] => ~NO_FANOUT~
eccencparity[1] => ~NO_FANOUT~
eccencparity[2] => ~NO_FANOUT~
eccencparity[3] => ~NO_FANOUT~
eccencparity[4] => ~NO_FANOUT~
eccencparity[5] => ~NO_FANOUT~
eccencparity[6] => ~NO_FANOUT~
eccencparity[7] => ~NO_FANOUT~
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altera_syncram_8cv3:auto_generated.q_b[0]
q_b[1] <= altera_syncram_8cv3:auto_generated.q_b[1]
q_b[2] <= altera_syncram_8cv3:auto_generated.q_b[2]
q_b[3] <= altera_syncram_8cv3:auto_generated.q_b[3]
q_b[4] <= altera_syncram_8cv3:auto_generated.q_b[4]
q_b[5] <= altera_syncram_8cv3:auto_generated.q_b[5]
q_b[6] <= altera_syncram_8cv3:auto_generated.q_b[6]
q_b[7] <= altera_syncram_8cv3:auto_generated.q_b[7]
q_b[8] <= altera_syncram_8cv3:auto_generated.q_b[8]
q_b[9] <= altera_syncram_8cv3:auto_generated.q_b[9]
q_b[10] <= altera_syncram_8cv3:auto_generated.q_b[10]
q_b[11] <= altera_syncram_8cv3:auto_generated.q_b[11]
q_b[12] <= altera_syncram_8cv3:auto_generated.q_b[12]
q_b[13] <= altera_syncram_8cv3:auto_generated.q_b[13]
q_b[14] <= altera_syncram_8cv3:auto_generated.q_b[14]
q_b[15] <= altera_syncram_8cv3:auto_generated.q_b[15]
q_b[16] <= altera_syncram_8cv3:auto_generated.q_b[16]
q_b[17] <= altera_syncram_8cv3:auto_generated.q_b[17]
q_b[18] <= altera_syncram_8cv3:auto_generated.q_b[18]
q_b[19] <= altera_syncram_8cv3:auto_generated.q_b[19]
q_b[20] <= altera_syncram_8cv3:auto_generated.q_b[20]
q_b[21] <= altera_syncram_8cv3:auto_generated.q_b[21]
q_b[22] <= altera_syncram_8cv3:auto_generated.q_b[22]
q_b[23] <= altera_syncram_8cv3:auto_generated.q_b[23]
q_b[24] <= altera_syncram_8cv3:auto_generated.q_b[24]
q_b[25] <= altera_syncram_8cv3:auto_generated.q_b[25]
q_b[26] <= altera_syncram_8cv3:auto_generated.q_b[26]
q_b[27] <= altera_syncram_8cv3:auto_generated.q_b[27]
q_b[28] <= altera_syncram_8cv3:auto_generated.q_b[28]
q_b[29] <= altera_syncram_8cv3:auto_generated.q_b[29]
q_b[30] <= altera_syncram_8cv3:auto_generated.q_b[30]
q_b[31] <= altera_syncram_8cv3:auto_generated.q_b[31]
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
sclr => ~NO_FANOUT~
wren_a => altera_syncram_8cv3:auto_generated.wren_a
wren_b => ~NO_FANOUT~


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_8cv3:auto_generated
address_a[0] => altsyncram_9p94:altsyncram1.address_a[0]
address_a[1] => altsyncram_9p94:altsyncram1.address_a[1]
address_a[2] => altsyncram_9p94:altsyncram1.address_a[2]
address_a[3] => altsyncram_9p94:altsyncram1.address_a[3]
address_a[4] => altsyncram_9p94:altsyncram1.address_a[4]
address_a[5] => altsyncram_9p94:altsyncram1.address_a[5]
address_b[0] => altsyncram_9p94:altsyncram1.address_b[0]
address_b[1] => altsyncram_9p94:altsyncram1.address_b[1]
address_b[2] => altsyncram_9p94:altsyncram1.address_b[2]
address_b[3] => altsyncram_9p94:altsyncram1.address_b[3]
address_b[4] => altsyncram_9p94:altsyncram1.address_b[4]
address_b[5] => altsyncram_9p94:altsyncram1.address_b[5]
clock0 => altsyncram_9p94:altsyncram1.clock0
data_a[0] => altsyncram_9p94:altsyncram1.data_a[0]
data_a[1] => altsyncram_9p94:altsyncram1.data_a[1]
data_a[2] => altsyncram_9p94:altsyncram1.data_a[2]
data_a[3] => altsyncram_9p94:altsyncram1.data_a[3]
data_a[4] => altsyncram_9p94:altsyncram1.data_a[4]
data_a[5] => altsyncram_9p94:altsyncram1.data_a[5]
data_a[6] => altsyncram_9p94:altsyncram1.data_a[6]
data_a[7] => altsyncram_9p94:altsyncram1.data_a[7]
data_a[8] => altsyncram_9p94:altsyncram1.data_a[8]
data_a[9] => altsyncram_9p94:altsyncram1.data_a[9]
data_a[10] => altsyncram_9p94:altsyncram1.data_a[10]
data_a[11] => altsyncram_9p94:altsyncram1.data_a[11]
data_a[12] => altsyncram_9p94:altsyncram1.data_a[12]
data_a[13] => altsyncram_9p94:altsyncram1.data_a[13]
data_a[14] => altsyncram_9p94:altsyncram1.data_a[14]
data_a[15] => altsyncram_9p94:altsyncram1.data_a[15]
data_a[16] => altsyncram_9p94:altsyncram1.data_a[16]
data_a[17] => altsyncram_9p94:altsyncram1.data_a[17]
data_a[18] => altsyncram_9p94:altsyncram1.data_a[18]
data_a[19] => altsyncram_9p94:altsyncram1.data_a[19]
data_a[20] => altsyncram_9p94:altsyncram1.data_a[20]
data_a[21] => altsyncram_9p94:altsyncram1.data_a[21]
data_a[22] => altsyncram_9p94:altsyncram1.data_a[22]
data_a[23] => altsyncram_9p94:altsyncram1.data_a[23]
data_a[24] => altsyncram_9p94:altsyncram1.data_a[24]
data_a[25] => altsyncram_9p94:altsyncram1.data_a[25]
data_a[26] => altsyncram_9p94:altsyncram1.data_a[26]
data_a[27] => altsyncram_9p94:altsyncram1.data_a[27]
data_a[28] => altsyncram_9p94:altsyncram1.data_a[28]
data_a[29] => altsyncram_9p94:altsyncram1.data_a[29]
data_a[30] => altsyncram_9p94:altsyncram1.data_a[30]
data_a[31] => altsyncram_9p94:altsyncram1.data_a[31]
q_b[0] <= altsyncram_9p94:altsyncram1.q_b[0]
q_b[1] <= altsyncram_9p94:altsyncram1.q_b[1]
q_b[2] <= altsyncram_9p94:altsyncram1.q_b[2]
q_b[3] <= altsyncram_9p94:altsyncram1.q_b[3]
q_b[4] <= altsyncram_9p94:altsyncram1.q_b[4]
q_b[5] <= altsyncram_9p94:altsyncram1.q_b[5]
q_b[6] <= altsyncram_9p94:altsyncram1.q_b[6]
q_b[7] <= altsyncram_9p94:altsyncram1.q_b[7]
q_b[8] <= altsyncram_9p94:altsyncram1.q_b[8]
q_b[9] <= altsyncram_9p94:altsyncram1.q_b[9]
q_b[10] <= altsyncram_9p94:altsyncram1.q_b[10]
q_b[11] <= altsyncram_9p94:altsyncram1.q_b[11]
q_b[12] <= altsyncram_9p94:altsyncram1.q_b[12]
q_b[13] <= altsyncram_9p94:altsyncram1.q_b[13]
q_b[14] <= altsyncram_9p94:altsyncram1.q_b[14]
q_b[15] <= altsyncram_9p94:altsyncram1.q_b[15]
q_b[16] <= altsyncram_9p94:altsyncram1.q_b[16]
q_b[17] <= altsyncram_9p94:altsyncram1.q_b[17]
q_b[18] <= altsyncram_9p94:altsyncram1.q_b[18]
q_b[19] <= altsyncram_9p94:altsyncram1.q_b[19]
q_b[20] <= altsyncram_9p94:altsyncram1.q_b[20]
q_b[21] <= altsyncram_9p94:altsyncram1.q_b[21]
q_b[22] <= altsyncram_9p94:altsyncram1.q_b[22]
q_b[23] <= altsyncram_9p94:altsyncram1.q_b[23]
q_b[24] <= altsyncram_9p94:altsyncram1.q_b[24]
q_b[25] <= altsyncram_9p94:altsyncram1.q_b[25]
q_b[26] <= altsyncram_9p94:altsyncram1.q_b[26]
q_b[27] <= altsyncram_9p94:altsyncram1.q_b[27]
q_b[28] <= altsyncram_9p94:altsyncram1.q_b[28]
q_b[29] <= altsyncram_9p94:altsyncram1.q_b[29]
q_b[30] <= altsyncram_9p94:altsyncram1.q_b[30]
q_b[31] <= altsyncram_9p94:altsyncram1.q_b[31]
wren_a => altsyncram_9p94:altsyncram1.wren_a


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_8cv3:auto_generated|altsyncram_9p94:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a0.CLK1
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a1.CLK1
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a2.CLK1
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a3.CLK1
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a4.CLK1
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a5.CLK1
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a6.CLK1
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a7.CLK1
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a8.CLK1
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a9.CLK1
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a10.CLK1
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a11.CLK1
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a12.CLK1
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a13.CLK1
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a14.CLK1
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a15.CLK1
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a16.CLK1
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a17.CLK1
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a18.CLK1
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a19.CLK1
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a20.CLK1
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a21.CLK1
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a22.CLK1
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a23.CLK1
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a24.CLK1
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a25.CLK1
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a26.CLK1
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a27.CLK1
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a28.CLK1
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a29.CLK1
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a30.CLK1
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a31.CLK1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay
clk => ~NO_FANOUT~
aclr => ~NO_FANOUT~
ena => ~NO_FANOUT~
xin[0] => xout[0].DATAIN
xin[1] => xout[1].DATAIN
xin[2] => xout[2].DATAIN
xin[3] => xout[3].DATAIN
xin[4] => xout[4].DATAIN
xin[5] => xout[5].DATAIN
xin[6] => xout[6].DATAIN
xin[7] => xout[7].DATAIN
xin[8] => xout[8].DATAIN
xin[9] => xout[9].DATAIN
xin[10] => xout[10].DATAIN
xin[11] => xout[11].DATAIN
xin[12] => xout[12].DATAIN
xin[13] => xout[13].DATAIN
xin[14] => xout[14].DATAIN
xin[15] => xout[15].DATAIN
xin[16] => xout[16].DATAIN
xin[17] => xout[17].DATAIN
xin[18] => xout[18].DATAIN
xin[19] => xout[19].DATAIN
xin[20] => xout[20].DATAIN
xin[21] => xout[21].DATAIN
xin[22] => xout[22].DATAIN
xin[23] => xout[23].DATAIN
xin[24] => xout[24].DATAIN
xin[25] => xout[25].DATAIN
xin[26] => xout[26].DATAIN
xin[27] => xout[27].DATAIN
xin[28] => xout[28].DATAIN
xin[29] => xout[29].DATAIN
xout[0] <= xin[0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= xin[1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= xin[2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= xin[3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= xin[4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= xin[5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= xin[6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= xin[7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= xin[8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= xin[9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= xin[10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= xin[11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= xin[12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= xin[13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= xin[14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= xin[15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= xin[16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= xin[17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= xin[18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= xin[19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= xin[20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= xin[21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= xin[22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= xin[23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= xin[24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= xin[25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= xin[26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= xin[27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= xin[28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= xin[29].DB_MAX_OUTPUT_PORT_TYPE


|top_level|fir:fir_test|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => dataout[32].DATAIN
datain[33] => dataout[33].DATAIN
datain[34] => dataout[34].DATAIN
datain[35] => dataout[35].DATAIN
datain[36] => dataout[36].DATAIN
datain[37] => dataout[37].DATAIN
datain[38] => dataout[38].DATAIN
datain[39] => dataout[39].DATAIN
datain[40] => dataout[40].DATAIN
datain[41] => dataout[41].DATAIN
datain[42] => dataout[42].DATAIN
datain[43] => dataout[43].DATAIN
datain[44] => dataout[44].DATAIN
datain[45] => dataout[45].DATAIN
datain[46] => dataout[46].DATAIN
datain[47] => dataout[47].DATAIN
datain[48] => dataout[48].DATAIN
datain[49] => dataout[49].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= datain[42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= datain[43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= datain[44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= datain[45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= datain[46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= datain[47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= datain[48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= datain[49].DB_MAX_OUTPUT_PORT_TYPE


