// Seed: 1905828038
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  for (id_5 = 1; -1; id_4.id_2 = id_2) begin : LABEL_0
    wire id_6;
    always if (1) @(*) id_1 <= 1'b0;
    assign id_2 = id_1;
    parameter integer id_7 = id_7;
    always id_4 = -1;
  end
  bit  id_8;
  wire id_9;
  wire id_10, id_11;
  wor id_12 = 1;
  assign id_4 = -1'h0;
  always
    if (1) begin : LABEL_0
      id_10 = {1'b0{-1}};
    end else if (-1 <= id_2);
  assign id_8 = id_2;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_10,
      id_5,
      id_12,
      id_13,
      id_9
  );
  tri0 id_14 = {-1'b0{-1'h0}};
endmodule
