// Seed: 2556197427
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 void id_5,
    output supply1 id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12
);
  uwire id_14 = 1;
  wire  id_15;
  module_0(
      id_14, id_15, id_15
  );
endmodule
