{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656977444270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656977444270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 18:30:43 2022 " "Processing started: Mon Jul 04 18:30:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656977444270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977444270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Semaforo -c Semaforo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977444271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656977445165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656977445166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Selector_7Seg-Seleccionar " "Found design unit 1: Selector_7Seg-Seleccionar" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Selector_7Seg " "Found entity 1: Selector_7Seg" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_a_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_a_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_a_7seg-Behavioralbcd " "Found design unit 1: BCD_a_7seg-Behavioralbcd" {  } { { "BCD_a_7seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/BCD_a_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459233 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_a_7seg " "Found entity 1: BCD_a_7seg" {  } { { "BCD_a_7seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/BCD_a_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_a_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_a_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_a_BCD-Convertir " "Found design unit 1: Bin_a_BCD-Convertir" {  } { { "Bin_a_BCD.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Bin_a_BCD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_a_BCD " "Found entity 1: Bin_a_BCD" {  } { { "Bin_a_BCD.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Bin_a_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/div_frec.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459277 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_peatonal_np.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_peatonal_np.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_Peatonal_NP-Cuenta_NP " "Found design unit 1: Cont_Peatonal_NP-Cuenta_NP" {  } { { "Cont_Peatonal_NP.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_NP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459292 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_Peatonal_NP " "Found entity 1: Cont_Peatonal_NP" {  } { { "Cont_Peatonal_NP.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_NP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados_sem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquina_estados_sem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maquina_Estados_Sem-maq_est " "Found design unit 1: Maquina_Estados_Sem-maq_est" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maquina_Estados_Sem " "Found entity 1: Maquina_Estados_Sem" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_peatonal_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_peatonal_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_Peatonal_P-Cuenta_P " "Found design unit 1: Cont_Peatonal_P-Cuenta_P" {  } { { "Cont_Peatonal_P.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_P.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_Peatonal_P " "Found entity 1: Cont_Peatonal_P" {  } { { "Cont_Peatonal_P.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_P.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Semaforo-Sem " "Found design unit 1: Semaforo-Sem" {  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459350 ""} { "Info" "ISGN_ENTITY_NAME" "1 Semaforo " "Found entity 1: Semaforo" {  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_sem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_Sem-conteo_sem " "Found design unit 1: Cont_Sem-conteo_sem" {  } { { "Cont_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Sem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_Sem " "Found entity 1: Cont_Sem" {  } { { "Cont_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Sem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sensores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_sensores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Sensores-Control " "Found design unit 1: Control_Sensores-Control" {  } { { "Control_Sensores.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Control_Sensores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459405 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Sensores " "Found entity 1: Control_Sensores" {  } { { "Control_Sensores.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Control_Sensores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656977459405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Semaforo " "Elaborating entity \"Semaforo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656977459569 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Freq_deseada_1seg Semaforo.vhd(162) " "VHDL Signal Declaration warning at Semaforo.vhd(162): used explicit default value for signal \"Freq_deseada_1seg\" because signal was never assigned a value" {  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 162 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1656977459618 "|Semaforo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Num_NP Semaforo.vhd(181) " "Verilog HDL or VHDL warning at Semaforo.vhd(181): object \"Num_NP\" assigned a value but never read" {  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656977459618 "|Semaforo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Num_P Semaforo.vhd(182) " "Verilog HDL or VHDL warning at Semaforo.vhd(182): object \"Num_P\" assigned a value but never read" {  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1656977459618 "|Semaforo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:Reloj1Seg " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:Reloj1Seg\"" {  } { { "Semaforo.vhd" "Reloj1Seg" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Sensores Control_Sensores:Controlador_Sensores " "Elaborating entity \"Control_Sensores\" for hierarchy \"Control_Sensores:Controlador_Sensores\"" {  } { { "Semaforo.vhd" "Controlador_Sensores" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459726 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Senal_Prior Control_Sensores.vhd(36) " "VHDL Process Statement warning at Control_Sensores.vhd(36): signal \"Senal_Prior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control_Sensores.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Control_Sensores.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656977459771 "|Semaforo|Control_Sensores:Controlador_Sensores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_Sem Cont_Sem:Contador_Tiempo " "Elaborating entity \"Cont_Sem\" for hierarchy \"Cont_Sem:Contador_Tiempo\"" {  } { { "Semaforo.vhd" "Contador_Tiempo" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maquina_Estados_Sem Maquina_Estados_Sem:MaquinaEstados " "Elaborating entity \"Maquina_Estados_Sem\" for hierarchy \"Maquina_Estados_Sem:MaquinaEstados\"" {  } { { "Semaforo.vhd" "MaquinaEstados" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459821 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "edo_fut Maquina_Estados_Sem.vhd(57) " "VHDL Process Statement warning at Maquina_Estados_Sem.vhd(57): inferring latch(es) for signal or variable \"edo_fut\", which holds its previous value in one or more paths through the process" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656977459865 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edo_fut.S4 Maquina_Estados_Sem.vhd(57) " "Inferred latch for \"edo_fut.S4\" at Maquina_Estados_Sem.vhd(57)" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459865 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edo_fut.S3 Maquina_Estados_Sem.vhd(57) " "Inferred latch for \"edo_fut.S3\" at Maquina_Estados_Sem.vhd(57)" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459865 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edo_fut.S2 Maquina_Estados_Sem.vhd(57) " "Inferred latch for \"edo_fut.S2\" at Maquina_Estados_Sem.vhd(57)" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459865 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edo_fut.S1 Maquina_Estados_Sem.vhd(57) " "Inferred latch for \"edo_fut.S1\" at Maquina_Estados_Sem.vhd(57)" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459865 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edo_fut.S0 Maquina_Estados_Sem.vhd(57) " "Inferred latch for \"edo_fut.S0\" at Maquina_Estados_Sem.vhd(57)" {  } { { "Maquina_Estados_Sem.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Maquina_Estados_Sem.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977459866 "|Semaforo|Maquina_Estados_Sem:MaquinaEstados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_Peatonal_NP Cont_Peatonal_NP:Cuenta_NoPaso_Peatones " "Elaborating entity \"Cont_Peatonal_NP\" for hierarchy \"Cont_Peatonal_NP:Cuenta_NoPaso_Peatones\"" {  } { { "Semaforo.vhd" "Cuenta_NoPaso_Peatones" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont_Peatonal_P Cont_Peatonal_P:Cuenta_Paso_Peatones " "Elaborating entity \"Cont_Peatonal_P\" for hierarchy \"Cont_Peatonal_P:Cuenta_Paso_Peatones\"" {  } { { "Semaforo.vhd" "Cuenta_Paso_Peatones" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977459960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_a_BCD Bin_a_BCD:BCD_NoPaso_Peatones " "Elaborating entity \"Bin_a_BCD\" for hierarchy \"Bin_a_BCD:BCD_NoPaso_Peatones\"" {  } { { "Semaforo.vhd" "BCD_NoPaso_Peatones" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977460016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector_7Seg Selector_7Seg:Selector " "Elaborating entity \"Selector_7Seg\" for hierarchy \"Selector_7Seg:Selector\"" {  } { { "Semaforo.vhd" "Selector" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977460062 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Segmentos Selector_7Seg.vhd(65) " "VHDL Process Statement warning at Selector_7Seg.vhd(65): inferring latch(es) for signal or variable \"Segmentos\", which holds its previous value in one or more paths through the process" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1656977460100 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[0\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[0\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460100 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[1\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[1\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460100 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[2\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[2\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460100 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[3\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[3\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460100 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[4\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[4\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460106 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[5\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[5\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460106 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segmentos\[6\] Selector_7Seg.vhd(65) " "Inferred latch for \"Segmentos\[6\]\" at Selector_7Seg.vhd(65)" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977460106 "|Semaforo|Selector_7Seg:Selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_a_7seg Selector_7Seg:Selector\|BCD_a_7seg:Unidades_NP " "Elaborating entity \"BCD_a_7seg\" for hierarchy \"Selector_7Seg:Selector\|BCD_a_7seg:Unidades_NP\"" {  } { { "Selector_7Seg.vhd" "Unidades_NP" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977460107 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[0\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[0\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[1\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[1\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[2\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[2\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[3\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[3\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[4\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[4\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[5\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[5\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Selector_7Seg:Selector\|Segmentos\[6\] " "LATCH primitive \"Selector_7Seg:Selector\|Segmentos\[6\]\" is permanently enabled" {  } { { "Selector_7Seg.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Selector_7Seg.vhd" 65 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656977460903 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Control_Sensores.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Control_Sensores.vhd" 77 -1 0 } } { "Cont_Peatonal_P.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_P.vhd" 28 -1 0 } } { "Cont_Peatonal_NP.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Cont_Peatonal_NP.vhd" 30 -1 0 } } { "Control_Sensores.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Control_Sensores.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1656977461335 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1656977461335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656977461568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656977462729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656977462729 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656977463047 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656977463047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656977463047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656977463047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656977463074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 18:31:03 2022 " "Processing ended: Mon Jul 04 18:31:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656977463074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656977463074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656977463074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656977463074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656977466030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656977466031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 18:31:04 2022 " "Processing started: Mon Jul 04 18:31:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656977466031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656977466031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656977466031 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656977468825 ""}
{ "Info" "0" "" "Project  = Semaforo" {  } {  } 0 0 "Project  = Semaforo" 0 0 "Fitter" 0 0 1656977468826 ""}
{ "Info" "0" "" "Revision = Semaforo" {  } {  } 0 0 "Revision = Semaforo" 0 0 "Fitter" 0 0 1656977468827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656977468994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656977468999 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Semaforo EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Semaforo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656977469014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656977469122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656977469122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656977469540 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656977469574 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656977470305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656977470305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656977470305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656977470305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656977470332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656977470332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656977470332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656977470332 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656977470332 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656977470332 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656977470341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Semaforo.sdc " "Synopsys Design Constraints File file not found: 'Semaforo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656977471627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656977471637 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656977471644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656977471645 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656977471646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656977471697 ""}  } { { "Semaforo.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/Semaforo.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656977471697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_frec:Reloj1Seg\|salida  " "Automatically promoted node div_frec:Reloj1Seg\|salida " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656977471697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_frec:Reloj1Seg\|salida~0 " "Destination node div_frec:Reloj1Seg\|salida~0" {  } { { "div_frec.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/div_frec.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656977471697 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656977471697 ""}  } { { "div_frec.vhd" "" { Text "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/div_frec.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656977471697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656977472098 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656977472099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656977472100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656977472102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656977472103 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656977472106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656977472106 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656977472106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656977472139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656977472139 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656977472139 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656977472181 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656977472197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656977473086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656977473274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656977473308 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656977474999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656977474999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656977475424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656977476254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656977476254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656977477207 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656977477207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656977477211 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656977477453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656977477461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656977477741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656977477742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656977478012 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656977478584 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/output_files/Semaforo.fit.smsg " "Generated suppressed messages file D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/output_files/Semaforo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656977479005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5492 " "Peak virtual memory: 5492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656977479717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 18:31:19 2022 " "Processing ended: Mon Jul 04 18:31:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656977479717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656977479717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656977479717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656977479717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656977481846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656977481846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 18:31:21 2022 " "Processing started: Mon Jul 04 18:31:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656977481846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656977481846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656977481846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656977482262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656977482744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656977482773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656977483074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 18:31:23 2022 " "Processing ended: Mon Jul 04 18:31:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656977483074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656977483074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656977483074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656977483074 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656977483904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656977485545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656977485545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 18:31:24 2022 " "Processing started: Mon Jul 04 18:31:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656977485545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656977485545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Semaforo -c Semaforo " "Command: quartus_sta Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656977485545 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656977485772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656977485988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656977485989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Semaforo.sdc " "Synopsys Design Constraints File file not found: 'Semaforo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656977486312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486313 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_frec:Reloj1Seg\|salida div_frec:Reloj1Seg\|salida " "create_clock -period 1.000 -name div_frec:Reloj1Seg\|salida div_frec:Reloj1Seg\|salida" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656977486315 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BotonPaso BotonPaso " "create_clock -period 1.000 -name BotonPaso BotonPaso" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656977486315 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656977486315 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656977486315 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656977486323 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656977486326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656977486328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656977486377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656977486428 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656977486428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.395 " "Worst-case setup slack is -4.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.395            -116.439 Clock  " "   -4.395            -116.439 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556             -35.482 div_frec:Reloj1Seg\|salida  " "   -1.556             -35.482 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 BotonPaso  " "    0.114               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 div_frec:Reloj1Seg\|salida  " "    0.452               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Clock  " "    0.455               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 BotonPaso  " "    0.497               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.075 " "Worst-case recovery slack is -2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075              -2.075 BotonPaso  " "   -2.075              -2.075 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -60.813 div_frec:Reloj1Seg\|salida  " "   -2.001             -60.813 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.564 " "Worst-case removal slack is 1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.564               0.000 div_frec:Reloj1Seg\|salida  " "    1.564               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.428               0.000 BotonPaso  " "    2.428               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.889 Clock  " "   -3.000             -72.889 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 BotonPaso  " "   -3.000              -4.487 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -59.480 div_frec:Reloj1Seg\|salida  " "   -1.487             -59.480 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977486446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977486446 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656977486634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656977486679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656977487245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656977487340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656977487358 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656977487358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.093 " "Worst-case setup slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -103.004 Clock  " "   -4.093            -103.004 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307             -29.021 div_frec:Reloj1Seg\|salida  " "   -1.307             -29.021 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 BotonPaso  " "    0.210               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 div_frec:Reloj1Seg\|salida  " "    0.401               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Clock  " "    0.405               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 BotonPaso  " "    0.447               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.892 " "Worst-case recovery slack is -1.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892              -1.892 BotonPaso  " "   -1.892              -1.892 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769             -53.379 div_frec:Reloj1Seg\|salida  " "   -1.769             -53.379 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.386 " "Worst-case removal slack is 1.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 div_frec:Reloj1Seg\|salida  " "    1.386               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.344               0.000 BotonPaso  " "    2.344               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.889 Clock  " "   -3.000             -72.889 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 BotonPaso  " "   -3.000              -4.487 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -59.480 div_frec:Reloj1Seg\|salida  " "   -1.487             -59.480 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487400 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656977487557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656977487753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656977487756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656977487756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.357 " "Worst-case setup slack is -1.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357             -23.536 Clock  " "   -1.357             -23.536 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -3.770 div_frec:Reloj1Seg\|salida  " "   -0.562              -3.770 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 BotonPaso  " "    0.624               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Clock  " "    0.185               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 div_frec:Reloj1Seg\|salida  " "    0.187               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 BotonPaso  " "    0.206               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.351 " "Worst-case recovery slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -7.815 div_frec:Reloj1Seg\|salida  " "   -0.351              -7.815 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.244 BotonPaso  " "   -0.244              -0.244 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.645 " "Worst-case removal slack is 0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 div_frec:Reloj1Seg\|salida  " "    0.645               0.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 BotonPaso  " "    0.893               0.000 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.933 Clock  " "   -3.000             -53.933 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.158 BotonPaso  " "   -3.000              -4.158 BotonPaso " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 div_frec:Reloj1Seg\|salida  " "   -1.000             -40.000 div_frec:Reloj1Seg\|salida " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656977487813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656977487813 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656977488906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656977488907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656977489027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 18:31:29 2022 " "Processing ended: Mon Jul 04 18:31:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656977489027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656977489027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656977489027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656977489027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1656977491011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656977491011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 18:31:30 2022 " "Processing started: Mon Jul 04 18:31:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656977491011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656977491011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Semaforo -c Semaforo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656977491011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1656977491681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Semaforo.vho D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/simulation/modelsim/ simulation " "Generated file Semaforo.vho in folder \"D:/Electrónica Digital I/Proyecto version 3/Proyecto_Final_ED1-20220703T003139Z-001/Proyecto_Final_ED1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656977491787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656977491818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 18:31:31 2022 " "Processing ended: Mon Jul 04 18:31:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656977491818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656977491818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656977491818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656977491818 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656977492560 ""}
