{
    "cfgs": [
        {
            "basic_blocks": [
                {
                    "def": [
                        "b"
                    ],
                    "id": "3",
                    "instructions": [
                        {
                            "llvm_raw": "; <label>:%0",
                            "ploc": null
                        },
                        {
                            "ploc": null,
                            "raw_llvm": "%1 = alloca i16, align 2"
                        },
                        {
                            "ploc": null,
                            "raw_llvm": "%b = alloca i16, align 2"
                        },
                        {
                            "ploc": null,
                            "raw_llvm": "store i16 %a, i16* %1, align 2"
                        },
                        {
                            "ploc": {
                                "col_begin": 25,
                                "line_min": 1,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "call void @llvm.dbg.declare(metadata i16* %1, metadata !11, metadata !12), !dbg !13"
                        },
                        {
                            "ploc": {
                                "col_begin": 15,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "call void @llvm.dbg.declare(metadata i16* %b, metadata !14, metadata !12), !dbg !15"
                        },
                        {
                            "ploc": {
                                "col_begin": 19,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "%2 = load i16, i16* %1, align 2, !dbg !16"
                        },
                        {
                            "ploc": {
                                "col_begin": 19,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "%3 = sext i16 %2 to i32, !dbg !16"
                        },
                        {
                            "ploc": {
                                "col_begin": 21,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "%4 = add nsw i32 %3, 1, !dbg !17"
                        },
                        {
                            "ploc": {
                                "col_begin": 19,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "%5 = trunc i32 %4 to i16, !dbg !16"
                        },
                        {
                            "ploc": {
                                "col_begin": 15,
                                "line_min": 2,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "store i16 %5, i16* %b, align 2, !dbg !15"
                        },
                        {
                            "ploc": {
                                "col_begin": 12,
                                "line_min": 3,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "%6 = load i16, i16* %b, align 2, !dbg !18"
                        },
                        {
                            "ploc": {
                                "col_begin": 5,
                                "line_min": 3,
                                "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                            },
                            "raw_llvm": "ret i16 %6, !dbg !19"
                        }
                    ],
                    "meta": {
                        "called_functions": [],
                        "label_name": "%0"
                    },
                    "ploc": {
                        "col_begin": 25,
                        "col_end": 12,
                        "line_max": 3,
                        "line_min": 1,
                        "source_file": "/home/vkondula/code/thesis/tests/c/test002.c"
                    },
                    "pred": [],
                    "succ": [],
                    "use": [
                        "a",
                        "b"
                    ]
                }
            ],
            "finiBB": [
                "3"
            ],
            "id": "2",
            "initBB": [
                "3"
            ],
            "meta": {
                "name": "foo"
            }
        },
        {
            "basic_blocks": [],
            "finiBB": [],
            "id": "26",
            "initBB": [],
            "meta": {
                "name": "llvm.dbg.declare"
            }
        }
    ],
    "global_vars": [],
    "id": "1"
}