#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 30 13:30:49 2019
# Process ID: 8376
# Current directory: C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.runs/synth_1
# Command line: vivado.exe -log TETRIS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TETRIS.tcl
# Log file: C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.runs/synth_1/TETRIS.vds
# Journal file: C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TETRIS.tcl -notrace
Command: synth_design -top TETRIS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.266 ; gain = 96.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TETRIS' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:20]
INFO: [Synth 8-3491] module 'CLOCK_GENERATOR' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:4' bound to instance 'U1' of component 'CLOCK_GENERATOR' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:220]
INFO: [Synth 8-638] synthesizing module 'CLOCK_GENERATOR' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_GENERATOR' (1#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/clock_generator.vhd:13]
INFO: [Synth 8-3491] module 'VGA_CONTROLLER' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:5' bound to instance 'U2' of component 'VGA_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:228]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (2#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/vga_controller.vhd:17]
INFO: [Synth 8-3491] module 'IMAGE_SOURCE' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/image_source.vhd:7' bound to instance 'U3' of component 'IMAGE_SOURCE' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:239]
INFO: [Synth 8-638] synthesizing module 'IMAGE_SOURCE' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/image_source.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'IMAGE_SOURCE' (3#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/image_source.vhd:28]
INFO: [Synth 8-3491] module 'TETRIS_DATA' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_data.vhd:4' bound to instance 'U4' of component 'TETRIS_DATA' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:259]
INFO: [Synth 8-638] synthesizing module 'TETRIS_DATA' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_data.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element line_complete_var_reg was removed.  [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_data.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_DATA' (4#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_data.vhd:35]
INFO: [Synth 8-3491] module 'TETRIS_CONTROLLER' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_controller.vhd:5' bound to instance 'U5' of component 'TETRIS_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:288]
INFO: [Synth 8-638] synthesizing module 'TETRIS_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TETRIS_CONTROLLER' (5#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_controller.vhd:42]
INFO: [Synth 8-3491] module 'RAND_NUM_GEN' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/rand_num_gen.vhd:6' bound to instance 'U6' of component 'RAND_NUM_GEN' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:323]
INFO: [Synth 8-638] synthesizing module 'RAND_NUM_GEN' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/rand_num_gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RAND_NUM_GEN' (6#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/rand_num_gen.vhd:15]
INFO: [Synth 8-3491] module 'KEYBOARD_CONTROLLER' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_controller.vhd:4' bound to instance 'U7' of component 'KEYBOARD_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:331]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_CONTROLLER' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_CONTROLLER' (7#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_controller.vhd:16]
INFO: [Synth 8-3491] module 'KEYBOARD_SOURCE' declared at 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_source.vhd:3' bound to instance 'U8' of component 'KEYBOARD_SOURCE' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:342]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_SOURCE' [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_source.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_SOURCE' (8#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/new/keyboard_source.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'TETRIS' (9#1) [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 664.988 ; gain = 352.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 664.988 ; gain = 352.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 664.988 ; gain = 352.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]
Finished Parsing XDC File [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/constrs_1/new/tetris.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TETRIS_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TETRIS_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 977.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 977.316 ; gain = 664.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 977.316 ; gain = 664.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 977.316 ; gain = 664.824
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ten_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tetrimino[tiles][1][y]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rotate_function[tiles][1][x]1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tetrimino[tiles][1][y]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rotate_function[tiles][1][x]1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_controller.vhd:125]
INFO: [Synth 8-5546] ROM "fall_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "move_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage_register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tetrimino[shape]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][0][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][1][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][1][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][2][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][2][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][3][x]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tetrimino[tiles][3][y]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KEYBOARD_CONTROLLER'
INFO: [Synth 8-5544] ROM "key_event" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_enter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_space" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
          wait_clock_low |                               01 |                               01
         wait_clock_high |                               10 |                               10
            get_key_code |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KEYBOARD_CONTROLLER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 977.316 ; gain = 664.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     41107|
|2     |TETRIS__GB1   |           1|     12787|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 15    
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 204   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 235   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 25    
	   2 Input      4 Bit        Muxes := 82    
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1409  
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2114  
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 66    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 18    
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAND_NUM_GEN 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 5     
Module TETRIS_DATA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 19    
+---Registers : 
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 202   
	                1 Bit    Registers := 205   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 25    
	   2 Input      3 Bit        Muxes := 1393  
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2085  
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module IMAGE_SOURCE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 57    
	   8 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 64    
	  16 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 2     
Module VGA_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module TETRIS_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module CLOCK_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module KEYBOARD_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module KEYBOARD_SOURCE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U5/play_music_reg was removed.  [C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.srcs/sources_1/imports/new/tetris_controller.vhd:186]
INFO: [Synth 8-5546] ROM "U1/ten_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][1]' (FDPE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][3][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][2][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][1][x][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][3]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][y][4]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][x][1]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_hold_reg[tiles][0][x][2]' (FDCE) to 'i_0/U4/tetrimino_hold_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_hold_reg[tiles][0][x][3] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][1]' (FDPE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][0]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][3][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][3][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][2][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][2][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][1][x][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][1][x][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][1]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][3]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][3]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][y][4]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][y][4]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/U4/\tetrimino_next_reg[tiles][0][x][0] )
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][x][1]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][2]'
INFO: [Synth 8-3886] merging instance 'i_0/U4/tetrimino_next_reg[tiles][0][x][2]' (FDCE) to 'i_0/U4/tetrimino_next_reg[tiles][0][x][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/U4/\tetrimino_next_reg[tiles][0][x][3] )
WARNING: [Synth 8-3332] Sequential element (tetrimino_hold_reg[tiles][0][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_hold_reg[tiles][0][x][3]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][0][x][0]) is unused and will be removed from module TETRIS_DATA.
WARNING: [Synth 8-3332] Sequential element (tetrimino_next_reg[tiles][0][x][3]) is unused and will be removed from module TETRIS_DATA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:04 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     12659|
|2     |TETRIS__GB1   |           1|      6582|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:16 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:17 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |TETRIS__GB0   |           1|     12659|
|2     |TETRIS__GB1   |           1|      6582|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:26 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:28 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:29 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:29 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:29 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   206|
|3     |LUT1   |    46|
|4     |LUT2   |   485|
|5     |LUT3   |   806|
|6     |LUT4   |   657|
|7     |LUT5   |  1024|
|8     |LUT6   |  3137|
|9     |MUXF7  |   289|
|10    |MUXF8  |    38|
|11    |FDCE   |   841|
|12    |FDPE   |   238|
|13    |FDRE   |     1|
|14    |IBUF   |     4|
|15    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  7788|
|2     |  U1     |CLOCK_GENERATOR     |    58|
|3     |  U2     |VGA_CONTROLLER      |   270|
|4     |  U4     |TETRIS_DATA         |  5603|
|5     |  U5     |TETRIS_CONTROLLER   |   673|
|6     |  U6     |RAND_NUM_GEN        |    69|
|7     |  U7     |KEYBOARD_CONTROLLER |    62|
|8     |  U8     |KEYBOARD_SOURCE     |    45|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1145.453 ; gain = 832.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:18 . Memory (MB): peak = 1145.453 ; gain = 520.633
Synthesis Optimization Complete : Time (s): cpu = 00:02:14 ; elapsed = 00:02:31 . Memory (MB): peak = 1145.453 ; gain = 832.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:35 . Memory (MB): peak = 1145.453 ; gain = 845.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dppel/Projects/CPE487/tetris_ex/tetris_ex.runs/synth_1/TETRIS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TETRIS_utilization_synth.rpt -pb TETRIS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1145.453 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 13:33:33 2019...
