\hypertarget{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info}{}\doxysection{Referencia de la Estructura OSK\+::GRAPHICS\+::Gpu\+Barrier\+Info}
\label{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info}\index{OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}}


{\ttfamily \#include $<$Gpu\+Barrier\+Info.\+h$>$}

\doxysubsection*{Métodos públicos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_ab729f190f569012b102a5e17160d6050}{Gpu\+Barrier\+Info}} ()
\item 
\mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a94a5f9e295108d024feb58dda0e75f2f}{Gpu\+Barrier\+Info}} (\mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7}{Gpu\+Barrier\+Stage}} \mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a377ec6b1294f4cbd0dc5f1243606b832}{stage}}, \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdd}{Gpu\+Barrier\+Access\+Stage}} \mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a2859856d82b6fc7bf96e9b31e03ccfe0}{access\+Stage}})
\end{DoxyCompactItemize}
\doxysubsection*{Atributos públicos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7}{Gpu\+Barrier\+Stage}} \mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a377ec6b1294f4cbd0dc5f1243606b832}{stage}} = \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7a5b39c8b553c821e7cddc6da64b5bd2ee}{Gpu\+Barrier\+Stage\+::\+DEFAULT}}
\item 
\mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdd}{Gpu\+Barrier\+Access\+Stage}} \mbox{\hyperlink{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a2859856d82b6fc7bf96e9b31e03ccfe0}{access\+Stage}} = \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdda5b39c8b553c821e7cddc6da64b5bd2ee}{Gpu\+Barrier\+Access\+Stage\+::\+DEFAULT}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}


Definición en la línea \mbox{\hyperlink{_gpu_barrier_info_8h_source_l00155}{155}} del archivo \mbox{\hyperlink{_gpu_barrier_info_8h_source}{Gpu\+Barrier\+Info.\+h}}.



\doxysubsection{Documentación del constructor y destructor}
\mbox{\Hypertarget{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_ab729f190f569012b102a5e17160d6050}\label{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_ab729f190f569012b102a5e17160d6050}} 
\index{OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}!GpuBarrierInfo@{GpuBarrierInfo}}
\index{GpuBarrierInfo@{GpuBarrierInfo}!OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}}
\doxysubsubsection{\texorpdfstring{GpuBarrierInfo()}{GpuBarrierInfo()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily OSK\+::\+GRAPHICS\+::\+Gpu\+Barrier\+Info\+::\+Gpu\+Barrier\+Info (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definición en la línea \mbox{\hyperlink{_gpu_barrier_info_8h_source_l00156}{156}} del archivo \mbox{\hyperlink{_gpu_barrier_info_8h_source}{Gpu\+Barrier\+Info.\+h}}.

\mbox{\Hypertarget{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a94a5f9e295108d024feb58dda0e75f2f}\label{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a94a5f9e295108d024feb58dda0e75f2f}} 
\index{OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}!GpuBarrierInfo@{GpuBarrierInfo}}
\index{GpuBarrierInfo@{GpuBarrierInfo}!OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}}
\doxysubsubsection{\texorpdfstring{GpuBarrierInfo()}{GpuBarrierInfo()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily OSK\+::\+GRAPHICS\+::\+Gpu\+Barrier\+Info\+::\+Gpu\+Barrier\+Info (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7}{Gpu\+Barrier\+Stage}}}]{stage,  }\item[{\mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdd}{Gpu\+Barrier\+Access\+Stage}}}]{access\+Stage }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definición en la línea \mbox{\hyperlink{_gpu_barrier_info_8h_source_l00157}{157}} del archivo \mbox{\hyperlink{_gpu_barrier_info_8h_source}{Gpu\+Barrier\+Info.\+h}}.



\doxysubsection{Documentación de los datos miembro}
\mbox{\Hypertarget{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a2859856d82b6fc7bf96e9b31e03ccfe0}\label{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a2859856d82b6fc7bf96e9b31e03ccfe0}} 
\index{OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}!accessStage@{accessStage}}
\index{accessStage@{accessStage}!OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}}
\doxysubsubsection{\texorpdfstring{accessStage}{accessStage}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdd}{Gpu\+Barrier\+Access\+Stage}} OSK\+::\+GRAPHICS\+::\+Gpu\+Barrier\+Info\+::access\+Stage = \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a3001155dae3ee09f282cdc4e21196fdda5b39c8b553c821e7cddc6da64b5bd2ee}{Gpu\+Barrier\+Access\+Stage\+::\+DEFAULT}}}



Definición en la línea \mbox{\hyperlink{_gpu_barrier_info_8h_source_l00160}{160}} del archivo \mbox{\hyperlink{_gpu_barrier_info_8h_source}{Gpu\+Barrier\+Info.\+h}}.

\mbox{\Hypertarget{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a377ec6b1294f4cbd0dc5f1243606b832}\label{struct_o_s_k_1_1_g_r_a_p_h_i_c_s_1_1_gpu_barrier_info_a377ec6b1294f4cbd0dc5f1243606b832}} 
\index{OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}!stage@{stage}}
\index{stage@{stage}!OSK::GRAPHICS::GpuBarrierInfo@{OSK::GRAPHICS::GpuBarrierInfo}}
\doxysubsubsection{\texorpdfstring{stage}{stage}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7}{Gpu\+Barrier\+Stage}} OSK\+::\+GRAPHICS\+::\+Gpu\+Barrier\+Info\+::stage = \mbox{\hyperlink{namespace_o_s_k_1_1_g_r_a_p_h_i_c_s_a5c67a4dab480f62eb6083332acdcb8c7a5b39c8b553c821e7cddc6da64b5bd2ee}{Gpu\+Barrier\+Stage\+::\+DEFAULT}}}



Definición en la línea \mbox{\hyperlink{_gpu_barrier_info_8h_source_l00159}{159}} del archivo \mbox{\hyperlink{_gpu_barrier_info_8h_source}{Gpu\+Barrier\+Info.\+h}}.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
OSKengine2/\mbox{\hyperlink{_gpu_barrier_info_8h}{Gpu\+Barrier\+Info.\+h}}\end{DoxyCompactItemize}
