VLSI Internship – Task 1

# Description
Implemented a 1-bit full adder using Verilog and verified its functionality through simulation.

# Tools Used
- Verilog HDL
- Icarus Verilog (Simulator)
- EDA Playground (Online simulation platform)

# Simulation Link
EDA Playground simulation link:  
   https://www.edaplayground.com/x/cqN2


# Files
- design.sv – Full Adder design
- testbench.sv – Testbench for verification

# Output
All 8 input combinations were tested and correct Sum and Carry outputs were observed.
