// Seed: 365719660
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  parameter id_3 = 1'b0;
  assign module_2.id_8 = 0;
  logic id_4;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1
    , id_11,
    output uwire id_2,
    output supply0 id_3,
    output wire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    output wor id_8,
    output tri1 id_9
);
  wire id_12 = id_11;
  module_0 modCall_1 (
      id_5,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd27
) (
    input tri1 id_0
    , id_8,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_9,
    input supply1 id_6
);
  logic _id_10;
  wire [id_10 : -1] id_11;
  assign id_8 = (id_2 << -1'b0) - id_9;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
