# Ria - RIsc-v processor with Approximate execution units

UM-SJTU JI VE450 2021 Summer Capstone Design Project 33

Advisor: Dr. Weikang Qian

Team: Zhiyuan Liu, Jian Shi, Li Shi, Yiqiu Sun, Yichao Yuan


## Resources

### Tutorials

1. SystemVerilog tutorials, [Link](https://www.chipverify.com/systemverilog/systemverilog-tutorial)

### Open source RISC-V cores

1. The Berkeley Out-of-Order Machine (BOOM), [Docs](https://docs.boom-core.org/en/latest/index.html), [GitHub](https://github.com/riscv-boom/riscv-boom)

1. Rocket-chip, [GitHub](https://github.com/chipsalliance/rocket-chip)

1. HIT MIPS Core, [GitHub](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)

1. Hummingbirdv2 E203 Core and SoC, [Docs](https://doc.nucleisys.com/hbirdv2/index.html)

1. EH1 RISC-V SweRV Core from WD, [GitHub](https://github.com/chipsalliance/Cores-SweRV)

1. RSD, [GitHub](https://github.com/rsd-devel/rsd)

### Xilinx IP cores

1. Floating point operator, [IP](https://www.xilinx.com/products/intellectual-property/floating_pt.html)

1. Multiplier, [IP](https://www.xilinx.com/products/intellectual-property/multiplier.html)

1. Divider, [IP](https://www.xilinx.com/products/intellectual-property/divider.html)

1. Block memory generator, [IP](https://www.xilinx.com/products/intellectual-property/block_memory_generator.html)
