<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>MY_CUSTOM_FPGA_DESIGN_6F813211</design>
	<target_verilog>/home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.vm</target_verilog>
</SynplifyOutput>
