#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffde13b5d0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7fffde0176a0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7fffde0176e0 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7fffde03cc20 .functor BUFZ 8, L_0x7fffde18f770, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffddf573b0 .functor BUFZ 8, L_0x7fffde18fa30, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffde1176a0_0 .net *"_s0", 7 0, L_0x7fffde18f770;  1 drivers
v0x7fffde0db3f0_0 .net *"_s10", 7 0, L_0x7fffde18fb00;  1 drivers
L_0x7ff6f9070060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde0fe300_0 .net *"_s13", 1 0, L_0x7ff6f9070060;  1 drivers
v0x7fffde0e2f50_0 .net *"_s2", 7 0, L_0x7fffde18f870;  1 drivers
L_0x7ff6f9070018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde0c2640_0 .net *"_s5", 1 0, L_0x7ff6f9070018;  1 drivers
v0x7fffde10eed0_0 .net *"_s8", 7 0, L_0x7fffde18fa30;  1 drivers
o0x7ff6f90c0138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffddfc6610_0 .net "addr_a", 5 0, o0x7ff6f90c0138;  0 drivers
o0x7ff6f90c0168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffde15f2c0_0 .net "addr_b", 5 0, o0x7ff6f90c0168;  0 drivers
o0x7ff6f90c0198 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde15f3a0_0 .net "clk", 0 0, o0x7ff6f90c0198;  0 drivers
o0x7ff6f90c01c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffde15f460_0 .net "din_a", 7 0, o0x7ff6f90c01c8;  0 drivers
v0x7fffde15f540_0 .net "dout_a", 7 0, L_0x7fffde03cc20;  1 drivers
v0x7fffde15f620_0 .net "dout_b", 7 0, L_0x7fffddf573b0;  1 drivers
v0x7fffde15f700_0 .var "q_addr_a", 5 0;
v0x7fffde15f7e0_0 .var "q_addr_b", 5 0;
v0x7fffde15f8c0 .array "ram", 0 63, 7 0;
o0x7ff6f90c02b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde15f980_0 .net "we", 0 0, o0x7ff6f90c02b8;  0 drivers
E_0x7fffddf8fa30 .event posedge, v0x7fffde15f3a0_0;
L_0x7fffde18f770 .array/port v0x7fffde15f8c0, L_0x7fffde18f870;
L_0x7fffde18f870 .concat [ 6 2 0 0], v0x7fffde15f700_0, L_0x7ff6f9070018;
L_0x7fffde18fa30 .array/port v0x7fffde15f8c0, L_0x7fffde18fb00;
L_0x7fffde18fb00 .concat [ 6 2 0 0], v0x7fffde15f7e0_0, L_0x7ff6f9070060;
S_0x7fffde113970 .scope module, "testbench" "testbench" 3 5;
 .timescale -9 -12;
v0x7fffde18f5e0_0 .var "clk", 0 0;
v0x7fffde18f6a0_0 .var "rst", 0 0;
S_0x7fffde1150e0 .scope module, "top" "riscv_top" 3 10, 4 4 0, S_0x7fffde113970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7fffddfaa490 .param/l "RAM_ADDR_WIDTH" 1 4 18, +C4<00000000000000000000000000010001>;
P_0x7fffddfaa4d0 .param/l "SIM" 0 4 6, +C4<00000000000000000000000000000001>;
P_0x7fffddfaa510 .param/l "SYS_CLK_FREQ" 1 4 16, +C4<00000101111101011110000100000000>;
P_0x7fffddfaa550 .param/l "UART_BAUD_RATE" 1 4 17, +C4<00000000000000011100001000000000>;
L_0x7fffddf574c0 .functor BUFZ 1, v0x7fffde18f5e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde190390 .functor NOT 1, L_0x7fffde1ab720, C4<0>, C4<0>, C4<0>;
L_0x7fffde1a3750 .functor OR 1, v0x7fffde18f410_0, v0x7fffde189500_0, C4<0>, C4<0>;
L_0x7fffde1aae10 .functor BUFZ 1, L_0x7fffde1ab720, C4<0>, C4<0>, C4<0>;
L_0x7fffde1aaf20 .functor BUFZ 8, L_0x7fffde1ab890, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff6f9071020 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7fffde1ab110 .functor AND 32, L_0x7fffde1aafe0, L_0x7ff6f9071020, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fffde1ab370 .functor BUFZ 1, L_0x7fffde1ab220, C4<0>, C4<0>, C4<0>;
L_0x7fffde1ab5c0 .functor BUFZ 8, L_0x7fffde190250, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffde18c970_0 .net "EXCLK", 0 0, v0x7fffde18f5e0_0;  1 drivers
o0x7ff6f90c8628 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffde18ca50_0 .net "Rx", 0 0, o0x7ff6f90c8628;  0 drivers
v0x7fffde18cb10_0 .net "Tx", 0 0, L_0x7fffde1a6900;  1 drivers
L_0x7ff6f90701c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffde18cbe0_0 .net/2u *"_s10", 0 0, L_0x7ff6f90701c8;  1 drivers
L_0x7ff6f9070210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffde18cc80_0 .net/2u *"_s12", 0 0, L_0x7ff6f9070210;  1 drivers
v0x7fffde18cd60_0 .net *"_s23", 1 0, L_0x7fffde1aa9c0;  1 drivers
L_0x7ff6f9070f00 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffde18ce40_0 .net/2u *"_s24", 1 0, L_0x7ff6f9070f00;  1 drivers
v0x7fffde18cf20_0 .net *"_s26", 0 0, L_0x7fffde1aaaf0;  1 drivers
L_0x7ff6f9070f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffde18cfe0_0 .net/2u *"_s28", 0 0, L_0x7ff6f9070f48;  1 drivers
L_0x7ff6f9070f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffde18d150_0 .net/2u *"_s30", 0 0, L_0x7ff6f9070f90;  1 drivers
v0x7fffde18d230_0 .net *"_s38", 31 0, L_0x7fffde1aafe0;  1 drivers
L_0x7ff6f9070fd8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde18d310_0 .net *"_s41", 30 0, L_0x7ff6f9070fd8;  1 drivers
v0x7fffde18d3f0_0 .net/2u *"_s42", 31 0, L_0x7ff6f9071020;  1 drivers
v0x7fffde18d4d0_0 .net *"_s44", 31 0, L_0x7fffde1ab110;  1 drivers
v0x7fffde18d5b0_0 .net *"_s5", 1 0, L_0x7fffde190450;  1 drivers
L_0x7ff6f9071068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffde18d690_0 .net/2u *"_s50", 0 0, L_0x7ff6f9071068;  1 drivers
L_0x7ff6f90710b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffde18d770_0 .net/2u *"_s52", 0 0, L_0x7ff6f90710b0;  1 drivers
v0x7fffde18d850_0 .net *"_s56", 31 0, L_0x7fffde1ab520;  1 drivers
L_0x7ff6f90710f8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde18d930_0 .net *"_s59", 14 0, L_0x7ff6f90710f8;  1 drivers
L_0x7ff6f9070180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fffde18da10_0 .net/2u *"_s6", 1 0, L_0x7ff6f9070180;  1 drivers
v0x7fffde18daf0_0 .net *"_s8", 0 0, L_0x7fffde1904f0;  1 drivers
v0x7fffde18dbb0_0 .net "btnC", 0 0, v0x7fffde18f6a0_0;  1 drivers
v0x7fffde18dc70_0 .net "clk", 0 0, L_0x7fffddf574c0;  1 drivers
o0x7ff6f90c74b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffde18dd10_0 .net "cpu_dbgreg_dout", 31 0, o0x7ff6f90c74b8;  0 drivers
v0x7fffde18ddd0_0 .net "cpu_ram_a", 31 0, v0x7fffde167d60_0;  1 drivers
v0x7fffde18dee0_0 .net "cpu_ram_din", 7 0, L_0x7fffde1ab9c0;  1 drivers
v0x7fffde18dff0_0 .net "cpu_ram_dout", 7 0, v0x7fffde167f20_0;  1 drivers
v0x7fffde18e100_0 .net "cpu_ram_wr", 0 0, v0x7fffde168000_0;  1 drivers
v0x7fffde18e1f0_0 .net "cpu_rdy", 0 0, L_0x7fffde1ab3e0;  1 drivers
v0x7fffde18e290_0 .net "cpumc_a", 31 0, L_0x7fffde1ab680;  1 drivers
v0x7fffde18e370_0 .net "cpumc_din", 7 0, L_0x7fffde1ab890;  1 drivers
v0x7fffde18e480_0 .net "cpumc_wr", 0 0, L_0x7fffde1ab720;  1 drivers
v0x7fffde18e540_0 .net "hci_active", 0 0, L_0x7fffde1ab220;  1 drivers
v0x7fffde18e810_0 .net "hci_active_out", 0 0, L_0x7fffde1aa5d0;  1 drivers
v0x7fffde18e8b0_0 .net "hci_io_din", 7 0, L_0x7fffde1aaf20;  1 drivers
v0x7fffde18e950_0 .net "hci_io_dout", 7 0, v0x7fffde189bf0_0;  1 drivers
v0x7fffde18e9f0_0 .net "hci_io_en", 0 0, L_0x7fffde1aabe0;  1 drivers
v0x7fffde18ea90_0 .net "hci_io_full", 0 0, L_0x7fffde1a3810;  1 drivers
v0x7fffde18eb80_0 .net "hci_io_sel", 2 0, L_0x7fffde1aa8d0;  1 drivers
v0x7fffde18ec20_0 .net "hci_io_wr", 0 0, L_0x7fffde1aae10;  1 drivers
v0x7fffde18ecc0_0 .net "hci_ram_a", 16 0, v0x7fffde1895a0_0;  1 drivers
v0x7fffde18ed60_0 .net "hci_ram_din", 7 0, L_0x7fffde1ab5c0;  1 drivers
v0x7fffde18ee00_0 .net "hci_ram_dout", 7 0, L_0x7fffde1aa6e0;  1 drivers
v0x7fffde18eed0_0 .net "hci_ram_wr", 0 0, v0x7fffde18a440_0;  1 drivers
v0x7fffde18efa0_0 .net "led", 0 0, L_0x7fffde1ab370;  1 drivers
v0x7fffde18f040_0 .net "program_finish", 0 0, v0x7fffde189500_0;  1 drivers
v0x7fffde18f110_0 .var "q_hci_io_en", 0 0;
v0x7fffde18f1b0_0 .net "ram_a", 16 0, L_0x7fffde190770;  1 drivers
v0x7fffde18f2a0_0 .net "ram_dout", 7 0, L_0x7fffde190250;  1 drivers
v0x7fffde18f340_0 .net "ram_en", 0 0, L_0x7fffde190630;  1 drivers
v0x7fffde18f410_0 .var "rst", 0 0;
v0x7fffde18f4b0_0 .var "rst_delay", 0 0;
E_0x7fffddf90250 .event posedge, v0x7fffde18dbb0_0, v0x7fffde160c50_0;
L_0x7fffde190450 .part L_0x7fffde1ab680, 16, 2;
L_0x7fffde1904f0 .cmp/eq 2, L_0x7fffde190450, L_0x7ff6f9070180;
L_0x7fffde190630 .functor MUXZ 1, L_0x7ff6f9070210, L_0x7ff6f90701c8, L_0x7fffde1904f0, C4<>;
L_0x7fffde190770 .part L_0x7fffde1ab680, 0, 17;
L_0x7fffde1aa8d0 .part L_0x7fffde1ab680, 0, 3;
L_0x7fffde1aa9c0 .part L_0x7fffde1ab680, 16, 2;
L_0x7fffde1aaaf0 .cmp/eq 2, L_0x7fffde1aa9c0, L_0x7ff6f9070f00;
L_0x7fffde1aabe0 .functor MUXZ 1, L_0x7ff6f9070f90, L_0x7ff6f9070f48, L_0x7fffde1aaaf0, C4<>;
L_0x7fffde1aafe0 .concat [ 1 31 0 0], L_0x7fffde1aa5d0, L_0x7ff6f9070fd8;
L_0x7fffde1ab220 .part L_0x7fffde1ab110, 0, 1;
L_0x7fffde1ab3e0 .functor MUXZ 1, L_0x7ff6f90710b0, L_0x7ff6f9071068, L_0x7fffde1ab220, C4<>;
L_0x7fffde1ab520 .concat [ 17 15 0 0], v0x7fffde1895a0_0, L_0x7ff6f90710f8;
L_0x7fffde1ab680 .functor MUXZ 32, v0x7fffde167d60_0, L_0x7fffde1ab520, L_0x7fffde1ab220, C4<>;
L_0x7fffde1ab720 .functor MUXZ 1, v0x7fffde168000_0, v0x7fffde18a440_0, L_0x7fffde1ab220, C4<>;
L_0x7fffde1ab890 .functor MUXZ 8, v0x7fffde167f20_0, L_0x7fffde1aa6e0, L_0x7fffde1ab220, C4<>;
L_0x7fffde1ab9c0 .functor MUXZ 8, L_0x7fffde190250, v0x7fffde189bf0_0, v0x7fffde18f110_0, C4<>;
S_0x7fffde110040 .scope module, "cpu0" "cpu" 4 100, 5 14 0, S_0x7fffde1150e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
L_0x7fffde190890 .functor OR 1, L_0x7fffde1a3460, v0x7fffde173c80_0, C4<0>, C4<0>;
L_0x7fffde1909a0 .functor OR 1, L_0x7fffde190890, L_0x7fffde1a1360, C4<0>, C4<0>;
v0x7fffde174660_0 .net "ALU_rd_to", 4 0, L_0x7fffde190b70;  1 drivers
v0x7fffde1747d0_0 .net "ALU_res", 31 0, v0x7fffde1605e0_0;  1 drivers
v0x7fffde174920_0 .net "ALU_res2", 31 0, v0x7fffde1606c0_0;  1 drivers
v0x7fffde1749f0_0 .net "ALU_res_flg", 0 0, L_0x7fffde190b00;  1 drivers
v0x7fffde174b20_0 .net "IF_issue_flg", 0 0, v0x7fffde160f70_0;  1 drivers
v0x7fffde174bc0_0 .net "IF_issue_inst", 31 0, v0x7fffde1616d0_0;  1 drivers
v0x7fffde174c80_0 .net "IF_issue_pc", 31 0, v0x7fffde1617b0_0;  1 drivers
v0x7fffde174d40_0 .net "IF_mem_addr", 31 0, v0x7fffde161530_0;  1 drivers
v0x7fffde174e50_0 .net "IF_mem_flg", 0 0, v0x7fffde161300_0;  1 drivers
v0x7fffde174f80_0 .net "ROB_com_reg_flg", 0 0, v0x7fffde16fd50_0;  1 drivers
v0x7fffde175070_0 .net "ROB_com_reg_rd", 4 0, v0x7fffde16fdf0_0;  1 drivers
v0x7fffde175180_0 .net "ROB_com_reg_res", 31 0, v0x7fffde16fe90_0;  1 drivers
v0x7fffde175290_0 .net "ROB_com_str_flg", 0 0, v0x7fffde16ff30_0;  1 drivers
v0x7fffde175380_0 .net "ROB_full", 0 0, L_0x7fffde1a1360;  1 drivers
v0x7fffde175420_0 .net "ROB_head", 4 0, v0x7fffde16fb50_0;  1 drivers
v0x7fffde175510_0 .net "ROB_jal_pc", 31 0, v0x7fffde16fc10_0;  1 drivers
v0x7fffde175620_0 .net "ROB_jal_reset", 0 0, v0x7fffde16fcb0_0;  1 drivers
v0x7fffde1756c0_0 .net "ROB_tail", 4 0, v0x7fffde16ffd0_0;  1 drivers
v0x7fffde175780_0 .net "RS_ALU_Vj", 31 0, v0x7fffde1739e0_0;  1 drivers
v0x7fffde175840_0 .net "RS_ALU_Vk", 31 0, v0x7fffde173aa0_0;  1 drivers
v0x7fffde175950_0 .net "RS_ALU_imm", 31 0, v0x7fffde173d20_0;  1 drivers
v0x7fffde175a60_0 .net "RS_ALU_opcode", 3 0, v0x7fffde173dc0_0;  1 drivers
v0x7fffde175b70_0 .net "RS_ALU_optype", 3 0, v0x7fffde173e60_0;  1 drivers
v0x7fffde175c80_0 .net "RS_ALU_pc", 31 0, v0x7fffde173f00_0;  1 drivers
v0x7fffde175d90_0 .net "RS_ALU_rd", 4 0, v0x7fffde173be0_0;  1 drivers
v0x7fffde175ea0_0 .net "RS_ALU_run_flg", 0 0, v0x7fffde173b40_0;  1 drivers
v0x7fffde175f90_0 .net "RS_full", 0 0, v0x7fffde173c80_0;  1 drivers
v0x7fffde176030_0 .net "Reg_RS_Qj", 4 0, v0x7fffde169680_0;  1 drivers
v0x7fffde1760d0_0 .net "Reg_RS_Qk", 4 0, v0x7fffde169740_0;  1 drivers
v0x7fffde176190_0 .net "Reg_RS_Vj", 31 0, v0x7fffde169da0_0;  1 drivers
v0x7fffde176250_0 .net "Reg_RS_Vk", 31 0, v0x7fffde169eb0_0;  1 drivers
v0x7fffde176310_0 .net "STALL", 0 0, L_0x7fffde1909a0;  1 drivers
v0x7fffde1763b0_0 .net *"_s0", 0 0, L_0x7fffde190890;  1 drivers
v0x7fffde176470_0 .net "clk_in", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde176510_0 .net "dbgreg_dout", 31 0, o0x7ff6f90c74b8;  alias, 0 drivers
v0x7fffde1765f0_0 .net "io_buffer_full", 0 0, L_0x7fffde1a3810;  alias, 1 drivers
v0x7fffde1766b0_0 .net "issue_RS_rd_hv", 0 0, v0x7fffde162390_0;  1 drivers
v0x7fffde1767a0_0 .net "issue_RS_rs1", 4 0, v0x7fffde162680_0;  1 drivers
v0x7fffde1768b0_0 .net "issue_RS_rs1_hv", 0 0, v0x7fffde162760_0;  1 drivers
v0x7fffde1769a0_0 .net "issue_RS_rs2", 4 0, v0x7fffde162820_0;  1 drivers
v0x7fffde176ab0_0 .net "issue_RS_rs2_hv", 0 0, v0x7fffde162900_0;  1 drivers
v0x7fffde176ba0_0 .net "issue_add_flg", 0 0, L_0x7fffde190be0;  1 drivers
v0x7fffde176c40_0 .net "issue_imm", 31 0, v0x7fffde161d70_0;  1 drivers
v0x7fffde176d00_0 .net "issue_opcode", 3 0, v0x7fffde162060_0;  1 drivers
v0x7fffde176e50_0 .net "issue_optype", 3 0, v0x7fffde162100_0;  1 drivers
v0x7fffde176fa0_0 .net "issue_pc", 31 0, v0x7fffde1625a0_0;  1 drivers
v0x7fffde177060_0 .net "issue_rd", 4 0, v0x7fffde1622d0_0;  1 drivers
v0x7fffde177120_0 .net "lsb_full", 0 0, L_0x7fffde1a3460;  1 drivers
v0x7fffde1771c0_0 .net "lsb_lad_flg", 0 0, v0x7fffde165e30_0;  1 drivers
v0x7fffde1772f0_0 .net "lsb_lad_res", 31 0, v0x7fffde165ed0_0;  1 drivers
v0x7fffde177420_0 .net "lsb_mem_addr", 31 0, v0x7fffde164ef0_0;  1 drivers
v0x7fffde1774e0_0 .net "lsb_mem_in_flg", 0 0, v0x7fffde164c80_0;  1 drivers
v0x7fffde177580_0 .net "lsb_mem_len", 5 0, v0x7fffde164ba0_0;  1 drivers
v0x7fffde177640_0 .net "lsb_mem_num", 31 0, v0x7fffde164fb0_0;  1 drivers
v0x7fffde177750_0 .net "lsb_mem_out_flg", 0 0, v0x7fffde164d40_0;  1 drivers
v0x7fffde177840_0 .net "lsb_rd", 4 0, v0x7fffde165cc0_0;  1 drivers
v0x7fffde177900_0 .net "lsb_str_done", 0 0, v0x7fffde165fc0_0;  1 drivers
v0x7fffde1779f0_0 .net "mem_IF_flg", 0 0, v0x7fffde168250_0;  1 drivers
v0x7fffde177ae0_0 .net "mem_a", 31 0, v0x7fffde167d60_0;  alias, 1 drivers
v0x7fffde177ba0_0 .net "mem_din", 7 0, L_0x7fffde1ab9c0;  alias, 1 drivers
v0x7fffde177c40_0 .net "mem_dout", 7 0, v0x7fffde167f20_0;  alias, 1 drivers
v0x7fffde177ce0_0 .net "mem_lsb_flg", 0 0, v0x7fffde1682f0_0;  1 drivers
v0x7fffde177dd0_0 .net "mem_res", 31 0, v0x7fffde168390_0;  1 drivers
v0x7fffde177e70_0 .net "mem_wr", 0 0, v0x7fffde168000_0;  alias, 1 drivers
v0x7fffde177f10_0 .net "rdy_in", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde177fb0_0 .net "rst_in", 0 0, L_0x7fffde1a3750;  1 drivers
S_0x7fffde12ddb0 .scope module, "alu" "ALU" 5 115, 6 6 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "run_flg"
    .port_info 1 /INPUT 5 "rd_fr"
    .port_info 2 /INPUT 32 "Vj"
    .port_info 3 /INPUT 32 "Vk"
    .port_info 4 /INPUT 32 "imm"
    .port_info 5 /INPUT 32 "pc"
    .port_info 6 /INPUT 4 "opcode"
    .port_info 7 /INPUT 4 "optype"
    .port_info 8 /OUTPUT 1 "res_flg"
    .port_info 9 /OUTPUT 32 "res"
    .port_info 10 /OUTPUT 32 "res2"
    .port_info 11 /OUTPUT 5 "rd_to"
L_0x7fffde190b00 .functor BUFZ 1, v0x7fffde173b40_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde190b70 .functor BUFZ 5, v0x7fffde173be0_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffde15fe60_0 .net "Vj", 31 0, v0x7fffde1739e0_0;  alias, 1 drivers
v0x7fffde15ff60_0 .net "Vk", 31 0, v0x7fffde173aa0_0;  alias, 1 drivers
v0x7fffde160040_0 .net "imm", 31 0, v0x7fffde173d20_0;  alias, 1 drivers
v0x7fffde160130_0 .net "opcode", 3 0, v0x7fffde173dc0_0;  alias, 1 drivers
v0x7fffde160210_0 .net "optype", 3 0, v0x7fffde173e60_0;  alias, 1 drivers
v0x7fffde160340_0 .net "pc", 31 0, v0x7fffde173f00_0;  alias, 1 drivers
v0x7fffde160420_0 .net "rd_fr", 4 0, v0x7fffde173be0_0;  alias, 1 drivers
v0x7fffde160500_0 .net "rd_to", 4 0, L_0x7fffde190b70;  alias, 1 drivers
v0x7fffde1605e0_0 .var "res", 31 0;
v0x7fffde1606c0_0 .var "res2", 31 0;
v0x7fffde1607a0_0 .net "res_flg", 0 0, L_0x7fffde190b00;  alias, 1 drivers
v0x7fffde160860_0 .net "run_flg", 0 0, v0x7fffde173b40_0;  alias, 1 drivers
E_0x7fffddf8f620/0 .event edge, v0x7fffde160860_0, v0x7fffde160210_0, v0x7fffde160130_0, v0x7fffde15fe60_0;
E_0x7fffddf8f620/1 .event edge, v0x7fffde15ff60_0, v0x7fffde160040_0, v0x7fffde160340_0;
E_0x7fffddf8f620 .event/or E_0x7fffddf8f620/0, E_0x7fffddf8f620/1;
S_0x7fffde12f520 .scope module, "if_" "IF" 5 131, 7 8 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "flg_get"
    .port_info 4 /INPUT 32 "ins_in"
    .port_info 5 /INPUT 1 "stall"
    .port_info 6 /INPUT 1 "jal_reset"
    .port_info 7 /INPUT 32 "jal_pc"
    .port_info 8 /OUTPUT 1 "nd_ins"
    .port_info 9 /OUTPUT 32 "pc_fetch"
    .port_info 10 /OUTPUT 1 "ins_flg"
    .port_info 11 /OUTPUT 32 "ret_ins"
    .port_info 12 /OUTPUT 32 "ret_pc"
v0x7fffde160c50_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde160d30_0 .net "flg_get", 0 0, v0x7fffde168250_0;  alias, 1 drivers
v0x7fffde160df0_0 .var "hv_ins", 0 0;
v0x7fffde160e90_0 .var "ins", 31 0;
v0x7fffde160f70_0 .var "ins_flg", 0 0;
v0x7fffde161080_0 .net "ins_in", 31 0, v0x7fffde168390_0;  alias, 1 drivers
v0x7fffde161160_0 .net "jal_pc", 31 0, v0x7fffde16fc10_0;  alias, 1 drivers
v0x7fffde161240_0 .net "jal_reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde161300_0 .var "nd_ins", 0 0;
v0x7fffde161450_0 .var "pc", 31 0;
v0x7fffde161530_0 .var "pc_fetch", 31 0;
v0x7fffde161610_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde1616d0_0 .var "ret_ins", 31 0;
v0x7fffde1617b0_0 .var "ret_pc", 31 0;
v0x7fffde161890_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
v0x7fffde161950_0 .net "stall", 0 0, L_0x7fffde1909a0;  alias, 1 drivers
E_0x7fffddf8d790 .event posedge, v0x7fffde160c50_0;
E_0x7fffde1562a0 .event edge, v0x7fffde160d30_0, v0x7fffde161080_0, v0x7fffde160df0_0, v0x7fffde161450_0;
S_0x7fffde136cd0 .scope module, "iss" "issue" 5 152, 8 8 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ins_flg"
    .port_info 1 /INPUT 32 "ins"
    .port_info 2 /INPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ret_add"
    .port_info 4 /OUTPUT 1 "rs1_hv"
    .port_info 5 /OUTPUT 1 "rs2_hv"
    .port_info 6 /OUTPUT 1 "rd_hv"
    .port_info 7 /OUTPUT 5 "rs1"
    .port_info 8 /OUTPUT 5 "rs2"
    .port_info 9 /OUTPUT 5 "rd"
    .port_info 10 /OUTPUT 32 "imm"
    .port_info 11 /OUTPUT 32 "ret_pc"
    .port_info 12 /OUTPUT 4 "opcode"
    .port_info 13 /OUTPUT 4 "optype"
L_0x7fffde190be0 .functor BUFZ 1, v0x7fffde160f70_0, C4<0>, C4<0>, C4<0>;
v0x7fffde161d70_0 .var "imm", 31 0;
v0x7fffde161e70_0 .net "ins", 31 0, v0x7fffde1616d0_0;  alias, 1 drivers
v0x7fffde161f60_0 .net "ins_flg", 0 0, v0x7fffde160f70_0;  alias, 1 drivers
v0x7fffde162060_0 .var "opcode", 3 0;
v0x7fffde162100_0 .var "optype", 3 0;
v0x7fffde162210_0 .net "pc", 31 0, v0x7fffde1617b0_0;  alias, 1 drivers
v0x7fffde1622d0_0 .var "rd", 4 0;
v0x7fffde162390_0 .var "rd_hv", 0 0;
v0x7fffde162450_0 .net "ret_add", 0 0, L_0x7fffde190be0;  alias, 1 drivers
v0x7fffde1625a0_0 .var "ret_pc", 31 0;
v0x7fffde162680_0 .var "rs1", 4 0;
v0x7fffde162760_0 .var "rs1_hv", 0 0;
v0x7fffde162820_0 .var "rs2", 4 0;
v0x7fffde162900_0 .var "rs2_hv", 0 0;
E_0x7fffde161d10 .event edge, v0x7fffde160f70_0, v0x7fffde1616d0_0, v0x7fffde1617b0_0;
S_0x7fffde138440 .scope module, "lsb" "LSB" 5 273, 9 6 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "run_add"
    .port_info 4 /INPUT 32 "in_Vj"
    .port_info 5 /INPUT 5 "in_Qj"
    .port_info 6 /INPUT 32 "in_Vk"
    .port_info 7 /INPUT 5 "in_Qk"
    .port_info 8 /INPUT 4 "in_opcode"
    .port_info 9 /INPUT 4 "in_type"
    .port_info 10 /INPUT 5 "in_Dest"
    .port_info 11 /INPUT 32 "in_imm"
    .port_info 12 /INPUT 1 "run_upd_alu"
    .port_info 13 /INPUT 5 "alu_rd"
    .port_info 14 /INPUT 32 "alu_res"
    .port_info 15 /INPUT 1 "run_upd_lad"
    .port_info 16 /INPUT 5 "lad_rd"
    .port_info 17 /INPUT 32 "lad_res"
    .port_info 18 /INPUT 1 "mem_flg"
    .port_info 19 /INPUT 32 "mem_res"
    .port_info 20 /INPUT 1 "str_modi"
    .port_info 21 /INPUT 1 "reset"
    .port_info 22 /OUTPUT 1 "ret_full"
    .port_info 23 /OUTPUT 1 "ret_lad_flg"
    .port_info 24 /OUTPUT 32 "ret_lad_res"
    .port_info 25 /OUTPUT 5 "ret_dest"
    .port_info 26 /OUTPUT 1 "ret_str_done"
    .port_info 27 /OUTPUT 1 "mem_nd"
    .port_info 28 /OUTPUT 1 "mem_out"
    .port_info 29 /OUTPUT 6 "mem_len"
    .port_info 30 /OUTPUT 32 "mem_st"
    .port_info 31 /OUTPUT 32 "mem_x"
L_0x7fffde1a32b0 .functor AND 1, L_0x7fffde1a30d0, L_0x7fffde1a31c0, C4<1>, C4<1>;
L_0x7fffde1a3460 .functor OR 1, L_0x7fffde1a32b0, L_0x7fffde1a3570, C4<0>, C4<0>;
v0x7fffde163180 .array "Dest", 0 31, 4 0;
v0x7fffde163260 .array "Qj", 0 31, 4 0;
v0x7fffde163320 .array "Qk", 0 31, 4 0;
v0x7fffde1633f0 .array "Vj", 0 31, 31 0;
v0x7fffde1634b0 .array "Vk", 0 31, 31 0;
L_0x7ff6f9070720 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x7fffde1635c0_0 .net/2u *"_s0", 31 0, L_0x7ff6f9070720;  1 drivers
L_0x7ff6f90707b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde1636a0_0 .net/2u *"_s10", 31 0, L_0x7ff6f90707b0;  1 drivers
v0x7fffde163780_0 .net *"_s12", 31 0, L_0x7fffde1a33c0;  1 drivers
v0x7fffde163860_0 .net *"_s14", 0 0, L_0x7fffde1a3570;  1 drivers
v0x7fffde1639b0_0 .net *"_s2", 0 0, L_0x7fffde1a30d0;  1 drivers
L_0x7ff6f9070768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde163a70_0 .net/2u *"_s4", 31 0, L_0x7ff6f9070768;  1 drivers
v0x7fffde163b50_0 .net *"_s6", 0 0, L_0x7fffde1a31c0;  1 drivers
v0x7fffde163c10_0 .net *"_s8", 0 0, L_0x7fffde1a32b0;  1 drivers
v0x7fffde163cd0_0 .net "alu_rd", 4 0, L_0x7fffde190b70;  alias, 1 drivers
v0x7fffde163d90_0 .net "alu_res", 31 0, v0x7fffde1605e0_0;  alias, 1 drivers
v0x7fffde163e60_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde163f30_0 .var "head", 31 0;
v0x7fffde163fd0_0 .var/i "i", 31 0;
v0x7fffde1640b0 .array "imm", 0 31, 31 0;
v0x7fffde164170_0 .net "in_Dest", 4 0, v0x7fffde16ffd0_0;  alias, 1 drivers
v0x7fffde164250_0 .net "in_Qj", 4 0, v0x7fffde169680_0;  alias, 1 drivers
v0x7fffde164330_0 .net "in_Qk", 4 0, v0x7fffde169740_0;  alias, 1 drivers
v0x7fffde164410_0 .net "in_Vj", 31 0, v0x7fffde169da0_0;  alias, 1 drivers
v0x7fffde1644f0_0 .net "in_Vk", 31 0, v0x7fffde169eb0_0;  alias, 1 drivers
v0x7fffde1645d0_0 .net "in_imm", 31 0, v0x7fffde161d70_0;  alias, 1 drivers
v0x7fffde1646c0_0 .net "in_opcode", 3 0, v0x7fffde162060_0;  alias, 1 drivers
v0x7fffde164790_0 .net "in_type", 3 0, v0x7fffde162100_0;  alias, 1 drivers
v0x7fffde164860_0 .net "lad_rd", 4 0, v0x7fffde165cc0_0;  alias, 1 drivers
v0x7fffde164920_0 .net "lad_res", 31 0, v0x7fffde165ed0_0;  alias, 1 drivers
v0x7fffde164a00_0 .var "len", 5 0;
v0x7fffde164ae0_0 .net "mem_flg", 0 0, v0x7fffde1682f0_0;  alias, 1 drivers
v0x7fffde164ba0_0 .var "mem_len", 5 0;
v0x7fffde164c80_0 .var "mem_nd", 0 0;
v0x7fffde164d40_0 .var "mem_out", 0 0;
v0x7fffde164e00_0 .net "mem_res", 31 0, v0x7fffde168390_0;  alias, 1 drivers
v0x7fffde164ef0_0 .var "mem_st", 31 0;
v0x7fffde164fb0_0 .var "mem_x", 31 0;
v0x7fffde165090 .array "opcode", 0 31, 3 0;
v0x7fffde165550 .array "optype", 0 31, 3 0;
v0x7fffde165b20_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde165bf0_0 .net "reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde165cc0_0 .var "ret_dest", 4 0;
v0x7fffde165d90_0 .net "ret_full", 0 0, L_0x7fffde1a3460;  alias, 1 drivers
v0x7fffde165e30_0 .var "ret_lad_flg", 0 0;
v0x7fffde165ed0_0 .var "ret_lad_res", 31 0;
v0x7fffde165fc0_0 .var "ret_str_done", 0 0;
v0x7fffde166060_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
v0x7fffde166130_0 .net "run_add", 0 0, L_0x7fffde190be0;  alias, 1 drivers
v0x7fffde166200_0 .net "run_upd_alu", 0 0, L_0x7fffde190b00;  alias, 1 drivers
v0x7fffde1662d0_0 .net "run_upd_lad", 0 0, v0x7fffde165e30_0;  alias, 1 drivers
v0x7fffde1663a0_0 .net "str_modi", 0 0, v0x7fffde16ff30_0;  alias, 1 drivers
v0x7fffde166440_0 .var "tail", 31 0;
v0x7fffde165550_0 .array/port v0x7fffde165550, 0;
v0x7fffde165550_1 .array/port v0x7fffde165550, 1;
v0x7fffde165550_2 .array/port v0x7fffde165550, 2;
E_0x7fffde162f10/0 .event edge, v0x7fffde163f30_0, v0x7fffde165550_0, v0x7fffde165550_1, v0x7fffde165550_2;
v0x7fffde165550_3 .array/port v0x7fffde165550, 3;
v0x7fffde165550_4 .array/port v0x7fffde165550, 4;
v0x7fffde165550_5 .array/port v0x7fffde165550, 5;
v0x7fffde165550_6 .array/port v0x7fffde165550, 6;
E_0x7fffde162f10/1 .event edge, v0x7fffde165550_3, v0x7fffde165550_4, v0x7fffde165550_5, v0x7fffde165550_6;
v0x7fffde165550_7 .array/port v0x7fffde165550, 7;
v0x7fffde165550_8 .array/port v0x7fffde165550, 8;
v0x7fffde165550_9 .array/port v0x7fffde165550, 9;
v0x7fffde165550_10 .array/port v0x7fffde165550, 10;
E_0x7fffde162f10/2 .event edge, v0x7fffde165550_7, v0x7fffde165550_8, v0x7fffde165550_9, v0x7fffde165550_10;
v0x7fffde165550_11 .array/port v0x7fffde165550, 11;
v0x7fffde165550_12 .array/port v0x7fffde165550, 12;
v0x7fffde165550_13 .array/port v0x7fffde165550, 13;
v0x7fffde165550_14 .array/port v0x7fffde165550, 14;
E_0x7fffde162f10/3 .event edge, v0x7fffde165550_11, v0x7fffde165550_12, v0x7fffde165550_13, v0x7fffde165550_14;
v0x7fffde165550_15 .array/port v0x7fffde165550, 15;
v0x7fffde165550_16 .array/port v0x7fffde165550, 16;
v0x7fffde165550_17 .array/port v0x7fffde165550, 17;
v0x7fffde165550_18 .array/port v0x7fffde165550, 18;
E_0x7fffde162f10/4 .event edge, v0x7fffde165550_15, v0x7fffde165550_16, v0x7fffde165550_17, v0x7fffde165550_18;
v0x7fffde165550_19 .array/port v0x7fffde165550, 19;
v0x7fffde165550_20 .array/port v0x7fffde165550, 20;
v0x7fffde165550_21 .array/port v0x7fffde165550, 21;
v0x7fffde165550_22 .array/port v0x7fffde165550, 22;
E_0x7fffde162f10/5 .event edge, v0x7fffde165550_19, v0x7fffde165550_20, v0x7fffde165550_21, v0x7fffde165550_22;
v0x7fffde165550_23 .array/port v0x7fffde165550, 23;
v0x7fffde165550_24 .array/port v0x7fffde165550, 24;
v0x7fffde165550_25 .array/port v0x7fffde165550, 25;
v0x7fffde165550_26 .array/port v0x7fffde165550, 26;
E_0x7fffde162f10/6 .event edge, v0x7fffde165550_23, v0x7fffde165550_24, v0x7fffde165550_25, v0x7fffde165550_26;
v0x7fffde165550_27 .array/port v0x7fffde165550, 27;
v0x7fffde165550_28 .array/port v0x7fffde165550, 28;
v0x7fffde165550_29 .array/port v0x7fffde165550, 29;
v0x7fffde165550_30 .array/port v0x7fffde165550, 30;
E_0x7fffde162f10/7 .event edge, v0x7fffde165550_27, v0x7fffde165550_28, v0x7fffde165550_29, v0x7fffde165550_30;
v0x7fffde165550_31 .array/port v0x7fffde165550, 31;
v0x7fffde165090_0 .array/port v0x7fffde165090, 0;
v0x7fffde165090_1 .array/port v0x7fffde165090, 1;
v0x7fffde165090_2 .array/port v0x7fffde165090, 2;
E_0x7fffde162f10/8 .event edge, v0x7fffde165550_31, v0x7fffde165090_0, v0x7fffde165090_1, v0x7fffde165090_2;
v0x7fffde165090_3 .array/port v0x7fffde165090, 3;
v0x7fffde165090_4 .array/port v0x7fffde165090, 4;
v0x7fffde165090_5 .array/port v0x7fffde165090, 5;
v0x7fffde165090_6 .array/port v0x7fffde165090, 6;
E_0x7fffde162f10/9 .event edge, v0x7fffde165090_3, v0x7fffde165090_4, v0x7fffde165090_5, v0x7fffde165090_6;
v0x7fffde165090_7 .array/port v0x7fffde165090, 7;
v0x7fffde165090_8 .array/port v0x7fffde165090, 8;
v0x7fffde165090_9 .array/port v0x7fffde165090, 9;
v0x7fffde165090_10 .array/port v0x7fffde165090, 10;
E_0x7fffde162f10/10 .event edge, v0x7fffde165090_7, v0x7fffde165090_8, v0x7fffde165090_9, v0x7fffde165090_10;
v0x7fffde165090_11 .array/port v0x7fffde165090, 11;
v0x7fffde165090_12 .array/port v0x7fffde165090, 12;
v0x7fffde165090_13 .array/port v0x7fffde165090, 13;
v0x7fffde165090_14 .array/port v0x7fffde165090, 14;
E_0x7fffde162f10/11 .event edge, v0x7fffde165090_11, v0x7fffde165090_12, v0x7fffde165090_13, v0x7fffde165090_14;
v0x7fffde165090_15 .array/port v0x7fffde165090, 15;
v0x7fffde165090_16 .array/port v0x7fffde165090, 16;
v0x7fffde165090_17 .array/port v0x7fffde165090, 17;
v0x7fffde165090_18 .array/port v0x7fffde165090, 18;
E_0x7fffde162f10/12 .event edge, v0x7fffde165090_15, v0x7fffde165090_16, v0x7fffde165090_17, v0x7fffde165090_18;
v0x7fffde165090_19 .array/port v0x7fffde165090, 19;
v0x7fffde165090_20 .array/port v0x7fffde165090, 20;
v0x7fffde165090_21 .array/port v0x7fffde165090, 21;
v0x7fffde165090_22 .array/port v0x7fffde165090, 22;
E_0x7fffde162f10/13 .event edge, v0x7fffde165090_19, v0x7fffde165090_20, v0x7fffde165090_21, v0x7fffde165090_22;
v0x7fffde165090_23 .array/port v0x7fffde165090, 23;
v0x7fffde165090_24 .array/port v0x7fffde165090, 24;
v0x7fffde165090_25 .array/port v0x7fffde165090, 25;
v0x7fffde165090_26 .array/port v0x7fffde165090, 26;
E_0x7fffde162f10/14 .event edge, v0x7fffde165090_23, v0x7fffde165090_24, v0x7fffde165090_25, v0x7fffde165090_26;
v0x7fffde165090_27 .array/port v0x7fffde165090, 27;
v0x7fffde165090_28 .array/port v0x7fffde165090, 28;
v0x7fffde165090_29 .array/port v0x7fffde165090, 29;
v0x7fffde165090_30 .array/port v0x7fffde165090, 30;
E_0x7fffde162f10/15 .event edge, v0x7fffde165090_27, v0x7fffde165090_28, v0x7fffde165090_29, v0x7fffde165090_30;
v0x7fffde165090_31 .array/port v0x7fffde165090, 31;
E_0x7fffde162f10/16 .event edge, v0x7fffde165090_31;
E_0x7fffde162f10 .event/or E_0x7fffde162f10/0, E_0x7fffde162f10/1, E_0x7fffde162f10/2, E_0x7fffde162f10/3, E_0x7fffde162f10/4, E_0x7fffde162f10/5, E_0x7fffde162f10/6, E_0x7fffde162f10/7, E_0x7fffde162f10/8, E_0x7fffde162f10/9, E_0x7fffde162f10/10, E_0x7fffde162f10/11, E_0x7fffde162f10/12, E_0x7fffde162f10/13, E_0x7fffde162f10/14, E_0x7fffde162f10/15, E_0x7fffde162f10/16;
L_0x7fffde1a30d0 .cmp/eq 32, v0x7fffde166440_0, L_0x7ff6f9070720;
L_0x7fffde1a31c0 .cmp/eq 32, v0x7fffde163f30_0, L_0x7ff6f9070768;
L_0x7fffde1a33c0 .arith/sum 32, v0x7fffde166440_0, L_0x7ff6f90707b0;
L_0x7fffde1a3570 .cmp/eq 32, L_0x7fffde1a33c0, v0x7fffde163f30_0;
S_0x7fffde1669d0 .scope module, "memctl" "MemCtl" 5 90, 10 6 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "lsb_in_flg"
    .port_info 4 /INPUT 1 "lsb_out_flg"
    .port_info 5 /INPUT 6 "lsb_len"
    .port_info 6 /INPUT 32 "lsb_addr"
    .port_info 7 /INPUT 32 "lsb_num"
    .port_info 8 /INPUT 1 "inst_in_flg"
    .port_info 9 /INPUT 32 "inst_addr"
    .port_info 10 /INPUT 1 "reset"
    .port_info 11 /INPUT 8 "mem_din_"
    .port_info 12 /OUTPUT 8 "mem_dout_"
    .port_info 13 /OUTPUT 32 "mem_a_"
    .port_info 14 /OUTPUT 1 "mem_wr_"
    .port_info 15 /OUTPUT 1 "ret_lsb_in_flg"
    .port_info 16 /OUTPUT 1 "ret_inst_in_flg"
    .port_info 17 /OUTPUT 32 "ret_res"
v0x7fffde166f00_0 .var "ans", 31 0;
v0x7fffde167000_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde167110 .array "data", 0 3, 7 0;
v0x7fffde167210_0 .var "get_len", 3 0;
v0x7fffde1672f0_0 .var/i "i", 31 0;
v0x7fffde167420_0 .net "inst_addr", 31 0, v0x7fffde161530_0;  alias, 1 drivers
v0x7fffde1674e0_0 .var "inst_in", 0 0;
v0x7fffde167580_0 .net "inst_in_flg", 0 0, v0x7fffde161300_0;  alias, 1 drivers
v0x7fffde167650_0 .net "lsb_addr", 31 0, v0x7fffde164ef0_0;  alias, 1 drivers
v0x7fffde167720_0 .var "lsb_in", 0 0;
v0x7fffde1677c0_0 .net "lsb_in_flg", 0 0, v0x7fffde164c80_0;  alias, 1 drivers
v0x7fffde167890_0 .net "lsb_len", 5 0, v0x7fffde164ba0_0;  alias, 1 drivers
v0x7fffde167960_0 .net "lsb_num", 31 0, v0x7fffde164fb0_0;  alias, 1 drivers
v0x7fffde167a30_0 .var "lsb_out_addr", 31 0;
v0x7fffde167af0_0 .net "lsb_out_flg", 0 0, v0x7fffde164d40_0;  alias, 1 drivers
v0x7fffde167bc0_0 .var "lsb_out_len", 5 0;
v0x7fffde167c80_0 .var "lsb_out_num", 31 0;
v0x7fffde167d60_0 .var "mem_a_", 31 0;
v0x7fffde167e40_0 .net "mem_din_", 7 0, L_0x7fffde1ab9c0;  alias, 1 drivers
v0x7fffde167f20_0 .var "mem_dout_", 7 0;
v0x7fffde168000_0 .var "mem_wr_", 0 0;
v0x7fffde1680c0_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde168160_0 .net "reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde168250_0 .var "ret_inst_in_flg", 0 0;
v0x7fffde1682f0_0 .var "ret_lsb_in_flg", 0 0;
v0x7fffde168390_0 .var "ret_res", 31 0;
v0x7fffde168480_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
E_0x7fffde166e00/0 .event edge, v0x7fffde161240_0, v0x7fffde164d40_0, v0x7fffde167bc0_0, v0x7fffde164ef0_0;
E_0x7fffde166e00/1 .event edge, v0x7fffde167a30_0, v0x7fffde164ba0_0, v0x7fffde164fb0_0, v0x7fffde164c80_0;
E_0x7fffde166e00/2 .event edge, v0x7fffde167720_0, v0x7fffde167210_0, v0x7fffde161300_0, v0x7fffde1674e0_0;
v0x7fffde167110_0 .array/port v0x7fffde167110, 0;
E_0x7fffde166e00/3 .event edge, v0x7fffde161530_0, v0x7fffde167e40_0, v0x7fffde1672f0_0, v0x7fffde167110_0;
v0x7fffde167110_1 .array/port v0x7fffde167110, 1;
v0x7fffde167110_2 .array/port v0x7fffde167110, 2;
v0x7fffde167110_3 .array/port v0x7fffde167110, 3;
E_0x7fffde166e00/4 .event edge, v0x7fffde167110_1, v0x7fffde167110_2, v0x7fffde167110_3;
E_0x7fffde166e00 .event/or E_0x7fffde166e00/0, E_0x7fffde166e00/1, E_0x7fffde166e00/2, E_0x7fffde166e00/3, E_0x7fffde166e00/4;
S_0x7fffde168830 .scope module, "reg_" "Reg" 5 171, 11 6 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "run_add"
    .port_info 4 /INPUT 1 "rs1_hv"
    .port_info 5 /INPUT 5 "rs1"
    .port_info 6 /INPUT 1 "rs2_hv"
    .port_info 7 /INPUT 5 "rs2"
    .port_info 8 /INPUT 1 "rd_hv"
    .port_info 9 /INPUT 5 "rd"
    .port_info 10 /INPUT 5 "tail"
    .port_info 11 /INPUT 1 "run_upd"
    .port_info 12 /INPUT 5 "commit_rd"
    .port_info 13 /INPUT 32 "res"
    .port_info 14 /INPUT 5 "head"
    .port_info 15 /INPUT 1 "reset"
    .port_info 16 /OUTPUT 32 "Vj"
    .port_info 17 /OUTPUT 5 "Qj"
    .port_info 18 /OUTPUT 32 "Vk"
    .port_info 19 /OUTPUT 5 "Qk"
v0x7fffde166ba0 .array "Busy", 0 31, 0 0;
v0x7fffde169680_0 .var "Qj", 4 0;
v0x7fffde169740_0 .var "Qk", 4 0;
v0x7fffde169810 .array "Reordered", 0 31, 4 0;
v0x7fffde169da0_0 .var "Vj", 31 0;
v0x7fffde169eb0_0 .var "Vk", 31 0;
v0x7fffde169f80_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde16a020_0 .net "commit_rd", 4 0, v0x7fffde16fdf0_0;  alias, 1 drivers
v0x7fffde16a0e0 .array "data", 0 31, 31 0;
v0x7fffde16a6b0_0 .var "debug_ret", 31 0;
v0x7fffde16a790_0 .var/i "fd", 31 0;
v0x7fffde16a870_0 .var "flg_out", 0 0;
v0x7fffde16a930_0 .net "head", 4 0, v0x7fffde16fb50_0;  alias, 1 drivers
v0x7fffde16aa10_0 .var/i "i", 31 0;
v0x7fffde16aaf0 .array "pre_data", 0 31, 31 0;
v0x7fffde16b0c0_0 .net "rd", 4 0, v0x7fffde1622d0_0;  alias, 1 drivers
v0x7fffde16b1b0_0 .net "rd_hv", 0 0, v0x7fffde162390_0;  alias, 1 drivers
v0x7fffde16b390_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde16b430_0 .net "res", 31 0, v0x7fffde16fe90_0;  alias, 1 drivers
v0x7fffde16b4d0_0 .net "reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde16b570_0 .net "rs1", 4 0, v0x7fffde162680_0;  alias, 1 drivers
v0x7fffde16b660_0 .net "rs1_hv", 0 0, v0x7fffde162760_0;  alias, 1 drivers
v0x7fffde16b730_0 .net "rs2", 4 0, v0x7fffde162820_0;  alias, 1 drivers
v0x7fffde16b800_0 .net "rs2_hv", 0 0, v0x7fffde162900_0;  alias, 1 drivers
v0x7fffde16b8d0_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
v0x7fffde16b970_0 .net "run_add", 0 0, L_0x7fffde190be0;  alias, 1 drivers
v0x7fffde16ba10_0 .net "run_upd", 0 0, v0x7fffde16fd50_0;  alias, 1 drivers
v0x7fffde16bab0_0 .net "tail", 4 0, v0x7fffde16ffd0_0;  alias, 1 drivers
v0x7fffde16aaf0_0 .array/port v0x7fffde16aaf0, 0;
v0x7fffde16aaf0_1 .array/port v0x7fffde16aaf0, 1;
v0x7fffde16aaf0_2 .array/port v0x7fffde16aaf0, 2;
E_0x7fffde168ca0/0 .event edge, v0x7fffde16aa10_0, v0x7fffde16aaf0_0, v0x7fffde16aaf0_1, v0x7fffde16aaf0_2;
v0x7fffde16aaf0_3 .array/port v0x7fffde16aaf0, 3;
v0x7fffde16aaf0_4 .array/port v0x7fffde16aaf0, 4;
v0x7fffde16aaf0_5 .array/port v0x7fffde16aaf0, 5;
v0x7fffde16aaf0_6 .array/port v0x7fffde16aaf0, 6;
E_0x7fffde168ca0/1 .event edge, v0x7fffde16aaf0_3, v0x7fffde16aaf0_4, v0x7fffde16aaf0_5, v0x7fffde16aaf0_6;
v0x7fffde16aaf0_7 .array/port v0x7fffde16aaf0, 7;
v0x7fffde16aaf0_8 .array/port v0x7fffde16aaf0, 8;
v0x7fffde16aaf0_9 .array/port v0x7fffde16aaf0, 9;
v0x7fffde16aaf0_10 .array/port v0x7fffde16aaf0, 10;
E_0x7fffde168ca0/2 .event edge, v0x7fffde16aaf0_7, v0x7fffde16aaf0_8, v0x7fffde16aaf0_9, v0x7fffde16aaf0_10;
v0x7fffde16aaf0_11 .array/port v0x7fffde16aaf0, 11;
v0x7fffde16aaf0_12 .array/port v0x7fffde16aaf0, 12;
v0x7fffde16aaf0_13 .array/port v0x7fffde16aaf0, 13;
v0x7fffde16aaf0_14 .array/port v0x7fffde16aaf0, 14;
E_0x7fffde168ca0/3 .event edge, v0x7fffde16aaf0_11, v0x7fffde16aaf0_12, v0x7fffde16aaf0_13, v0x7fffde16aaf0_14;
v0x7fffde16aaf0_15 .array/port v0x7fffde16aaf0, 15;
v0x7fffde16aaf0_16 .array/port v0x7fffde16aaf0, 16;
v0x7fffde16aaf0_17 .array/port v0x7fffde16aaf0, 17;
v0x7fffde16aaf0_18 .array/port v0x7fffde16aaf0, 18;
E_0x7fffde168ca0/4 .event edge, v0x7fffde16aaf0_15, v0x7fffde16aaf0_16, v0x7fffde16aaf0_17, v0x7fffde16aaf0_18;
v0x7fffde16aaf0_19 .array/port v0x7fffde16aaf0, 19;
v0x7fffde16aaf0_20 .array/port v0x7fffde16aaf0, 20;
v0x7fffde16aaf0_21 .array/port v0x7fffde16aaf0, 21;
v0x7fffde16aaf0_22 .array/port v0x7fffde16aaf0, 22;
E_0x7fffde168ca0/5 .event edge, v0x7fffde16aaf0_19, v0x7fffde16aaf0_20, v0x7fffde16aaf0_21, v0x7fffde16aaf0_22;
v0x7fffde16aaf0_23 .array/port v0x7fffde16aaf0, 23;
v0x7fffde16aaf0_24 .array/port v0x7fffde16aaf0, 24;
v0x7fffde16aaf0_25 .array/port v0x7fffde16aaf0, 25;
v0x7fffde16aaf0_26 .array/port v0x7fffde16aaf0, 26;
E_0x7fffde168ca0/6 .event edge, v0x7fffde16aaf0_23, v0x7fffde16aaf0_24, v0x7fffde16aaf0_25, v0x7fffde16aaf0_26;
v0x7fffde16aaf0_27 .array/port v0x7fffde16aaf0, 27;
v0x7fffde16aaf0_28 .array/port v0x7fffde16aaf0, 28;
v0x7fffde16aaf0_29 .array/port v0x7fffde16aaf0, 29;
v0x7fffde16aaf0_30 .array/port v0x7fffde16aaf0, 30;
E_0x7fffde168ca0/7 .event edge, v0x7fffde16aaf0_27, v0x7fffde16aaf0_28, v0x7fffde16aaf0_29, v0x7fffde16aaf0_30;
v0x7fffde16aaf0_31 .array/port v0x7fffde16aaf0, 31;
v0x7fffde16a0e0_0 .array/port v0x7fffde16a0e0, 0;
v0x7fffde16a0e0_1 .array/port v0x7fffde16a0e0, 1;
v0x7fffde16a0e0_2 .array/port v0x7fffde16a0e0, 2;
E_0x7fffde168ca0/8 .event edge, v0x7fffde16aaf0_31, v0x7fffde16a0e0_0, v0x7fffde16a0e0_1, v0x7fffde16a0e0_2;
v0x7fffde16a0e0_3 .array/port v0x7fffde16a0e0, 3;
v0x7fffde16a0e0_4 .array/port v0x7fffde16a0e0, 4;
v0x7fffde16a0e0_5 .array/port v0x7fffde16a0e0, 5;
v0x7fffde16a0e0_6 .array/port v0x7fffde16a0e0, 6;
E_0x7fffde168ca0/9 .event edge, v0x7fffde16a0e0_3, v0x7fffde16a0e0_4, v0x7fffde16a0e0_5, v0x7fffde16a0e0_6;
v0x7fffde16a0e0_7 .array/port v0x7fffde16a0e0, 7;
v0x7fffde16a0e0_8 .array/port v0x7fffde16a0e0, 8;
v0x7fffde16a0e0_9 .array/port v0x7fffde16a0e0, 9;
v0x7fffde16a0e0_10 .array/port v0x7fffde16a0e0, 10;
E_0x7fffde168ca0/10 .event edge, v0x7fffde16a0e0_7, v0x7fffde16a0e0_8, v0x7fffde16a0e0_9, v0x7fffde16a0e0_10;
v0x7fffde16a0e0_11 .array/port v0x7fffde16a0e0, 11;
v0x7fffde16a0e0_12 .array/port v0x7fffde16a0e0, 12;
v0x7fffde16a0e0_13 .array/port v0x7fffde16a0e0, 13;
v0x7fffde16a0e0_14 .array/port v0x7fffde16a0e0, 14;
E_0x7fffde168ca0/11 .event edge, v0x7fffde16a0e0_11, v0x7fffde16a0e0_12, v0x7fffde16a0e0_13, v0x7fffde16a0e0_14;
v0x7fffde16a0e0_15 .array/port v0x7fffde16a0e0, 15;
v0x7fffde16a0e0_16 .array/port v0x7fffde16a0e0, 16;
v0x7fffde16a0e0_17 .array/port v0x7fffde16a0e0, 17;
v0x7fffde16a0e0_18 .array/port v0x7fffde16a0e0, 18;
E_0x7fffde168ca0/12 .event edge, v0x7fffde16a0e0_15, v0x7fffde16a0e0_16, v0x7fffde16a0e0_17, v0x7fffde16a0e0_18;
v0x7fffde16a0e0_19 .array/port v0x7fffde16a0e0, 19;
v0x7fffde16a0e0_20 .array/port v0x7fffde16a0e0, 20;
v0x7fffde16a0e0_21 .array/port v0x7fffde16a0e0, 21;
v0x7fffde16a0e0_22 .array/port v0x7fffde16a0e0, 22;
E_0x7fffde168ca0/13 .event edge, v0x7fffde16a0e0_19, v0x7fffde16a0e0_20, v0x7fffde16a0e0_21, v0x7fffde16a0e0_22;
v0x7fffde16a0e0_23 .array/port v0x7fffde16a0e0, 23;
v0x7fffde16a0e0_24 .array/port v0x7fffde16a0e0, 24;
v0x7fffde16a0e0_25 .array/port v0x7fffde16a0e0, 25;
v0x7fffde16a0e0_26 .array/port v0x7fffde16a0e0, 26;
E_0x7fffde168ca0/14 .event edge, v0x7fffde16a0e0_23, v0x7fffde16a0e0_24, v0x7fffde16a0e0_25, v0x7fffde16a0e0_26;
v0x7fffde16a0e0_27 .array/port v0x7fffde16a0e0, 27;
v0x7fffde16a0e0_28 .array/port v0x7fffde16a0e0, 28;
v0x7fffde16a0e0_29 .array/port v0x7fffde16a0e0, 29;
v0x7fffde16a0e0_30 .array/port v0x7fffde16a0e0, 30;
E_0x7fffde168ca0/15 .event edge, v0x7fffde16a0e0_27, v0x7fffde16a0e0_28, v0x7fffde16a0e0_29, v0x7fffde16a0e0_30;
v0x7fffde16a0e0_31 .array/port v0x7fffde16a0e0, 31;
E_0x7fffde168ca0/16 .event edge, v0x7fffde16a0e0_31, v0x7fffde16a870_0, v0x7fffde16a790_0, v0x7fffde162450_0;
v0x7fffde166ba0_0 .array/port v0x7fffde166ba0, 0;
v0x7fffde166ba0_1 .array/port v0x7fffde166ba0, 1;
E_0x7fffde168ca0/17 .event edge, v0x7fffde162760_0, v0x7fffde162680_0, v0x7fffde166ba0_0, v0x7fffde166ba0_1;
v0x7fffde166ba0_2 .array/port v0x7fffde166ba0, 2;
v0x7fffde166ba0_3 .array/port v0x7fffde166ba0, 3;
v0x7fffde166ba0_4 .array/port v0x7fffde166ba0, 4;
v0x7fffde166ba0_5 .array/port v0x7fffde166ba0, 5;
E_0x7fffde168ca0/18 .event edge, v0x7fffde166ba0_2, v0x7fffde166ba0_3, v0x7fffde166ba0_4, v0x7fffde166ba0_5;
v0x7fffde166ba0_6 .array/port v0x7fffde166ba0, 6;
v0x7fffde166ba0_7 .array/port v0x7fffde166ba0, 7;
v0x7fffde166ba0_8 .array/port v0x7fffde166ba0, 8;
v0x7fffde166ba0_9 .array/port v0x7fffde166ba0, 9;
E_0x7fffde168ca0/19 .event edge, v0x7fffde166ba0_6, v0x7fffde166ba0_7, v0x7fffde166ba0_8, v0x7fffde166ba0_9;
v0x7fffde166ba0_10 .array/port v0x7fffde166ba0, 10;
v0x7fffde166ba0_11 .array/port v0x7fffde166ba0, 11;
v0x7fffde166ba0_12 .array/port v0x7fffde166ba0, 12;
v0x7fffde166ba0_13 .array/port v0x7fffde166ba0, 13;
E_0x7fffde168ca0/20 .event edge, v0x7fffde166ba0_10, v0x7fffde166ba0_11, v0x7fffde166ba0_12, v0x7fffde166ba0_13;
v0x7fffde166ba0_14 .array/port v0x7fffde166ba0, 14;
v0x7fffde166ba0_15 .array/port v0x7fffde166ba0, 15;
v0x7fffde166ba0_16 .array/port v0x7fffde166ba0, 16;
v0x7fffde166ba0_17 .array/port v0x7fffde166ba0, 17;
E_0x7fffde168ca0/21 .event edge, v0x7fffde166ba0_14, v0x7fffde166ba0_15, v0x7fffde166ba0_16, v0x7fffde166ba0_17;
v0x7fffde166ba0_18 .array/port v0x7fffde166ba0, 18;
v0x7fffde166ba0_19 .array/port v0x7fffde166ba0, 19;
v0x7fffde166ba0_20 .array/port v0x7fffde166ba0, 20;
v0x7fffde166ba0_21 .array/port v0x7fffde166ba0, 21;
E_0x7fffde168ca0/22 .event edge, v0x7fffde166ba0_18, v0x7fffde166ba0_19, v0x7fffde166ba0_20, v0x7fffde166ba0_21;
v0x7fffde166ba0_22 .array/port v0x7fffde166ba0, 22;
v0x7fffde166ba0_23 .array/port v0x7fffde166ba0, 23;
v0x7fffde166ba0_24 .array/port v0x7fffde166ba0, 24;
v0x7fffde166ba0_25 .array/port v0x7fffde166ba0, 25;
E_0x7fffde168ca0/23 .event edge, v0x7fffde166ba0_22, v0x7fffde166ba0_23, v0x7fffde166ba0_24, v0x7fffde166ba0_25;
v0x7fffde166ba0_26 .array/port v0x7fffde166ba0, 26;
v0x7fffde166ba0_27 .array/port v0x7fffde166ba0, 27;
v0x7fffde166ba0_28 .array/port v0x7fffde166ba0, 28;
v0x7fffde166ba0_29 .array/port v0x7fffde166ba0, 29;
E_0x7fffde168ca0/24 .event edge, v0x7fffde166ba0_26, v0x7fffde166ba0_27, v0x7fffde166ba0_28, v0x7fffde166ba0_29;
v0x7fffde166ba0_30 .array/port v0x7fffde166ba0, 30;
v0x7fffde166ba0_31 .array/port v0x7fffde166ba0, 31;
v0x7fffde169810_0 .array/port v0x7fffde169810, 0;
v0x7fffde169810_1 .array/port v0x7fffde169810, 1;
E_0x7fffde168ca0/25 .event edge, v0x7fffde166ba0_30, v0x7fffde166ba0_31, v0x7fffde169810_0, v0x7fffde169810_1;
v0x7fffde169810_2 .array/port v0x7fffde169810, 2;
v0x7fffde169810_3 .array/port v0x7fffde169810, 3;
v0x7fffde169810_4 .array/port v0x7fffde169810, 4;
v0x7fffde169810_5 .array/port v0x7fffde169810, 5;
E_0x7fffde168ca0/26 .event edge, v0x7fffde169810_2, v0x7fffde169810_3, v0x7fffde169810_4, v0x7fffde169810_5;
v0x7fffde169810_6 .array/port v0x7fffde169810, 6;
v0x7fffde169810_7 .array/port v0x7fffde169810, 7;
v0x7fffde169810_8 .array/port v0x7fffde169810, 8;
v0x7fffde169810_9 .array/port v0x7fffde169810, 9;
E_0x7fffde168ca0/27 .event edge, v0x7fffde169810_6, v0x7fffde169810_7, v0x7fffde169810_8, v0x7fffde169810_9;
v0x7fffde169810_10 .array/port v0x7fffde169810, 10;
v0x7fffde169810_11 .array/port v0x7fffde169810, 11;
v0x7fffde169810_12 .array/port v0x7fffde169810, 12;
v0x7fffde169810_13 .array/port v0x7fffde169810, 13;
E_0x7fffde168ca0/28 .event edge, v0x7fffde169810_10, v0x7fffde169810_11, v0x7fffde169810_12, v0x7fffde169810_13;
v0x7fffde169810_14 .array/port v0x7fffde169810, 14;
v0x7fffde169810_15 .array/port v0x7fffde169810, 15;
v0x7fffde169810_16 .array/port v0x7fffde169810, 16;
v0x7fffde169810_17 .array/port v0x7fffde169810, 17;
E_0x7fffde168ca0/29 .event edge, v0x7fffde169810_14, v0x7fffde169810_15, v0x7fffde169810_16, v0x7fffde169810_17;
v0x7fffde169810_18 .array/port v0x7fffde169810, 18;
v0x7fffde169810_19 .array/port v0x7fffde169810, 19;
v0x7fffde169810_20 .array/port v0x7fffde169810, 20;
v0x7fffde169810_21 .array/port v0x7fffde169810, 21;
E_0x7fffde168ca0/30 .event edge, v0x7fffde169810_18, v0x7fffde169810_19, v0x7fffde169810_20, v0x7fffde169810_21;
v0x7fffde169810_22 .array/port v0x7fffde169810, 22;
v0x7fffde169810_23 .array/port v0x7fffde169810, 23;
v0x7fffde169810_24 .array/port v0x7fffde169810, 24;
v0x7fffde169810_25 .array/port v0x7fffde169810, 25;
E_0x7fffde168ca0/31 .event edge, v0x7fffde169810_22, v0x7fffde169810_23, v0x7fffde169810_24, v0x7fffde169810_25;
v0x7fffde169810_26 .array/port v0x7fffde169810, 26;
v0x7fffde169810_27 .array/port v0x7fffde169810, 27;
v0x7fffde169810_28 .array/port v0x7fffde169810, 28;
v0x7fffde169810_29 .array/port v0x7fffde169810, 29;
E_0x7fffde168ca0/32 .event edge, v0x7fffde169810_26, v0x7fffde169810_27, v0x7fffde169810_28, v0x7fffde169810_29;
v0x7fffde169810_30 .array/port v0x7fffde169810, 30;
v0x7fffde169810_31 .array/port v0x7fffde169810, 31;
E_0x7fffde168ca0/33 .event edge, v0x7fffde169810_30, v0x7fffde169810_31, v0x7fffde162900_0, v0x7fffde162820_0;
E_0x7fffde168ca0 .event/or E_0x7fffde168ca0/0, E_0x7fffde168ca0/1, E_0x7fffde168ca0/2, E_0x7fffde168ca0/3, E_0x7fffde168ca0/4, E_0x7fffde168ca0/5, E_0x7fffde168ca0/6, E_0x7fffde168ca0/7, E_0x7fffde168ca0/8, E_0x7fffde168ca0/9, E_0x7fffde168ca0/10, E_0x7fffde168ca0/11, E_0x7fffde168ca0/12, E_0x7fffde168ca0/13, E_0x7fffde168ca0/14, E_0x7fffde168ca0/15, E_0x7fffde168ca0/16, E_0x7fffde168ca0/17, E_0x7fffde168ca0/18, E_0x7fffde168ca0/19, E_0x7fffde168ca0/20, E_0x7fffde168ca0/21, E_0x7fffde168ca0/22, E_0x7fffde168ca0/23, E_0x7fffde168ca0/24, E_0x7fffde168ca0/25, E_0x7fffde168ca0/26, E_0x7fffde168ca0/27, E_0x7fffde168ca0/28, E_0x7fffde168ca0/29, E_0x7fffde168ca0/30, E_0x7fffde168ca0/31, E_0x7fffde168ca0/32, E_0x7fffde168ca0/33;
S_0x7fffde16be40 .scope module, "rob" "ROB" 5 235, 12 7 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "run_add"
    .port_info 4 /INPUT 5 "in_Dest"
    .port_info 5 /INPUT 4 "in_opcode"
    .port_info 6 /INPUT 4 "in_optype"
    .port_info 7 /INPUT 1 "run_upd_alu"
    .port_info 8 /INPUT 5 "alu_rd"
    .port_info 9 /INPUT 32 "alu_res"
    .port_info 10 /INPUT 32 "alu_res2"
    .port_info 11 /INPUT 1 "run_upd_lad"
    .port_info 12 /INPUT 5 "lad_rd"
    .port_info 13 /INPUT 32 "lad_res"
    .port_info 14 /INPUT 1 "run_upd_str"
    .port_info 15 /INPUT 5 "str_rd"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /OUTPUT 1 "ret_reg_flg"
    .port_info 18 /OUTPUT 5 "ret_reg_rd"
    .port_info 19 /OUTPUT 32 "ret_reg_res"
    .port_info 20 /OUTPUT 1 "ret_str_flg"
    .port_info 21 /OUTPUT 1 "ret_full"
    .port_info 22 /OUTPUT 1 "ret_jal_reset"
    .port_info 23 /OUTPUT 32 "ret_jal_pc"
    .port_info 24 /OUTPUT 5 "ret_head"
    .port_info 25 /OUTPUT 5 "ret_tail"
L_0x7fffde1a1070 .functor AND 1, L_0x7fffde1a0d50, L_0x7fffde1a0f30, C4<1>, C4<1>;
L_0x7fffde1a1360 .functor OR 1, L_0x7fffde1a1070, L_0x7fffde1a15f0, C4<0>, C4<0>;
L_0x7fffde1a1de0 .functor AND 1, L_0x7fffde1a1820, L_0x7fffde1a1ca0, C4<1>, C4<1>;
L_0x7fffde1a1be0 .functor AND 1, L_0x7fffde1a2150, L_0x7fffde1a25a0, C4<1>, C4<1>;
L_0x7fffde1a2cb0 .functor AND 1, L_0x7fffde1a1be0, L_0x7fffde1a2b70, C4<1>, C4<1>;
L_0x7fffde1a2f80 .functor AND 1, L_0x7fffde1a1de0, L_0x7fffde1a2dc0, C4<1>, C4<1>;
v0x7fffde16c370 .array "Dest", 0 31, 4 0;
v0x7fffde16c450 .array "Ready", 0 31, 1 0;
v0x7fffde16c510 .array "Value", 0 31, 31 0;
v0x7fffde16c5e0_0 .net *"_s0", 31 0, L_0x7fffde190c50;  1 drivers
L_0x7ff6f90702e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16c6c0_0 .net *"_s11", 26 0, L_0x7ff6f90702e8;  1 drivers
L_0x7ff6f9070330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde16c7f0_0 .net/2u *"_s12", 31 0, L_0x7ff6f9070330;  1 drivers
v0x7fffde16c8d0_0 .net *"_s14", 0 0, L_0x7fffde1a0f30;  1 drivers
v0x7fffde16c990_0 .net *"_s16", 0 0, L_0x7fffde1a1070;  1 drivers
v0x7fffde16ca50_0 .net *"_s18", 31 0, L_0x7fffde1a1180;  1 drivers
L_0x7ff6f9070378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16cb30_0 .net *"_s21", 26 0, L_0x7ff6f9070378;  1 drivers
L_0x7ff6f90703c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde16cc10_0 .net/2u *"_s22", 31 0, L_0x7ff6f90703c0;  1 drivers
v0x7fffde16ccf0_0 .net *"_s24", 31 0, L_0x7fffde1a12c0;  1 drivers
v0x7fffde16cdd0_0 .net *"_s26", 31 0, L_0x7fffde1a14b0;  1 drivers
L_0x7ff6f9070408 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16ceb0_0 .net *"_s29", 26 0, L_0x7ff6f9070408;  1 drivers
L_0x7ff6f9070258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16cf90_0 .net *"_s3", 26 0, L_0x7ff6f9070258;  1 drivers
v0x7fffde16d070_0 .net *"_s30", 0 0, L_0x7fffde1a15f0;  1 drivers
v0x7fffde16d130_0 .net *"_s34", 0 0, L_0x7fffde1a1820;  1 drivers
v0x7fffde16d300_0 .net *"_s36", 1 0, L_0x7fffde1a18c0;  1 drivers
v0x7fffde16d3e0_0 .net *"_s38", 6 0, L_0x7fffde1a19c0;  1 drivers
L_0x7ff6f90702a0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x7fffde16d4c0_0 .net/2u *"_s4", 31 0, L_0x7ff6f90702a0;  1 drivers
L_0x7ff6f9070450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde16d5a0_0 .net *"_s41", 1 0, L_0x7ff6f9070450;  1 drivers
v0x7fffde16d680_0 .net *"_s42", 31 0, L_0x7fffde1a1af0;  1 drivers
L_0x7ff6f9070498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16d760_0 .net *"_s45", 29 0, L_0x7ff6f9070498;  1 drivers
L_0x7ff6f90704e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16d840_0 .net/2u *"_s46", 31 0, L_0x7ff6f90704e0;  1 drivers
v0x7fffde16d920_0 .net *"_s48", 0 0, L_0x7fffde1a1ca0;  1 drivers
v0x7fffde16d9e0_0 .net *"_s50", 0 0, L_0x7fffde1a1de0;  1 drivers
v0x7fffde16daa0_0 .net *"_s52", 3 0, L_0x7fffde1a1ef0;  1 drivers
v0x7fffde16db80_0 .net *"_s54", 6 0, L_0x7fffde1a2010;  1 drivers
L_0x7ff6f9070528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde16dc60_0 .net *"_s57", 1 0, L_0x7ff6f9070528;  1 drivers
L_0x7ff6f9070570 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7fffde16dd40_0 .net/2u *"_s58", 3 0, L_0x7ff6f9070570;  1 drivers
v0x7fffde16de20_0 .net *"_s6", 0 0, L_0x7fffde1a0d50;  1 drivers
v0x7fffde16dee0_0 .net *"_s60", 0 0, L_0x7fffde1a2150;  1 drivers
v0x7fffde16dfa0_0 .net *"_s62", 3 0, L_0x7fffde1a2320;  1 drivers
v0x7fffde16e080_0 .net *"_s64", 6 0, L_0x7fffde1a23c0;  1 drivers
L_0x7ff6f90705b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde16e160_0 .net *"_s67", 1 0, L_0x7ff6f90705b8;  1 drivers
L_0x7ff6f9070600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16e240_0 .net/2u *"_s68", 3 0, L_0x7ff6f9070600;  1 drivers
v0x7fffde16e320_0 .net *"_s70", 0 0, L_0x7fffde1a25a0;  1 drivers
v0x7fffde16e3e0_0 .net *"_s72", 0 0, L_0x7fffde1a1be0;  1 drivers
v0x7fffde16e4a0_0 .net *"_s74", 1 0, L_0x7fffde1a2780;  1 drivers
v0x7fffde16e580_0 .net *"_s76", 6 0, L_0x7fffde1a24b0;  1 drivers
L_0x7ff6f9070648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde16e660_0 .net *"_s79", 1 0, L_0x7ff6f9070648;  1 drivers
v0x7fffde16e740_0 .net *"_s8", 31 0, L_0x7fffde1a0e40;  1 drivers
v0x7fffde16e820_0 .net *"_s80", 31 0, L_0x7fffde1a2970;  1 drivers
L_0x7ff6f9070690 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde16e900_0 .net *"_s83", 29 0, L_0x7ff6f9070690;  1 drivers
L_0x7ff6f90706d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde16e9e0_0 .net/2u *"_s84", 31 0, L_0x7ff6f90706d8;  1 drivers
v0x7fffde16eac0_0 .net *"_s86", 0 0, L_0x7fffde1a2b70;  1 drivers
v0x7fffde16eb80_0 .net *"_s88", 0 0, L_0x7fffde1a2cb0;  1 drivers
v0x7fffde16ec40_0 .net *"_s91", 0 0, L_0x7fffde1a2dc0;  1 drivers
v0x7fffde16ed00_0 .net "alu_rd", 4 0, L_0x7fffde190b70;  alias, 1 drivers
v0x7fffde16edc0_0 .net "alu_res", 31 0, v0x7fffde1605e0_0;  alias, 1 drivers
v0x7fffde16eed0_0 .net "alu_res2", 31 0, v0x7fffde1606c0_0;  alias, 1 drivers
v0x7fffde16ef90_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde16f030_0 .var "head", 4 0;
v0x7fffde16f0f0_0 .net "in_Dest", 4 0, v0x7fffde1622d0_0;  alias, 1 drivers
v0x7fffde16f1b0_0 .net "in_opcode", 3 0, v0x7fffde162060_0;  alias, 1 drivers
v0x7fffde16f2c0_0 .net "in_optype", 3 0, v0x7fffde162100_0;  alias, 1 drivers
v0x7fffde16f3d0_0 .net "lad_rd", 4 0, v0x7fffde165cc0_0;  alias, 1 drivers
v0x7fffde16f4e0_0 .net "lad_res", 31 0, v0x7fffde165ed0_0;  alias, 1 drivers
v0x7fffde16f5f0 .array "opcode", 0 31, 3 0;
v0x7fffde16f6b0 .array "optype", 0 31, 3 0;
v0x7fffde16f770_0 .net "pop_flg", 0 0, L_0x7fffde1a2f80;  1 drivers
v0x7fffde16f830_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde16f960_0 .net "reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde16fa90_0 .net "ret_full", 0 0, L_0x7fffde1a1360;  alias, 1 drivers
v0x7fffde16fb50_0 .var "ret_head", 4 0;
v0x7fffde16fc10_0 .var "ret_jal_pc", 31 0;
v0x7fffde16fcb0_0 .var "ret_jal_reset", 0 0;
v0x7fffde16fd50_0 .var "ret_reg_flg", 0 0;
v0x7fffde16fdf0_0 .var "ret_reg_rd", 4 0;
v0x7fffde16fe90_0 .var "ret_reg_res", 31 0;
v0x7fffde16ff30_0 .var "ret_str_flg", 0 0;
v0x7fffde16ffd0_0 .var "ret_tail", 4 0;
v0x7fffde170070_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
v0x7fffde1701a0_0 .net "run_add", 0 0, L_0x7fffde190be0;  alias, 1 drivers
v0x7fffde170240_0 .net "run_upd_alu", 0 0, L_0x7fffde190b00;  alias, 1 drivers
v0x7fffde1702e0_0 .net "run_upd_lad", 0 0, v0x7fffde165e30_0;  alias, 1 drivers
v0x7fffde170380_0 .net "run_upd_str", 0 0, v0x7fffde165fc0_0;  alias, 1 drivers
v0x7fffde170420_0 .net "str_rd", 4 0, v0x7fffde165cc0_0;  alias, 1 drivers
v0x7fffde1704c0_0 .var "tail", 4 0;
L_0x7fffde190c50 .concat [ 5 27 0 0], v0x7fffde1704c0_0, L_0x7ff6f9070258;
L_0x7fffde1a0d50 .cmp/eq 32, L_0x7fffde190c50, L_0x7ff6f90702a0;
L_0x7fffde1a0e40 .concat [ 5 27 0 0], v0x7fffde16f030_0, L_0x7ff6f90702e8;
L_0x7fffde1a0f30 .cmp/eq 32, L_0x7fffde1a0e40, L_0x7ff6f9070330;
L_0x7fffde1a1180 .concat [ 5 27 0 0], v0x7fffde1704c0_0, L_0x7ff6f9070378;
L_0x7fffde1a12c0 .arith/sum 32, L_0x7fffde1a1180, L_0x7ff6f90703c0;
L_0x7fffde1a14b0 .concat [ 5 27 0 0], v0x7fffde16f030_0, L_0x7ff6f9070408;
L_0x7fffde1a15f0 .cmp/eq 32, L_0x7fffde1a12c0, L_0x7fffde1a14b0;
L_0x7fffde1a1820 .cmp/ne 5, v0x7fffde16f030_0, v0x7fffde1704c0_0;
L_0x7fffde1a18c0 .array/port v0x7fffde16c450, L_0x7fffde1a19c0;
L_0x7fffde1a19c0 .concat [ 5 2 0 0], v0x7fffde16f030_0, L_0x7ff6f9070450;
L_0x7fffde1a1af0 .concat [ 2 30 0 0], L_0x7fffde1a18c0, L_0x7ff6f9070498;
L_0x7fffde1a1ca0 .cmp/ne 32, L_0x7fffde1a1af0, L_0x7ff6f90704e0;
L_0x7fffde1a1ef0 .array/port v0x7fffde16f6b0, L_0x7fffde1a2010;
L_0x7fffde1a2010 .concat [ 5 2 0 0], v0x7fffde16f030_0, L_0x7ff6f9070528;
L_0x7fffde1a2150 .cmp/eq 4, L_0x7fffde1a1ef0, L_0x7ff6f9070570;
L_0x7fffde1a2320 .array/port v0x7fffde16f5f0, L_0x7fffde1a23c0;
L_0x7fffde1a23c0 .concat [ 5 2 0 0], v0x7fffde16f030_0, L_0x7ff6f90705b8;
L_0x7fffde1a25a0 .cmp/eq 4, L_0x7fffde1a2320, L_0x7ff6f9070600;
L_0x7fffde1a2780 .array/port v0x7fffde16c450, L_0x7fffde1a24b0;
L_0x7fffde1a24b0 .concat [ 5 2 0 0], v0x7fffde16f030_0, L_0x7ff6f9070648;
L_0x7fffde1a2970 .concat [ 2 30 0 0], L_0x7fffde1a2780, L_0x7ff6f9070690;
L_0x7fffde1a2b70 .cmp/eq 32, L_0x7fffde1a2970, L_0x7ff6f90706d8;
L_0x7fffde1a2dc0 .reduce/nor L_0x7fffde1a2cb0;
S_0x7fffde170980 .scope module, "rs" "RS" 5 198, 13 6 0, S_0x7fffde110040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "run_add"
    .port_info 4 /INPUT 32 "in_Vj"
    .port_info 5 /INPUT 5 "in_Qj"
    .port_info 6 /INPUT 32 "in_Vk"
    .port_info 7 /INPUT 5 "in_Qk"
    .port_info 8 /INPUT 4 "in_opcode"
    .port_info 9 /INPUT 4 "in_optype"
    .port_info 10 /INPUT 5 "in_Dest"
    .port_info 11 /INPUT 32 "in_pc"
    .port_info 12 /INPUT 32 "in_imm"
    .port_info 13 /INPUT 1 "run_upd_alu"
    .port_info 14 /INPUT 5 "alu_rd"
    .port_info 15 /INPUT 32 "alu_res"
    .port_info 16 /INPUT 1 "run_upd_lad"
    .port_info 17 /INPUT 5 "lad_rd"
    .port_info 18 /INPUT 32 "lad_res"
    .port_info 19 /INPUT 1 "reset"
    .port_info 20 /OUTPUT 1 "ret_cal_flg"
    .port_info 21 /OUTPUT 1 "ret_full"
    .port_info 22 /OUTPUT 32 "ret_Vj"
    .port_info 23 /OUTPUT 32 "ret_Vk"
    .port_info 24 /OUTPUT 32 "ret_imm"
    .port_info 25 /OUTPUT 32 "ret_pc"
    .port_info 26 /OUTPUT 4 "ret_opcode"
    .port_info 27 /OUTPUT 4 "ret_optype"
    .port_info 28 /OUTPUT 5 "ret_dest"
v0x7fffde171190 .array "Busy", 0 31, 0 0;
v0x7fffde171650 .array "Dest", 0 31, 4 0;
v0x7fffde171710 .array "Qj", 0 31, 4 0;
v0x7fffde171cc0 .array "Qk", 0 31, 4 0;
v0x7fffde172290 .array "Vj", 0 31, 31 0;
v0x7fffde1723a0 .array "Vk", 0 31, 31 0;
v0x7fffde172460_0 .net "alu_rd", 4 0, L_0x7fffde190b70;  alias, 1 drivers
v0x7fffde172520_0 .net "alu_res", 31 0, v0x7fffde1605e0_0;  alias, 1 drivers
v0x7fffde1725e0_0 .var "cal_flg", 0 0;
v0x7fffde172730_0 .var "cal_pl", 4 0;
v0x7fffde172810_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde1728b0_0 .var "full", 0 0;
v0x7fffde172970_0 .var/i "i", 31 0;
v0x7fffde172a50 .array "imm", 0 31, 31 0;
v0x7fffde172b10_0 .net "in_Dest", 4 0, v0x7fffde16ffd0_0;  alias, 1 drivers
v0x7fffde172bd0_0 .net "in_Qj", 4 0, v0x7fffde169680_0;  alias, 1 drivers
v0x7fffde172c90_0 .net "in_Qk", 4 0, v0x7fffde169740_0;  alias, 1 drivers
v0x7fffde172eb0_0 .net "in_Vj", 31 0, v0x7fffde169da0_0;  alias, 1 drivers
v0x7fffde172fc0_0 .net "in_Vk", 31 0, v0x7fffde169eb0_0;  alias, 1 drivers
v0x7fffde1730d0_0 .net "in_imm", 31 0, v0x7fffde161d70_0;  alias, 1 drivers
v0x7fffde1731e0_0 .net "in_opcode", 3 0, v0x7fffde162060_0;  alias, 1 drivers
v0x7fffde1732a0_0 .net "in_optype", 3 0, v0x7fffde162100_0;  alias, 1 drivers
v0x7fffde173360_0 .net "in_pc", 31 0, v0x7fffde1625a0_0;  alias, 1 drivers
v0x7fffde173420_0 .var "ins_pl", 4 0;
v0x7fffde1734e0_0 .net "lad_rd", 4 0, v0x7fffde165cc0_0;  alias, 1 drivers
v0x7fffde1735a0_0 .net "lad_res", 31 0, v0x7fffde165ed0_0;  alias, 1 drivers
v0x7fffde173660 .array "opcode", 0 31, 3 0;
v0x7fffde173720 .array "optype", 0 31, 3 0;
v0x7fffde1737e0 .array "pc", 0 31, 31 0;
v0x7fffde1738a0_0 .net "rdy", 0 0, L_0x7fffde1ab3e0;  alias, 1 drivers
v0x7fffde173940_0 .net "reset", 0 0, v0x7fffde16fcb0_0;  alias, 1 drivers
v0x7fffde1739e0_0 .var "ret_Vj", 31 0;
v0x7fffde173aa0_0 .var "ret_Vk", 31 0;
v0x7fffde173b40_0 .var "ret_cal_flg", 0 0;
v0x7fffde173be0_0 .var "ret_dest", 4 0;
v0x7fffde173c80_0 .var "ret_full", 0 0;
v0x7fffde173d20_0 .var "ret_imm", 31 0;
v0x7fffde173dc0_0 .var "ret_opcode", 3 0;
v0x7fffde173e60_0 .var "ret_optype", 3 0;
v0x7fffde173f00_0 .var "ret_pc", 31 0;
v0x7fffde173fd0_0 .net "rst", 0 0, L_0x7fffde1a3750;  alias, 1 drivers
v0x7fffde174070_0 .net "run_add", 0 0, L_0x7fffde190be0;  alias, 1 drivers
v0x7fffde1741a0_0 .net "run_upd_alu", 0 0, L_0x7fffde190b00;  alias, 1 drivers
v0x7fffde174240_0 .net "run_upd_lad", 0 0, v0x7fffde165e30_0;  alias, 1 drivers
v0x7fffde171190_0 .array/port v0x7fffde171190, 0;
v0x7fffde171190_1 .array/port v0x7fffde171190, 1;
v0x7fffde171190_2 .array/port v0x7fffde171190, 2;
E_0x7fffde170e10/0 .event edge, v0x7fffde172970_0, v0x7fffde171190_0, v0x7fffde171190_1, v0x7fffde171190_2;
v0x7fffde171190_3 .array/port v0x7fffde171190, 3;
v0x7fffde171190_4 .array/port v0x7fffde171190, 4;
v0x7fffde171190_5 .array/port v0x7fffde171190, 5;
v0x7fffde171190_6 .array/port v0x7fffde171190, 6;
E_0x7fffde170e10/1 .event edge, v0x7fffde171190_3, v0x7fffde171190_4, v0x7fffde171190_5, v0x7fffde171190_6;
v0x7fffde171190_7 .array/port v0x7fffde171190, 7;
v0x7fffde171190_8 .array/port v0x7fffde171190, 8;
v0x7fffde171190_9 .array/port v0x7fffde171190, 9;
v0x7fffde171190_10 .array/port v0x7fffde171190, 10;
E_0x7fffde170e10/2 .event edge, v0x7fffde171190_7, v0x7fffde171190_8, v0x7fffde171190_9, v0x7fffde171190_10;
v0x7fffde171190_11 .array/port v0x7fffde171190, 11;
v0x7fffde171190_12 .array/port v0x7fffde171190, 12;
v0x7fffde171190_13 .array/port v0x7fffde171190, 13;
v0x7fffde171190_14 .array/port v0x7fffde171190, 14;
E_0x7fffde170e10/3 .event edge, v0x7fffde171190_11, v0x7fffde171190_12, v0x7fffde171190_13, v0x7fffde171190_14;
v0x7fffde171190_15 .array/port v0x7fffde171190, 15;
v0x7fffde171190_16 .array/port v0x7fffde171190, 16;
v0x7fffde171190_17 .array/port v0x7fffde171190, 17;
v0x7fffde171190_18 .array/port v0x7fffde171190, 18;
E_0x7fffde170e10/4 .event edge, v0x7fffde171190_15, v0x7fffde171190_16, v0x7fffde171190_17, v0x7fffde171190_18;
v0x7fffde171190_19 .array/port v0x7fffde171190, 19;
v0x7fffde171190_20 .array/port v0x7fffde171190, 20;
v0x7fffde171190_21 .array/port v0x7fffde171190, 21;
v0x7fffde171190_22 .array/port v0x7fffde171190, 22;
E_0x7fffde170e10/5 .event edge, v0x7fffde171190_19, v0x7fffde171190_20, v0x7fffde171190_21, v0x7fffde171190_22;
v0x7fffde171190_23 .array/port v0x7fffde171190, 23;
v0x7fffde171190_24 .array/port v0x7fffde171190, 24;
v0x7fffde171190_25 .array/port v0x7fffde171190, 25;
v0x7fffde171190_26 .array/port v0x7fffde171190, 26;
E_0x7fffde170e10/6 .event edge, v0x7fffde171190_23, v0x7fffde171190_24, v0x7fffde171190_25, v0x7fffde171190_26;
v0x7fffde171190_27 .array/port v0x7fffde171190, 27;
v0x7fffde171190_28 .array/port v0x7fffde171190, 28;
v0x7fffde171190_29 .array/port v0x7fffde171190, 29;
v0x7fffde171190_30 .array/port v0x7fffde171190, 30;
E_0x7fffde170e10/7 .event edge, v0x7fffde171190_27, v0x7fffde171190_28, v0x7fffde171190_29, v0x7fffde171190_30;
v0x7fffde171190_31 .array/port v0x7fffde171190, 31;
v0x7fffde171710_0 .array/port v0x7fffde171710, 0;
v0x7fffde171710_1 .array/port v0x7fffde171710, 1;
v0x7fffde171710_2 .array/port v0x7fffde171710, 2;
E_0x7fffde170e10/8 .event edge, v0x7fffde171190_31, v0x7fffde171710_0, v0x7fffde171710_1, v0x7fffde171710_2;
v0x7fffde171710_3 .array/port v0x7fffde171710, 3;
v0x7fffde171710_4 .array/port v0x7fffde171710, 4;
v0x7fffde171710_5 .array/port v0x7fffde171710, 5;
v0x7fffde171710_6 .array/port v0x7fffde171710, 6;
E_0x7fffde170e10/9 .event edge, v0x7fffde171710_3, v0x7fffde171710_4, v0x7fffde171710_5, v0x7fffde171710_6;
v0x7fffde171710_7 .array/port v0x7fffde171710, 7;
v0x7fffde171710_8 .array/port v0x7fffde171710, 8;
v0x7fffde171710_9 .array/port v0x7fffde171710, 9;
v0x7fffde171710_10 .array/port v0x7fffde171710, 10;
E_0x7fffde170e10/10 .event edge, v0x7fffde171710_7, v0x7fffde171710_8, v0x7fffde171710_9, v0x7fffde171710_10;
v0x7fffde171710_11 .array/port v0x7fffde171710, 11;
v0x7fffde171710_12 .array/port v0x7fffde171710, 12;
v0x7fffde171710_13 .array/port v0x7fffde171710, 13;
v0x7fffde171710_14 .array/port v0x7fffde171710, 14;
E_0x7fffde170e10/11 .event edge, v0x7fffde171710_11, v0x7fffde171710_12, v0x7fffde171710_13, v0x7fffde171710_14;
v0x7fffde171710_15 .array/port v0x7fffde171710, 15;
v0x7fffde171710_16 .array/port v0x7fffde171710, 16;
v0x7fffde171710_17 .array/port v0x7fffde171710, 17;
v0x7fffde171710_18 .array/port v0x7fffde171710, 18;
E_0x7fffde170e10/12 .event edge, v0x7fffde171710_15, v0x7fffde171710_16, v0x7fffde171710_17, v0x7fffde171710_18;
v0x7fffde171710_19 .array/port v0x7fffde171710, 19;
v0x7fffde171710_20 .array/port v0x7fffde171710, 20;
v0x7fffde171710_21 .array/port v0x7fffde171710, 21;
v0x7fffde171710_22 .array/port v0x7fffde171710, 22;
E_0x7fffde170e10/13 .event edge, v0x7fffde171710_19, v0x7fffde171710_20, v0x7fffde171710_21, v0x7fffde171710_22;
v0x7fffde171710_23 .array/port v0x7fffde171710, 23;
v0x7fffde171710_24 .array/port v0x7fffde171710, 24;
v0x7fffde171710_25 .array/port v0x7fffde171710, 25;
v0x7fffde171710_26 .array/port v0x7fffde171710, 26;
E_0x7fffde170e10/14 .event edge, v0x7fffde171710_23, v0x7fffde171710_24, v0x7fffde171710_25, v0x7fffde171710_26;
v0x7fffde171710_27 .array/port v0x7fffde171710, 27;
v0x7fffde171710_28 .array/port v0x7fffde171710, 28;
v0x7fffde171710_29 .array/port v0x7fffde171710, 29;
v0x7fffde171710_30 .array/port v0x7fffde171710, 30;
E_0x7fffde170e10/15 .event edge, v0x7fffde171710_27, v0x7fffde171710_28, v0x7fffde171710_29, v0x7fffde171710_30;
v0x7fffde171710_31 .array/port v0x7fffde171710, 31;
v0x7fffde171cc0_0 .array/port v0x7fffde171cc0, 0;
v0x7fffde171cc0_1 .array/port v0x7fffde171cc0, 1;
v0x7fffde171cc0_2 .array/port v0x7fffde171cc0, 2;
E_0x7fffde170e10/16 .event edge, v0x7fffde171710_31, v0x7fffde171cc0_0, v0x7fffde171cc0_1, v0x7fffde171cc0_2;
v0x7fffde171cc0_3 .array/port v0x7fffde171cc0, 3;
v0x7fffde171cc0_4 .array/port v0x7fffde171cc0, 4;
v0x7fffde171cc0_5 .array/port v0x7fffde171cc0, 5;
v0x7fffde171cc0_6 .array/port v0x7fffde171cc0, 6;
E_0x7fffde170e10/17 .event edge, v0x7fffde171cc0_3, v0x7fffde171cc0_4, v0x7fffde171cc0_5, v0x7fffde171cc0_6;
v0x7fffde171cc0_7 .array/port v0x7fffde171cc0, 7;
v0x7fffde171cc0_8 .array/port v0x7fffde171cc0, 8;
v0x7fffde171cc0_9 .array/port v0x7fffde171cc0, 9;
v0x7fffde171cc0_10 .array/port v0x7fffde171cc0, 10;
E_0x7fffde170e10/18 .event edge, v0x7fffde171cc0_7, v0x7fffde171cc0_8, v0x7fffde171cc0_9, v0x7fffde171cc0_10;
v0x7fffde171cc0_11 .array/port v0x7fffde171cc0, 11;
v0x7fffde171cc0_12 .array/port v0x7fffde171cc0, 12;
v0x7fffde171cc0_13 .array/port v0x7fffde171cc0, 13;
v0x7fffde171cc0_14 .array/port v0x7fffde171cc0, 14;
E_0x7fffde170e10/19 .event edge, v0x7fffde171cc0_11, v0x7fffde171cc0_12, v0x7fffde171cc0_13, v0x7fffde171cc0_14;
v0x7fffde171cc0_15 .array/port v0x7fffde171cc0, 15;
v0x7fffde171cc0_16 .array/port v0x7fffde171cc0, 16;
v0x7fffde171cc0_17 .array/port v0x7fffde171cc0, 17;
v0x7fffde171cc0_18 .array/port v0x7fffde171cc0, 18;
E_0x7fffde170e10/20 .event edge, v0x7fffde171cc0_15, v0x7fffde171cc0_16, v0x7fffde171cc0_17, v0x7fffde171cc0_18;
v0x7fffde171cc0_19 .array/port v0x7fffde171cc0, 19;
v0x7fffde171cc0_20 .array/port v0x7fffde171cc0, 20;
v0x7fffde171cc0_21 .array/port v0x7fffde171cc0, 21;
v0x7fffde171cc0_22 .array/port v0x7fffde171cc0, 22;
E_0x7fffde170e10/21 .event edge, v0x7fffde171cc0_19, v0x7fffde171cc0_20, v0x7fffde171cc0_21, v0x7fffde171cc0_22;
v0x7fffde171cc0_23 .array/port v0x7fffde171cc0, 23;
v0x7fffde171cc0_24 .array/port v0x7fffde171cc0, 24;
v0x7fffde171cc0_25 .array/port v0x7fffde171cc0, 25;
v0x7fffde171cc0_26 .array/port v0x7fffde171cc0, 26;
E_0x7fffde170e10/22 .event edge, v0x7fffde171cc0_23, v0x7fffde171cc0_24, v0x7fffde171cc0_25, v0x7fffde171cc0_26;
v0x7fffde171cc0_27 .array/port v0x7fffde171cc0, 27;
v0x7fffde171cc0_28 .array/port v0x7fffde171cc0, 28;
v0x7fffde171cc0_29 .array/port v0x7fffde171cc0, 29;
v0x7fffde171cc0_30 .array/port v0x7fffde171cc0, 30;
E_0x7fffde170e10/23 .event edge, v0x7fffde171cc0_27, v0x7fffde171cc0_28, v0x7fffde171cc0_29, v0x7fffde171cc0_30;
v0x7fffde171cc0_31 .array/port v0x7fffde171cc0, 31;
E_0x7fffde170e10/24 .event edge, v0x7fffde171cc0_31, v0x7fffde1728b0_0;
E_0x7fffde170e10 .event/or E_0x7fffde170e10/0, E_0x7fffde170e10/1, E_0x7fffde170e10/2, E_0x7fffde170e10/3, E_0x7fffde170e10/4, E_0x7fffde170e10/5, E_0x7fffde170e10/6, E_0x7fffde170e10/7, E_0x7fffde170e10/8, E_0x7fffde170e10/9, E_0x7fffde170e10/10, E_0x7fffde170e10/11, E_0x7fffde170e10/12, E_0x7fffde170e10/13, E_0x7fffde170e10/14, E_0x7fffde170e10/15, E_0x7fffde170e10/16, E_0x7fffde170e10/17, E_0x7fffde170e10/18, E_0x7fffde170e10/19, E_0x7fffde170e10/20, E_0x7fffde170e10/21, E_0x7fffde170e10/22, E_0x7fffde170e10/23, E_0x7fffde170e10/24;
S_0x7fffde1781a0 .scope module, "hci0" "hci" 4 117, 14 30 0, S_0x7fffde1150e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x7fffde178340 .param/l "BAUD_RATE" 0 14 34, +C4<00000000000000011100001000000000>;
P_0x7fffde178380 .param/l "DBG_UART_PARITY_ERR" 1 14 72, +C4<00000000000000000000000000000000>;
P_0x7fffde1783c0 .param/l "DBG_UNKNOWN_OPCODE" 1 14 73, +C4<00000000000000000000000000000001>;
P_0x7fffde178400 .param/l "IO_IN_BUF_WIDTH" 1 14 111, +C4<00000000000000000000000000001010>;
P_0x7fffde178440 .param/l "OP_CPU_REG_RD" 1 14 60, C4<00000001>;
P_0x7fffde178480 .param/l "OP_CPU_REG_WR" 1 14 61, C4<00000010>;
P_0x7fffde1784c0 .param/l "OP_DBG_BRK" 1 14 62, C4<00000011>;
P_0x7fffde178500 .param/l "OP_DBG_RUN" 1 14 63, C4<00000100>;
P_0x7fffde178540 .param/l "OP_DISABLE" 1 14 69, C4<00001011>;
P_0x7fffde178580 .param/l "OP_ECHO" 1 14 59, C4<00000000>;
P_0x7fffde1785c0 .param/l "OP_IO_IN" 1 14 64, C4<00000101>;
P_0x7fffde178600 .param/l "OP_MEM_RD" 1 14 67, C4<00001001>;
P_0x7fffde178640 .param/l "OP_MEM_WR" 1 14 68, C4<00001010>;
P_0x7fffde178680 .param/l "OP_QUERY_DBG_BRK" 1 14 65, C4<00000111>;
P_0x7fffde1786c0 .param/l "OP_QUERY_ERR_CODE" 1 14 66, C4<00001000>;
P_0x7fffde178700 .param/l "RAM_ADDR_WIDTH" 0 14 33, +C4<00000000000000000000000000010001>;
P_0x7fffde178740 .param/l "SYS_CLK_FREQ" 0 14 32, +C4<00000101111101011110000100000000>;
P_0x7fffde178780 .param/l "S_CPU_REG_RD_STG0" 1 14 82, C4<00110>;
P_0x7fffde1787c0 .param/l "S_CPU_REG_RD_STG1" 1 14 83, C4<00111>;
P_0x7fffde178800 .param/l "S_DECODE" 1 14 77, C4<00001>;
P_0x7fffde178840 .param/l "S_DISABLE" 1 14 89, C4<10000>;
P_0x7fffde178880 .param/l "S_DISABLED" 1 14 76, C4<00000>;
P_0x7fffde1788c0 .param/l "S_ECHO_STG_0" 1 14 78, C4<00010>;
P_0x7fffde178900 .param/l "S_ECHO_STG_1" 1 14 79, C4<00011>;
P_0x7fffde178940 .param/l "S_IO_IN_STG_0" 1 14 80, C4<00100>;
P_0x7fffde178980 .param/l "S_IO_IN_STG_1" 1 14 81, C4<00101>;
P_0x7fffde1789c0 .param/l "S_MEM_RD_STG_0" 1 14 85, C4<01001>;
P_0x7fffde178a00 .param/l "S_MEM_RD_STG_1" 1 14 86, C4<01010>;
P_0x7fffde178a40 .param/l "S_MEM_WR_STG_0" 1 14 87, C4<01011>;
P_0x7fffde178a80 .param/l "S_MEM_WR_STG_1" 1 14 88, C4<01100>;
P_0x7fffde178ac0 .param/l "S_QUERY_ERR_CODE" 1 14 84, C4<01000>;
L_0x7fffde1a3810 .functor BUFZ 1, L_0x7fffde1aa460, C4<0>, C4<0>, C4<0>;
L_0x7fffde1aa6e0 .functor BUFZ 8, L_0x7fffde1a86d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff6f9070960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde187aa0_0 .net/2u *"_s14", 31 0, L_0x7ff6f9070960;  1 drivers
v0x7fffde187ba0_0 .net *"_s16", 31 0, L_0x7fffde1a5a00;  1 drivers
L_0x7ff6f9070eb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffde187c80_0 .net/2u *"_s20", 4 0, L_0x7ff6f9070eb8;  1 drivers
v0x7fffde187d70_0 .net "active", 0 0, L_0x7fffde1aa5d0;  alias, 1 drivers
v0x7fffde187e30_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde187f20_0 .net "cpu_dbgreg_din", 31 0, o0x7ff6f90c74b8;  alias, 0 drivers
v0x7fffde187fe0 .array "cpu_dbgreg_seg", 0 3;
v0x7fffde187fe0_0 .net v0x7fffde187fe0 0, 7 0, L_0x7fffde1a5960; 1 drivers
v0x7fffde187fe0_1 .net v0x7fffde187fe0 1, 7 0, L_0x7fffde1a58c0; 1 drivers
v0x7fffde187fe0_2 .net v0x7fffde187fe0 2, 7 0, L_0x7fffde1a5790; 1 drivers
v0x7fffde187fe0_3 .net v0x7fffde187fe0 3, 7 0, L_0x7fffde1a56f0; 1 drivers
v0x7fffde188130_0 .var "d_addr", 16 0;
v0x7fffde188210_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7fffde1a5b10;  1 drivers
v0x7fffde1882f0_0 .var "d_decode_cnt", 2 0;
v0x7fffde1883d0_0 .var "d_err_code", 1 0;
v0x7fffde1884b0_0 .var "d_execute_cnt", 16 0;
v0x7fffde188590_0 .var "d_io_dout", 7 0;
v0x7fffde188670_0 .var "d_io_in_wr_data", 7 0;
v0x7fffde188750_0 .var "d_io_in_wr_en", 0 0;
v0x7fffde188810_0 .var "d_program_finish", 0 0;
v0x7fffde1888d0_0 .var "d_state", 4 0;
v0x7fffde188ac0_0 .var "d_tx_data", 7 0;
v0x7fffde188ba0_0 .var "d_wr_en", 0 0;
v0x7fffde188c60_0 .net "io_din", 7 0, L_0x7fffde1aaf20;  alias, 1 drivers
v0x7fffde188d40_0 .net "io_dout", 7 0, v0x7fffde189bf0_0;  alias, 1 drivers
v0x7fffde188e20_0 .net "io_en", 0 0, L_0x7fffde1aabe0;  alias, 1 drivers
v0x7fffde188ee0_0 .net "io_full", 0 0, L_0x7fffde1a3810;  alias, 1 drivers
v0x7fffde188fb0_0 .net "io_in_empty", 0 0, L_0x7fffde1a5680;  1 drivers
v0x7fffde189080_0 .net "io_in_full", 0 0, L_0x7fffde1a55c0;  1 drivers
v0x7fffde189150_0 .net "io_in_rd_data", 7 0, L_0x7fffde1a54b0;  1 drivers
v0x7fffde189220_0 .var "io_in_rd_en", 0 0;
v0x7fffde1892f0_0 .net "io_sel", 2 0, L_0x7fffde1aa8d0;  alias, 1 drivers
v0x7fffde189390_0 .net "io_wr", 0 0, L_0x7fffde1aae10;  alias, 1 drivers
v0x7fffde189430_0 .net "parity_err", 0 0, L_0x7fffde1a5aa0;  1 drivers
v0x7fffde189500_0 .var "program_finish", 0 0;
v0x7fffde1895a0_0 .var "q_addr", 16 0;
v0x7fffde189660_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7fffde189950_0 .var "q_decode_cnt", 2 0;
v0x7fffde189a30_0 .var "q_err_code", 1 0;
v0x7fffde189b10_0 .var "q_execute_cnt", 16 0;
v0x7fffde189bf0_0 .var "q_io_dout", 7 0;
v0x7fffde189cd0_0 .var "q_io_en", 0 0;
v0x7fffde189d90_0 .var "q_io_in_wr_data", 7 0;
v0x7fffde189e80_0 .var "q_io_in_wr_en", 0 0;
v0x7fffde189f50_0 .var "q_state", 4 0;
v0x7fffde189ff0_0 .var "q_tx_data", 7 0;
v0x7fffde18a0b0_0 .var "q_wr_en", 0 0;
v0x7fffde18a1a0_0 .net "ram_a", 16 0, v0x7fffde1895a0_0;  alias, 1 drivers
v0x7fffde18a280_0 .net "ram_din", 7 0, L_0x7fffde1ab5c0;  alias, 1 drivers
v0x7fffde18a360_0 .net "ram_dout", 7 0, L_0x7fffde1aa6e0;  alias, 1 drivers
v0x7fffde18a440_0 .var "ram_wr", 0 0;
v0x7fffde18a500_0 .net "rd_data", 7 0, L_0x7fffde1a86d0;  1 drivers
v0x7fffde18a610_0 .var "rd_en", 0 0;
v0x7fffde18a700_0 .net "rst", 0 0, v0x7fffde18f410_0;  1 drivers
v0x7fffde18a7a0_0 .net "rx", 0 0, o0x7ff6f90c8628;  alias, 0 drivers
v0x7fffde18a890_0 .net "rx_empty", 0 0, L_0x7fffde1a8800;  1 drivers
v0x7fffde18a980_0 .net "tx", 0 0, L_0x7fffde1a6900;  alias, 1 drivers
v0x7fffde18aa70_0 .net "tx_full", 0 0, L_0x7fffde1aa460;  1 drivers
E_0x7fffde179890/0 .event edge, v0x7fffde189f50_0, v0x7fffde189950_0, v0x7fffde189b10_0, v0x7fffde1895a0_0;
E_0x7fffde179890/1 .event edge, v0x7fffde189a30_0, v0x7fffde186d60_0, v0x7fffde189cd0_0, v0x7fffde188e20_0;
E_0x7fffde179890/2 .event edge, v0x7fffde189390_0, v0x7fffde1892f0_0, v0x7fffde185e30_0, v0x7fffde188c60_0;
E_0x7fffde179890/3 .event edge, v0x7fffde17b690_0, v0x7fffde181800_0, v0x7fffde17b750_0, v0x7fffde181d80_0;
E_0x7fffde179890/4 .event edge, v0x7fffde1884b0_0, v0x7fffde187fe0_0, v0x7fffde187fe0_1, v0x7fffde187fe0_2;
E_0x7fffde179890/5 .event edge, v0x7fffde187fe0_3, v0x7fffde18a280_0;
E_0x7fffde179890 .event/or E_0x7fffde179890/0, E_0x7fffde179890/1, E_0x7fffde179890/2, E_0x7fffde179890/3, E_0x7fffde179890/4, E_0x7fffde179890/5;
E_0x7fffde179990/0 .event edge, v0x7fffde188e20_0, v0x7fffde189390_0, v0x7fffde1892f0_0, v0x7fffde17bc10_0;
E_0x7fffde179990/1 .event edge, v0x7fffde189660_0;
E_0x7fffde179990 .event/or E_0x7fffde179990/0, E_0x7fffde179990/1;
L_0x7fffde1a56f0 .part o0x7ff6f90c74b8, 24, 8;
L_0x7fffde1a5790 .part o0x7ff6f90c74b8, 16, 8;
L_0x7fffde1a58c0 .part o0x7ff6f90c74b8, 8, 8;
L_0x7fffde1a5960 .part o0x7ff6f90c74b8, 0, 8;
L_0x7fffde1a5a00 .arith/sum 32, v0x7fffde189660_0, L_0x7ff6f9070960;
L_0x7fffde1a5b10 .functor MUXZ 32, L_0x7fffde1a5a00, v0x7fffde189660_0, L_0x7fffde1aa5d0, C4<>;
L_0x7fffde1aa5d0 .cmp/ne 5, v0x7fffde189f50_0, L_0x7ff6f9070eb8;
S_0x7fffde1799d0 .scope module, "io_in_fifo" "fifo" 14 123, 15 27 0, S_0x7fffde1781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffde179bc0 .param/l "ADDR_BITS" 0 15 30, +C4<00000000000000000000000000001010>;
P_0x7fffde179c00 .param/l "DATA_BITS" 0 15 29, +C4<00000000000000000000000000001000>;
L_0x7fffde1a3920 .functor AND 1, v0x7fffde189220_0, L_0x7fffde1a3880, C4<1>, C4<1>;
L_0x7fffde1a3ad0 .functor AND 1, v0x7fffde189e80_0, L_0x7fffde1a3a30, C4<1>, C4<1>;
L_0x7fffde1a3c80 .functor AND 1, v0x7fffde17b8d0_0, L_0x7fffde1a4500, C4<1>, C4<1>;
L_0x7fffde1a46a0 .functor AND 1, L_0x7fffde1a4710, L_0x7fffde1a3920, C4<1>, C4<1>;
L_0x7fffde1a48f0 .functor OR 1, L_0x7fffde1a3c80, L_0x7fffde1a46a0, C4<0>, C4<0>;
L_0x7fffde1a4b30 .functor AND 1, v0x7fffde17b990_0, L_0x7fffde1a4a00, C4<1>, C4<1>;
L_0x7fffde1a4800 .functor AND 1, L_0x7fffde1a4e50, L_0x7fffde1a3ad0, C4<1>, C4<1>;
L_0x7fffde1a4cd0 .functor OR 1, L_0x7fffde1a4b30, L_0x7fffde1a4800, C4<0>, C4<0>;
L_0x7fffde1a54b0 .functor BUFZ 8, L_0x7fffde1a5030, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffde1a55c0 .functor BUFZ 1, v0x7fffde17b990_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde1a5680 .functor BUFZ 1, v0x7fffde17b8d0_0, C4<0>, C4<0>, C4<0>;
v0x7fffde179ea0_0 .net *"_s1", 0 0, L_0x7fffde1a3880;  1 drivers
v0x7fffde179f80_0 .net *"_s10", 9 0, L_0x7fffde1a3be0;  1 drivers
v0x7fffde17a060_0 .net *"_s14", 7 0, L_0x7fffde1a3ed0;  1 drivers
v0x7fffde17a120_0 .net *"_s16", 11 0, L_0x7fffde1a3f70;  1 drivers
L_0x7ff6f9070840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde17a200_0 .net *"_s19", 1 0, L_0x7ff6f9070840;  1 drivers
L_0x7ff6f9070888 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde17a330_0 .net/2u *"_s22", 9 0, L_0x7ff6f9070888;  1 drivers
v0x7fffde17a410_0 .net *"_s24", 9 0, L_0x7fffde1a4230;  1 drivers
v0x7fffde17a4f0_0 .net *"_s31", 0 0, L_0x7fffde1a4500;  1 drivers
v0x7fffde17a5b0_0 .net *"_s32", 0 0, L_0x7fffde1a3c80;  1 drivers
v0x7fffde17a670_0 .net *"_s34", 9 0, L_0x7fffde1a4600;  1 drivers
v0x7fffde17a750_0 .net *"_s36", 0 0, L_0x7fffde1a4710;  1 drivers
v0x7fffde17a810_0 .net *"_s38", 0 0, L_0x7fffde1a46a0;  1 drivers
v0x7fffde17a8d0_0 .net *"_s43", 0 0, L_0x7fffde1a4a00;  1 drivers
v0x7fffde17a990_0 .net *"_s44", 0 0, L_0x7fffde1a4b30;  1 drivers
v0x7fffde17aa50_0 .net *"_s46", 9 0, L_0x7fffde1a4c30;  1 drivers
v0x7fffde17ab30_0 .net *"_s48", 0 0, L_0x7fffde1a4e50;  1 drivers
v0x7fffde17abf0_0 .net *"_s5", 0 0, L_0x7fffde1a3a30;  1 drivers
v0x7fffde17acb0_0 .net *"_s50", 0 0, L_0x7fffde1a4800;  1 drivers
v0x7fffde17ad70_0 .net *"_s54", 7 0, L_0x7fffde1a5030;  1 drivers
v0x7fffde17ae50_0 .net *"_s56", 11 0, L_0x7fffde1a5160;  1 drivers
L_0x7ff6f9070918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde17af30_0 .net *"_s59", 1 0, L_0x7ff6f9070918;  1 drivers
L_0x7ff6f90707f8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde17b010_0 .net/2u *"_s8", 9 0, L_0x7ff6f90707f8;  1 drivers
L_0x7ff6f90708d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde17b0f0_0 .net "addr_bits_wide_1", 9 0, L_0x7ff6f90708d0;  1 drivers
v0x7fffde17b1d0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde17b270_0 .net "d_data", 7 0, L_0x7fffde1a40f0;  1 drivers
v0x7fffde17b350_0 .net "d_empty", 0 0, L_0x7fffde1a48f0;  1 drivers
v0x7fffde17b410_0 .net "d_full", 0 0, L_0x7fffde1a4cd0;  1 drivers
v0x7fffde17b4d0_0 .net "d_rd_ptr", 9 0, L_0x7fffde1a4370;  1 drivers
v0x7fffde17b5b0_0 .net "d_wr_ptr", 9 0, L_0x7fffde1a3d40;  1 drivers
v0x7fffde17b690_0 .net "empty", 0 0, L_0x7fffde1a5680;  alias, 1 drivers
v0x7fffde17b750_0 .net "full", 0 0, L_0x7fffde1a55c0;  alias, 1 drivers
v0x7fffde17b810 .array "q_data_array", 0 1023, 7 0;
v0x7fffde17b8d0_0 .var "q_empty", 0 0;
v0x7fffde17b990_0 .var "q_full", 0 0;
v0x7fffde17ba50_0 .var "q_rd_ptr", 9 0;
v0x7fffde17bb30_0 .var "q_wr_ptr", 9 0;
v0x7fffde17bc10_0 .net "rd_data", 7 0, L_0x7fffde1a54b0;  alias, 1 drivers
v0x7fffde17bcf0_0 .net "rd_en", 0 0, v0x7fffde189220_0;  1 drivers
v0x7fffde17bdb0_0 .net "rd_en_prot", 0 0, L_0x7fffde1a3920;  1 drivers
v0x7fffde17be70_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde17bf30_0 .net "wr_data", 7 0, v0x7fffde189d90_0;  1 drivers
v0x7fffde17c010_0 .net "wr_en", 0 0, v0x7fffde189e80_0;  1 drivers
v0x7fffde17c0d0_0 .net "wr_en_prot", 0 0, L_0x7fffde1a3ad0;  1 drivers
L_0x7fffde1a3880 .reduce/nor v0x7fffde17b8d0_0;
L_0x7fffde1a3a30 .reduce/nor v0x7fffde17b990_0;
L_0x7fffde1a3be0 .arith/sum 10, v0x7fffde17bb30_0, L_0x7ff6f90707f8;
L_0x7fffde1a3d40 .functor MUXZ 10, v0x7fffde17bb30_0, L_0x7fffde1a3be0, L_0x7fffde1a3ad0, C4<>;
L_0x7fffde1a3ed0 .array/port v0x7fffde17b810, L_0x7fffde1a3f70;
L_0x7fffde1a3f70 .concat [ 10 2 0 0], v0x7fffde17bb30_0, L_0x7ff6f9070840;
L_0x7fffde1a40f0 .functor MUXZ 8, L_0x7fffde1a3ed0, v0x7fffde189d90_0, L_0x7fffde1a3ad0, C4<>;
L_0x7fffde1a4230 .arith/sum 10, v0x7fffde17ba50_0, L_0x7ff6f9070888;
L_0x7fffde1a4370 .functor MUXZ 10, v0x7fffde17ba50_0, L_0x7fffde1a4230, L_0x7fffde1a3920, C4<>;
L_0x7fffde1a4500 .reduce/nor L_0x7fffde1a3ad0;
L_0x7fffde1a4600 .arith/sub 10, v0x7fffde17bb30_0, v0x7fffde17ba50_0;
L_0x7fffde1a4710 .cmp/eq 10, L_0x7fffde1a4600, L_0x7ff6f90708d0;
L_0x7fffde1a4a00 .reduce/nor L_0x7fffde1a3920;
L_0x7fffde1a4c30 .arith/sub 10, v0x7fffde17ba50_0, v0x7fffde17bb30_0;
L_0x7fffde1a4e50 .cmp/eq 10, L_0x7fffde1a4c30, L_0x7ff6f90708d0;
L_0x7fffde1a5030 .array/port v0x7fffde17b810, L_0x7fffde1a5160;
L_0x7fffde1a5160 .concat [ 10 2 0 0], v0x7fffde17ba50_0, L_0x7ff6f9070918;
S_0x7fffde17c290 .scope module, "uart_blk" "uart" 14 190, 16 28 0, S_0x7fffde1781a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7fffde17c430 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 16 50, +C4<00000000000000000000000000010000>;
P_0x7fffde17c470 .param/l "BAUD_RATE" 0 16 31, +C4<00000000000000011100001000000000>;
P_0x7fffde17c4b0 .param/l "DATA_BITS" 0 16 32, +C4<00000000000000000000000000001000>;
P_0x7fffde17c4f0 .param/l "PARITY_MODE" 0 16 34, +C4<00000000000000000000000000000001>;
P_0x7fffde17c530 .param/l "STOP_BITS" 0 16 33, +C4<00000000000000000000000000000001>;
P_0x7fffde17c570 .param/l "SYS_CLK_FREQ" 0 16 30, +C4<00000101111101011110000100000000>;
L_0x7fffde1a5aa0 .functor BUFZ 1, v0x7fffde186e00_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde1a5d30 .functor OR 1, v0x7fffde186e00_0, v0x7fffde17f3a0_0, C4<0>, C4<0>;
L_0x7fffde1a6a70 .functor NOT 1, L_0x7fffde1aa560, C4<0>, C4<0>, C4<0>;
v0x7fffde186b10_0 .net "baud_clk_tick", 0 0, L_0x7fffde1a6650;  1 drivers
v0x7fffde186bd0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde186c90_0 .net "d_rx_parity_err", 0 0, L_0x7fffde1a5d30;  1 drivers
v0x7fffde186d60_0 .net "parity_err", 0 0, L_0x7fffde1a5aa0;  alias, 1 drivers
v0x7fffde186e00_0 .var "q_rx_parity_err", 0 0;
v0x7fffde186ec0_0 .net "rd_en", 0 0, v0x7fffde18a610_0;  1 drivers
v0x7fffde186f60_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde187000_0 .net "rx", 0 0, o0x7ff6f90c8628;  alias, 0 drivers
v0x7fffde1870d0_0 .net "rx_data", 7 0, L_0x7fffde1a86d0;  alias, 1 drivers
v0x7fffde1871a0_0 .net "rx_done_tick", 0 0, v0x7fffde17f200_0;  1 drivers
v0x7fffde187240_0 .net "rx_empty", 0 0, L_0x7fffde1a8800;  alias, 1 drivers
v0x7fffde1872e0_0 .net "rx_fifo_wr_data", 7 0, v0x7fffde17f040_0;  1 drivers
v0x7fffde1873d0_0 .net "rx_parity_err", 0 0, v0x7fffde17f3a0_0;  1 drivers
v0x7fffde187470_0 .net "tx", 0 0, L_0x7fffde1a6900;  alias, 1 drivers
v0x7fffde187540_0 .net "tx_data", 7 0, v0x7fffde189ff0_0;  1 drivers
v0x7fffde187610_0 .net "tx_done_tick", 0 0, v0x7fffde183a40_0;  1 drivers
v0x7fffde187700_0 .net "tx_fifo_empty", 0 0, L_0x7fffde1aa560;  1 drivers
v0x7fffde1877a0_0 .net "tx_fifo_rd_data", 7 0, L_0x7fffde1aa3a0;  1 drivers
v0x7fffde187890_0 .net "tx_full", 0 0, L_0x7fffde1aa460;  alias, 1 drivers
v0x7fffde187930_0 .net "wr_en", 0 0, v0x7fffde18a0b0_0;  1 drivers
S_0x7fffde17c7a0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 16 80, 17 29 0, S_0x7fffde17c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7fffde17c970 .param/l "BAUD" 0 17 32, +C4<00000000000000011100001000000000>;
P_0x7fffde17c9b0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 17 33, +C4<00000000000000000000000000010000>;
P_0x7fffde17c9f0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 17 41, C4<0000000000110110>;
P_0x7fffde17ca30 .param/l "SYS_CLK_FREQ" 0 17 31, +C4<00000101111101011110000100000000>;
v0x7fffde17cd60_0 .net *"_s0", 31 0, L_0x7fffde1a5e40;  1 drivers
L_0x7ff6f9070a80 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde17ce60_0 .net/2u *"_s10", 15 0, L_0x7ff6f9070a80;  1 drivers
v0x7fffde17cf40_0 .net *"_s12", 15 0, L_0x7fffde1a6070;  1 drivers
v0x7fffde17d030_0 .net *"_s16", 31 0, L_0x7fffde1a63e0;  1 drivers
L_0x7ff6f9070ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d110_0 .net *"_s19", 15 0, L_0x7ff6f9070ac8;  1 drivers
L_0x7ff6f9070b10 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d240_0 .net/2u *"_s20", 31 0, L_0x7ff6f9070b10;  1 drivers
v0x7fffde17d320_0 .net *"_s22", 0 0, L_0x7fffde1a64d0;  1 drivers
L_0x7ff6f9070b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d3e0_0 .net/2u *"_s24", 0 0, L_0x7ff6f9070b58;  1 drivers
L_0x7ff6f9070ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d4c0_0 .net/2u *"_s26", 0 0, L_0x7ff6f9070ba0;  1 drivers
L_0x7ff6f90709a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d5a0_0 .net *"_s3", 15 0, L_0x7ff6f90709a8;  1 drivers
L_0x7ff6f90709f0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d680_0 .net/2u *"_s4", 31 0, L_0x7ff6f90709f0;  1 drivers
v0x7fffde17d760_0 .net *"_s6", 0 0, L_0x7fffde1a5f30;  1 drivers
L_0x7ff6f9070a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde17d820_0 .net/2u *"_s8", 15 0, L_0x7ff6f9070a38;  1 drivers
v0x7fffde17d900_0 .net "baud_clk_tick", 0 0, L_0x7fffde1a6650;  alias, 1 drivers
v0x7fffde17d9c0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde17db70_0 .net "d_cnt", 15 0, L_0x7fffde1a6220;  1 drivers
v0x7fffde17dc50_0 .var "q_cnt", 15 0;
v0x7fffde17de40_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
E_0x7fffde17cce0 .event posedge, v0x7fffde17be70_0, v0x7fffde160c50_0;
L_0x7fffde1a5e40 .concat [ 16 16 0 0], v0x7fffde17dc50_0, L_0x7ff6f90709a8;
L_0x7fffde1a5f30 .cmp/eq 32, L_0x7fffde1a5e40, L_0x7ff6f90709f0;
L_0x7fffde1a6070 .arith/sum 16, v0x7fffde17dc50_0, L_0x7ff6f9070a80;
L_0x7fffde1a6220 .functor MUXZ 16, L_0x7fffde1a6070, L_0x7ff6f9070a38, L_0x7fffde1a5f30, C4<>;
L_0x7fffde1a63e0 .concat [ 16 16 0 0], v0x7fffde17dc50_0, L_0x7ff6f9070ac8;
L_0x7fffde1a64d0 .cmp/eq 32, L_0x7fffde1a63e0, L_0x7ff6f9070b10;
L_0x7fffde1a6650 .functor MUXZ 1, L_0x7ff6f9070ba0, L_0x7ff6f9070b58, L_0x7fffde1a64d0, C4<>;
S_0x7fffde17df40 .scope module, "uart_rx_blk" "uart_rx" 16 91, 18 28 0, S_0x7fffde17c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7fffde17e0c0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 18 33, +C4<00000000000000000000000000010000>;
P_0x7fffde17e100 .param/l "DATA_BITS" 0 18 30, +C4<00000000000000000000000000001000>;
P_0x7fffde17e140 .param/l "PARITY_MODE" 0 18 32, +C4<00000000000000000000000000000001>;
P_0x7fffde17e180 .param/l "STOP_BITS" 0 18 31, +C4<00000000000000000000000000000001>;
P_0x7fffde17e1c0 .param/l "STOP_OVERSAMPLE_TICKS" 1 18 45, C4<010000>;
P_0x7fffde17e200 .param/l "S_DATA" 1 18 50, C4<00100>;
P_0x7fffde17e240 .param/l "S_IDLE" 1 18 48, C4<00001>;
P_0x7fffde17e280 .param/l "S_PARITY" 1 18 51, C4<01000>;
P_0x7fffde17e2c0 .param/l "S_START" 1 18 49, C4<00010>;
P_0x7fffde17e300 .param/l "S_STOP" 1 18 52, C4<10000>;
v0x7fffde17e8b0_0 .net "baud_clk_tick", 0 0, L_0x7fffde1a6650;  alias, 1 drivers
v0x7fffde17e9a0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde17ea40_0 .var "d_data", 7 0;
v0x7fffde17eb10_0 .var "d_data_bit_idx", 2 0;
v0x7fffde17ebf0_0 .var "d_done_tick", 0 0;
v0x7fffde17ed00_0 .var "d_oversample_tick_cnt", 3 0;
v0x7fffde17ede0_0 .var "d_parity_err", 0 0;
v0x7fffde17eea0_0 .var "d_state", 4 0;
v0x7fffde17ef80_0 .net "parity_err", 0 0, v0x7fffde17f3a0_0;  alias, 1 drivers
v0x7fffde17f040_0 .var "q_data", 7 0;
v0x7fffde17f120_0 .var "q_data_bit_idx", 2 0;
v0x7fffde17f200_0 .var "q_done_tick", 0 0;
v0x7fffde17f2c0_0 .var "q_oversample_tick_cnt", 3 0;
v0x7fffde17f3a0_0 .var "q_parity_err", 0 0;
v0x7fffde17f460_0 .var "q_rx", 0 0;
v0x7fffde17f520_0 .var "q_state", 4 0;
v0x7fffde17f600_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde17f7b0_0 .net "rx", 0 0, o0x7ff6f90c8628;  alias, 0 drivers
v0x7fffde17f870_0 .net "rx_data", 7 0, v0x7fffde17f040_0;  alias, 1 drivers
v0x7fffde17f950_0 .net "rx_done_tick", 0 0, v0x7fffde17f200_0;  alias, 1 drivers
E_0x7fffde17e830/0 .event edge, v0x7fffde17f520_0, v0x7fffde17f040_0, v0x7fffde17f120_0, v0x7fffde17d900_0;
E_0x7fffde17e830/1 .event edge, v0x7fffde17f2c0_0, v0x7fffde17f460_0;
E_0x7fffde17e830 .event/or E_0x7fffde17e830/0, E_0x7fffde17e830/1;
S_0x7fffde17fb30 .scope module, "uart_rx_fifo" "fifo" 16 119, 15 27 0, S_0x7fffde17c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffde179ca0 .param/l "ADDR_BITS" 0 15 30, +C4<00000000000000000000000000000011>;
P_0x7fffde179ce0 .param/l "DATA_BITS" 0 15 29, +C4<00000000000000000000000000001000>;
L_0x7fffde1a6b80 .functor AND 1, v0x7fffde18a610_0, L_0x7fffde1a6ae0, C4<1>, C4<1>;
L_0x7fffde1a6d40 .functor AND 1, v0x7fffde17f200_0, L_0x7fffde1a6c70, C4<1>, C4<1>;
L_0x7fffde1a6f10 .functor AND 1, v0x7fffde181a40_0, L_0x7fffde1a7810, C4<1>, C4<1>;
L_0x7fffde1a7a40 .functor AND 1, L_0x7fffde1a7b40, L_0x7fffde1a6b80, C4<1>, C4<1>;
L_0x7fffde1a7d20 .functor OR 1, L_0x7fffde1a6f10, L_0x7fffde1a7a40, C4<0>, C4<0>;
L_0x7fffde1a7f60 .functor AND 1, v0x7fffde181b00_0, L_0x7fffde1a7e30, C4<1>, C4<1>;
L_0x7fffde1a7c30 .functor AND 1, L_0x7fffde1a8280, L_0x7fffde1a6d40, C4<1>, C4<1>;
L_0x7fffde1a8100 .functor OR 1, L_0x7fffde1a7f60, L_0x7fffde1a7c30, C4<0>, C4<0>;
L_0x7fffde1a86d0 .functor BUFZ 8, L_0x7fffde1a8460, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffde1a8790 .functor BUFZ 1, v0x7fffde181b00_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde1a8800 .functor BUFZ 1, v0x7fffde181a40_0, C4<0>, C4<0>, C4<0>;
v0x7fffde17fef0_0 .net *"_s1", 0 0, L_0x7fffde1a6ae0;  1 drivers
v0x7fffde17ffb0_0 .net *"_s10", 2 0, L_0x7fffde1a6e70;  1 drivers
v0x7fffde180090_0 .net *"_s14", 7 0, L_0x7fffde1a71f0;  1 drivers
v0x7fffde180180_0 .net *"_s16", 4 0, L_0x7fffde1a7290;  1 drivers
L_0x7ff6f9070c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde180260_0 .net *"_s19", 1 0, L_0x7ff6f9070c30;  1 drivers
L_0x7ff6f9070c78 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffde180390_0 .net/2u *"_s22", 2 0, L_0x7ff6f9070c78;  1 drivers
v0x7fffde180470_0 .net *"_s24", 2 0, L_0x7fffde1a7590;  1 drivers
v0x7fffde180550_0 .net *"_s31", 0 0, L_0x7fffde1a7810;  1 drivers
v0x7fffde180610_0 .net *"_s32", 0 0, L_0x7fffde1a6f10;  1 drivers
v0x7fffde1806d0_0 .net *"_s34", 2 0, L_0x7fffde1a79a0;  1 drivers
v0x7fffde1807b0_0 .net *"_s36", 0 0, L_0x7fffde1a7b40;  1 drivers
v0x7fffde180870_0 .net *"_s38", 0 0, L_0x7fffde1a7a40;  1 drivers
v0x7fffde180930_0 .net *"_s43", 0 0, L_0x7fffde1a7e30;  1 drivers
v0x7fffde1809f0_0 .net *"_s44", 0 0, L_0x7fffde1a7f60;  1 drivers
v0x7fffde180ab0_0 .net *"_s46", 2 0, L_0x7fffde1a8060;  1 drivers
v0x7fffde180b90_0 .net *"_s48", 0 0, L_0x7fffde1a8280;  1 drivers
v0x7fffde180c50_0 .net *"_s5", 0 0, L_0x7fffde1a6c70;  1 drivers
v0x7fffde180e20_0 .net *"_s50", 0 0, L_0x7fffde1a7c30;  1 drivers
v0x7fffde180ee0_0 .net *"_s54", 7 0, L_0x7fffde1a8460;  1 drivers
v0x7fffde180fc0_0 .net *"_s56", 4 0, L_0x7fffde1a8590;  1 drivers
L_0x7ff6f9070d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde1810a0_0 .net *"_s59", 1 0, L_0x7ff6f9070d08;  1 drivers
L_0x7ff6f9070be8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffde181180_0 .net/2u *"_s8", 2 0, L_0x7ff6f9070be8;  1 drivers
L_0x7ff6f9070cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fffde181260_0 .net "addr_bits_wide_1", 2 0, L_0x7ff6f9070cc0;  1 drivers
v0x7fffde181340_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde1813e0_0 .net "d_data", 7 0, L_0x7fffde1a7410;  1 drivers
v0x7fffde1814c0_0 .net "d_empty", 0 0, L_0x7fffde1a7d20;  1 drivers
v0x7fffde181580_0 .net "d_full", 0 0, L_0x7fffde1a8100;  1 drivers
v0x7fffde181640_0 .net "d_rd_ptr", 2 0, L_0x7fffde1a7680;  1 drivers
v0x7fffde181720_0 .net "d_wr_ptr", 2 0, L_0x7fffde1a7030;  1 drivers
v0x7fffde181800_0 .net "empty", 0 0, L_0x7fffde1a8800;  alias, 1 drivers
v0x7fffde1818c0_0 .net "full", 0 0, L_0x7fffde1a8790;  1 drivers
v0x7fffde181980 .array "q_data_array", 0 7, 7 0;
v0x7fffde181a40_0 .var "q_empty", 0 0;
v0x7fffde181b00_0 .var "q_full", 0 0;
v0x7fffde181bc0_0 .var "q_rd_ptr", 2 0;
v0x7fffde181ca0_0 .var "q_wr_ptr", 2 0;
v0x7fffde181d80_0 .net "rd_data", 7 0, L_0x7fffde1a86d0;  alias, 1 drivers
v0x7fffde181e60_0 .net "rd_en", 0 0, v0x7fffde18a610_0;  alias, 1 drivers
v0x7fffde181f20_0 .net "rd_en_prot", 0 0, L_0x7fffde1a6b80;  1 drivers
v0x7fffde181fe0_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde182080_0 .net "wr_data", 7 0, v0x7fffde17f040_0;  alias, 1 drivers
v0x7fffde182140_0 .net "wr_en", 0 0, v0x7fffde17f200_0;  alias, 1 drivers
v0x7fffde182210_0 .net "wr_en_prot", 0 0, L_0x7fffde1a6d40;  1 drivers
L_0x7fffde1a6ae0 .reduce/nor v0x7fffde181a40_0;
L_0x7fffde1a6c70 .reduce/nor v0x7fffde181b00_0;
L_0x7fffde1a6e70 .arith/sum 3, v0x7fffde181ca0_0, L_0x7ff6f9070be8;
L_0x7fffde1a7030 .functor MUXZ 3, v0x7fffde181ca0_0, L_0x7fffde1a6e70, L_0x7fffde1a6d40, C4<>;
L_0x7fffde1a71f0 .array/port v0x7fffde181980, L_0x7fffde1a7290;
L_0x7fffde1a7290 .concat [ 3 2 0 0], v0x7fffde181ca0_0, L_0x7ff6f9070c30;
L_0x7fffde1a7410 .functor MUXZ 8, L_0x7fffde1a71f0, v0x7fffde17f040_0, L_0x7fffde1a6d40, C4<>;
L_0x7fffde1a7590 .arith/sum 3, v0x7fffde181bc0_0, L_0x7ff6f9070c78;
L_0x7fffde1a7680 .functor MUXZ 3, v0x7fffde181bc0_0, L_0x7fffde1a7590, L_0x7fffde1a6b80, C4<>;
L_0x7fffde1a7810 .reduce/nor L_0x7fffde1a6d40;
L_0x7fffde1a79a0 .arith/sub 3, v0x7fffde181ca0_0, v0x7fffde181bc0_0;
L_0x7fffde1a7b40 .cmp/eq 3, L_0x7fffde1a79a0, L_0x7ff6f9070cc0;
L_0x7fffde1a7e30 .reduce/nor L_0x7fffde1a6b80;
L_0x7fffde1a8060 .arith/sub 3, v0x7fffde181bc0_0, v0x7fffde181ca0_0;
L_0x7fffde1a8280 .cmp/eq 3, L_0x7fffde1a8060, L_0x7ff6f9070cc0;
L_0x7fffde1a8460 .array/port v0x7fffde181980, L_0x7fffde1a8590;
L_0x7fffde1a8590 .concat [ 3 2 0 0], v0x7fffde181bc0_0, L_0x7ff6f9070d08;
S_0x7fffde182390 .scope module, "uart_tx_blk" "uart_tx" 16 106, 19 28 0, S_0x7fffde17c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7fffde182510 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 19 33, +C4<00000000000000000000000000010000>;
P_0x7fffde182550 .param/l "DATA_BITS" 0 19 30, +C4<00000000000000000000000000001000>;
P_0x7fffde182590 .param/l "PARITY_MODE" 0 19 32, +C4<00000000000000000000000000000001>;
P_0x7fffde1825d0 .param/l "STOP_BITS" 0 19 31, +C4<00000000000000000000000000000001>;
P_0x7fffde182610 .param/l "STOP_OVERSAMPLE_TICKS" 1 19 45, C4<010000>;
P_0x7fffde182650 .param/l "S_DATA" 1 19 50, C4<00100>;
P_0x7fffde182690 .param/l "S_IDLE" 1 19 48, C4<00001>;
P_0x7fffde1826d0 .param/l "S_PARITY" 1 19 51, C4<01000>;
P_0x7fffde182710 .param/l "S_START" 1 19 49, C4<00010>;
P_0x7fffde182750 .param/l "S_STOP" 1 19 52, C4<10000>;
L_0x7fffde1a6900 .functor BUFZ 1, v0x7fffde183980_0, C4<0>, C4<0>, C4<0>;
v0x7fffde182da0_0 .net "baud_clk_tick", 0 0, L_0x7fffde1a6650;  alias, 1 drivers
v0x7fffde182eb0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde182f70_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7fffde183010_0 .var "d_data", 7 0;
v0x7fffde1830f0_0 .var "d_data_bit_idx", 2 0;
v0x7fffde183220_0 .var "d_parity_bit", 0 0;
v0x7fffde1832e0_0 .var "d_state", 4 0;
v0x7fffde1833c0_0 .var "d_tx", 0 0;
v0x7fffde183480_0 .var "d_tx_done_tick", 0 0;
v0x7fffde183540_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7fffde183620_0 .var "q_data", 7 0;
v0x7fffde183700_0 .var "q_data_bit_idx", 2 0;
v0x7fffde1837e0_0 .var "q_parity_bit", 0 0;
v0x7fffde1838a0_0 .var "q_state", 4 0;
v0x7fffde183980_0 .var "q_tx", 0 0;
v0x7fffde183a40_0 .var "q_tx_done_tick", 0 0;
v0x7fffde183b00_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde183ba0_0 .net "tx", 0 0, L_0x7fffde1a6900;  alias, 1 drivers
v0x7fffde183c60_0 .net "tx_data", 7 0, L_0x7fffde1aa3a0;  alias, 1 drivers
v0x7fffde183d40_0 .net "tx_done_tick", 0 0, v0x7fffde183a40_0;  alias, 1 drivers
v0x7fffde183e00_0 .net "tx_start", 0 0, L_0x7fffde1a6a70;  1 drivers
E_0x7fffde182d10/0 .event edge, v0x7fffde1838a0_0, v0x7fffde183620_0, v0x7fffde183700_0, v0x7fffde1837e0_0;
E_0x7fffde182d10/1 .event edge, v0x7fffde17d900_0, v0x7fffde183540_0, v0x7fffde183e00_0, v0x7fffde183a40_0;
E_0x7fffde182d10/2 .event edge, v0x7fffde183c60_0;
E_0x7fffde182d10 .event/or E_0x7fffde182d10/0, E_0x7fffde182d10/1, E_0x7fffde182d10/2;
S_0x7fffde183fe0 .scope module, "uart_tx_fifo" "fifo" 16 133, 15 27 0, S_0x7fffde17c290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7fffde184160 .param/l "ADDR_BITS" 0 15 30, +C4<00000000000000000000000000001010>;
P_0x7fffde1841a0 .param/l "DATA_BITS" 0 15 29, +C4<00000000000000000000000000001000>;
L_0x7fffde1a8910 .functor AND 1, v0x7fffde183a40_0, L_0x7fffde1a8870, C4<1>, C4<1>;
L_0x7fffde1a8ae0 .functor AND 1, v0x7fffde18a0b0_0, L_0x7fffde1a8a10, C4<1>, C4<1>;
L_0x7fffde1a8c20 .functor AND 1, v0x7fffde185fb0_0, L_0x7fffde1a94e0, C4<1>, C4<1>;
L_0x7fffde1a9710 .functor AND 1, L_0x7fffde1a9810, L_0x7fffde1a8910, C4<1>, C4<1>;
L_0x7fffde1a99f0 .functor OR 1, L_0x7fffde1a8c20, L_0x7fffde1a9710, C4<0>, C4<0>;
L_0x7fffde1a9c30 .functor AND 1, v0x7fffde186280_0, L_0x7fffde1a9b00, C4<1>, C4<1>;
L_0x7fffde1a9900 .functor AND 1, L_0x7fffde1a9f50, L_0x7fffde1a8ae0, C4<1>, C4<1>;
L_0x7fffde1a9dd0 .functor OR 1, L_0x7fffde1a9c30, L_0x7fffde1a9900, C4<0>, C4<0>;
L_0x7fffde1aa3a0 .functor BUFZ 8, L_0x7fffde1aa130, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffde1aa460 .functor BUFZ 1, v0x7fffde186280_0, C4<0>, C4<0>, C4<0>;
L_0x7fffde1aa560 .functor BUFZ 1, v0x7fffde185fb0_0, C4<0>, C4<0>, C4<0>;
v0x7fffde184440_0 .net *"_s1", 0 0, L_0x7fffde1a8870;  1 drivers
v0x7fffde184520_0 .net *"_s10", 9 0, L_0x7fffde1a8b80;  1 drivers
v0x7fffde184600_0 .net *"_s14", 7 0, L_0x7fffde1a8f00;  1 drivers
v0x7fffde1846f0_0 .net *"_s16", 11 0, L_0x7fffde1a8fa0;  1 drivers
L_0x7ff6f9070d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde1847d0_0 .net *"_s19", 1 0, L_0x7ff6f9070d98;  1 drivers
L_0x7ff6f9070de0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde184900_0 .net/2u *"_s22", 9 0, L_0x7ff6f9070de0;  1 drivers
v0x7fffde1849e0_0 .net *"_s24", 9 0, L_0x7fffde1a9210;  1 drivers
v0x7fffde184ac0_0 .net *"_s31", 0 0, L_0x7fffde1a94e0;  1 drivers
v0x7fffde184b80_0 .net *"_s32", 0 0, L_0x7fffde1a8c20;  1 drivers
v0x7fffde184c40_0 .net *"_s34", 9 0, L_0x7fffde1a9670;  1 drivers
v0x7fffde184d20_0 .net *"_s36", 0 0, L_0x7fffde1a9810;  1 drivers
v0x7fffde184de0_0 .net *"_s38", 0 0, L_0x7fffde1a9710;  1 drivers
v0x7fffde184ea0_0 .net *"_s43", 0 0, L_0x7fffde1a9b00;  1 drivers
v0x7fffde184f60_0 .net *"_s44", 0 0, L_0x7fffde1a9c30;  1 drivers
v0x7fffde185020_0 .net *"_s46", 9 0, L_0x7fffde1a9d30;  1 drivers
v0x7fffde185100_0 .net *"_s48", 0 0, L_0x7fffde1a9f50;  1 drivers
v0x7fffde1851c0_0 .net *"_s5", 0 0, L_0x7fffde1a8a10;  1 drivers
v0x7fffde185390_0 .net *"_s50", 0 0, L_0x7fffde1a9900;  1 drivers
v0x7fffde185450_0 .net *"_s54", 7 0, L_0x7fffde1aa130;  1 drivers
v0x7fffde185530_0 .net *"_s56", 11 0, L_0x7fffde1aa260;  1 drivers
L_0x7ff6f9070e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde185610_0 .net *"_s59", 1 0, L_0x7ff6f9070e70;  1 drivers
L_0x7ff6f9070d50 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde1856f0_0 .net/2u *"_s8", 9 0, L_0x7ff6f9070d50;  1 drivers
L_0x7ff6f9070e28 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffde1857d0_0 .net "addr_bits_wide_1", 9 0, L_0x7ff6f9070e28;  1 drivers
v0x7fffde1858b0_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde185950_0 .net "d_data", 7 0, L_0x7fffde1a9120;  1 drivers
v0x7fffde185a30_0 .net "d_empty", 0 0, L_0x7fffde1a99f0;  1 drivers
v0x7fffde185af0_0 .net "d_full", 0 0, L_0x7fffde1a9dd0;  1 drivers
v0x7fffde185bb0_0 .net "d_rd_ptr", 9 0, L_0x7fffde1a9350;  1 drivers
v0x7fffde185c90_0 .net "d_wr_ptr", 9 0, L_0x7fffde1a8d40;  1 drivers
v0x7fffde185d70_0 .net "empty", 0 0, L_0x7fffde1aa560;  alias, 1 drivers
v0x7fffde185e30_0 .net "full", 0 0, L_0x7fffde1aa460;  alias, 1 drivers
v0x7fffde185ef0 .array "q_data_array", 0 1023, 7 0;
v0x7fffde185fb0_0 .var "q_empty", 0 0;
v0x7fffde186280_0 .var "q_full", 0 0;
v0x7fffde186340_0 .var "q_rd_ptr", 9 0;
v0x7fffde186420_0 .var "q_wr_ptr", 9 0;
v0x7fffde186500_0 .net "rd_data", 7 0, L_0x7fffde1aa3a0;  alias, 1 drivers
v0x7fffde1865c0_0 .net "rd_en", 0 0, v0x7fffde183a40_0;  alias, 1 drivers
v0x7fffde186690_0 .net "rd_en_prot", 0 0, L_0x7fffde1a8910;  1 drivers
v0x7fffde186730_0 .net "reset", 0 0, v0x7fffde18f410_0;  alias, 1 drivers
v0x7fffde1867d0_0 .net "wr_data", 7 0, v0x7fffde189ff0_0;  alias, 1 drivers
v0x7fffde186890_0 .net "wr_en", 0 0, v0x7fffde18a0b0_0;  alias, 1 drivers
v0x7fffde186950_0 .net "wr_en_prot", 0 0, L_0x7fffde1a8ae0;  1 drivers
L_0x7fffde1a8870 .reduce/nor v0x7fffde185fb0_0;
L_0x7fffde1a8a10 .reduce/nor v0x7fffde186280_0;
L_0x7fffde1a8b80 .arith/sum 10, v0x7fffde186420_0, L_0x7ff6f9070d50;
L_0x7fffde1a8d40 .functor MUXZ 10, v0x7fffde186420_0, L_0x7fffde1a8b80, L_0x7fffde1a8ae0, C4<>;
L_0x7fffde1a8f00 .array/port v0x7fffde185ef0, L_0x7fffde1a8fa0;
L_0x7fffde1a8fa0 .concat [ 10 2 0 0], v0x7fffde186420_0, L_0x7ff6f9070d98;
L_0x7fffde1a9120 .functor MUXZ 8, L_0x7fffde1a8f00, v0x7fffde189ff0_0, L_0x7fffde1a8ae0, C4<>;
L_0x7fffde1a9210 .arith/sum 10, v0x7fffde186340_0, L_0x7ff6f9070de0;
L_0x7fffde1a9350 .functor MUXZ 10, v0x7fffde186340_0, L_0x7fffde1a9210, L_0x7fffde1a8910, C4<>;
L_0x7fffde1a94e0 .reduce/nor L_0x7fffde1a8ae0;
L_0x7fffde1a9670 .arith/sub 10, v0x7fffde186420_0, v0x7fffde186340_0;
L_0x7fffde1a9810 .cmp/eq 10, L_0x7fffde1a9670, L_0x7ff6f9070e28;
L_0x7fffde1a9b00 .reduce/nor L_0x7fffde1a8910;
L_0x7fffde1a9d30 .arith/sub 10, v0x7fffde186340_0, v0x7fffde186420_0;
L_0x7fffde1a9f50 .cmp/eq 10, L_0x7fffde1a9d30, L_0x7ff6f9070e28;
L_0x7fffde1aa130 .array/port v0x7fffde185ef0, L_0x7fffde1aa260;
L_0x7fffde1aa260 .concat [ 10 2 0 0], v0x7fffde186340_0, L_0x7ff6f9070e70;
S_0x7fffde18ad80 .scope module, "ram0" "ram" 4 56, 20 3 0, S_0x7fffde1150e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7fffde18af50 .param/l "ADDR_WIDTH" 0 20 5, +C4<00000000000000000000000000010001>;
L_0x7fffddf90290 .functor NOT 1, L_0x7fffde190390, C4<0>, C4<0>, C4<0>;
v0x7fffde18bda0_0 .net *"_s0", 0 0, L_0x7fffddf90290;  1 drivers
L_0x7ff6f90700f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffde18bea0_0 .net/2u *"_s2", 0 0, L_0x7ff6f90700f0;  1 drivers
L_0x7ff6f9070138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde18bf80_0 .net/2u *"_s6", 7 0, L_0x7ff6f9070138;  1 drivers
v0x7fffde18c040_0 .net "a_in", 16 0, L_0x7fffde190770;  alias, 1 drivers
v0x7fffde18c100_0 .net "clk_in", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde18c3b0_0 .net "d_in", 7 0, L_0x7fffde1ab890;  alias, 1 drivers
v0x7fffde18c450_0 .net "d_out", 7 0, L_0x7fffde190250;  alias, 1 drivers
v0x7fffde18c510_0 .net "en_in", 0 0, L_0x7fffde190630;  alias, 1 drivers
v0x7fffde18c5d0_0 .net "r_nw_in", 0 0, L_0x7fffde190390;  1 drivers
v0x7fffde18c720_0 .net "ram_bram_dout", 7 0, L_0x7fffddf9dce0;  1 drivers
v0x7fffde18c7e0_0 .net "ram_bram_we", 0 0, L_0x7fffde190020;  1 drivers
L_0x7fffde190020 .functor MUXZ 1, L_0x7ff6f90700f0, L_0x7fffddf90290, L_0x7fffde190630, C4<>;
L_0x7fffde190250 .functor MUXZ 8, L_0x7ff6f9070138, L_0x7fffddf9dce0, L_0x7fffde190630, C4<>;
S_0x7fffde18b090 .scope module, "ram_bram" "single_port_ram_sync" 20 20, 2 62 0, S_0x7fffde18ad80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7fffde178b60 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7fffde178ba0 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7fffddf9dce0 .functor BUFZ 8, L_0x7fffde18fd40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffde18b390_0 .net *"_s0", 7 0, L_0x7fffde18fd40;  1 drivers
v0x7fffde18b490_0 .net *"_s2", 18 0, L_0x7fffde18fde0;  1 drivers
L_0x7ff6f90700a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde18b570_0 .net *"_s5", 1 0, L_0x7ff6f90700a8;  1 drivers
v0x7fffde18b630_0 .net "addr_a", 16 0, L_0x7fffde190770;  alias, 1 drivers
v0x7fffde18b710_0 .net "clk", 0 0, L_0x7fffddf574c0;  alias, 1 drivers
v0x7fffde18b800_0 .net "din_a", 7 0, L_0x7fffde1ab890;  alias, 1 drivers
v0x7fffde18b8e0_0 .net "dout_a", 7 0, L_0x7fffddf9dce0;  alias, 1 drivers
v0x7fffde18b9c0_0 .var/i "i", 31 0;
v0x7fffde18baa0_0 .var "q_addr_a", 16 0;
v0x7fffde18bb80 .array "ram", 0 131071, 7 0;
v0x7fffde18bc40_0 .net "we", 0 0, L_0x7fffde190020;  alias, 1 drivers
L_0x7fffde18fd40 .array/port v0x7fffde18bb80, L_0x7fffde18fde0;
L_0x7fffde18fde0 .concat [ 17 2 0 0], v0x7fffde18baa0_0, L_0x7ff6f90700a8;
    .scope S_0x7fffde13b5d0;
T_0 ;
    %wait E_0x7fffddf8fa30;
    %load/vec4 v0x7fffde15f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffde15f460_0;
    %load/vec4 v0x7fffddfc6610_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde15f8c0, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fffddfc6610_0;
    %assign/vec4 v0x7fffde15f700_0, 0;
    %load/vec4 v0x7fffde15f2c0_0;
    %assign/vec4 v0x7fffde15f7e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffde18b090;
T_1 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde18bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffde18b800_0;
    %load/vec4 v0x7fffde18b630_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde18bb80, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fffde18b630_0;
    %assign/vec4 v0x7fffde18baa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffde18b090;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde18b9c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fffde18b9c0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffde18b9c0_0;
    %store/vec4a v0x7fffde18bb80, 4, 0;
    %load/vec4 v0x7fffde18b9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde18b9c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/testspace/test.data", v0x7fffde18bb80 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffde1669d0;
T_3 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffde167bc0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde167720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde1674e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fffde1669d0;
T_4 ;
    %wait E_0x7fffde166e00;
    %load/vec4 v0x7fffde168160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffde167af0_0;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffde167bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde168000_0, 0, 1;
    %load/vec4 v0x7fffde167af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7fffde167650_0;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffde167a30_0;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
T_4.5 ;
    %load/vec4 v0x7fffde167890_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x7fffde167960_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffde167f20_0, 0, 8;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x7fffde167960_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffde167f20_0, 0, 8;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x7fffde167960_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffde167f20_0, 0, 8;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x7fffde167960_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffde167f20_0, 0, 8;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde168000_0, 0, 1;
    %load/vec4 v0x7fffde1677c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x7fffde167720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x7fffde167650_0;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7fffde167650_0;
    %load/vec4 v0x7fffde167210_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
T_4.14 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x7fffde167580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x7fffde1674e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x7fffde167420_0;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x7fffde167420_0;
    %load/vec4 v0x7fffde167210_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde167d60_0, 0, 32;
T_4.18 ;
T_4.15 ;
T_4.12 ;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x7fffde167e40_0;
    %ix/getv 4, v0x7fffde167210_0;
    %store/vec4a v0x7fffde167110, 4, 0;
    %load/vec4 v0x7fffde167210_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde1672f0_0, 0, 32;
T_4.19 ;
    %load/vec4 v0x7fffde1672f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.20, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fffde1672f0_0;
    %store/vec4a v0x7fffde167110, 4, 0;
    %load/vec4 v0x7fffde1672f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde1672f0_0, 0, 32;
    %jmp T_4.19;
T_4.20 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffde167110, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffde167110, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffde167110, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffde167110, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde166f00_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffde1669d0;
T_5 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde168480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffde167bc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffde1680c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffde168160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fffde167bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde167720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1674e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffde167210_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fffde167af0_0;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffde167bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde167720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1674e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
    %load/vec4 v0x7fffde167af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x7fffde167650_0;
    %assign/vec4 v0x7fffde167a30_0, 0;
    %load/vec4 v0x7fffde167960_0;
    %assign/vec4 v0x7fffde167c80_0, 0;
    %load/vec4 v0x7fffde167890_0;
    %subi 8, 0, 6;
    %assign/vec4 v0x7fffde167bc0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x7fffde167bc0_0;
    %subi 8, 0, 6;
    %assign/vec4 v0x7fffde167bc0_0, 0;
T_5.9 ;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168000_0, 0;
    %load/vec4 v0x7fffde1677c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1674e0_0, 0;
    %load/vec4 v0x7fffde167720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffde167210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde167720_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fffde167210_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %addi 8, 0, 32;
    %load/vec4 v0x7fffde167890_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde167720_0, 0;
    %load/vec4 v0x7fffde166f00_0;
    %assign/vec4 v0x7fffde168390_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %load/vec4 v0x7fffde167e40_0;
    %ix/getv 3, v0x7fffde167210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde167110, 0, 4;
    %load/vec4 v0x7fffde167210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffde167210_0, 0;
T_5.15 ;
T_5.13 ;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x7fffde167580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde167720_0, 0;
    %load/vec4 v0x7fffde1674e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffde167210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde1674e0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fffde167210_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1674e0_0, 0;
    %load/vec4 v0x7fffde166f00_0;
    %assign/vec4 v0x7fffde168390_0, 0;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
    %load/vec4 v0x7fffde167e40_0;
    %ix/getv 3, v0x7fffde167210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde167110, 0, 4;
    %load/vec4 v0x7fffde167210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffde167210_0, 0;
T_5.21 ;
T_5.19 ;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1682f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde168250_0, 0;
T_5.17 ;
T_5.11 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffde12ddb0;
T_6 ;
    %wait E_0x7fffddf8f620;
    %load/vec4 v0x7fffde160860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffde160210_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fffde160130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %jmp T_6.14;
T_6.4 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.5 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %sub;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.6 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.7 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.8 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.9 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %xor;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.10 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.11 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.12 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %or;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %and;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.2 ;
    %load/vec4 v0x7fffde160210_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x7fffde160130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %jmp T_6.28;
T_6.17 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.18 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.19 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.20 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %xor;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.21 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %or;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.22 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %and;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.23 ;
    %load/vec4 v0x7fffde15fe60_0;
    %ix/getv 4, v0x7fffde160040_0;
    %shiftl 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.24 ;
    %load/vec4 v0x7fffde15fe60_0;
    %ix/getv 4, v0x7fffde160040_0;
    %shiftr 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.25 ;
    %load/vec4 v0x7fffde15fe60_0;
    %ix/getv 4, v0x7fffde160040_0;
    %shiftr 4;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.26 ;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x7fffde160040_0;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
T_6.15 ;
    %load/vec4 v0x7fffde160210_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.29, 4;
    %load/vec4 v0x7fffde160130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %jmp T_6.37;
T_6.31 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.32 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.33 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.34 ;
    %load/vec4 v0x7fffde15ff60_0;
    %load/vec4 v0x7fffde15fe60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.35 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde15ff60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.36 ;
    %load/vec4 v0x7fffde15ff60_0;
    %load/vec4 v0x7fffde15fe60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160040_0;
    %load/vec4 v0x7fffde160340_0;
    %add;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.37;
T_6.37 ;
    %pop/vec4 1;
T_6.29 ;
    %load/vec4 v0x7fffde160210_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.38, 4;
    %load/vec4 v0x7fffde160130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %jmp T_6.42;
T_6.40 ;
    %load/vec4 v0x7fffde160340_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.42;
T_6.41 ;
    %load/vec4 v0x7fffde15fe60_0;
    %load/vec4 v0x7fffde160040_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x7fffde1606c0_0, 0, 32;
    %load/vec4 v0x7fffde160340_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffde1605e0_0, 0, 32;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
T_6.38 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffde12f520;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde161450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde160df0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde160e90_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fffde12f520;
T_8 ;
    %wait E_0x7fffde1562a0;
    %load/vec4 v0x7fffde160d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde160df0_0, 0, 1;
    %load/vec4 v0x7fffde161080_0;
    %store/vec4 v0x7fffde160e90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffde160df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde161300_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde161530_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde161300_0, 0, 1;
    %load/vec4 v0x7fffde161450_0;
    %store/vec4 v0x7fffde161530_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffde12f520;
T_9 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde161890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffde161450_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffde161610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fffde161240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fffde161160_0;
    %assign/vec4 v0x7fffde161450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde160df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffde160e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde160f70_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffde161950_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fffde160df0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.6, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde160f70_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde160f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde160df0_0, 0;
    %load/vec4 v0x7fffde160e90_0;
    %assign/vec4 v0x7fffde1616d0_0, 0;
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fffde161450_0;
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde160e90_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %assign/vec4 v0x7fffde161450_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x7fffde161450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffde161450_0, 0;
T_9.9 ;
    %load/vec4 v0x7fffde161450_0;
    %assign/vec4 v0x7fffde1617b0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffde136cd0;
T_10 ;
    %wait E_0x7fffde161d10;
    %load/vec4 v0x7fffde161f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fffde162680_0, 0, 5;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fffde162820_0, 0, 5;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fffde1622d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde162760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde162390_0, 0, 1;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_10.12, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 5, 20, 6;
    %pad/u 32;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde161d70_0, 0, 32;
T_10.13 ;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_10.14, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %jmp T_10.15;
T_10.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
T_10.15 ;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162390_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162390_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde162900_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffde162100_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fffde162060_0, 0, 4;
    %load/vec4 v0x7fffde161e70_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fffde161d70_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffde162210_0;
    %store/vec4 v0x7fffde1625a0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffde168830;
T_11 ;
    %vpi_func 11 47 "$fopen" 32, "DEBUG.out", "w+" {0 0 0};
    %store/vec4 v0x7fffde16a790_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7fffde168830;
T_12 ;
    %wait E_0x7fffde168ca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde16a870_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fffde16aa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v0x7fffde16aa10_0;
    %load/vec4a v0x7fffde16aaf0, 4;
    %ix/getv/s 4, v0x7fffde16aa10_0;
    %load/vec4a v0x7fffde16a0e0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde16a870_0, 0, 1;
T_12.2 ;
    %load/vec4 v0x7fffde16aa10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %load/vec4 v0x7fffde16a870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16a6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
T_12.6 ;
    %load/vec4 v0x7fffde16aa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.7, 5;
    %ix/getv/s 4, v0x7fffde16aa10_0;
    %load/vec4a v0x7fffde16a0e0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 11 58 "$fwrite", v0x7fffde16a790_0, "%d-%h", v0x7fffde16aa10_0, &A<v0x7fffde16a0e0, v0x7fffde16aa10_0 > {0 0 0};
T_12.8 ;
    %load/vec4 v0x7fffde16aa10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %vpi_call 11 60 "$fdisplay", v0x7fffde16a790_0, "\000" {0 0 0};
T_12.4 ;
    %load/vec4 v0x7fffde16b970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x7fffde16b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x7fffde16b570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde166ba0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x7fffde16b570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde169810, 4;
    %store/vec4 v0x7fffde169680_0, 0, 5;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x7fffde16b570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16a0e0, 4;
    %store/vec4 v0x7fffde169da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169680_0, 0, 5;
T_12.15 ;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde169da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169680_0, 0, 5;
T_12.13 ;
    %load/vec4 v0x7fffde16b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %load/vec4 v0x7fffde16b730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde166ba0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x7fffde16b730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde169810, 4;
    %store/vec4 v0x7fffde169740_0, 0, 5;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x7fffde16b730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16a0e0, 4;
    %store/vec4 v0x7fffde169eb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169740_0, 0, 5;
T_12.19 ;
    %jmp T_12.17;
T_12.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde169eb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169740_0, 0, 5;
T_12.17 ;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde169da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169680_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde169eb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde169740_0, 0, 5;
T_12.11 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffde168830;
T_13 ;
    %wait E_0x7fffddf8d790;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fffde16aa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %ix/getv/s 4, v0x7fffde16aa10_0;
    %load/vec4a v0x7fffde16a0e0, 4;
    %ix/getv/s 4, v0x7fffde16aa10_0;
    %store/vec4a v0x7fffde16aaf0, 4, 0;
    %load/vec4 v0x7fffde16aa10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %load/vec4 v0x7fffde16b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x7fffde16aa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde16aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde166ba0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde16aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde169810, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffde16aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16a0e0, 0, 4;
    %load/vec4 v0x7fffde16aa10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fffde16b390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x7fffde16b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
T_13.10 ;
    %load/vec4 v0x7fffde16aa10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde16aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde166ba0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde16aa10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde169810, 0, 4;
    %load/vec4 v0x7fffde16aa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde16aa10_0, 0, 32;
    %jmp T_13.10;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x7fffde16b970_0;
    %load/vec4 v0x7fffde16ba10_0;
    %and;
    %load/vec4 v0x7fffde16a020_0;
    %load/vec4 v0x7fffde16b0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x7fffde16bab0_0;
    %load/vec4 v0x7fffde16b0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffde169810, 4, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7fffde16ba10_0;
    %load/vec4 v0x7fffde16a020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde169810, 4;
    %load/vec4 v0x7fffde16a930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde16a020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde166ba0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffde16a020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde169810, 0, 4;
    %load/vec4 v0x7fffde16a020_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v0x7fffde16b430_0;
    %load/vec4 v0x7fffde16a020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16a0e0, 0, 4;
T_13.16 ;
T_13.14 ;
    %load/vec4 v0x7fffde16b970_0;
    %load/vec4 v0x7fffde16b1b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffde16b0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde166ba0, 0, 4;
    %load/vec4 v0x7fffde16bab0_0;
    %load/vec4 v0x7fffde16b0c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde169810, 0, 4;
T_13.18 ;
T_13.13 ;
T_13.9 ;
T_13.7 ;
T_13.3 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffde170980;
T_14 ;
    %wait E_0x7fffde170e10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde1728b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde1725e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde172970_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x7fffde172970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171190, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde1728b0_0, 0, 1;
    %load/vec4 v0x7fffde172970_0;
    %pad/s 5;
    %store/vec4 v0x7fffde173420_0, 0, 5;
    %jmp T_14.3;
T_14.2 ;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171710, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171cc0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde1725e0_0, 0, 1;
    %load/vec4 v0x7fffde172970_0;
    %pad/s 5;
    %store/vec4 v0x7fffde172730_0, 0, 5;
T_14.4 ;
T_14.3 ;
    %load/vec4 v0x7fffde172970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde172970_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x7fffde1728b0_0;
    %store/vec4 v0x7fffde173c80_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fffde170980;
T_15 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde173fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde172970_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7fffde172970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171190, 0, 4;
    %load/vec4 v0x7fffde172970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde172970_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffde1738a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x7fffde173940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde172970_0, 0, 32;
T_15.8 ;
    %load/vec4 v0x7fffde172970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.9, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171190, 0, 4;
    %load/vec4 v0x7fffde172970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde172970_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde173b40_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x7fffde1725e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde173b40_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde172290, 4;
    %assign/vec4 v0x7fffde1739e0_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde1723a0, 4;
    %assign/vec4 v0x7fffde173aa0_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde172a50, 4;
    %assign/vec4 v0x7fffde173d20_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde1737e0, 4;
    %assign/vec4 v0x7fffde173f00_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde173660, 4;
    %assign/vec4 v0x7fffde173dc0_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde173720, 4;
    %assign/vec4 v0x7fffde173e60_0, 0;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde171650, 4;
    %assign/vec4 v0x7fffde173be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde172730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171190, 0, 4;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde173b40_0, 0;
T_15.11 ;
    %load/vec4 v0x7fffde174070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171190, 0, 4;
    %load/vec4 v0x7fffde172b10_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171650, 0, 4;
    %load/vec4 v0x7fffde1731e0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde173660, 0, 4;
    %load/vec4 v0x7fffde1732a0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde173720, 0, 4;
    %load/vec4 v0x7fffde173360_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1737e0, 0, 4;
    %load/vec4 v0x7fffde1730d0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172a50, 0, 4;
    %load/vec4 v0x7fffde1741a0_0;
    %load/vec4 v0x7fffde172460_0;
    %load/vec4 v0x7fffde172bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171710, 0, 4;
    %load/vec4 v0x7fffde172520_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172290, 0, 4;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x7fffde174240_0;
    %load/vec4 v0x7fffde1734e0_0;
    %load/vec4 v0x7fffde172bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171710, 0, 4;
    %load/vec4 v0x7fffde1735a0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172290, 0, 4;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x7fffde172bd0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171710, 0, 4;
    %load/vec4 v0x7fffde172eb0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172290, 0, 4;
T_15.17 ;
T_15.15 ;
    %load/vec4 v0x7fffde1741a0_0;
    %load/vec4 v0x7fffde172460_0;
    %load/vec4 v0x7fffde172c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171cc0, 0, 4;
    %load/vec4 v0x7fffde172520_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1723a0, 0, 4;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x7fffde174240_0;
    %load/vec4 v0x7fffde1734e0_0;
    %load/vec4 v0x7fffde172c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.20, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171cc0, 0, 4;
    %load/vec4 v0x7fffde1735a0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1723a0, 0, 4;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x7fffde172c90_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171cc0, 0, 4;
    %load/vec4 v0x7fffde172fc0_0;
    %load/vec4 v0x7fffde173420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1723a0, 0, 4;
T_15.21 ;
T_15.19 ;
T_15.12 ;
    %load/vec4 v0x7fffde1741a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.22, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde172970_0, 0, 32;
T_15.24 ;
    %load/vec4 v0x7fffde172970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.25, 5;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171190, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171710, 4;
    %load/vec4 v0x7fffde172460_0;
    %cmp/e;
    %jmp/0xz  T_15.28, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171710, 0, 4;
    %load/vec4 v0x7fffde172520_0;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172290, 0, 4;
T_15.28 ;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171cc0, 4;
    %load/vec4 v0x7fffde172460_0;
    %cmp/e;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171cc0, 0, 4;
    %load/vec4 v0x7fffde172520_0;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1723a0, 0, 4;
T_15.30 ;
T_15.26 ;
    %load/vec4 v0x7fffde172970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde172970_0, 0, 32;
    %jmp T_15.24;
T_15.25 ;
T_15.22 ;
    %load/vec4 v0x7fffde174240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.32, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde172970_0, 0, 32;
T_15.34 ;
    %load/vec4 v0x7fffde172970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.35, 5;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171190, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.36, 8;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171710, 4;
    %load/vec4 v0x7fffde1734e0_0;
    %cmp/e;
    %jmp/0xz  T_15.38, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171710, 0, 4;
    %load/vec4 v0x7fffde1735a0_0;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde172290, 0, 4;
T_15.38 ;
    %ix/getv/s 4, v0x7fffde172970_0;
    %load/vec4a v0x7fffde171cc0, 4;
    %load/vec4 v0x7fffde1734e0_0;
    %cmp/e;
    %jmp/0xz  T_15.40, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde171cc0, 0, 4;
    %load/vec4 v0x7fffde1735a0_0;
    %ix/getv/s 3, v0x7fffde172970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1723a0, 0, 4;
T_15.40 ;
T_15.36 ;
    %load/vec4 v0x7fffde172970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffde172970_0, 0, 32;
    %jmp T_15.34;
T_15.35 ;
T_15.32 ;
T_15.7 ;
T_15.5 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffde16be40;
T_16 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1704c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde16f030_0, 0, 5;
    %end;
    .thread T_16;
    .scope S_0x7fffde16be40;
T_17 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde170070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde1704c0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde16f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fffde16f830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fffde16f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde1704c0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde16f030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x7fffde16f030_0;
    %assign/vec4 v0x7fffde16fb50_0, 0;
    %load/vec4 v0x7fffde1704c0_0;
    %assign/vec4 v0x7fffde16ffd0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %load/vec4 v0x7fffde1704c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c450, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f6b0, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f5f0, 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c450, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c370, 4;
    %assign/vec4 v0x7fffde16fdf0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c510, 4;
    %assign/vec4 v0x7fffde16fe90_0, 0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c450, 0, 4;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c510, 4;
    %assign/vec4 v0x7fffde16fc10_0, 0;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f6b0, 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c370, 4;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c510, 4;
    %assign/vec4 v0x7fffde16fc10_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
T_17.15 ;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f6b0, 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c370, 4;
    %assign/vec4 v0x7fffde16fdf0_0, 0;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16c510, 4;
    %assign/vec4 v0x7fffde16fe90_0, 0;
T_17.17 ;
T_17.13 ;
T_17.9 ;
    %load/vec4 v0x7fffde16f770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0x7fffde16f030_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_17.20, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde16f030_0, 0;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x7fffde16f030_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fffde16f030_0, 0;
T_17.21 ;
T_17.18 ;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde16fcb0_0, 0;
T_17.7 ;
    %load/vec4 v0x7fffde1701a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0x7fffde16f1b0_0;
    %load/vec4 v0x7fffde1704c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16f5f0, 0, 4;
    %load/vec4 v0x7fffde16f2c0_0;
    %load/vec4 v0x7fffde1704c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16f6b0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fffde1704c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c450, 0, 4;
    %load/vec4 v0x7fffde16f0f0_0;
    %load/vec4 v0x7fffde1704c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c370, 0, 4;
    %load/vec4 v0x7fffde1704c0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_17.24, 4;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde1704c0_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %load/vec4 v0x7fffde1704c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fffde1704c0_0, 0;
T_17.25 ;
T_17.22 ;
    %load/vec4 v0x7fffde170240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c450, 0, 4;
    %load/vec4 v0x7fffde16edc0_0;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c510, 0, 4;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f6b0, 4;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f6b0, 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde16f5f0, 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.28, 9;
    %load/vec4 v0x7fffde16eed0_0;
    %pad/u 5;
    %load/vec4 v0x7fffde16ed00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c370, 0, 4;
T_17.28 ;
T_17.26 ;
    %load/vec4 v0x7fffde1702e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffde16f3d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c450, 0, 4;
    %load/vec4 v0x7fffde16f4e0_0;
    %load/vec4 v0x7fffde16f3d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c510, 0, 4;
T_17.30 ;
    %load/vec4 v0x7fffde170380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffde170420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde16c450, 0, 4;
T_17.32 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fffde138440;
T_18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffde166440_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fffde163f30_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x7fffde138440;
T_19 ;
    %wait E_0x7fffde162f10;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165550, 4;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_19.0, 4;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165090, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.7;
T_19.3 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.7;
T_19.4 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.0 ;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165550, 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_19.8, 4;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165090, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %jmp T_19.13;
T_19.10 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.13;
T_19.11 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fffde164a00_0, 0, 6;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
T_19.8 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fffde138440;
T_20 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde166060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde166440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fffde165b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fffde165bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde166440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7fffde163f30_0;
    %load/vec4 v0x7fffde166440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde163260, 4;
    %nor/r;
    %and;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde163320, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165550, 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %load/vec4 v0x7fffde1663a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde1633f0, 4;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde1640b0, 4;
    %add;
    %assign/vec4 v0x7fffde164ef0_0, 0;
    %load/vec4 v0x7fffde164a00_0;
    %assign/vec4 v0x7fffde164ba0_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde1634b0, 4;
    %assign/vec4 v0x7fffde164fb0_0, 0;
    %load/vec4 v0x7fffde163f30_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_20.12, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x7fffde163f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
T_20.13 ;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde165fc0_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde163180, 4;
    %assign/vec4 v0x7fffde165cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
    %load/vec4 v0x7fffde164ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde163180, 4;
    %assign/vec4 v0x7fffde165cc0_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165090, 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0x7fffde164e00_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x7fffde164e00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x7fffde165ed0_0, 0;
    %jmp T_20.17;
T_20.16 ;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde165090, 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0x7fffde164e00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffde164e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffde165ed0_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0x7fffde164e00_0;
    %assign/vec4 v0x7fffde165ed0_0, 0;
T_20.19 ;
T_20.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %load/vec4 v0x7fffde163f30_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_20.20, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0x7fffde163f30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffde163f30_0, 0;
T_20.21 ;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %load/vec4 v0x7fffde164a00_0;
    %assign/vec4 v0x7fffde164ba0_0, 0;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde1640b0, 4;
    %ix/getv 4, v0x7fffde163f30_0;
    %load/vec4a v0x7fffde1633f0, 4;
    %add;
    %assign/vec4 v0x7fffde164ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
T_20.15 ;
T_20.9 ;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde165fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde164d40_0, 0;
T_20.7 ;
    %load/vec4 v0x7fffde1662d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %load/vec4 v0x7fffde163f30_0;
    %store/vec4 v0x7fffde163fd0_0, 0, 32;
T_20.24 ;
    %load/vec4 v0x7fffde163fd0_0;
    %load/vec4 v0x7fffde166440_0;
    %cmp/ne;
    %jmp/0xz T_20.25, 4;
    %ix/getv/s 4, v0x7fffde163fd0_0;
    %load/vec4a v0x7fffde163260, 4;
    %load/vec4 v0x7fffde164860_0;
    %cmp/e;
    %jmp/0xz  T_20.26, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163260, 0, 4;
    %load/vec4 v0x7fffde164920_0;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1633f0, 0, 4;
T_20.26 ;
    %ix/getv/s 4, v0x7fffde163fd0_0;
    %load/vec4a v0x7fffde163320, 4;
    %load/vec4 v0x7fffde164860_0;
    %cmp/e;
    %jmp/0xz  T_20.28, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163320, 0, 4;
    %load/vec4 v0x7fffde164920_0;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1634b0, 0, 4;
T_20.28 ;
    %load/vec4 v0x7fffde163fd0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.31, 8;
T_20.30 ; End of true expr.
    %load/vec4 v0x7fffde163fd0_0;
    %addi 1, 0, 32;
    %jmp/0 T_20.31, 8;
 ; End of false expr.
    %blend;
T_20.31;
    %store/vec4 v0x7fffde163fd0_0, 0, 32;
    %jmp T_20.24;
T_20.25 ;
T_20.22 ;
    %load/vec4 v0x7fffde166200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.32, 8;
    %load/vec4 v0x7fffde163f30_0;
    %store/vec4 v0x7fffde163fd0_0, 0, 32;
T_20.34 ;
    %load/vec4 v0x7fffde163fd0_0;
    %load/vec4 v0x7fffde166440_0;
    %cmp/ne;
    %jmp/0xz T_20.35, 4;
    %ix/getv/s 4, v0x7fffde163fd0_0;
    %load/vec4a v0x7fffde163260, 4;
    %load/vec4 v0x7fffde163cd0_0;
    %cmp/e;
    %jmp/0xz  T_20.36, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163260, 0, 4;
    %load/vec4 v0x7fffde163d90_0;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1633f0, 0, 4;
T_20.36 ;
    %ix/getv/s 4, v0x7fffde163fd0_0;
    %load/vec4a v0x7fffde163320, 4;
    %load/vec4 v0x7fffde163cd0_0;
    %cmp/e;
    %jmp/0xz  T_20.38, 4;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163320, 0, 4;
    %load/vec4 v0x7fffde163d90_0;
    %ix/getv/s 3, v0x7fffde163fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1634b0, 0, 4;
T_20.38 ;
    %load/vec4 v0x7fffde163fd0_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_20.41, 8;
T_20.40 ; End of true expr.
    %load/vec4 v0x7fffde163fd0_0;
    %addi 1, 0, 32;
    %jmp/0 T_20.41, 8;
 ; End of false expr.
    %blend;
T_20.41;
    %store/vec4 v0x7fffde163fd0_0, 0, 32;
    %jmp T_20.34;
T_20.35 ;
T_20.32 ;
    %load/vec4 v0x7fffde166130_0;
    %load/vec4 v0x7fffde164790_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffde164790_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.42, 8;
    %load/vec4 v0x7fffde1662d0_0;
    %load/vec4 v0x7fffde164860_0;
    %load/vec4 v0x7fffde164250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.44, 8;
    %pushi/vec4 0, 0, 5;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163260, 0, 4;
    %load/vec4 v0x7fffde164920_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1633f0, 0, 4;
    %jmp T_20.45;
T_20.44 ;
    %load/vec4 v0x7fffde166200_0;
    %load/vec4 v0x7fffde163cd0_0;
    %load/vec4 v0x7fffde164250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.46, 8;
    %pushi/vec4 0, 0, 5;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163260, 0, 4;
    %load/vec4 v0x7fffde163d90_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1633f0, 0, 4;
    %jmp T_20.47;
T_20.46 ;
    %load/vec4 v0x7fffde164250_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163260, 0, 4;
    %load/vec4 v0x7fffde164410_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1633f0, 0, 4;
T_20.47 ;
T_20.45 ;
    %load/vec4 v0x7fffde1662d0_0;
    %load/vec4 v0x7fffde164860_0;
    %load/vec4 v0x7fffde164330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.48, 8;
    %pushi/vec4 0, 0, 5;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163320, 0, 4;
    %load/vec4 v0x7fffde164920_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1634b0, 0, 4;
    %jmp T_20.49;
T_20.48 ;
    %load/vec4 v0x7fffde166200_0;
    %load/vec4 v0x7fffde163cd0_0;
    %load/vec4 v0x7fffde164330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.50, 8;
    %pushi/vec4 0, 0, 5;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163320, 0, 4;
    %load/vec4 v0x7fffde163d90_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1634b0, 0, 4;
    %jmp T_20.51;
T_20.50 ;
    %load/vec4 v0x7fffde164330_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163320, 0, 4;
    %load/vec4 v0x7fffde1644f0_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1634b0, 0, 4;
T_20.51 ;
T_20.49 ;
    %load/vec4 v0x7fffde164170_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde163180, 0, 4;
    %load/vec4 v0x7fffde1645d0_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde1640b0, 0, 4;
    %load/vec4 v0x7fffde1646c0_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde165090, 0, 4;
    %load/vec4 v0x7fffde164790_0;
    %ix/getv 3, v0x7fffde166440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde165550, 0, 4;
    %load/vec4 v0x7fffde166440_0;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_20.52, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fffde166440_0, 0;
    %jmp T_20.53;
T_20.52 ;
    %load/vec4 v0x7fffde166440_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffde166440_0, 0;
T_20.53 ;
T_20.42 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fffde1799d0;
T_21 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde17be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffde17ba50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffde17bb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde17b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde17b990_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fffde17b4d0_0;
    %assign/vec4 v0x7fffde17ba50_0, 0;
    %load/vec4 v0x7fffde17b5b0_0;
    %assign/vec4 v0x7fffde17bb30_0, 0;
    %load/vec4 v0x7fffde17b350_0;
    %assign/vec4 v0x7fffde17b8d0_0, 0;
    %load/vec4 v0x7fffde17b410_0;
    %assign/vec4 v0x7fffde17b990_0, 0;
    %load/vec4 v0x7fffde17b270_0;
    %load/vec4 v0x7fffde17bb30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde17b810, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fffde17c7a0;
T_22 ;
    %wait E_0x7fffde17cce0;
    %load/vec4 v0x7fffde17de40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffde17dc50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fffde17db70_0;
    %assign/vec4 v0x7fffde17dc50_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fffde17df40;
T_23 ;
    %wait E_0x7fffde17cce0;
    %load/vec4 v0x7fffde17f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde17f520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffde17f2c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffde17f040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffde17f120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde17f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde17f3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde17f460_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fffde17eea0_0;
    %assign/vec4 v0x7fffde17f520_0, 0;
    %load/vec4 v0x7fffde17ed00_0;
    %assign/vec4 v0x7fffde17f2c0_0, 0;
    %load/vec4 v0x7fffde17ea40_0;
    %assign/vec4 v0x7fffde17f040_0, 0;
    %load/vec4 v0x7fffde17eb10_0;
    %assign/vec4 v0x7fffde17f120_0, 0;
    %load/vec4 v0x7fffde17ebf0_0;
    %assign/vec4 v0x7fffde17f200_0, 0;
    %load/vec4 v0x7fffde17ede0_0;
    %assign/vec4 v0x7fffde17f3a0_0, 0;
    %load/vec4 v0x7fffde17f7b0_0;
    %assign/vec4 v0x7fffde17f460_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fffde17df40;
T_24 ;
    %wait E_0x7fffde17e830;
    %load/vec4 v0x7fffde17f520_0;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %load/vec4 v0x7fffde17f040_0;
    %store/vec4 v0x7fffde17ea40_0, 0, 8;
    %load/vec4 v0x7fffde17f120_0;
    %store/vec4 v0x7fffde17eb10_0, 0, 3;
    %load/vec4 v0x7fffde17e8b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0x7fffde17f2c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x7fffde17f2c0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7fffde17ed00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde17ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde17ede0_0, 0, 1;
    %load/vec4 v0x7fffde17f520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7fffde17f460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde17ed00_0, 0, 4;
T_24.8 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7fffde17e8b0_0;
    %load/vec4 v0x7fffde17f2c0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde17ed00_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffde17eb10_0, 0, 3;
T_24.10 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7fffde17e8b0_0;
    %load/vec4 v0x7fffde17f2c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x7fffde17f460_0;
    %load/vec4 v0x7fffde17f040_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde17ea40_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde17ed00_0, 0, 4;
    %load/vec4 v0x7fffde17f120_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x7fffde17f120_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde17eb10_0, 0, 3;
T_24.15 ;
T_24.12 ;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x7fffde17e8b0_0;
    %load/vec4 v0x7fffde17f2c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x7fffde17f460_0;
    %load/vec4 v0x7fffde17f040_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7fffde17ede0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde17ed00_0, 0, 4;
T_24.16 ;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x7fffde17e8b0_0;
    %load/vec4 v0x7fffde17f2c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde17eea0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde17ebf0_0, 0, 1;
T_24.18 ;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fffde182390;
T_25 ;
    %wait E_0x7fffde17cce0;
    %load/vec4 v0x7fffde183b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde1838a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffde183540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffde183620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffde183700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde183980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde183a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde1837e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fffde1832e0_0;
    %assign/vec4 v0x7fffde1838a0_0, 0;
    %load/vec4 v0x7fffde182f70_0;
    %assign/vec4 v0x7fffde183540_0, 0;
    %load/vec4 v0x7fffde183010_0;
    %assign/vec4 v0x7fffde183620_0, 0;
    %load/vec4 v0x7fffde1830f0_0;
    %assign/vec4 v0x7fffde183700_0, 0;
    %load/vec4 v0x7fffde1833c0_0;
    %assign/vec4 v0x7fffde183980_0, 0;
    %load/vec4 v0x7fffde183480_0;
    %assign/vec4 v0x7fffde183a40_0, 0;
    %load/vec4 v0x7fffde183220_0;
    %assign/vec4 v0x7fffde1837e0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fffde182390;
T_26 ;
    %wait E_0x7fffde182d10;
    %load/vec4 v0x7fffde1838a0_0;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
    %load/vec4 v0x7fffde183620_0;
    %store/vec4 v0x7fffde183010_0, 0, 8;
    %load/vec4 v0x7fffde183700_0;
    %store/vec4 v0x7fffde1830f0_0, 0, 3;
    %load/vec4 v0x7fffde1837e0_0;
    %store/vec4 v0x7fffde183220_0, 0, 1;
    %load/vec4 v0x7fffde182da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x7fffde183540_0;
    %addi 1, 0, 4;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x7fffde183540_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x7fffde182f70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde183480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde1833c0_0, 0, 1;
    %load/vec4 v0x7fffde1838a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7fffde183e00_0;
    %load/vec4 v0x7fffde183a40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde182f70_0, 0, 4;
    %load/vec4 v0x7fffde183c60_0;
    %store/vec4 v0x7fffde183010_0, 0, 8;
    %load/vec4 v0x7fffde183c60_0;
    %xnor/r;
    %store/vec4 v0x7fffde183220_0, 0, 1;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde1833c0_0, 0, 1;
    %load/vec4 v0x7fffde182da0_0;
    %load/vec4 v0x7fffde183540_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde182f70_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffde1830f0_0, 0, 3;
T_26.10 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7fffde183620_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fffde1833c0_0, 0, 1;
    %load/vec4 v0x7fffde182da0_0;
    %load/vec4 v0x7fffde183540_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x7fffde183620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fffde183010_0, 0, 8;
    %load/vec4 v0x7fffde183700_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde1830f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde182f70_0, 0, 4;
    %load/vec4 v0x7fffde183700_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
T_26.14 ;
T_26.12 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x7fffde1837e0_0;
    %store/vec4 v0x7fffde1833c0_0, 0, 1;
    %load/vec4 v0x7fffde182da0_0;
    %load/vec4 v0x7fffde183540_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffde182f70_0, 0, 4;
T_26.16 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7fffde182da0_0;
    %load/vec4 v0x7fffde183540_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1832e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde183480_0, 0, 1;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fffde17fb30;
T_27 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde181fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffde181bc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffde181ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde181a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde181b00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fffde181640_0;
    %assign/vec4 v0x7fffde181bc0_0, 0;
    %load/vec4 v0x7fffde181720_0;
    %assign/vec4 v0x7fffde181ca0_0, 0;
    %load/vec4 v0x7fffde1814c0_0;
    %assign/vec4 v0x7fffde181a40_0, 0;
    %load/vec4 v0x7fffde181580_0;
    %assign/vec4 v0x7fffde181b00_0, 0;
    %load/vec4 v0x7fffde1813e0_0;
    %load/vec4 v0x7fffde181ca0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde181980, 0, 4;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fffde183fe0;
T_28 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde186730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffde186340_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffde186420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde185fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde186280_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fffde185bb0_0;
    %assign/vec4 v0x7fffde186340_0, 0;
    %load/vec4 v0x7fffde185c90_0;
    %assign/vec4 v0x7fffde186420_0, 0;
    %load/vec4 v0x7fffde185a30_0;
    %assign/vec4 v0x7fffde185fb0_0, 0;
    %load/vec4 v0x7fffde185af0_0;
    %assign/vec4 v0x7fffde186280_0, 0;
    %load/vec4 v0x7fffde185950_0;
    %load/vec4 v0x7fffde186420_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde185ef0, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fffde17c290;
T_29 ;
    %wait E_0x7fffde17cce0;
    %load/vec4 v0x7fffde186f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde186e00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fffde186c90_0;
    %assign/vec4 v0x7fffde186e00_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fffde1781a0;
T_30 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde18a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffde189f50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffde189950_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fffde189b10_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fffde1895a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffde189a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffde189ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde18a0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde189e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffde189d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde189cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffde189660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffde189bf0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fffde1888d0_0;
    %assign/vec4 v0x7fffde189f50_0, 0;
    %load/vec4 v0x7fffde1882f0_0;
    %assign/vec4 v0x7fffde189950_0, 0;
    %load/vec4 v0x7fffde1884b0_0;
    %assign/vec4 v0x7fffde189b10_0, 0;
    %load/vec4 v0x7fffde188130_0;
    %assign/vec4 v0x7fffde1895a0_0, 0;
    %load/vec4 v0x7fffde1883d0_0;
    %assign/vec4 v0x7fffde189a30_0, 0;
    %load/vec4 v0x7fffde188ac0_0;
    %assign/vec4 v0x7fffde189ff0_0, 0;
    %load/vec4 v0x7fffde188ba0_0;
    %assign/vec4 v0x7fffde18a0b0_0, 0;
    %load/vec4 v0x7fffde188750_0;
    %assign/vec4 v0x7fffde189e80_0, 0;
    %load/vec4 v0x7fffde188670_0;
    %assign/vec4 v0x7fffde189d90_0, 0;
    %load/vec4 v0x7fffde188e20_0;
    %assign/vec4 v0x7fffde189cd0_0, 0;
    %load/vec4 v0x7fffde188210_0;
    %assign/vec4 v0x7fffde189660_0, 0;
    %load/vec4 v0x7fffde188590_0;
    %assign/vec4 v0x7fffde189bf0_0, 0;
    %load/vec4 v0x7fffde188810_0;
    %assign/vec4 v0x7fffde189500_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fffde1781a0;
T_31 ;
    %wait E_0x7fffde179990;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %load/vec4 v0x7fffde188e20_0;
    %load/vec4 v0x7fffde189390_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7fffde1892f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x7fffde189150_0;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x7fffde189660_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x7fffde189660_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x7fffde189660_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7fffde189660_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fffde188590_0, 0, 8;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fffde1781a0;
T_32 ;
    %wait E_0x7fffde179890;
    %load/vec4 v0x7fffde189f50_0;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %load/vec4 v0x7fffde189950_0;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde189b10_0;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1895a0_0;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %load/vec4 v0x7fffde189a30_0;
    %store/vec4 v0x7fffde1883d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde18a440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde189220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde188750_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde188670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde188810_0, 0, 1;
    %load/vec4 v0x7fffde189430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffde1883d0_0, 4, 1;
T_32.0 ;
    %load/vec4 v0x7fffde189cd0_0;
    %inv;
    %load/vec4 v0x7fffde188e20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7fffde189390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x7fffde1892f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %load/vec4 v0x7fffde188c60_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x7fffde188c60_0;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
T_32.9 ;
    %vpi_call 14 252 "$write", "%c", v0x7fffde188c60_0 {0 0 0};
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
T_32.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188810_0, 0, 1;
    %vpi_call 14 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 14 262 "$finish" {0 0 0};
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x7fffde1892f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %jmp T_32.14;
T_32.13 ;
    %load/vec4 v0x7fffde188fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde189220_0, 0, 1;
T_32.15 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %load/vec4 v0x7fffde189080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde18a500_0;
    %store/vec4 v0x7fffde188670_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188750_0, 0, 1;
T_32.17 ;
    %jmp T_32.14;
T_32.14 ;
    %pop/vec4 1;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fffde189f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %jmp T_32.32;
T_32.19 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde18a500_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_32.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.36;
T_32.35 ;
    %load/vec4 v0x7fffde18a500_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_32.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
T_32.37 ;
T_32.36 ;
T_32.33 ;
    %jmp T_32.32;
T_32.20 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde18a500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_32.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffde1883d0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
    %jmp T_32.52;
T_32.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %jmp T_32.52;
T_32.52 ;
    %pop/vec4 1;
T_32.39 ;
    %jmp T_32.32;
T_32.21 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189950_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.55, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %jmp T_32.56;
T_32.55 ;
    %load/vec4 v0x7fffde18a500_0;
    %load/vec4 v0x7fffde189b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_32.58, 8;
T_32.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.58, 8;
 ; End of false expr.
    %blend;
T_32.58;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.56 ;
T_32.53 ;
    %jmp T_32.32;
T_32.22 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde18a500_0;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %load/vec4 v0x7fffde1884b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.61 ;
T_32.59 ;
    %jmp T_32.32;
T_32.23 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189950_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.65, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %jmp T_32.66;
T_32.65 ;
    %load/vec4 v0x7fffde18a500_0;
    %load/vec4 v0x7fffde189b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_32.68, 8;
T_32.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.68, 8;
 ; End of false expr.
    %blend;
T_32.68;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.66 ;
T_32.63 ;
    %jmp T_32.32;
T_32.24 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde189080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.71, 8;
    %load/vec4 v0x7fffde18a500_0;
    %store/vec4 v0x7fffde188670_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188750_0, 0, 1;
T_32.71 ;
    %load/vec4 v0x7fffde1884b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.73 ;
T_32.69 ;
    %jmp T_32.32;
T_32.25 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.75, 8;
    %load/vec4 v0x7fffde189a30_0;
    %pad/u 8;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.75 ;
    %jmp T_32.32;
T_32.26 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.77 ;
    %jmp T_32.32;
T_32.27 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.79, 8;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %ix/getv 4, v0x7fffde1895a0_0;
    %load/vec4a v0x7fffde187fe0, 4;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %load/vec4 v0x7fffde1895a0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.81 ;
T_32.79 ;
    %jmp T_32.32;
T_32.28 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189950_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.85, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.86;
T_32.85 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde18a500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde1895a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.88;
T_32.87 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.89, 4;
    %load/vec4 v0x7fffde18a500_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffde1895a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.90;
T_32.89 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.91, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %jmp T_32.92;
T_32.91 ;
    %load/vec4 v0x7fffde18a500_0;
    %load/vec4 v0x7fffde189b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_32.94, 8;
T_32.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.94, 8;
 ; End of false expr.
    %blend;
T_32.94;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.92 ;
T_32.90 ;
T_32.88 ;
T_32.86 ;
T_32.83 ;
    %jmp T_32.32;
T_32.29 ;
    %load/vec4 v0x7fffde189b10_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.95, 8;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %jmp T_32.96;
T_32.95 ;
    %load/vec4 v0x7fffde18aa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.97, 8;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde18a280_0;
    %store/vec4 v0x7fffde188ac0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde188ba0_0, 0, 1;
    %load/vec4 v0x7fffde1895a0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.99 ;
T_32.97 ;
T_32.96 ;
    %jmp T_32.32;
T_32.30 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189950_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffde1882f0_0, 0, 3;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.103, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.104;
T_32.103 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fffde18a500_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffde1895a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.106;
T_32.105 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.107, 4;
    %load/vec4 v0x7fffde18a500_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fffde1895a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %jmp T_32.108;
T_32.107 ;
    %load/vec4 v0x7fffde189950_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.109, 4;
    %load/vec4 v0x7fffde18a500_0;
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %jmp T_32.110;
T_32.109 ;
    %load/vec4 v0x7fffde18a500_0;
    %load/vec4 v0x7fffde189b10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1884b0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_32.112, 8;
T_32.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.112, 8;
 ; End of false expr.
    %blend;
T_32.112;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.110 ;
T_32.108 ;
T_32.106 ;
T_32.104 ;
T_32.101 ;
    %jmp T_32.32;
T_32.31 ;
    %load/vec4 v0x7fffde18a890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a610_0, 0, 1;
    %load/vec4 v0x7fffde189b10_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7fffde1884b0_0, 0, 17;
    %load/vec4 v0x7fffde1895a0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7fffde188130_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18a440_0, 0, 1;
    %load/vec4 v0x7fffde1884b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fffde1888d0_0, 0, 5;
T_32.115 ;
T_32.113 ;
    %jmp T_32.32;
T_32.32 ;
    %pop/vec4 1;
T_32.3 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fffde1150e0;
T_33 ;
    %wait E_0x7fffddf90250;
    %load/vec4 v0x7fffde18dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde18f410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffde18f4b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffde18f4b0_0, 0;
    %load/vec4 v0x7fffde18f4b0_0;
    %assign/vec4 v0x7fffde18f410_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fffde1150e0;
T_34 ;
    %wait E_0x7fffddf8d790;
    %load/vec4 v0x7fffde18e9f0_0;
    %assign/vec4 v0x7fffde18f110_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fffde113970;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde18f5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde18f6a0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_35.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.1, 5;
    %jmp/1 T_35.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7fffde18f5e0_0;
    %nor/r;
    %store/vec4 v0x7fffde18f5e0_0, 0, 1;
    %jmp T_35.0;
T_35.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde18f6a0_0, 0, 1;
T_35.2 ;
    %delay 1000, 0;
    %load/vec4 v0x7fffde18f5e0_0;
    %nor/r;
    %store/vec4 v0x7fffde18f5e0_0, 0, 1;
    %jmp T_35.2;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x7fffde113970;
T_36 ;
    %vpi_call 3 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffde113970 {0 0 0};
    %delay 3647256576, 69;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/block_ram/block_ram.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/sim/testbench.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/riscv_top.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/cpu.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/ALU.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/IF.v";
    "./issue.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/LSB.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/MemCtl.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/Reg.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/ROB.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/RS.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/hci.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/fifo/fifo.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/uart/uart.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/uart/uart_baud_clk.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/uart/uart_rx.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/common/uart/uart_tx.v";
    "/mnt/e/sjtu/Architecture/CPU/RISCV-CPU/riscv/src/ram.v";
