$date
	Sat Mar  2 23:59:45 2013
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module procesador_tb $end
$var wire 1 ! t_fin $end
$var wire 3 " t_op [2:0] $end
$var wire 6 # t_opcode [5:0] $end
$var wire 1 $ t_s_inc $end
$var wire 1 % t_s_inm $end
$var wire 1 & t_we3 $end
$var wire 1 ' t_z $end
$var reg 1 ( t_clk $end
$var reg 1 ) t_reset $end
$scope module intel $end
$var wire 1 * clk $end
$var wire 1 ! fin $end
$var wire 3 + op [2:0] $end
$var wire 6 , opcode [5:0] $end
$var wire 1 - reset $end
$var wire 1 $ s_inc $end
$var wire 1 % s_inm $end
$var wire 1 & we3 $end
$var wire 1 ' z $end
$scope module uc_ $end
$var wire 1 * clk $end
$var wire 6 . opcode [5:0] $end
$var wire 1 - reset $end
$var wire 1 ' z $end
$var reg 1 / fin $end
$var reg 3 0 op [2:0] $end
$var reg 1 1 s_inc $end
$var reg 1 2 s_inm $end
$var reg 1 3 we3 $end
$upscope $end
$scope module microc_ $end
$var wire 1 * clk $end
$var wire 10 4 ePC [9:0] $end
$var wire 3 5 op [2:0] $end
$var wire 6 6 opcode [5:0] $end
$var wire 1 - reset $end
$var wire 10 7 sPC [9:0] $end
$var wire 1 $ s_inc $end
$var wire 1 % s_inm $end
$var wire 8 8 salu [7:0] $end
$var wire 16 9 smem [15:0] $end
$var wire 8 : srd1 [7:0] $end
$var wire 8 ; srd2 [7:0] $end
$var wire 10 < ssum [9:0] $end
$var wire 8 = wd3 [7:0] $end
$var wire 1 & we3 $end
$var wire 1 ' z $end
$var wire 1 > z_salu $end
$scope module PC $end
$var wire 1 * clk $end
$var wire 10 ? d [9:0] $end
$var wire 1 - reset $end
$var reg 10 @ q [9:0] $end
$upscope $end
$scope module mem_ $end
$var wire 10 A a [9:0] $end
$var wire 1 * clk $end
$var wire 16 B rd [15:0] $end
$upscope $end
$scope module banco $end
$var wire 1 * clk $end
$var wire 4 C ra1 [3:0] $end
$var wire 4 D ra2 [3:0] $end
$var wire 8 E rd1 [7:0] $end
$var wire 8 F rd2 [7:0] $end
$var wire 4 G wa3 [3:0] $end
$var wire 8 H wd3 [7:0] $end
$var wire 1 & we3 $end
$upscope $end
$scope module alu_ $end
$var wire 8 I a [7:0] $end
$var wire 8 J b [7:0] $end
$var wire 3 K op [2:0] $end
$var wire 8 L y [7:0] $end
$var wire 1 > zero $end
$var reg 8 M s [7:0] $end
$upscope $end
$scope module ffp1 $end
$var wire 1 * clk $end
$var wire 1 > d $end
$var reg 1 N q $end
$upscope $end
$scope module sumador $end
$var wire 10 O a [9:0] $end
$var wire 10 P b [9:0] $end
$var wire 10 Q y [9:0] $end
$upscope $end
$scope module mux2_1 $end
$var wire 10 R d0 [9:0] $end
$var wire 10 S d1 [9:0] $end
$var wire 1 $ s $end
$var wire 10 T y [9:0] $end
$upscope $end
$scope module mux2_2 $end
$var wire 8 U d0 [7:0] $end
$var wire 8 V d1 [7:0] $end
$var wire 1 % s $end
$var wire 8 W y [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 W
b0 V
bx U
b1 T
b1 S
b0 R
b1 Q
b1 P
b0 O
0N
bx M
bx L
bx K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b1000 B
b0 A
b0 @
b1 ?
x>
b0 =
b1 <
b0 ;
b0 :
b1000 9
bx 8
b0 7
b1000 6
bx 5
b1 4
13
12
11
bx 0
x/
b1000 .
1-
b1000 ,
bx +
1*
1)
1(
0'
1&
1%
1$
b1000 #
bx "
x!
$end
#500
0)
0-
0(
0*
#1000
b101 =
b101 H
b101 W
bx :
bx E
bx I
b11000 #
b11000 ,
b11000 .
b11000 6
b101 V
b1000001 R
b1 G
b101 C
b10 4
b10 ?
b10 T
b1 @
b1000001011000 9
b1000001011000 B
b10 <
b10 Q
b10 S
b1 7
b1 A
b1 O
1(
1*
#1500
0(
0*
#2000
b1 =
b1 H
b1 W
b101 :
b101 E
b101 I
b1 V
b10000000 R
b10 G
b1 C
b11 4
b11 ?
b11 T
b10 @
b10000000011000 9
b10000000011000 B
b11 <
b11 Q
b11 S
b10 7
b10 A
b10 O
1(
1*
#2500
0(
0*
#3000
02
0%
0>
b100 M
b100 8
b100 L
b100 U
b11 0
b11 "
b11 +
b11 5
b11 K
b100 =
b100 H
b100 W
b1 ;
b1 F
b1 J
b10011 #
b10011 ,
b10011 .
b10011 6
b100001 V
b1001000 R
b1 G
b10 D
b100 4
b100 ?
b100 T
b11 @
b1001000010011 9
b1001000010011 B
b100 <
b100 Q
b100 S
b11 7
b11 A
b11 O
1(
1*
#3500
0(
0*
#4000
03
0&
x>
bx =
bx H
bx W
bx M
bx 8
bx L
bx U
b100 ;
b100 F
b100 J
bx :
bx E
bx I
b1010 #
b1010 ,
b1010 .
b1010 6
b11000 V
b110 R
b0 G
b1 D
b1000 C
b101 4
b101 ?
b101 T
b100 @
b110001010 9
b110001010 B
b101 <
b101 Q
b101 S
b100 7
b100 A
b100 O
1(
1*
#4500
0(
0*
#5000
01
0$
b0 ;
b0 F
b0 J
b1001 #
b1001 ,
b1001 .
b1001 6
b1100 V
b11 R
b0 D
b1100 C
b11 4
b11 ?
b11 T
b101 @
b11001001 9
b11001001 B
b110 <
b110 Q
b110 S
b101 7
b101 A
b101 O
1(
1*
#5500
0(
0*
#6000
11
1$
13
1&
0>
b11 =
b11 H
b11 W
b11 M
b11 8
b11 L
b11 U
b100 4
b100 ?
b100 T
b1 ;
b1 F
b1 J
b100 :
b100 E
b100 I
b10011 #
b10011 ,
b10011 .
b10011 6
b100001 V
b1001000 R
b1 G
b10 D
b1 C
b11 @
b1001000010011 9
b1001000010011 B
b100 <
b100 Q
b100 S
b11 7
b11 A
b11 O
1(
1*
#6500
0(
0*
#7000
03
0&
x>
bx =
bx H
bx W
bx M
bx 8
bx L
bx U
b11 ;
b11 F
b11 J
bx :
bx E
bx I
b1010 #
b1010 ,
b1010 .
b1010 6
b11000 V
b110 R
b0 G
b1 D
b1000 C
b101 4
b101 ?
b101 T
b100 @
b110001010 9
b110001010 B
b101 <
b101 Q
b101 S
b100 7
b100 A
b100 O
1(
1*
#7500
0(
0*
#8000
01
0$
b0 ;
b0 F
b0 J
b1001 #
b1001 ,
b1001 .
b1001 6
b1100 V
b11 R
b0 D
b1100 C
b11 4
b11 ?
b11 T
b101 @
b11001001 9
b11001001 B
b110 <
b110 Q
b110 S
b101 7
b101 A
b101 O
1(
1*
#8500
0(
0*
#9000
11
1$
13
1&
0>
b10 =
b10 H
b10 W
b10 M
b10 8
b10 L
b10 U
b100 4
b100 ?
b100 T
b1 ;
b1 F
b1 J
b11 :
b11 E
b11 I
b10011 #
b10011 ,
b10011 .
b10011 6
b100001 V
b1001000 R
b1 G
b10 D
b1 C
b11 @
b1001000010011 9
b1001000010011 B
b100 <
b100 Q
b100 S
b11 7
b11 A
b11 O
1(
1*
#9500
0(
0*
#10000
03
0&
x>
bx =
bx H
bx W
bx M
bx 8
bx L
bx U
b10 ;
b10 F
b10 J
bx :
bx E
bx I
b1010 #
b1010 ,
b1010 .
b1010 6
b11000 V
b110 R
b0 G
b1 D
b1000 C
b101 4
b101 ?
b101 T
b100 @
b110001010 9
b110001010 B
b101 <
b101 Q
b101 S
b100 7
b100 A
b100 O
1(
1*
#10500
0(
0*
#11000
01
0$
b0 ;
b0 F
b0 J
b1001 #
b1001 ,
b1001 .
b1001 6
b1100 V
b11 R
b0 D
b1100 C
b11 4
b11 ?
b11 T
b101 @
b11001001 9
b11001001 B
b110 <
b110 Q
b110 S
b101 7
b101 A
b101 O
1(
1*
#11500
0(
0*
#12000
11
1$
13
1&
0>
b1 =
b1 H
b1 W
b1 M
b1 8
b1 L
b1 U
b100 4
b100 ?
b100 T
b1 ;
b1 F
b1 J
b10 :
b10 E
b10 I
b10011 #
b10011 ,
b10011 .
b10011 6
b100001 V
b1001000 R
b1 G
b10 D
b1 C
b11 @
b1001000010011 9
b1001000010011 B
b100 <
b100 Q
b100 S
b11 7
b11 A
b11 O
1(
1*
#12500
0(
0*
#13000
03
0&
x>
bx =
bx H
bx W
bx M
bx 8
bx L
bx U
bx :
bx E
bx I
b1010 #
b1010 ,
b1010 .
b1010 6
b11000 V
b110 R
b0 G
b1 D
b1000 C
b101 4
b101 ?
b101 T
b100 @
b110001010 9
b110001010 B
b101 <
b101 Q
b101 S
b100 7
b100 A
b100 O
1(
1*
#13500
0(
0*
#14000
01
0$
b0 ;
b0 F
b0 J
b1001 #
b1001 ,
b1001 .
b1001 6
b1100 V
b11 R
b0 D
b1100 C
b11 4
b11 ?
b11 T
b101 @
b11001001 9
b11001001 B
b110 <
b110 Q
b110 S
b101 7
b101 A
b101 O
1(
1*
#14500
0(
0*
#15000
11
1$
13
1&
1>
b0 =
b0 H
b0 W
b0 M
b0 8
b0 L
b0 U
b100 4
b100 ?
b100 T
b1 ;
b1 F
b1 J
b1 :
b1 E
b1 I
b10011 #
b10011 ,
b10011 .
b10011 6
b100001 V
b1001000 R
b1 G
b10 D
b1 C
b11 @
b1001000010011 9
b1001000010011 B
b100 <
b100 Q
b100 S
b11 7
b11 A
b11 O
1(
1*
#15500
0(
0*
#16000
01
0$
03
0&
x>
bx =
bx H
bx W
bx M
bx 8
bx L
bx U
b0 ;
b0 F
b0 J
bx :
bx E
bx I
b1010 #
b1010 ,
b1010 .
b1010 6
b11000 V
b110 R
b0 G
b1 D
b1000 C
b110 4
b110 ?
b110 T
1N
1'
b100 @
b110001010 9
b110001010 B
b101 <
b101 Q
b101 S
b100 7
b100 A
b100 O
1(
1*
#16500
0(
0*
#17000
1/
1!
1>
b0 =
b0 H
b0 W
b0 M
b0 8
b0 L
b0 U
b0 4
b0 ?
b0 T
b0 :
b0 E
b0 I
b1111 #
b1111 ,
b1111 .
b1111 6
b0 V
b0 R
b0 D
b0 C
0N
0'
b110 @
b1111 9
b1111 B
b111 <
b111 Q
b111 S
b110 7
b110 A
b110 O
1(
1*
#17500
0(
0*
#80500
