{"name":"Untitled","timePeriod":500,"clockEnabled":true,"projectId":"tpASQf30DmU4dOUTeqpU","focussedCircuit":51788741153,"orderedTabs":["51788741153"],"scopes":[{"layout":{"width":100,"height":100,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[16]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[17]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[20]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[16]},{"x":-40,"y":0,"type":0,"bitWidth":1,"label":"","connections":[7,19]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[14]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[21]},{"x":30,"y":0,"type":1,"bitWidth":1,"label":"","connections":[4]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[14]},{"x":-10,"y":-10,"type":0,"bitWidth":1,"label":"","connections":[13]},{"x":-10,"y":10,"type":0,"bitWidth":1,"label":"","connections":[15]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[12]},{"x":-40,"y":0,"type":0,"bitWidth":1,"label":"","connections":[11]},{"x":400,"y":370,"type":2,"bitWidth":1,"label":"","connections":[9,14]},{"x":400,"y":200,"type":2,"bitWidth":1,"label":"","connections":[8,5,13]},{"x":410,"y":390,"type":2,"bitWidth":1,"label":"","connections":[10,16]},{"x":410,"y":250,"type":2,"bitWidth":1,"label":"","connections":[0,3,15]},{"x":430,"y":270,"type":2,"bitWidth":1,"label":"","connections":[1,18]},{"x":430,"y":290,"type":2,"bitWidth":1,"label":"","connections":[17,19]},{"x":590,"y":290,"type":2,"bitWidth":1,"label":"","connections":[18,4]},{"x":500,"y":260,"type":2,"bitWidth":1,"label":"","connections":[2,21]},{"x":500,"y":220,"type":2,"bitWidth":1,"label":"","connections":[20,6]}],"id":51788741153,"name":"Main","Input":[{"x":370,"y":250,"objectType":"Input","label":"ENA_IO_CLK","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":3},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"uMd1ZPyDVxZdijIkqvIo"}]}}],"OrGate":[{"x":460,"y":380,"objectType":"OrGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[9,10],"output1":11}}}],"NandGate":[{"x":460,"y":260,"objectType":"NandGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[0,1],"output1":2}}},{"x":520,"y":210,"objectType":"NandGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",2,1],"nodes":{"inp":[5,6],"output1":7}}}],"Clock":[{"x":370,"y":200,"objectType":"Clock","label":"IOCLK","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":8},"constructorParamaters":["RIGHT"]}}],"DigitalLed":[{"x":590,"y":170,"objectType":"DigitalLed","label":"IO_CLK","direction":"UP","labelDirection":"DOWN","propagationDelay":10,"customData":{"constructorParamaters":["Red"],"nodes":{"inp1":4}},"subcircuitMetadata":{"showInSubcircuit":false,"showLabelInSubcircuit":true,"labelDirection":"DOWN","x":0,"y":0}},{"x":590,"y":340,"objectType":"DigitalLed","label":"","direction":"UP","labelDirection":"DOWN","propagationDelay":10,"customData":{"constructorParamaters":["Red"],"nodes":{"inp1":12}},"subcircuitMetadata":{"showInSubcircuit":false,"showLabelInSubcircuit":true,"labelDirection":"DOWN","x":0,"y":0}}],"Text":[{"x":610,"y":350,"objectType":"Text","label":"Equivalent logic BUT NOT SYNC !!!","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["Equivalent logic BUT NOT SYNC !!!",14]}}],"restrictedCircuitElementsUsed":[],"nodes":[13,14,15,16,17,18,19,20,21]}]}