#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jul 12 15:55:48 2021
# Process ID: 29646
# Current directory: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex
# Command line: vivado -notrace -source /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.tcl
# Log file: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/daphnelme/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 7168.250 ; gain = 58.086 ; free physical = 402 ; free virtual = 5747
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xml'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tx_ptp_pkt_buff_init.mem'
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tri_mode_ethernet_mac_0_axi4_lite_registers.h'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : BOTH
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
create_ip -name gig_ethernet_pcs_pma -vendor xilinx.com -library ip -version 16.2 -module_name gig_ethernet_pcs_pma_0
INFO: [filemgmt 56-101] Creating core container '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0.xcix' for IP 'gig_ethernet_pcs_pma_0'
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
set_property -dict [list CONFIG.Standard {SGMII} CONFIG.Management_Interface {false} CONFIG.Auto_Negotiation {false} CONFIG.SupportLevel {Include_Shared_Logic_in_Core}] [get_ips gig_ethernet_pcs_pma_0]
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : artix7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: PART : xc7a200tfbg676-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] gig_ethernet_pcs_pma_0: Standard : SGMII
generate_target {instantiation_template} [get_files /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
generate_target all [get_files  /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 7244.289 ; gain = 0.000 ; free physical = 129 ; free virtual = 5298
catch { config_ip_cache -export [get_ips -all gig_ethernet_pcs_pma_0] }
export_ip_user_files -of_objects [get_files /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
launch_runs gig_ethernet_pcs_pma_0_synth_1 -jobs 2
[Mon Jul 12 16:01:04 2021] Launched gig_ethernet_pcs_pma_0_synth_1...
Run output will be captured here: /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci] -directory /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files -ipstatic_source_dir /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/modelsim} {questa=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/questa} {ies=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/ies} {xcelium=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/xcelium} {vcs=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/vcs} {riviera=/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_project /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex_backup/tri_mode_ethernet_mac_0_ex.xpr
INFO: [Project 1-313] Project file moved from '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/daphnelme/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 7316.324 ; gain = 21.910 ; free physical = 430 ; free virtual = 4113
update_compile_order -fileset sources_1
current_project tri_mode_ethernet_mac_0_ex
current_project tri_mode_ethernet_mac_0_ex(2)
current_project tri_mode_ethernet_mac_0_ex
current_project tri_mode_ethernet_mac_0_ex(2)
current_project tri_mode_ethernet_mac_0_ex
update_compile_order -fileset sources_1
current_project tri_mode_ethernet_mac_0_ex(2)
current_project tri_mode_ethernet_mac_0_ex
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/daphnelme/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'demo_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/tx_ptp_pkt_buff_init.mem'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj demo_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_vector_decode
INFO: [VRFC 10-2458] undeclared symbol multiple_attempt, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:575]
INFO: [VRFC 10-2458] undeclared symbol single_attempt, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v:581]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_resets
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_clocking
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_gtwizard_rxpmarst_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_GTWIZARD_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_reset_wtd_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_GTWIZARD_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_GTWIZARD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_johnson_cntr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_rx_elastic_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_rx_rate_adapt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_sgmii_adapt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_transceiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_tx_rate_adapt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gig_ethernet_pcs_pma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_address_swap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_lite_sm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_pat_check
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_pat_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_axi_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_basic_pat_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_bram_tdp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design
INFO: [VRFC 10-2458] undeclared symbol clkin200, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:317]
INFO: [VRFC 10-2458] undeclared symbol clk_200_bufg, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:323]
INFO: [VRFC 10-2458] undeclared symbol resetdone, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:386]
INFO: [VRFC 10-2458] undeclared symbol pma_reset_out, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:392]
INFO: [VRFC 10-2458] undeclared symbol mmcm_locked_out, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:393]
INFO: [VRFC 10-2458] undeclared symbol gmii_isolate, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:400]
INFO: [VRFC 10-2458] undeclared symbol speedis100, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:649]
INFO: [VRFC 10-2458] undeclared symbol speedis10100, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:650]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_example_design_resets
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_fifo_block
INFO: [VRFC 10-2458] undeclared symbol rx_mac_reset, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:296]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_reset, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:303]
INFO: [VRFC 10-2458] undeclared symbol tx_mac_resetn, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:307]
INFO: [VRFC 10-2458] undeclared symbol rx_mac_resetn, assumed default net type wire [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.v:308]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_frame_typ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_frame_typ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_rx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_mode_ethernet_mac_0_tx_client_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj demo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tri_mode_ethernet_mac_0_axi4_lite_ipif_top'
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 7514.480 ; gain = 0.000 ; free physical = 1754 ; free virtual = 6439
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
xelab -wto 1bb8c60188c54130a9fab9f17c717bc5 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_16 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/daphnelme/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 1bb8c60188c54130a9fab9f17c717bc5 --incr --debug typical --relax --mt 8 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L axi_lite_ipif_v3_0_4 -L tri_mode_ethernet_mac_v9_0_16 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_0 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot demo_tb_behav xil_defaultlib.demo_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'speed_is_10_100' is not connected on this instance [/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.v:376]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package gig_ethernet_pcs_pma_v16_2_0.management_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.qsgmii_rx_elastic_buffer_pack
Compiling package gig_ethernet_pcs_pma_v16_2_0.ptp_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package tri_mode_ethernet_mac_v9_0_16.tx_pack
Compiling package tri_mode_ethernet_mac_v9_0_16.common_pack
Compiling package tri_mode_ethernet_mac_v9_0_16.ptp_pack
Compiling package tri_mode_ethernet_mac_v9_0_16.rx_pack
Compiling package tri_mode_ethernet_mac_v9_0_16.ethernet_statistics_pack
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_frame_ty...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDP
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_syn...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sync_bloc...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_johnson_c...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_clk_gen
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_tx_rate_a...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_rx_rate_a...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sgmii_ada...
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_0.reset_sync_block [reset_sync_block_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_0.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_0.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_0.RX [\RX(c_family="artix7")(1,6)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_2_0.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_0.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="artix7",...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_2_0.gig_ethernet_pcs_pma_v16_2_0 [\gig_ethernet_pcs_pma_v16_2_0(c_...]
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_wtd...
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_WORD=2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gtwizard_...
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module unisims_ver.FDP(INIT=1'b0)
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_syn...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gtwizard_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_TX_STARTU...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_RX_STARTU...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD
Compiling module unisims_ver.FD_2
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sync_bloc...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_rx_elasti...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_transceiv...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_block
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=16.0,...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_clocking
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_resets
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_common_re...
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt_common
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_support
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_reset_sy...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_sync_blo...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_lite...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=11...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling architecture rtl of entity xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lite_ipif_top [tri_mode_ethernet_mac_0_axi4_lit...]
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi4_lit...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_vector_d...
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_sync_reset [tri_mode_ethernet_mac_v9_0_16_sy...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_sync_reset [\tri_mode_ethernet_mac_v9_0_16_s...]
Compiling module unisims_ver.LUT4
Compiling architecture structural of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_sync_block [tri_mode_ethernet_mac_v9_0_16_sy...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_16.CC8CE [cc8ce_default]
Compiling architecture schematic of entity tri_mode_ethernet_mac_v9_0_16.CC2CE [cc2ce_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.CRC_64_32 [crc_64_32_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.CRC32_8 [crc32_8_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.TX_STATE_MACH [\TX_STATE_MACH(c_half_duplex=fal...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_tx [\tri_mode_ethernet_mac_v9_0_16_t...]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.STATE_MACHINES [state_machines_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.DECODE_FRAME [decode_frame_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.PARAM_CHECK [param_check_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_rx [\tri_mode_ethernet_mac_v9_0_16_r...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.increment_controller [increment_controller_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.pre_accumulator [pre_accumulator_default]
Compiling architecture rtl of entity tri_mode_ethernet_mac_v9_0_16.tri_mode_ethernet_mac_v9_0_16_statistics_core [\tri_mode_ethernet_mac_v9_0_16_s...]
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b0100001)
Compiling module unisims_ver.LUT3(INIT=8'b0100)
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT3(INIT=8'b0110)
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_block
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_support
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_bram_tdp...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_tx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_rx_clien...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_ten_100_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_fifo_blo...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_pat_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_pat_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_mux
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_axi_pipe...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_address_...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_basic_pa...
Compiling module xil_defaultlib.tri_mode_ethernet_mac_0_example_...
Compiling module xil_defaultlib.demo_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot demo_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/demo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim/xsim.dir/demo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jul 12 16:15:09 2021. For additional details about this file, please refer to the WebTalk help file at /home/daphnelme/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 504.082 ; gain = 0.000 ; free physical = 136 ; free virtual = 4881
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 12 16:15:09 2021...
run_program: Time (s): cpu = 00:05:06 ; elapsed = 00:03:43 . Memory (MB): peak = 7514.480 ; gain = 0.000 ; free physical = 1670 ; free virtual = 6418
INFO: [USF-XSim-69] 'elaborate' step finished in '223' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demo_tb_behav -key {Behavioral:sim_1:Functional:demo_tb} -tclbatch {demo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source demo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
** Note: Resetting core...
** Note: Timing checks are valid
** Note: Programming MAC speed
** Note: Reseting MAC RX
** Note: Reseting MAC TX
** Note: Disabling Flow control....
** Note: Configuring unicast address(low word)....
** Note: Configuring unicast address(high word)....
** Note: Setting core to promiscuous mode....
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7594.285 ; gain = 70.848 ; free physical = 1498 ; free virtual = 6298
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:05:27 ; elapsed = 00:04:23 . Memory (MB): peak = 7594.285 ; gain = 79.805 ; free physical = 1498 ; free virtual = 6298
run all
** ERROR: Simulation Running Forever
run: Time (s): cpu = 00:09:15 ; elapsed = 00:38:40 . Memory (MB): peak = 7594.285 ; gain = 0.000 ; free physical = 146 ; free virtual = 6212
save_wave_config {/home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg
set_property xsim.view /home/daphnelme/Desktop/DAPHNE_SGMII/tri_mode_ethernet_mac_0_ex/demo_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:38:41 ; elapsed = 00:00:09 . Memory (MB): peak = 7594.285 ; gain = 0.000 ; free physical = 436 ; free virtual = 6318
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 12 16:56:29 2021...
