{"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/alu.v":{"language":"Verilog","code":36,"comment":1,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/ctrl_unit.v":{"language":"Verilog","code":117,"comment":10,"blank":25},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/branch.v":{"language":"Verilog","code":15,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/branch.v":{"language":"Verilog","code":15,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/cdb.v":{"language":"Verilog","code":29,"comment":3,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/bra.v":{"language":"Verilog","code":84,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/mcpu_tb.v":{"language":"Verilog","code":11,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/defines.v":{"language":"Verilog","code":48,"comment":0,"blank":8},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/alu.v":{"language":"Verilog","code":44,"comment":1,"blank":8},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/alu.v":{"language":"Verilog","code":36,"comment":1,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/IF_ID_tb.v":{"language":"Verilog","code":27,"comment":9,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/sim/mem_hier_tb.v":{"language":"Verilog","code":75,"comment":0,"blank":13},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/ctrl_unit_tb.v":{"language":"Verilog","code":21,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/sim/memory_tb.v":{"language":"Verilog","code":37,"comment":5,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/rom.v":{"language":"Verilog","code":11,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/regfile.v":{"language":"Verilog","code":27,"comment":0,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/sim/cache_2way_tb.v":{"language":"Verilog","code":62,"comment":0,"blank":9},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/ram.v":{"language":"Verilog","code":48,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/pc.v":{"language":"Verilog","code":16,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/mux21_32.v":{"language":"Verilog","code":9,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/alu_tb.v":{"language":"Verilog","code":26,"comment":4,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/mux41_32.v":{"language":"Verilog","code":14,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/decoder.v":{"language":"Verilog","code":111,"comment":17,"blank":24},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/MEM_WB.v":{"language":"Verilog","code":52,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/pc_tb.v":{"language":"Verilog","code":22,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/mcpu.v":{"language":"Verilog","code":354,"comment":13,"blank":48},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/sim/rs_alu_tb.v":{"language":"Verilog","code":108,"comment":0,"blank":12},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/ID_EX.v":{"language":"Verilog","code":120,"comment":10,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/IF_ID.v":{"language":"Verilog","code":37,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/forward_unit.v":{"language":"Verilog","code":42,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/EX_MEM.v":{"language":"Verilog","code":67,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/hazard_unit.v":{"language":"Verilog","code":24,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/src/imm_gen.v":{"language":"Verilog","code":14,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/mux21_32.v":{"language":"Verilog","code":9,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/imm_gen.v":{"language":"Verilog","code":13,"comment":0,"blank":2},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/mcpu.v":{"language":"Verilog","code":296,"comment":17,"blank":39},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/mux41_32.v":{"language":"Verilog","code":14,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/lsq.v":{"language":"Verilog","code":19,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/issue_queue.v":{"language":"Verilog","code":0,"comment":60,"blank":13},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/IF_ID.v":{"language":"Verilog","code":37,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/ctrl_unit.v":{"language":"Verilog","code":112,"comment":10,"blank":24},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/ID_RN.v":{"language":"Verilog","code":86,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/operandA_manager.v":{"language":"Verilog","code":38,"comment":2,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/defines.vh":{"language":"Verilog","code":58,"comment":0,"blank":11},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/rom_tb.v":{"language":"Verilog","code":12,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/regfile_tb.v":{"language":"Verilog","code":29,"comment":0,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/IF_IS.v":{"language":"Verilog","code":37,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/operandB_manager.v":{"language":"Verilog","code":38,"comment":2,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/defines.v":{"language":"Verilog","code":41,"comment":0,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/hazard.v":{"language":"Verilog","code":33,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/pipeline_cpu/sim/ram_tb.v":{"language":"Verilog","code":27,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/sim/rs_bra_tb.v":{"language":"Verilog","code":101,"comment":0,"blank":12},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/rom.v":{"language":"Verilog","code":11,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/rom_tb.v":{"language":"Verilog","code":12,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/regfile.v":{"language":"Verilog","code":27,"comment":0,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/mem_hier.v":{"language":"Verilog","code":55,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/regfile_tb.v":{"language":"Verilog","code":29,"comment":0,"blank":7},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/sim/rs_lsq_tb.v":{"language":"Verilog","code":114,"comment":0,"blank":13},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/ram_tb.v":{"language":"Verilog","code":21,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/ram.v":{"language":"Verilog","code":47,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/memory.v":{"language":"Verilog","code":35,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/pc_tb.v":{"language":"Verilog","code":21,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/pc.v":{"language":"Verilog","code":12,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/cache_way.v":{"language":"Verilog","code":84,"comment":7,"blank":14},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rs_manager.v":{"language":"Verilog","code":12,"comment":0,"blank":1},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/cache_ram.v":{"language":"Verilog","code":45,"comment":3,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rs_lsq.v":{"language":"Verilog","code":194,"comment":19,"blank":28},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rs_bra.v":{"language":"Verilog","code":122,"comment":8,"blank":22},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/mcpu_tb.v":{"language":"Verilog","code":11,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/mux41_32.v":{"language":"Verilog","code":14,"comment":0,"blank":4},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rs_alu.v":{"language":"Verilog","code":107,"comment":8,"blank":21},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/cache_controller.v":{"language":"Verilog","code":305,"comment":16,"blank":38},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/ctrl_unit_tb.v":{"language":"Verilog","code":21,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/sim/alu_tb.v":{"language":"Verilog","code":26,"comment":4,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rom.v":{"language":"Verilog","code":11,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/rat.v":{"language":"Verilog","code":61,"comment":8,"blank":10},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/cache_2way.v":{"language":"Verilog","code":69,"comment":0,"blank":6},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/ram.v":{"language":"Verilog","code":51,"comment":0,"blank":5},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/mux21_32.v":{"language":"Verilog","code":9,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/mcpu.v":{"language":"Verilog","code":113,"comment":0,"blank":23},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/single_cycle_cpu/src/imm_gen.v":{"language":"Verilog","code":14,"comment":0,"blank":3},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/cache/src/defines.vh":{"language":"Verilog","code":9,"comment":0,"blank":2},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/pc.v":{"language":"Verilog","code":19,"comment":0,"blank":2},"file:///c%3A/Users/Dell%207080/Desktop/Coding/MCPU/o3cpu/src/reorder_buffer.v":{"language":"Verilog","code":175,"comment":13,"blank":28}}