#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jan 24 11:55:55 2026
# Process ID: 26248
# Current directory: C:/Users/pc/RISC_V_Pr/projectAme/projectAme.runs/synth_1
# Command line: vivado.exe -log Top_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_CPU.tcl
# Log file: C:/Users/pc/RISC_V_Pr/projectAme/projectAme.runs/synth_1/Top_CPU.vds
# Journal file: C:/Users/pc/RISC_V_Pr/projectAme/projectAme.runs/synth_1\vivado.jou
# Running On: DESKTOP-J90IJH2, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 16985 MB
#-----------------------------------------------------------
source Top_CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.516 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/utils_1/imports/synth_1/Top_CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/utils_1/imports/synth_1/Top_CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_CPU' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Top_CPU.vhd:18]
INFO: [Synth 8-638] synthesizing module 'UART_Rx' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/UART_Rx.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'UART_Rx' (1#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/UART_Rx.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Bootloader_UART' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Bootloader_UART.vhd:54]
INFO: [Synth 8-226] default block is never used [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Bootloader_UART.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg was removed.  [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Bootloader_UART.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'Bootloader_UART' (2#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Bootloader_UART.vhd:54]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/InstructionMemory.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element ridx_reg was removed.  [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/InstructionMemory.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element widx_reg was removed.  [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/InstructionMemory.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/InstructionMemory.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Control_Unit.vhd:59]
INFO: [Synth 8-226] default block is never used [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Control_Unit.vhd:95]
INFO: [Synth 8-226] default block is never used [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Control_Unit.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (4#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Control_Unit.vhd:59]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/RegFile.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (5#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/RegFile.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/ALU.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/ALU.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/DataMemory.vhd:49]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (7#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/DataMemory.vhd:49]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/GPIO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (8#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/GPIO.vhd:48]
INFO: [Synth 8-638] synthesizing module 'UART_MMIO' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/new/UART_MMIO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'UART_Tx' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/UART_Tx.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'UART_Tx' (9#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/UART_Tx.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'UART_MMIO' (10#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/new/UART_MMIO.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Timer_MMIO' [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/new/Timer_MMIO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Timer_MMIO' (11#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/new/Timer_MMIO.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Top_CPU' (12#1) [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/sources_1/imports/new/Top_CPU.vhd:18]
WARNING: [Synth 8-7129] Port addr[31] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module Timer_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[31] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[30] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[29] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[28] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module UART_MMIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module GPIO is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module GPIO is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1676.062 ; gain = 109.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.062 ; gain = 109.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.062 ; gain = 109.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1676.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/constrs_1/imports/Downloads/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/constrs_1/imports/Downloads/Arty-A7-100-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pc/RISC_V_Pr/projectAme/projectAme.srcs/constrs_1/imports/Downloads/Arty-A7-100-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1814.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1814.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : No reusable genomes found, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_reg' in module 'Bootloader_UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_reg' using encoding 'sequential' in module 'Bootloader_UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:25 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 42    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1032  
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   5 Input 8192 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 28    
	   4 Input   32 Bit        Muxes := 2     
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3590  
	   3 Input    8 Bit        Muxes := 416   
	   8 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "instr_buf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U_IMEM/mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U_IMEM/mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U_IMEM/mem_reg",trying to implement using LUTRAM
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM "U_IMEM/mem_reg",trying to implement using LUTRAM
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U_UART/\UTX/shift_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_BOOT/i_1/\addr_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_BOOT/i_1/\addr_cnt_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:03:22 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|U_IMEM      | mem_reg    | Implied   | 1 K x 32             | RAM64M x 176  | 
+------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:13 ; elapsed = 00:03:31 . Memory (MB): peak = 1814.285 ; gain = 247.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:33 ; elapsed = 00:07:40 . Memory (MB): peak = 2130.156 ; gain = 563.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+---------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------+-----------+----------------------+---------------+
|U_IMEM      | mem_reg    | Implied   | 1 K x 32             | RAM64M x 176  | 
+------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:38 ; elapsed = 00:08:07 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:48 ; elapsed = 00:08:19 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:48 ; elapsed = 00:08:19 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:50 ; elapsed = 00:08:22 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:51 ; elapsed = 00:08:22 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:52 ; elapsed = 00:08:24 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:52 ; elapsed = 00:08:24 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    98|
|3     |LUT1   |    34|
|4     |LUT2   |   175|
|5     |LUT3   |   722|
|6     |LUT4   |  1509|
|7     |LUT5   |  2239|
|8     |LUT6   |  8917|
|9     |MUXF7  |  1412|
|10    |MUXF8  |   576|
|11    |RAM64M |   176|
|12    |FDCE   |  1248|
|13    |FDPE   |     9|
|14    |FDRE   |  8299|
|15    |IBUF   |    11|
|16    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:52 ; elapsed = 00:08:24 . Memory (MB): peak = 2132.469 ; gain = 565.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:37 ; elapsed = 00:08:19 . Memory (MB): peak = 2132.469 ; gain = 427.730
Synthesis Optimization Complete : Time (s): cpu = 00:05:52 ; elapsed = 00:08:25 . Memory (MB): peak = 2132.469 ; gain = 565.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 2145.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2150.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 176 instances

Synth Design complete, checksum: 9415c875
INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:01 ; elapsed = 00:08:36 . Memory (MB): peak = 2150.520 ; gain = 584.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/pc/RISC_V_Pr/projectAme/projectAme.runs/synth_1/Top_CPU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2150.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_CPU_utilization_synth.rpt -pb Top_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 12:04:51 2026...
