;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT 121, 70
	DJN 210, 60
	SUB @121, 106
	DJN 210, 60
	ADD @807, @2
	ADD #34, @200
	ADD #34, @200
	SUB @121, @106
	JMP @112, #200
	SUB #0, -0
	SPL 0, #3
	SUB @0, @3
	SPL -211, 60
	SUB 217, 60
	SUB 217, 60
	SUB 217, 60
	SUB 217, 60
	MOV -1, <-32
	DJN 210, 60
	SUB -1, <-0
	SPL 121, 100
	SPL -211, 60
	SPL 121, 100
	SLT #210, 60
	SUB @0, @53
	ADD #12, @0
	JMN -100, -600
	SLT 121, 0
	ADD 270, 60
	SPL -0, <0
	DJN 0, 900
	ADD 210, 60
	SUB @121, @106
	SUB 1, <-1
	SUB 1, <-1
	ADD #12, @0
	SUB 100, -100
	SUB @0, @2
	SUB 100, -100
	SUB @0, @2
	SPL -700, -600
	SUB @121, @106
	JMN 12, #10
	JMN 12, #10
	JMN 12, #10
	CMP -207, <-120
