Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May 25 23:30:08 2022
| Host         : sumin-desktop running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+------------------------+------------+
| Rule      | Severity | Description            | Violations |
+-----------+----------+------------------------+------------+
| DPIP-1    | Warning  | Input pipelining       | 2          |
| DPOP-1    | Warning  | PREG Output pipelining | 6          |
| DPOP-2    | Warning  | MREG Output pipelining | 5          |
| RTSTAT-10 | Warning  | No routable loads      | 1          |
+-----------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg input design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg input design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product output design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product__0 output design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product__1 output design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_96ns_32ns_128_7_1_U119/Conv_sysarr_mul_96ns_32ns_128_7_1_Mul_DSP_1_U/tmp_product__0 output design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_96ns_32ns_128_7_1_U119/Conv_sysarr_mul_96ns_32ns_128_7_1_Mul_DSP_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/tmp_product output design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/tmp_product__1 output design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/buff0_reg multiplier stage design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_64ns_32ns_96_7_1_U118/Conv_sysarr_mul_64ns_32ns_96_7_1_Mul_DSP_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_96ns_32ns_128_7_1_U119/Conv_sysarr_mul_96ns_32ns_128_7_1_Mul_DSP_1_U/buff0_reg__1 multiplier stage design_1_i/Conv_sysarr_0/inst/grp_runSIMD_fu_1499/mul_96ns_32ns_128_7_1_U119/Conv_sysarr_mul_96ns_32ns_128_7_1_Mul_DSP_1_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg multiplier stage design_1_i/Conv_sysarr_0/inst/grp_runWeight2Reg_fu_1631/mul_12s_12s_12_2_1_U59/Conv_sysarr_mul_12s_12s_12_2_1_Multiplier_2_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/buff0_reg multiplier stage design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/buff0_reg__1 multiplier stage design_1_i/Conv_sysarr_0/inst/mul_161s_33s_192_7_1_U230/Conv_sysarr_mul_161s_33s_192_7_1_Multiplier_6_U/buff0_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
64 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/axi_interconnect_2/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 50 listed).
Related violations: <none>


