[BOARD=iMX6SL_IOMUXC] 
description="Freescale iMX6SL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IOMUXC={\
    base=Absolute:description=""\
    :Register.G_IOMUXC_GPR0={\
      gui_name="GPR0":start=0x20e0000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL0={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL1={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL2={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL3={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL4={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL5={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL6={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL7={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR1={\
      gui_name="GPR1":start=0x20e0004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL={\
        gui_name="ENET_CLK_SEL":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_EXP_MODE={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADD_DS={\
        gui_name="ADD_DS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL_FROM1={\
        gui_name="ENET_CLK_SEL_FROM_ANALOG_LOOPBACK":position=17:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR2={\
      gui_name="GPR2":start=0x20e0008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR2_EPDC_MEM_EN_POWER2={\
        gui_name="EPDC_MEM_EN_POWERSAVING":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_EPDC_MEM_SHUTDOWN={\
        gui_name="EPDC_MEM_SHUTDOWN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_EPDC_MEM_DEEPSLEEP={\
        gui_name="EPDC_MEM_DEEPSLEEP":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_EPDC_MEM_LIGHTSLE3={\
        gui_name="EPDC_MEM_LIGHTSLEEP":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPDC_MEM_EN_POWER4={\
        gui_name="SPDC_MEM_EN_POWERSAVING":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPDC_MEM_SHUTDOWN={\
        gui_name="SPDC_MEM_SHUTDOWN":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPDC_MEM_DEEPSLEEP={\
        gui_name="SPDC_MEM_DEEPSLEEP":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPDC_MEM_LIGHTSLE5={\
        gui_name="SPDC_MEM_LIGHTSLEEP":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_PXP_MEM_EN_POWERS6={\
        gui_name="PXP_MEM_EN_POWERSAVING":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_PXP_MEM_SHUTDOWN={\
        gui_name="PXP_MEM_SHUTDOWN":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_PXP_MEM_DEEPSLEEP={\
        gui_name="PXP_MEM_DEEPSLEEP":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_PXP_MEM_LIGHTSLEEP={\
        gui_name="PXP_MEM_LIGHTSLEEP":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_EN_POWE7={\
        gui_name="LCDIF_MEM_EN_POWERSAVING":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_SHUTDOWN={\
        gui_name="LCDIF_MEM_SHUTDOWN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_DEEPSLE8={\
        gui_name="LCDIF_MEM_DEEPSLEEP":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LCDIF_MEM_LIGHTSL9={\
        gui_name="LCDIF_MEM_LIGHTSLEEP":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DCP_MEM_EN_POWER10={\
        gui_name="DCP_MEM_EN_POWERSAVING":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DCP_MEM_SHUTDOWN={\
        gui_name="DCP_MEM_SHUTDOWN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DCP_MEM_DEEPSLEEP={\
        gui_name="DCP_MEM_DEEPSLEEP":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DCP_MEM_LIGHTSLEEP={\
        gui_name="DCP_MEM_LIGHTSLEEP":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_L2_MEM_EN_POWERS11={\
        gui_name="L2_MEM_EN_POWERSAVING":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_L2_MEM_SHUTDOWN={\
        gui_name="L2_MEM_SHUTDOWN":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_L2_MEM_DEEPSLEEP={\
        gui_name="L2_MEM_DEEPSLEEP":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_L2_MEM_LIGHTSLEEP={\
        gui_name="L2_MEM_LIGHTSLEEP":position=23:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR3={\
      gui_name="GPR3":start=0x20e000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_L2_CTL={\
        gui_name="OCRAM_L2_CTL":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_L2_STATUS={\
        gui_name="OCRAM_L2_STATUS":position=4:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC1_BOOT_LOCK={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE_DBG_ACK_EN={\
        gui_name="CORE_DBG_ACK_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_STATUS={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_RD_CACHE_12={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_WR_CACHE_13={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR4={\
      gui_name="GPR4":start=0x20e0010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_RNGB_STOP_ACK={\
        gui_name="RNGB_STOP_ACK":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_SDMA_STOP_ACK={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR5={\
      gui_name="GPR5":start=0x20e0014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR6={\
      gui_name="GPR6":start=0x20e0018:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR7={\
      gui_name="GPR7":start=0x20e001c:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR8={\
      gui_name="GPR8":start=0x20e0020:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR9={\
      gui_name="GPR9":start=0x20e0024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR10={\
      gui_name="GPR10":start=0x20e0028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_SEC_ERR_RESP={\
        gui_name="SEC_ERR_RESP":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_L2_TZ_EN={\
        gui_name="OCRAM_L2_TZ_EN":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_L2_TZ_ADDR={\
        gui_name="OCRAM_L2_TZ_ADDR":position=4:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_EN={\
        gui_name="OCRAM_TZ_EN":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_ADDR={\
        gui_name="OCRAM_TZ_ADDR":position=11:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_EN={\
        gui_name="LOCK_DBG_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_CLK_EN={\
        gui_name="LOCK_DBG_CLK_EN":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP={\
        gui_name="LOCK_SEC_ERR_RESP":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_L2_T14={\
        gui_name="LOCK_OCRAM_L2_TZ_EN":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_L2_T15={\
        gui_name="LOCK_OCRAM_L2_TZ_ADDR":position=20:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN={\
        gui_name="LOCK_OCRAM_TZ_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_A16={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=27:size=5:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR11={\
      gui_name="GPR11":start=0x20e002c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR11_OCRAM_L2_EN={\
        gui_name="OCRAM_L2_EN":position=1:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR11_LOCK_OCRAM_L2_EN={\
        gui_name="LOCK_OCRAM_L2_EN":position=17:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR12={\
      gui_name="GPR12":start=0x20e0030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR12_GPU_AWQOS0={\
        gui_name="GPU_AWQOS0":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_GPU_ARQOS0={\
        gui_name="GPU_ARQOS0":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_GPU_AWQOS1={\
        gui_name="GPU_AWQOS1":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_GPU_ARQOS1={\
        gui_name="GPU_ARQOS1":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_GPU_AWQOS2={\
        gui_name="GPU_AWQOS2":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_GPU_ARQOS2={\
        gui_name="GPU_ARQOS2":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_APB_CLK_EN={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_ATB_CLK_EN={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_AHB_CLK_EN={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_IPG_CLK_EN={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DCP_KEY_SEL={\
        gui_name="DCP_KEY_SEL":position=31:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR13={\
      gui_name="GPR13":start=0x20e0034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_VAL={\
        gui_name="PXP_RD_CACHE_VAL":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_VAL={\
        gui_name="PXP_WR_CACHE_VAL":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_SEL={\
        gui_name="PXP_RD_CACHE_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_SEL={\
        gui_name="PXP_WR_CACHE_SEL":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL={\
        gui_name="EPDC_RD_CACHE_VAL":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL={\
        gui_name="EPDC_WR_CACHE_VAL":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL={\
        gui_name="EPDC_RD_CACHE_SEL":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL={\
        gui_name="EPDC_WR_CACHE_SEL":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_17={\
        gui_name="LCDIF_RD_CACHE_VAL":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_18={\
        gui_name="LCDIF_RD_CACHE_SEL":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SDMA_STOP_REQ={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_MCLK={\
      gui_name="SW_MUX_CTL_PAD_AUD_MCLK":start=0x20e004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC19={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC20={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXC={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXC":start=0x20e0050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX21={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX22={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXD={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXD":start=0x20e0054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX23={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX24={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXFS={\
      gui_name="SW_MUX_CTL_PAD_AUD_RXFS":start=0x20e0058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX25={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX26={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXC={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXC":start=0x20e005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX27={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX28={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXD={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXD":start=0x20e0060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX29={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX30={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXFS={\
      gui_name="SW_MUX_CTL_PAD_AUD_TXFS":start=0x20e0064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX31={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX32={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI133={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_MISO":start=0x20e0068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI134={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI135={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI136={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_MOSI":start=0x20e006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI137={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI138={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI139={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_SCLK":start=0x20e0070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI140={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI141={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI142={\
      gui_name="SW_MUX_CTL_PAD_ECSPI1_SS0":start=0x20e0074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI143={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI144={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI245={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_MISO":start=0x20e0078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI246={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI247={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI248={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_MOSI":start=0x20e007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI249={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI250={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI251={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_SCLK":start=0x20e0080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI252={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI253={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ECSPI254={\
      gui_name="SW_MUX_CTL_PAD_ECSPI2_SS0":start=0x20e0084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI255={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ECSPI256={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B57={\
      gui_name="SW_MUX_CTL_PAD_EPDC_BDR0":start=0x20e0088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B58={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B59={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B60={\
      gui_name="SW_MUX_CTL_PAD_EPDC_BDR1":start=0x20e008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B61={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B62={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D63={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA00":start=0x20e0090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D64={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D65={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D66={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA01":start=0x20e0094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D67={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D68={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D69={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA10":start=0x20e0098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D70={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D71={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D72={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA11":start=0x20e009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D73={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D74={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D75={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA12":start=0x20e00a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D76={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D77={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D78={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA13":start=0x20e00a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D79={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D80={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D81={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA14":start=0x20e00a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D82={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D83={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D84={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA15":start=0x20e00ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D85={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D86={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D87={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA02":start=0x20e00b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D88={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D89={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D90={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA03":start=0x20e00b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D91={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D92={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D93={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA04":start=0x20e00b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D94={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D95={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D96={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA05":start=0x20e00bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D97={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D98={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D99={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA06":start=0x20e00c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_100={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_101={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_102={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA07":start=0x20e00c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_103={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_104={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_105={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA08":start=0x20e00c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_106={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_107={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_108={\
      gui_name="SW_MUX_CTL_PAD_EPDC_DATA09":start=0x20e00cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_109={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_110={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_111={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDCLK":start=0x20e00d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_112={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_113={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_114={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDOE":start=0x20e00d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_115={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_116={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_117={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDRL":start=0x20e00d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_118={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_119={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_120={\
      gui_name="SW_MUX_CTL_PAD_EPDC_GDSP":start=0x20e00dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_121={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_122={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_123={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_COM":start=0x20e00e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_124={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_125={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_126={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_CTRL0":start=0x20e00e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_127={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_128={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_129={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_CTRL1":start=0x20e00e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_130={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_131={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_132={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_CTRL2":start=0x20e00ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_133={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_134={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_135={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_CTRL3":start=0x20e00f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_136={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_137={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_138={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_IRQ":start=0x20e00f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_139={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_140={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_141={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_STAT":start=0x20e00f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_142={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_143={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_144={\
      gui_name="SW_MUX_CTL_PAD_EPDC_PWR_WAKE":start=0x20e00fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_145={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_146={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_147={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE0":start=0x20e0100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_148={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_149={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_150={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE1":start=0x20e0104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_151={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_152={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_153={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE2":start=0x20e0108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_154={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_155={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_156={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCE3":start=0x20e010c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_157={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_158={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_159={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDCLK":start=0x20e0110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_160={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_161={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_162={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDLE":start=0x20e0114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_163={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_165={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDOE":start=0x20e0118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_166={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_167={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_168={\
      gui_name="SW_MUX_CTL_PAD_EPDC_SDSHR":start=0x20e011c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_169={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_170={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_171={\
      gui_name="SW_MUX_CTL_PAD_EPDC_VCOM0":start=0x20e0120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_172={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_173={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EPDC_174={\
      gui_name="SW_MUX_CTL_PAD_EPDC_VCOM1":start=0x20e0124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_175={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EPDC_176={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_C177={\
      gui_name="SW_MUX_CTL_PAD_FEC_CRS_DV":start=0x20e0128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_C178={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_C179={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDC={\
      gui_name="SW_MUX_CTL_PAD_FEC_MDC":start=0x20e012c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M180={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M181={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO={\
      gui_name="SW_MUX_CTL_PAD_FEC_MDIO":start=0x20e0130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M182={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_M183={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R184={\
      gui_name="SW_MUX_CTL_PAD_FEC_REF_CLK":start=0x20e0134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R185={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R186={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R187={\
      gui_name="SW_MUX_CTL_PAD_FEC_RX_ER":start=0x20e0138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R188={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R189={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R190={\
      gui_name="SW_MUX_CTL_PAD_FEC_RX_DATA0":start=0x20e013c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R191={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R192={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_R193={\
      gui_name="SW_MUX_CTL_PAD_FEC_RX_DATA1":start=0x20e0140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R194={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_R195={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T196={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_CLK":start=0x20e0144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T197={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T198={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T199={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_EN":start=0x20e0148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T200={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T201={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T202={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_DATA0":start=0x20e014c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T203={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T204={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_FEC_T205={\
      gui_name="SW_MUX_CTL_PAD_FEC_TX_DATA1":start=0x20e0150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T206={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_FEC_T207={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_USB_H208={\
      gui_name="SW_MUX_CTL_PAD_USB_H_DATA":start=0x20e0154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_USB_H209={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_USB_H210={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_USB_H211={\
      gui_name="SW_MUX_CTL_PAD_USB_H_STROBE":start=0x20e0158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_USB_H212={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_USB_H213={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL={\
      gui_name="SW_MUX_CTL_PAD_I2C1_SCL":start=0x20e015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_214={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_215={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA={\
      gui_name="SW_MUX_CTL_PAD_I2C1_SDA":start=0x20e0160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_216={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C1_217={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL={\
      gui_name="SW_MUX_CTL_PAD_I2C2_SCL":start=0x20e0164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_218={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_219={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA={\
      gui_name="SW_MUX_CTL_PAD_I2C2_SDA":start=0x20e0168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_220={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_I2C2_221={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL0":start=0x20e016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C222={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C223={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL1":start=0x20e0170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C224={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C225={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL2":start=0x20e0174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C226={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C227={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL3":start=0x20e0178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C228={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C229={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL4":start=0x20e017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C230={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C231={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL5={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL5":start=0x20e0180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C232={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C233={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL6={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL6":start=0x20e0184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C234={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C235={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL7={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL7":start=0x20e0188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C236={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C237={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW0":start=0x20e018c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R238={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R239={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW1":start=0x20e0190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R240={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R241={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW2":start=0x20e0194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R242={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R243={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW3":start=0x20e0198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R244={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R245={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW4":start=0x20e019c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R246={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R247={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW5={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW5":start=0x20e01a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R248={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R249={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW6={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW6":start=0x20e01a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R250={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R251={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW7={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW7":start=0x20e01a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R252={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R253={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_CLK={\
      gui_name="SW_MUX_CTL_PAD_LCD_CLK":start=0x20e01ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_C254={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_C255={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D256={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA00":start=0x20e01b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D257={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D258={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D259={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA01":start=0x20e01b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D260={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D261={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D262={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA10":start=0x20e01b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D263={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D264={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D265={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA11":start=0x20e01bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D266={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D267={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D268={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA12":start=0x20e01c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D269={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D270={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D271={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA13":start=0x20e01c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D272={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D273={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D274={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA14":start=0x20e01c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D275={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D276={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D277={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA15":start=0x20e01cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D278={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D279={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D280={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA16":start=0x20e01d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D281={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D282={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D283={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA17":start=0x20e01d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D284={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D285={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D286={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA18":start=0x20e01d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D287={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D288={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D289={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA19":start=0x20e01dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D290={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D291={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D292={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA02":start=0x20e01e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D293={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D294={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D295={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA20":start=0x20e01e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D296={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D297={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D298={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA21":start=0x20e01e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D299={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D300={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D301={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA22":start=0x20e01ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D302={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D303={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D304={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA23":start=0x20e01f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D305={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D306={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D307={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA03":start=0x20e01f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D308={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D309={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D310={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA04":start=0x20e01f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D311={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D312={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D313={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA05":start=0x20e01fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D314={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D315={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D316={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA06":start=0x20e0200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D317={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D318={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D319={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA07":start=0x20e0204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D320={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D321={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D322={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA08":start=0x20e0208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D323={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D324={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_D325={\
      gui_name="SW_MUX_CTL_PAD_LCD_DATA09":start=0x20e020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D326={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_D327={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_E328={\
      gui_name="SW_MUX_CTL_PAD_LCD_ENABLE":start=0x20e0210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_E329={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_E330={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_H331={\
      gui_name="SW_MUX_CTL_PAD_LCD_HSYNC":start=0x20e0214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_H332={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_H333={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_R334={\
      gui_name="SW_MUX_CTL_PAD_LCD_RESET":start=0x20e0218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_R335={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_R336={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_LCD_V337={\
      gui_name="SW_MUX_CTL_PAD_LCD_VSYNC":start=0x20e021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_V338={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_LCD_V339={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_PWM1={\
      gui_name="SW_MUX_CTL_PAD_PWM1":start=0x20e0220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_PWM1_340={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_PWM1_341={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_REF_C342={\
      gui_name="SW_MUX_CTL_PAD_REF_CLK_24M":start=0x20e0224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C343={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C344={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_REF_C345={\
      gui_name="SW_MUX_CTL_PAD_REF_CLK_32K":start=0x20e0228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C346={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_REF_C347={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD1_CLK":start=0x20e022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C348={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C349={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD1_CMD":start=0x20e0230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C350={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C351={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D352={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA0":start=0x20e0234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D353={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D354={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D355={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA1":start=0x20e0238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D356={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D357={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D358={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA2":start=0x20e023c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D359={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D360={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D361={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA3":start=0x20e0240:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D362={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D363={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D364={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA4":start=0x20e0244:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D365={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D366={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D367={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA5":start=0x20e0248:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D368={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D369={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D370={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA6":start=0x20e024c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D371={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D372={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_D373={\
      gui_name="SW_MUX_CTL_PAD_SD1_DATA7":start=0x20e0250:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D374={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D375={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD2_CLK":start=0x20e0254:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C376={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C377={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD2_CMD":start=0x20e0258:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C378={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C379={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D380={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA0":start=0x20e025c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D381={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D382={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D383={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA1":start=0x20e0260:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D384={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D385={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D386={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA2":start=0x20e0264:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D387={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D388={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D389={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA3":start=0x20e0268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D390={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D391={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D392={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA4":start=0x20e026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D393={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D394={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D395={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA5":start=0x20e0270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D396={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D397={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D398={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA6":start=0x20e0274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D399={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D400={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_D401={\
      gui_name="SW_MUX_CTL_PAD_SD2_DATA7":start=0x20e0278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D402={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D403={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_R404={\
      gui_name="SW_MUX_CTL_PAD_SD2_RESET":start=0x20e027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_R405={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_R406={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD3_CLK":start=0x20e0280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C407={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C408={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD3_CMD":start=0x20e0284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C409={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C410={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D411={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA0":start=0x20e0288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D412={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D413={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D414={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA1":start=0x20e028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D415={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D416={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D417={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA2":start=0x20e0290:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D418={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D419={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_D420={\
      gui_name="SW_MUX_CTL_PAD_SD3_DATA3":start=0x20e0294:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D421={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D422={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_UART1423={\
      gui_name="SW_MUX_CTL_PAD_UART1_RXD":start=0x20e0298:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1424={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1425={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_UART1426={\
      gui_name="SW_MUX_CTL_PAD_UART1_TXD":start=0x20e029c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1427={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_UART1428={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_WDOG_B={\
      gui_name="SW_MUX_CTL_PAD_WDOG_B":start=0x20e02a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_WDOG_429={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_WDOG_430={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_MCLK={\
      gui_name="SW_PAD_CTL_PAD_AUD_MCLK":start=0x20e02a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M431={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M432={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M433={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M434={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M435={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M436={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M437={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M438={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_M439={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXC={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXC":start=0x20e02a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R440={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R441={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R442={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R443={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R444={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R445={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R446={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R447={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R448={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXD={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXD":start=0x20e02ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R449={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R450={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R451={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R452={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R453={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R454={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R455={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R456={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R457={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXFS={\
      gui_name="SW_PAD_CTL_PAD_AUD_RXFS":start=0x20e02b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R458={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R459={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R460={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R461={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R462={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R463={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R464={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R465={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_R466={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXC={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXC":start=0x20e02b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T467={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T468={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T469={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T470={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T471={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T472={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T473={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T474={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T475={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXD={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXD":start=0x20e02b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T476={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T477={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T478={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T479={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T480={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T481={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T482={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T483={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T484={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXFS={\
      gui_name="SW_PAD_CTL_PAD_AUD_TXFS":start=0x20e02bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T485={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T486={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T487={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T488={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T489={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T490={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T491={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T492={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_AUD_T493={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_494={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR00":start=0x20e02c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_495={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_496={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_497={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_498={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_499={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_500={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_501={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_502={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_503={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR01":start=0x20e02c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_504={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_505={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_506={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_507={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_508={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_509={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_510={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_511={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_512={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR10":start=0x20e02c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_513={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_514={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_515={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_516={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_517={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_518={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_519={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_520={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_521={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR11":start=0x20e02cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_522={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_523={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_524={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_525={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_526={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_527={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_528={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_529={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_530={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR12":start=0x20e02d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_531={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_532={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_533={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_534={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_535={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_536={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_537={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_538={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_539={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR13":start=0x20e02d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_540={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_541={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_542={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_543={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_544={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_545={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_546={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_547={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_548={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR14":start=0x20e02d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_549={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_550={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_551={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_552={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_553={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_554={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_555={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_556={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_557={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR15":start=0x20e02dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_558={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_559={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_560={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_561={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_562={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_563={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_564={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_565={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_566={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR02":start=0x20e02e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_567={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_568={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_569={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_570={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_571={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_572={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_573={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_574={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_575={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR03":start=0x20e02e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_576={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_577={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_578={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_579={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_580={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_581={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_582={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_583={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_584={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR04":start=0x20e02e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_585={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_586={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_587={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_588={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_589={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_590={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_591={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_592={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_593={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR05":start=0x20e02ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_594={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_595={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_596={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_597={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_598={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_599={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_600={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_601={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_602={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR06":start=0x20e02f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_603={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_604={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_605={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_606={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_607={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_608={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_609={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_610={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_611={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR07":start=0x20e02f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_612={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_613={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_614={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_615={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_616={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_617={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_618={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_619={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_620={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR08":start=0x20e02f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_621={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_622={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_623={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_624={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_625={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_626={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_627={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_628={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_629={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ADDR09":start=0x20e02fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_630={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_631={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_632={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_633={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_634={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_635={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_636={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_637={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CAS":start=0x20e0300:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_638={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_639={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_640={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_641={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_642={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_643={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_644={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_645={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS0":start=0x20e0304:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_646={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_647={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_648={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_649={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_650={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_651={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_652={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_653={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS1":start=0x20e0308:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_654={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_655={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_656={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_657={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_658={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_659={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_660={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_661={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_662={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM0":start=0x20e030c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_663={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_664={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_665={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_666={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_667={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_668={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_669={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_670={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_671={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM1":start=0x20e0310:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_672={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_673={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_674={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_675={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_676={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_677={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_678={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_679={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_680={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM2":start=0x20e0314:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_681={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_682={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_683={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_684={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_685={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_686={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_687={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_688={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_689={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM3":start=0x20e0318:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_690={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_691={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_692={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_693={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_694={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_695={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_696={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_697={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RAS":start=0x20e031c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_698={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_699={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_700={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_701={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_702={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_703={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_704={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_705={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_706={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RESET":start=0x20e0320:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_707={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_708={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_709={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_710={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_711={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_712={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_713={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_714={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_715={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x20e0324:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_716={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_717={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_718={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_719={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_720={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_721={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_722={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_723={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_724={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x20e0328:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_725={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_726={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_727={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_728={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_729={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_730={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_731={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_732={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_733={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x20e032c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_734={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_735={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_736={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_737={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_738={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_739={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_740={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_741={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_742={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x20e0330:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_743={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_744={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_745={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_746={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_747={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_748={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_749={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_750={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_751={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x20e0334:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_752={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_753={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_754={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_755={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_756={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_757={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_758={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_759={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_760={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK0_P":start=0x20e0338:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_761={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_762={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_763={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_764={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_765={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_766={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_767={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_768={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_769={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ODT0":start=0x20e033c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_770={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_771={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_772={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_773={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_774={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_775={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_776={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_777={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_778={\
      gui_name="SW_PAD_CTL_PAD_DRAM_ODT1":start=0x20e0340:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_779={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_780={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_781={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_782={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_783={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_784={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_785={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_786={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_787={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS0_P":start=0x20e0344:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_788={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_789={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_790={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_791={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_792={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_793={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_794={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_795={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_796={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS1_P":start=0x20e0348:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_797={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_798={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_799={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_800={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_801={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_802={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_803={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_804={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_805={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS2_P":start=0x20e034c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_806={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_807={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_808={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_809={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_810={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_811={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_812={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_813={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_814={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS3_P":start=0x20e0350:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_815={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_816={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_817={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_818={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_819={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_820={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_821={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_822={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_823={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDWE":start=0x20e0354:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_824={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_825={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_826={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_827={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_828={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_829={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_830={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_831={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI832={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_MISO":start=0x20e0358:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI833={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI834={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI835={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI836={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI837={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI838={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI839={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI840={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI841={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI842={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_MOSI":start=0x20e035c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI843={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI844={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI845={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI846={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI847={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI848={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI849={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI850={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI851={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI852={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_SCLK":start=0x20e0360:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI853={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI854={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI855={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI856={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI857={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI858={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI859={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI860={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI861={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI862={\
      gui_name="SW_PAD_CTL_PAD_ECSPI1_SS0":start=0x20e0364:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI863={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI864={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI865={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI866={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI867={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI868={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI869={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI870={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI871={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI872={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_MISO":start=0x20e0368:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI873={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI874={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI875={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI876={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI877={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI878={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI879={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI880={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI881={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI882={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_MOSI":start=0x20e036c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI883={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI884={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI885={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI886={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI887={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI888={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI889={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI890={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI891={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI892={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_SCLK":start=0x20e0370:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI893={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI894={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI895={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI896={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI897={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI898={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI899={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI900={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI901={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ECSPI902={\
      gui_name="SW_PAD_CTL_PAD_ECSPI2_SS0":start=0x20e0374:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI903={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI904={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI905={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI906={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI907={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI908={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI909={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI910={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ECSPI911={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_912={\
      gui_name="SW_PAD_CTL_PAD_EPDC_BDR0":start=0x20e0378:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_913={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_914={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_915={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_916={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_917={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_918={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_919={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_920={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_921={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_922={\
      gui_name="SW_PAD_CTL_PAD_EPDC_BDR1":start=0x20e037c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_923={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_924={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_925={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_926={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_927={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_928={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_929={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_930={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_931={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_932={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA00":start=0x20e0380:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_933={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_934={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_935={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_936={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_937={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_938={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_939={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_940={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_941={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_942={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA01":start=0x20e0384:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_943={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_944={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_945={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_946={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_947={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_948={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_949={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_950={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_951={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_952={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA10":start=0x20e0388:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_953={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_954={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_955={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_956={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_957={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_958={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_959={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_960={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_961={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_962={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA11":start=0x20e038c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_963={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_964={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_965={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_966={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_967={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_968={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_969={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_970={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_971={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_972={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA12":start=0x20e0390:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_973={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_974={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_975={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_976={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_977={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_978={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_979={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_980={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_981={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_982={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA13":start=0x20e0394:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_983={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_984={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_985={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_986={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_987={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_988={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_989={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_990={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_991={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC_992={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA14":start=0x20e0398:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_993={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_994={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_995={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_996={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_997={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_998={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC_999={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1000={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1001={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1002={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA15":start=0x20e039c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1003={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1004={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1005={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1006={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1007={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1008={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1009={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1010={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1011={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1012={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA02":start=0x20e03a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1013={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1014={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1015={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1016={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1017={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1018={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1019={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1020={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1021={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1022={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA03":start=0x20e03a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1023={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1024={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1025={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1026={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1027={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1028={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1029={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1030={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1031={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1032={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA04":start=0x20e03a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1033={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1034={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1035={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1036={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1037={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1038={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1039={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1040={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1041={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1042={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA05":start=0x20e03ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1043={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1044={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1045={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1046={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1047={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1048={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1049={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1050={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1051={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1052={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA06":start=0x20e03b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1053={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1054={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1055={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1056={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1057={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1058={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1059={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1060={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1061={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1062={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA07":start=0x20e03b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1063={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1064={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1065={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1066={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1067={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1068={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1069={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1070={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1071={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1072={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA08":start=0x20e03b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1073={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1074={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1075={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1076={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1077={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1078={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1079={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1080={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1081={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1082={\
      gui_name="SW_PAD_CTL_PAD_EPDC_DATA09":start=0x20e03bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1083={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1084={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1085={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1086={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1087={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1088={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1089={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1090={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1091={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1092={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDCLK":start=0x20e03c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1093={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1094={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1095={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1096={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1097={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1098={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1099={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1100={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1101={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1102={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDOE":start=0x20e03c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1103={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1104={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1105={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1106={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1107={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1108={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1109={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1110={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1111={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1112={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDRL":start=0x20e03c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1113={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1114={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1115={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1116={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1117={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1118={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1119={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1120={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1121={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1122={\
      gui_name="SW_PAD_CTL_PAD_EPDC_GDSP":start=0x20e03cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1123={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1124={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1125={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1126={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1127={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1128={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1129={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1130={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1131={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1132={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_COM":start=0x20e03d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1133={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1134={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1135={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1136={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1137={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1138={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1139={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1140={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1141={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1142={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_CTRL0":start=0x20e03d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1143={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1144={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1145={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1146={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1147={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1148={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1149={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1150={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1151={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1152={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_CTRL1":start=0x20e03d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1153={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1154={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1155={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1156={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1157={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1158={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1159={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1160={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1161={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1162={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_CTRL2":start=0x20e03dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1163={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1164={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1165={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1166={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1167={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1168={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1169={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1170={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1171={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1172={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_CTRL3":start=0x20e03e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1173={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1174={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1175={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1176={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1177={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1178={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1179={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1180={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1181={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1182={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_IRQ":start=0x20e03e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1183={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1184={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1185={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1186={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1187={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1188={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1189={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1190={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1191={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1192={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_STAT":start=0x20e03e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1193={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1194={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1195={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1196={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1197={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1198={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1199={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1200={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1201={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1202={\
      gui_name="SW_PAD_CTL_PAD_EPDC_PWR_WAKE":start=0x20e03ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1203={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1204={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1205={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1206={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1207={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1208={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1209={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1210={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1211={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1212={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE0":start=0x20e03f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1213={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1214={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1215={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1216={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1217={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1218={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1219={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1220={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1221={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1222={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE1":start=0x20e03f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1223={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1224={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1225={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1226={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1227={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1228={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1229={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1230={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1231={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1232={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE2":start=0x20e03f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1233={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1234={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1235={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1236={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1237={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1238={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1239={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1240={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1241={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1242={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCE3":start=0x20e03fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1243={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1244={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1245={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1246={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1247={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1248={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1249={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1250={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1251={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1252={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDCLK":start=0x20e0400:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1253={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1254={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1255={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1256={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1257={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1258={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1259={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1260={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1261={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1262={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDLE":start=0x20e0404:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1263={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1264={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1265={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1266={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1267={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1268={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1269={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1270={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1271={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1272={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDOE":start=0x20e0408:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1273={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1274={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1275={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1276={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1277={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1278={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1279={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1280={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1281={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1282={\
      gui_name="SW_PAD_CTL_PAD_EPDC_SDSHR":start=0x20e040c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1283={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1284={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1285={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1286={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1287={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1288={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1289={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1290={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1291={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1292={\
      gui_name="SW_PAD_CTL_PAD_EPDC_VCOM0":start=0x20e0410:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1293={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1294={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1295={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1296={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1297={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1298={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1299={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1300={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1301={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EPDC1302={\
      gui_name="SW_PAD_CTL_PAD_EPDC_VCOM1":start=0x20e0414:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1303={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1304={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1305={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1306={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1307={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1308={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1309={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1310={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EPDC1311={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1312={\
      gui_name="SW_PAD_CTL_PAD_FEC_CRS_DV":start=0x20e0418:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1313={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1314={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1315={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1316={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1317={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1318={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1319={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1320={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1321={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDC={\
      gui_name="SW_PAD_CTL_PAD_FEC_MDC":start=0x20e041c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1322={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1323={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1324={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1325={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1326={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1327={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1328={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1329={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1330={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO={\
      gui_name="SW_PAD_CTL_PAD_FEC_MDIO":start=0x20e0420:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1331={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1332={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1333={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1334={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1335={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1336={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1337={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1338={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1339={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1340={\
      gui_name="SW_PAD_CTL_PAD_FEC_REF_CLK":start=0x20e0424:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1341={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1342={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1343={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1344={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1345={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1346={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1347={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1348={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1349={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1350={\
      gui_name="SW_PAD_CTL_PAD_FEC_RX_ER":start=0x20e0428:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1351={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1352={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1353={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1354={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1355={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1356={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1357={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1358={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1359={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1360={\
      gui_name="SW_PAD_CTL_PAD_FEC_RX_DATA0":start=0x20e042c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1361={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1362={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1363={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1364={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1365={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1366={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1367={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1368={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1369={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1370={\
      gui_name="SW_PAD_CTL_PAD_FEC_RX_DATA1":start=0x20e0430:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1371={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1372={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1373={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1374={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1375={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1376={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1377={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1378={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1379={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1380={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_CLK":start=0x20e0434:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1381={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1382={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1383={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1384={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1385={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1386={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1387={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1388={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1389={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1390={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_EN":start=0x20e0438:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1391={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1392={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1393={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1394={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1395={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1396={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1397={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1398={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1399={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1400={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_DATA0":start=0x20e043c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1401={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1402={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1403={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1404={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1405={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1406={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1407={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1408={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1409={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_FEC_1410={\
      gui_name="SW_PAD_CTL_PAD_FEC_TX_DATA1":start=0x20e0440:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1411={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1412={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1413={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1414={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1415={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1416={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1417={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1418={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_FEC_1419={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_USB_1420={\
      gui_name="SW_PAD_CTL_PAD_USB_H_DATA":start=0x20e0444:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1421={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1422={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1423={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1424={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1425={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1426={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1427={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1428={\
        gui_name="DDR_SEL_USB":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_USB_1429={\
      gui_name="SW_PAD_CTL_PAD_USB_H_STROBE":start=0x20e0448:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1430={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1431={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1432={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1433={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1434={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1435={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1436={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_USB_1437={\
        gui_name="DDR_SEL_USB":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL={\
      gui_name="SW_PAD_CTL_PAD_I2C1_SCL":start=0x20e044c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11438={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11439={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11440={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11441={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11442={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11443={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11444={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11445={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11446={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA={\
      gui_name="SW_PAD_CTL_PAD_I2C1_SDA":start=0x20e0450:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11447={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11448={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11449={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11450={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11451={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11452={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11453={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11454={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C11455={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL={\
      gui_name="SW_PAD_CTL_PAD_I2C2_SCL":start=0x20e0454:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21456={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21457={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21458={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21459={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21460={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21461={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21462={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21463={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21464={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA={\
      gui_name="SW_PAD_CTL_PAD_I2C2_SDA":start=0x20e0458:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21465={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21466={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21467={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21468={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21469={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21470={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21471={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21472={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_I2C21473={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD={\
      gui_name="SW_PAD_CTL_PAD_JTAG_MOD":start=0x20e045c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1474={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1475={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1476={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1477={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1478={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1479={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1480={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1481={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1482={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TCK":start=0x20e0460:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1483={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1484={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1485={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1486={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1487={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1488={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1489={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1490={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1491={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDI":start=0x20e0464:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1492={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1493={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1494={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1495={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1496={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1497={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1498={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1499={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1500={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDO":start=0x20e0468:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1501={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1502={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1503={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1504={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1505={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1506={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1507={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1508={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1509={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TMS":start=0x20e046c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1510={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1511={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1512={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1513={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1514={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1515={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1516={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1517={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1518={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG1519={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x20e0470:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1520={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1521={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1522={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1523={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1524={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1525={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1526={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1527={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1528={\
        gui_name="LVE":position=22:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL0":start=0x20e0474:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1529={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1530={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1531={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1532={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1533={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1534={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1535={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1536={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1537={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL1":start=0x20e0478:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1538={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1539={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1540={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1541={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1542={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1543={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1544={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1545={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1546={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL2":start=0x20e047c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1547={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1548={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1549={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1550={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1551={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1552={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1553={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1554={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1555={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL3":start=0x20e0480:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1556={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1557={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1558={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1559={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1560={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1561={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1562={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1563={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1564={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL4":start=0x20e0484:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1565={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1566={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1567={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1568={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1569={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1570={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1571={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1572={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1573={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL5={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL5":start=0x20e0488:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1574={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1575={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1576={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1577={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1578={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1579={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1580={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1581={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1582={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL6={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL6":start=0x20e048c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1583={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1584={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1585={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1586={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1587={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1588={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1589={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1590={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1591={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL7={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL7":start=0x20e0490:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1592={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1593={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1594={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1595={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1596={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1597={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1598={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1599={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1600={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW0":start=0x20e0494:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1601={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1602={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1603={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1604={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1605={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1606={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1607={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1608={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1609={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW1":start=0x20e0498:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1610={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1611={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1612={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1613={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1614={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1615={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1616={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1617={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1618={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW2":start=0x20e049c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1619={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1620={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1621={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1622={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1623={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1624={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1625={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1626={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1627={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW3":start=0x20e04a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1628={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1629={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1630={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1631={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1632={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1633={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1634={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1635={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1636={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW4":start=0x20e04a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1637={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1638={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1639={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1640={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1641={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1642={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1643={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1644={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1645={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW5={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW5":start=0x20e04a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1646={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1647={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1648={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1649={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1650={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1651={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1652={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1653={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1654={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW6={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW6":start=0x20e04ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1655={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1656={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1657={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1658={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1659={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1660={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1661={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1662={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1663={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW7={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW7":start=0x20e04b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1664={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1665={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1666={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1667={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1668={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1669={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1670={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1671={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1672={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_CLK={\
      gui_name="SW_PAD_CTL_PAD_LCD_CLK":start=0x20e04b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1673={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1674={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1675={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1676={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1677={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1678={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1679={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1680={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1681={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1682={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA00":start=0x20e04b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1683={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1684={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1685={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1686={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1687={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1688={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1689={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1690={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1691={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1692={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA01":start=0x20e04bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1693={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1694={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1695={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1696={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1697={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1698={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1699={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1700={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1701={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1702={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA10":start=0x20e04c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1703={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1704={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1705={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1706={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1707={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1708={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1709={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1710={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1711={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1712={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA11":start=0x20e04c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1713={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1714={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1715={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1716={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1717={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1718={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1719={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1720={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1721={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1722={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA12":start=0x20e04c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1723={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1724={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1725={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1726={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1727={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1728={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1729={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1730={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1731={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1732={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA13":start=0x20e04cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1733={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1734={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1735={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1736={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1737={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1738={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1739={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1740={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1741={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1742={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA14":start=0x20e04d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1743={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1744={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1745={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1746={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1747={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1748={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1749={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1750={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1751={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1752={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA15":start=0x20e04d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1753={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1754={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1755={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1756={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1757={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1758={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1759={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1760={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1761={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1762={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA16":start=0x20e04d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1763={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1764={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1765={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1766={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1767={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1768={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1769={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1770={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1771={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1772={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA17":start=0x20e04dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1773={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1774={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1775={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1776={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1777={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1778={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1779={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1780={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1781={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1782={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA18":start=0x20e04e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1783={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1784={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1785={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1786={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1787={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1788={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1789={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1790={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1791={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1792={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA19":start=0x20e04e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1793={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1794={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1795={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1796={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1797={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1798={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1799={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1800={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1801={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1802={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA02":start=0x20e04e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1803={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1804={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1805={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1806={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1807={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1808={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1809={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1810={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1811={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1812={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA20":start=0x20e04ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1813={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1814={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1815={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1816={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1817={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1818={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1819={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1820={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1821={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1822={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA21":start=0x20e04f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1823={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1824={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1825={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1826={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1827={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1828={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1829={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1830={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1831={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1832={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA22":start=0x20e04f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1833={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1834={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1835={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1836={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1837={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1838={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1839={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1840={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1841={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1842={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA23":start=0x20e04f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1843={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1844={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1845={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1846={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1847={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1848={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1849={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1850={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1851={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1852={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA03":start=0x20e04fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1853={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1854={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1855={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1856={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1857={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1858={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1859={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1860={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1861={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1862={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA04":start=0x20e0500:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1863={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1864={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1865={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1866={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1867={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1868={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1869={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1870={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1871={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1872={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA05":start=0x20e0504:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1873={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1874={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1875={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1876={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1877={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1878={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1879={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1880={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1881={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1882={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA06":start=0x20e0508:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1883={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1884={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1885={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1886={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1887={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1888={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1889={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1890={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1891={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1892={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA07":start=0x20e050c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1893={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1894={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1895={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1896={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1897={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1898={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1899={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1900={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1901={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1902={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA08":start=0x20e0510:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1903={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1904={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1905={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1906={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1907={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1908={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1909={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1910={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1911={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1912={\
      gui_name="SW_PAD_CTL_PAD_LCD_DATA09":start=0x20e0514:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1913={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1914={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1915={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1916={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1917={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1918={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1919={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1920={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1921={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1922={\
      gui_name="SW_PAD_CTL_PAD_LCD_ENABLE":start=0x20e0518:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1923={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1924={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1925={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1926={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1927={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1928={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1929={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1930={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1931={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1932={\
      gui_name="SW_PAD_CTL_PAD_LCD_HSYNC":start=0x20e051c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1933={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1934={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1935={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1936={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1937={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1938={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1939={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1940={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1941={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1942={\
      gui_name="SW_PAD_CTL_PAD_LCD_RESET":start=0x20e0520:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1943={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1944={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1945={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1946={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1947={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1948={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1949={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1950={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1951={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_LCD_1952={\
      gui_name="SW_PAD_CTL_PAD_LCD_VSYNC":start=0x20e0524:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1953={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1954={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1955={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1956={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1957={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1958={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1959={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1960={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_LCD_1961={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_PWM1={\
      gui_name="SW_PAD_CTL_PAD_PWM1":start=0x20e0528:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_SRE={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM11962={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_ODE={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PKE={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUE={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUS={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_HYS={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_PWM1_LVE={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_REF_1963={\
      gui_name="SW_PAD_CTL_PAD_REF_CLK_24M":start=0x20e052c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1964={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1965={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1966={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1967={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1968={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1969={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1970={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1971={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1972={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_REF_1973={\
      gui_name="SW_PAD_CTL_PAD_REF_CLK_32K":start=0x20e0530:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1974={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1975={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1976={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1977={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1978={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1979={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1980={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1981={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_REF_1982={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD1_CLK":start=0x20e0534:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1983={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1984={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1985={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1986={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1987={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1988={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1989={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1990={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1991={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD1_CMD":start=0x20e0538:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1992={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1993={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1994={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1995={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1996={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1997={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1998={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_1999={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2000={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2001={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA0":start=0x20e053c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2002={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2003={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2004={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2005={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2006={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2007={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2008={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2009={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2010={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2011={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA1":start=0x20e0540:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2012={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2013={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2014={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2015={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2016={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2017={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2018={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2019={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2020={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2021={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA2":start=0x20e0544:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2022={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2023={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2024={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2025={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2026={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2027={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2028={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2029={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2030={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2031={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA3":start=0x20e0548:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2032={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2033={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2034={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2035={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2036={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2037={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2038={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2039={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2040={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2041={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA4":start=0x20e054c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2042={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2043={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2044={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2045={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2046={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2047={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2048={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2049={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2050={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2051={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA5":start=0x20e0550:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2052={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2053={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2054={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2055={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2056={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2057={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2058={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2059={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2060={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2061={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA6":start=0x20e0554:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2062={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2063={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2064={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2065={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2066={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2067={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2068={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2069={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2070={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_2071={\
      gui_name="SW_PAD_CTL_PAD_SD1_DATA7":start=0x20e0558:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2072={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2073={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2074={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2075={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2076={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2077={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2078={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2079={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2080={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD2_CLK":start=0x20e055c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2081={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2082={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2083={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2084={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2085={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2086={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2087={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2088={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2089={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD2_CMD":start=0x20e0560:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2090={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2091={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2092={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2093={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2094={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2095={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2096={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2097={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2098={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2099={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA0":start=0x20e0564:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2100={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2101={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2102={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2103={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2104={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2105={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2106={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2107={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2108={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2109={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA1":start=0x20e0568:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2110={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2111={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2112={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2113={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2114={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2115={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2116={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2117={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2118={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2119={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA2":start=0x20e056c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2120={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2121={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2122={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2123={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2124={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2125={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2126={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2127={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2128={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2129={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA3":start=0x20e0570:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2130={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2131={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2132={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2133={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2134={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2135={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2136={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2137={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2138={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2139={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA4":start=0x20e0574:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2140={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2141={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2142={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2143={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2144={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2145={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2146={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2147={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2148={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2149={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA5":start=0x20e0578:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2150={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2151={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2152={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2153={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2154={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2155={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2156={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2157={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2158={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2159={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA6":start=0x20e057c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2160={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2161={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2162={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2163={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2164={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2165={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2166={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2167={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2168={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2169={\
      gui_name="SW_PAD_CTL_PAD_SD2_DATA7":start=0x20e0580:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2170={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2171={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2172={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2173={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2174={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2175={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2176={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2177={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2178={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_2179={\
      gui_name="SW_PAD_CTL_PAD_SD2_RESET":start=0x20e0584:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2180={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2181={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2182={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2183={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2184={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2185={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2186={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2187={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2188={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD3_CLK":start=0x20e0588:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2189={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2190={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2191={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2192={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2193={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2194={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2195={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2196={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2197={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD3_CMD":start=0x20e058c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2198={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2199={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2200={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2201={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2202={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2203={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2204={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2205={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2206={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2207={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA0":start=0x20e0590:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2208={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2209={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2210={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2211={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2212={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2213={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2214={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2215={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2216={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2217={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA1":start=0x20e0594:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2218={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2219={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2220={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2221={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2222={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2223={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2224={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2225={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2226={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2227={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA2":start=0x20e0598:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2228={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2229={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2230={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2231={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2232={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2233={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2234={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2235={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2236={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_2237={\
      gui_name="SW_PAD_CTL_PAD_SD3_DATA3":start=0x20e059c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2238={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2239={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2240={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2241={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2242={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2243={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2244={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2245={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2246={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_UART2247={\
      gui_name="SW_PAD_CTL_PAD_UART1_RXD":start=0x20e05a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2248={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2249={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2250={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2251={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2252={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2253={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2254={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2255={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2256={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_UART2257={\
      gui_name="SW_PAD_CTL_PAD_UART1_TXD":start=0x20e05a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2258={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2259={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2260={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2261={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2262={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2263={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2264={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2265={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_UART2266={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_WDOG_B={\
      gui_name="SW_PAD_CTL_PAD_WDOG_B":start=0x20e05a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2267={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2268={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2269={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2270={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2271={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2272={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2273={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2274={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_WDOG2275={\
        gui_name="LVE":position=22:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_ADDDS={\
      gui_name="SW_PAD_CTL_GRP_ADDDS":start=0x20e05ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_ADDD2276={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRM2277={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x20e05b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2278={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE={\
      gui_name="SW_PAD_CTL_GRP_DDRPKE":start=0x20e05b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2279={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPK={\
      gui_name="SW_PAD_CTL_GRP_DDRPK":start=0x20e05b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2280={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS={\
      gui_name="SW_PAD_CTL_GRP_DDRHYS":start=0x20e05bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRH2281={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE":start=0x20e05c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2282={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B0DS={\
      gui_name="SW_PAD_CTL_GRP_B0DS":start=0x20e05c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_CTLDS={\
      gui_name="SW_PAD_CTL_GRP_CTLDS":start=0x20e05c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_CTLD2283={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B1DS={\
      gui_name="SW_PAD_CTL_GRP_B1DS":start=0x20e05cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE":start=0x20e05d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2284={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B2DS={\
      gui_name="SW_PAD_CTL_GRP_B2DS":start=0x20e05d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B3DS={\
      gui_name="SW_PAD_CTL_GRP_B3DS":start=0x20e05d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ANALOG_USB_OTG_ID_S2285={\
      gui_name="ANALOG_USB_OTG_ID_SELECT_INPUT":start=0x20e05dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ANALOG_USB_OTG_ID_S2286={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ANALOG_USB_H1_ID_SE2287={\
      gui_name="ANALOG_USB_H1_ID_SELECT_INPUT":start=0x20e05e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ANALOG_USB_H1_ID_SE2288={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_DA_AMX_S2289={\
      gui_name="AUD4_INPUT_DA_AMX_SELECT_INPUT":start=0x20e05e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_DA_AMX_S2290={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_DB_AMX_S2291={\
      gui_name="AUD4_INPUT_DB_AMX_SELECT_INPUT":start=0x20e05e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_DB_AMX_S2292={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_RXCLK_AM2293={\
      gui_name="AUD4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e05ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_RXCLK_AM2294={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_RXFS_AMX2295={\
      gui_name="AUD4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e05f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_RXFS_AMX2296={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_TXCLK_AM2297={\
      gui_name="AUD4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e05f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_TXCLK_AM2298={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD4_INPUT_TXFS_AMX2299={\
      gui_name="AUD4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e05f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD4_INPUT_TXFS_AMX2300={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_DA_AMX_S2301={\
      gui_name="AUD5_INPUT_DA_AMX_SELECT_INPUT":start=0x20e05fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_DA_AMX_S2302={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_DB_AMX_S2303={\
      gui_name="AUD5_INPUT_DB_AMX_SELECT_INPUT":start=0x20e0600:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_DB_AMX_S2304={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_RXCLK_AM2305={\
      gui_name="AUD5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e0604:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_RXCLK_AM2306={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_RXFS_AMX2307={\
      gui_name="AUD5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e0608:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_RXFS_AMX2308={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_TXCLK_AM2309={\
      gui_name="AUD5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e060c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_TXCLK_AM2310={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD5_INPUT_TXFS_AMX2311={\
      gui_name="AUD5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e0610:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD5_INPUT_TXFS_AMX2312={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_DA_AMX_S2313={\
      gui_name="AUD6_INPUT_DA_AMX_SELECT_INPUT":start=0x20e0614:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_DA_AMX_S2314={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_DB_AMX_S2315={\
      gui_name="AUD6_INPUT_DB_AMX_SELECT_INPUT":start=0x20e0618:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_DB_AMX_S2316={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_RXCLK_AM2317={\
      gui_name="AUD6_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e061c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_RXCLK_AM2318={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_RXFS_AMX2319={\
      gui_name="AUD6_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e0620:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_RXFS_AMX2320={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_TXCLK_AM2321={\
      gui_name="AUD6_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e0624:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_TXCLK_AM2322={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUD6_INPUT_TXFS_AMX2323={\
      gui_name="AUD6_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e0628:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUD6_INPUT_TXFS_AMX2324={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_PMIC_READY_SELE2325={\
      gui_name="CCM_PMIC_READY_SELECT_INPUT":start=0x20e062c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_PMIC_READY_SELE2326={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA00_SELE2327={\
      gui_name="CSI_CSI_DATA00_SELECT_INPUT":start=0x20e0630:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA00_SELE2328={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA01_SELE2329={\
      gui_name="CSI_CSI_DATA01_SELECT_INPUT":start=0x20e0634:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA01_SELE2330={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA02_SELE2331={\
      gui_name="CSI_CSI_DATA02_SELECT_INPUT":start=0x20e0638:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA02_SELE2332={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA03_SELE2333={\
      gui_name="CSI_CSI_DATA03_SELECT_INPUT":start=0x20e063c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA03_SELE2334={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA04_SELE2335={\
      gui_name="CSI_CSI_DATA04_SELECT_INPUT":start=0x20e0640:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA04_SELE2336={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA05_SELE2337={\
      gui_name="CSI_CSI_DATA05_SELECT_INPUT":start=0x20e0644:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA05_SELE2338={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA06_SELE2339={\
      gui_name="CSI_CSI_DATA06_SELECT_INPUT":start=0x20e0648:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA06_SELE2340={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA07_SELE2341={\
      gui_name="CSI_CSI_DATA07_SELECT_INPUT":start=0x20e064c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA07_SELE2342={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA08_SELE2343={\
      gui_name="CSI_CSI_DATA08_SELECT_INPUT":start=0x20e0650:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA08_SELE2344={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA09_SELE2345={\
      gui_name="CSI_CSI_DATA09_SELECT_INPUT":start=0x20e0654:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA09_SELE2346={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA10_SELE2347={\
      gui_name="CSI_CSI_DATA10_SELECT_INPUT":start=0x20e0658:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA10_SELE2348={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA11_SELE2349={\
      gui_name="CSI_CSI_DATA11_SELECT_INPUT":start=0x20e065c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA11_SELE2350={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA12_SELE2351={\
      gui_name="CSI_CSI_DATA12_SELECT_INPUT":start=0x20e0660:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA12_SELE2352={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA13_SELE2353={\
      gui_name="CSI_CSI_DATA13_SELECT_INPUT":start=0x20e0664:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA13_SELE2354={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA14_SELE2355={\
      gui_name="CSI_CSI_DATA14_SELECT_INPUT":start=0x20e0668:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA14_SELE2356={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_DATA15_SELE2357={\
      gui_name="CSI_CSI_DATA15_SELECT_INPUT":start=0x20e066c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_DATA15_SELE2358={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_HSYNC_SELEC2359={\
      gui_name="CSI_CSI_HSYNC_SELECT_INPUT":start=0x20e0670:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_HSYNC_SELEC2360={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_PIXCLK_SELE2361={\
      gui_name="CSI_CSI_PIXCLK_SELECT_INPUT":start=0x20e0674:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_PIXCLK_SELE2362={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CSI_CSI_VSYNC_SELEC2363={\
      gui_name="CSI_CSI_VSYNC_SELECT_INPUT":start=0x20e0678:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CSI_CSI_VSYNC_SELEC2364={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_CSPI_CLK_IN_2365={\
      gui_name="ECSPI1_CSPI_CLK_IN_SELECT_INPUT":start=0x20e067c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_CSPI_CLK_IN_2366={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_DATAREADY_B_2367={\
      gui_name="ECSPI1_DATAREADY_B_SELECT_INPUT":start=0x20e0680:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_DATAREADY_B_2368={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_MISO_SELECT_2369={\
      gui_name="ECSPI1_MISO_SELECT_INPUT":start=0x20e0684:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_MISO_SELECT_2370={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_MOSI_SELECT_2371={\
      gui_name="ECSPI1_MOSI_SELECT_INPUT":start=0x20e0688:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_MOSI_SELECT_2372={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS0_SELECT_INPUT={\
      gui_name="ECSPI1_SS0_SELECT_INPUT":start=0x20e068c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS0_SELECT_I2373={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS1_SELECT_INPUT={\
      gui_name="ECSPI1_SS1_SELECT_INPUT":start=0x20e0690:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS1_SELECT_I2374={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS2_SELECT_INPUT={\
      gui_name="ECSPI1_SS2_SELECT_INPUT":start=0x20e0694:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS2_SELECT_I2375={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_SS3_SELECT_INPUT={\
      gui_name="ECSPI1_SS3_SELECT_INPUT":start=0x20e0698:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_SS3_SELECT_I2376={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_CSPI_CLK_IN_2377={\
      gui_name="ECSPI2_CSPI_CLK_IN_SELECT_INPUT":start=0x20e069c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_CSPI_CLK_IN_2378={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_MISO_SELECT_2379={\
      gui_name="ECSPI2_MISO_SELECT_INPUT":start=0x20e06a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_MISO_SELECT_2380={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_MOSI_SELECT_2381={\
      gui_name="ECSPI2_MOSI_SELECT_INPUT":start=0x20e06a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_MOSI_SELECT_2382={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_SS0_SELECT_INPUT={\
      gui_name="ECSPI2_SS0_SELECT_INPUT":start=0x20e06a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_SS0_SELECT_I2383={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_SS1_SELECT_INPUT={\
      gui_name="ECSPI2_SS1_SELECT_INPUT":start=0x20e06ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_SS1_SELECT_I2384={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_CSPI_CLK_IN_2385={\
      gui_name="ECSPI3_CSPI_CLK_IN_SELECT_INPUT":start=0x20e06b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_CSPI_CLK_IN_2386={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_DATAREADY_B_2387={\
      gui_name="ECSPI3_DATAREADY_B_SELECT_INPUT":start=0x20e06b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_DATAREADY_B_2388={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_MISO_SELECT_2389={\
      gui_name="ECSPI3_MISO_SELECT_INPUT":start=0x20e06b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_MISO_SELECT_2390={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_MOSI_SELECT_2391={\
      gui_name="ECSPI3_MOSI_SELECT_INPUT":start=0x20e06bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_MOSI_SELECT_2392={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_SS0_SELECT_INPUT={\
      gui_name="ECSPI3_SS0_SELECT_INPUT":start=0x20e06c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_SS0_SELECT_I2393={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_SS1_SELECT_INPUT={\
      gui_name="ECSPI3_SS1_SELECT_INPUT":start=0x20e06c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_SS1_SELECT_I2394={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_SS2_SELECT_INPUT={\
      gui_name="ECSPI3_SS2_SELECT_INPUT":start=0x20e06c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_SS2_SELECT_I2395={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI3_SS3_SELECT_INPUT={\
      gui_name="ECSPI3_SS3_SELECT_INPUT":start=0x20e06cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI3_SS3_SELECT_I2396={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_CSPI_CLK_IN_2397={\
      gui_name="ECSPI4_CSPI_CLK_IN_SELECT_INPUT":start=0x20e06d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_CSPI_CLK_IN_2398={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_MISO_SELECT_2399={\
      gui_name="ECSPI4_MISO_SELECT_INPUT":start=0x20e06d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_MISO_SELECT_2400={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_MOSI_SELECT_2401={\
      gui_name="ECSPI4_MOSI_SELECT_INPUT":start=0x20e06d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_MOSI_SELECT_2402={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_SS0_SELECT_INPUT={\
      gui_name="ECSPI4_SS0_SELECT_INPUT":start=0x20e06dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_SS0_SELECT_I2403={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_SS1_SELECT_INPUT={\
      gui_name="ECSPI4_SS1_SELECT_INPUT":start=0x20e06e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_SS1_SELECT_I2404={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_SS2_SELECT_INPUT={\
      gui_name="ECSPI4_SS2_SELECT_INPUT":start=0x20e06e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_SS2_SELECT_I2405={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_EPDC_EPDC_PWR_IRQ_S2406={\
      gui_name="EPDC_EPDC_PWR_IRQ_SELECT_INPUT":start=0x20e06e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_EPDC_EPDC_PWR_IRQ_S2407={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_EPDC_EPDC_PWR_STAT_2408={\
      gui_name="EPDC_EPDC_PWR_STAT_SELECT_INPUT":start=0x20e06ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_EPDC_EPDC_PWR_STAT_2409={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_COL_SELECT_2410={\
      gui_name="FEC_FEC_COL_SELECT_INPUT":start=0x20e06f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_COL_SELECT_2411={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_MDI_SELECT_2412={\
      gui_name="FEC_FEC_MDI_SELECT_INPUT":start=0x20e06f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_MDI_SELECT_2413={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_RX_DATA0_SE2414={\
      gui_name="FEC_FEC_RX_DATA0_SELECT_INPUT":start=0x20e06f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_RX_DATA0_SE2415={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_RX_DATA1_SE2416={\
      gui_name="FEC_FEC_RX_DATA1_SELECT_INPUT":start=0x20e06fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_RX_DATA1_SE2417={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_RX_CLK_SELE2418={\
      gui_name="FEC_FEC_RX_CLK_SELECT_INPUT":start=0x20e0700:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_RX_CLK_SELE2419={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_RX_DV_SELEC2420={\
      gui_name="FEC_FEC_RX_DV_SELECT_INPUT":start=0x20e0704:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_RX_DV_SELEC2421={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_RX_ER_SELEC2422={\
      gui_name="FEC_FEC_RX_ER_SELECT_INPUT":start=0x20e0708:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_RX_ER_SELEC2423={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_FEC_FEC_TX_CLK_SELE2424={\
      gui_name="FEC_FEC_TX_CLK_SELECT_INPUT":start=0x20e070c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_FEC_FEC_TX_CLK_SELE2425={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPT_CAPIN1_SELECT_INPUT={\
      gui_name="GPT_CAPIN1_SELECT_INPUT":start=0x20e0710:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPT_CAPIN1_SELECT_I2426={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPT_CAPIN2_SELECT_INPUT={\
      gui_name="GPT_CAPIN2_SELECT_INPUT":start=0x20e0714:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPT_CAPIN2_SELECT_I2427={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPT_CLKIN_SELECT_INPUT={\
      gui_name="GPT_CLKIN_SELECT_INPUT":start=0x20e0718:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPT_CLKIN_SELECT_IN2428={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_SCL_IN_SELECT_2429={\
      gui_name="I2C1_SCL_IN_SELECT_INPUT":start=0x20e071c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_SCL_IN_SELECT_2430={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_SDA_IN_SELECT_2431={\
      gui_name="I2C1_SDA_IN_SELECT_INPUT":start=0x20e0720:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_SDA_IN_SELECT_2432={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_SCL_IN_SELECT_2433={\
      gui_name="I2C2_SCL_IN_SELECT_INPUT":start=0x20e0724:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_SCL_IN_SELECT_2434={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_SDA_IN_SELECT_2435={\
      gui_name="I2C2_SDA_IN_SELECT_INPUT":start=0x20e0728:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_SDA_IN_SELECT_2436={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_SCL_IN_SELECT_2437={\
      gui_name="I2C3_SCL_IN_SELECT_INPUT":start=0x20e072c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_SCL_IN_SELECT_2438={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_SDA_IN_SELECT_2439={\
      gui_name="I2C3_SDA_IN_SELECT_INPUT":start=0x20e0730:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_SDA_IN_SELECT_2440={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL0_SELECT_INPUT={\
      gui_name="KEY_COL0_SELECT_INPUT":start=0x20e0734:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL0_SELECT_INP2441={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL1_SELECT_INPUT={\
      gui_name="KEY_COL1_SELECT_INPUT":start=0x20e0738:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL1_SELECT_INP2442={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL2_SELECT_INPUT={\
      gui_name="KEY_COL2_SELECT_INPUT":start=0x20e073c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL2_SELECT_INP2443={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL3_SELECT_INPUT={\
      gui_name="KEY_COL3_SELECT_INPUT":start=0x20e0740:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL3_SELECT_INP2444={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL4_SELECT_INPUT={\
      gui_name="KEY_COL4_SELECT_INPUT":start=0x20e0744:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL4_SELECT_INP2445={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL5_SELECT_INPUT={\
      gui_name="KEY_COL5_SELECT_INPUT":start=0x20e0748:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL5_SELECT_INP2446={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL6_SELECT_INPUT={\
      gui_name="KEY_COL6_SELECT_INPUT":start=0x20e074c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL6_SELECT_INP2447={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_COL7_SELECT_INPUT={\
      gui_name="KEY_COL7_SELECT_INPUT":start=0x20e0750:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_COL7_SELECT_INP2448={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW0_SELECT_INPUT={\
      gui_name="KEY_ROW0_SELECT_INPUT":start=0x20e0754:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW0_SELECT_INP2449={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW1_SELECT_INPUT={\
      gui_name="KEY_ROW1_SELECT_INPUT":start=0x20e0758:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW1_SELECT_INP2450={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW2_SELECT_INPUT={\
      gui_name="KEY_ROW2_SELECT_INPUT":start=0x20e075c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW2_SELECT_INP2451={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW3_SELECT_INPUT={\
      gui_name="KEY_ROW3_SELECT_INPUT":start=0x20e0760:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW3_SELECT_INP2452={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW4_SELECT_INPUT={\
      gui_name="KEY_ROW4_SELECT_INPUT":start=0x20e0764:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW4_SELECT_INP2453={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW5_SELECT_INPUT={\
      gui_name="KEY_ROW5_SELECT_INPUT":start=0x20e0768:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW5_SELECT_INP2454={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW6_SELECT_INPUT={\
      gui_name="KEY_ROW6_SELECT_INPUT":start=0x20e076c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW6_SELECT_INP2455={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KEY_ROW7_SELECT_INPUT={\
      gui_name="KEY_ROW7_SELECT_INPUT":start=0x20e0770:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KEY_ROW7_SELECT_INP2456={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_BUSY_SELECT_INPUT={\
      gui_name="LCD_BUSY_SELECT_INPUT":start=0x20e0774:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_BUSY_SELECT_INP2457={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA00_SELECT_INPUT={\
      gui_name="LCD_DATA00_SELECT_INPUT":start=0x20e0778:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA00_SELECT_I2458={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA01_SELECT_INPUT={\
      gui_name="LCD_DATA01_SELECT_INPUT":start=0x20e077c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA01_SELECT_I2459={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA02_SELECT_INPUT={\
      gui_name="LCD_DATA02_SELECT_INPUT":start=0x20e0780:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA02_SELECT_I2460={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA03_SELECT_INPUT={\
      gui_name="LCD_DATA03_SELECT_INPUT":start=0x20e0784:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA03_SELECT_I2461={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA04_SELECT_INPUT={\
      gui_name="LCD_DATA04_SELECT_INPUT":start=0x20e0788:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA04_SELECT_I2462={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA05_SELECT_INPUT={\
      gui_name="LCD_DATA05_SELECT_INPUT":start=0x20e078c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA05_SELECT_I2463={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA06_SELECT_INPUT={\
      gui_name="LCD_DATA06_SELECT_INPUT":start=0x20e0790:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA06_SELECT_I2464={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA07_SELECT_INPUT={\
      gui_name="LCD_DATA07_SELECT_INPUT":start=0x20e0794:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA07_SELECT_I2465={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA08_SELECT_INPUT={\
      gui_name="LCD_DATA08_SELECT_INPUT":start=0x20e0798:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA08_SELECT_I2466={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA09_SELECT_INPUT={\
      gui_name="LCD_DATA09_SELECT_INPUT":start=0x20e079c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA09_SELECT_I2467={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA10_SELECT_INPUT={\
      gui_name="LCD_DATA10_SELECT_INPUT":start=0x20e07a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA10_SELECT_I2468={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA11_SELECT_INPUT={\
      gui_name="LCD_DATA11_SELECT_INPUT":start=0x20e07a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA11_SELECT_I2469={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA12_SELECT_INPUT={\
      gui_name="LCD_DATA12_SELECT_INPUT":start=0x20e07a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA12_SELECT_I2470={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA13_SELECT_INPUT={\
      gui_name="LCD_DATA13_SELECT_INPUT":start=0x20e07ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA13_SELECT_I2471={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA14_SELECT_INPUT={\
      gui_name="LCD_DATA14_SELECT_INPUT":start=0x20e07b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA14_SELECT_I2472={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA15_SELECT_INPUT={\
      gui_name="LCD_DATA15_SELECT_INPUT":start=0x20e07b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA15_SELECT_I2473={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA16_SELECT_INPUT={\
      gui_name="LCD_DATA16_SELECT_INPUT":start=0x20e07b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA16_SELECT_I2474={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA17_SELECT_INPUT={\
      gui_name="LCD_DATA17_SELECT_INPUT":start=0x20e07bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA17_SELECT_I2475={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA18_SELECT_INPUT={\
      gui_name="LCD_DATA18_SELECT_INPUT":start=0x20e07c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA18_SELECT_I2476={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA19_SELECT_INPUT={\
      gui_name="LCD_DATA19_SELECT_INPUT":start=0x20e07c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA19_SELECT_I2477={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA20_SELECT_INPUT={\
      gui_name="LCD_DATA20_SELECT_INPUT":start=0x20e07c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA20_SELECT_I2478={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA21_SELECT_INPUT={\
      gui_name="LCD_DATA21_SELECT_INPUT":start=0x20e07cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA21_SELECT_I2479={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA22_SELECT_INPUT={\
      gui_name="LCD_DATA22_SELECT_INPUT":start=0x20e07d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA22_SELECT_I2480={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCD_DATA23_SELECT_INPUT={\
      gui_name="LCD_DATA23_SELECT_INPUT":start=0x20e07d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCD_DATA23_SELECT_I2481={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MSHC_DI_DATA0_SELEC2482={\
      gui_name="MSHC_DI_DATA0_SELECT_INPUT":start=0x20e07d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MSHC_DI_DATA0_SELEC2483={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MSHC_DI_DATA1_SELEC2484={\
      gui_name="MSHC_DI_DATA1_SELECT_INPUT":start=0x20e07dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MSHC_DI_DATA1_SELEC2485={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MSHC_DI_DATA2_SELEC2486={\
      gui_name="MSHC_DI_DATA2_SELECT_INPUT":start=0x20e07e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MSHC_DI_DATA2_SELEC2487={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MSHC_DI_DATA3_SELEC2488={\
      gui_name="MSHC_DI_DATA3_SELECT_INPUT":start=0x20e07e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MSHC_DI_DATA3_SELEC2489={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MSHC_DI_SCKI_SELECT2490={\
      gui_name="MSHC_DI_SCKI_SELECT_INPUT":start=0x20e07e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MSHC_DI_SCKI_SELECT2491={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_SPDIF_IN1_SEL2492={\
      gui_name="SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x20e07f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_SPDIF_IN1_SEL2493={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_TX_CLK2_SELEC2494={\
      gui_name="SPDIF_TX_CLK2_SELECT_INPUT":start=0x20e07f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_TX_CLK2_SELEC2495={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_UART_RTS_B_SE2496={\
      gui_name="UART1_UART_RTS_B_SELECT_INPUT":start=0x20e07f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_UART_RTS_B_SE2497={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_UART_RX_DATA_2498={\
      gui_name="UART1_UART_RX_DATA_SELECT_INPUT":start=0x20e07fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_UART_RX_DATA_2499={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_UART_RTS_B_SE2500={\
      gui_name="UART2_UART_RTS_B_SELECT_INPUT":start=0x20e0800:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_UART_RTS_B_SE2501={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_UART_RX_DATA_2502={\
      gui_name="UART2_UART_RX_DATA_SELECT_INPUT":start=0x20e0804:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_UART_RX_DATA_2503={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_UART_RTS_B_SE2504={\
      gui_name="UART3_UART_RTS_B_SELECT_INPUT":start=0x20e0808:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_UART_RTS_B_SE2505={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_UART_RX_DATA_2506={\
      gui_name="UART3_UART_RX_DATA_SELECT_INPUT":start=0x20e080c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_UART_RX_DATA_2507={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_UART_RTS_B_SE2508={\
      gui_name="UART4_UART_RTS_B_SELECT_INPUT":start=0x20e0810:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_UART_RTS_B_SE2509={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_UART_RX_DATA_2510={\
      gui_name="UART4_UART_RX_DATA_SELECT_INPUT":start=0x20e0814:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_UART_RX_DATA_2511={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_UART_RTS_B_SE2512={\
      gui_name="UART5_UART_RTS_B_SELECT_INPUT":start=0x20e0818:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_UART_RTS_B_SE2513={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_UART_RX_DATA_2514={\
      gui_name="UART5_UART_RX_DATA_SELECT_INPUT":start=0x20e081c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_UART_RX_DATA_2515={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_OTG2_OC_SELECT_2516={\
      gui_name="USB_OTG2_OC_SELECT_INPUT":start=0x20e0820:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_OTG2_OC_SELECT_2517={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_OTG1_OC_SELECT_2518={\
      gui_name="USB_OTG1_OC_SELECT_INPUT":start=0x20e0824:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_OTG1_OC_SELECT_2519={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_CARD_DET_SEL2520={\
      gui_name="USDHC1_CARD_DET_SELECT_INPUT":start=0x20e0828:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_CARD_DET_SEL2521={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_WP_ON_SELECT2522={\
      gui_name="USDHC1_WP_ON_SELECT_INPUT":start=0x20e082c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_WP_ON_SELECT2523={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC2_CARD_DET_SEL2524={\
      gui_name="USDHC2_CARD_DET_SELECT_INPUT":start=0x20e0830:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC2_CARD_DET_SEL2525={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC2_WP_ON_SELECT2526={\
      gui_name="USDHC2_WP_ON_SELECT_INPUT":start=0x20e0834:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC2_WP_ON_SELECT2527={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_CARD_DET_SEL2528={\
      gui_name="USDHC3_CARD_DET_SELECT_INPUT":start=0x20e0838:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_CARD_DET_SEL2529={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_DATA4_IN_SEL2530={\
      gui_name="USDHC3_DATA4_IN_SELECT_INPUT":start=0x20e083c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_DATA4_IN_SEL2531={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_DATA5_IN_SEL2532={\
      gui_name="USDHC3_DATA5_IN_SELECT_INPUT":start=0x20e0840:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_DATA5_IN_SEL2533={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_DATA6_IN_SEL2534={\
      gui_name="USDHC3_DATA6_IN_SELECT_INPUT":start=0x20e0844:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_DATA6_IN_SEL2535={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_DATA7_IN_SEL2536={\
      gui_name="USDHC3_DATA7_IN_SELECT_INPUT":start=0x20e0848:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_DATA7_IN_SEL2537={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_WP_ON_SELECT2538={\
      gui_name="USDHC3_WP_ON_SELECT_INPUT":start=0x20e084c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_WP_ON_SELECT2539={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_CARD_CLK_IN_2540={\
      gui_name="USDHC4_CARD_CLK_IN_SELECT_INPUT":start=0x20e0850:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_CARD_CLK_IN_2541={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_CARD_DET_SEL2542={\
      gui_name="USDHC4_CARD_DET_SELECT_INPUT":start=0x20e0854:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_CARD_DET_SEL2543={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_CMD_IN_SELEC2544={\
      gui_name="USDHC4_CMD_IN_SELECT_INPUT":start=0x20e0858:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_CMD_IN_SELEC2545={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA0_IN_SEL2546={\
      gui_name="USDHC4_DATA0_IN_SELECT_INPUT":start=0x20e085c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA0_IN_SEL2547={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA1_IN_SEL2548={\
      gui_name="USDHC4_DATA1_IN_SELECT_INPUT":start=0x20e0860:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA1_IN_SEL2549={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA2_IN_SEL2550={\
      gui_name="USDHC4_DATA2_IN_SELECT_INPUT":start=0x20e0864:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA2_IN_SEL2551={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA3_IN_SEL2552={\
      gui_name="USDHC4_DATA3_IN_SELECT_INPUT":start=0x20e0868:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA3_IN_SEL2553={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA4_IN_SEL2554={\
      gui_name="USDHC4_DATA4_IN_SELECT_INPUT":start=0x20e086c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA4_IN_SEL2555={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA5_IN_SEL2556={\
      gui_name="USDHC4_DATA5_IN_SELECT_INPUT":start=0x20e0870:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA5_IN_SEL2557={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA6_IN_SEL2558={\
      gui_name="USDHC4_DATA6_IN_SELECT_INPUT":start=0x20e0874:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA6_IN_SEL2559={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_DATA7_IN_SEL2560={\
      gui_name="USDHC4_DATA7_IN_SELECT_INPUT":start=0x20e0878:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_DATA7_IN_SEL2561={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_WP_ON_SELECT2562={\
      gui_name="USDHC4_WP_ON_SELECT_INPUT":start=0x20e087c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_WP_ON_SELECT2563={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_EIM_DTACK_B_SELECT_2564={\
      gui_name="EIM_DTACK_B_SELECT_INPUT":start=0x20e0880:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_EIM_DTACK_B_SELECT_2565={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_EIM_WAIT_B_SELECT_INPUT={\
      gui_name="EIM_WAIT_B_SELECT_INPUT":start=0x20e0884:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_EIM_WAIT_B_SELECT_I2566={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }\
  :Register_window.IOMUXC={\
    line="$+":\
    line="=G_IOMUXC_GPR0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL1":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL2":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL3":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL4":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL5":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL6":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL7":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR1":\
    line="B_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL":\
    line="B_IOMUXC_GPR1_USB_EXP_MODE":\
    line="B_IOMUXC_GPR1_ADD_DS":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL_FROM1":\
    line="B_IOMUXC_GPR1_EXC_MON":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR2":\
    line="B_IOMUXC_GPR2_EPDC_MEM_EN_POWER2":\
    line="B_IOMUXC_GPR2_EPDC_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_EPDC_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_EPDC_MEM_LIGHTSLE3":\
    line="B_IOMUXC_GPR2_SPDC_MEM_EN_POWER4":\
    line="B_IOMUXC_GPR2_SPDC_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_SPDC_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_SPDC_MEM_LIGHTSLE5":\
    line="B_IOMUXC_GPR2_PXP_MEM_EN_POWERS6":\
    line="B_IOMUXC_GPR2_PXP_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_PXP_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_PXP_MEM_LIGHTSLEEP":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_EN_POWE7":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_DEEPSLE8":\
    line="B_IOMUXC_GPR2_LCDIF_MEM_LIGHTSL9":\
    line="B_IOMUXC_GPR2_DCP_MEM_EN_POWER10":\
    line="B_IOMUXC_GPR2_DCP_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_DCP_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_DCP_MEM_LIGHTSLEEP":\
    line="B_IOMUXC_GPR2_L2_MEM_EN_POWERS11":\
    line="B_IOMUXC_GPR2_L2_MEM_SHUTDOWN":\
    line="B_IOMUXC_GPR2_L2_MEM_DEEPSLEEP":\
    line="B_IOMUXC_GPR2_L2_MEM_LIGHTSLEEP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR3":\
    line="B_IOMUXC_GPR3_OCRAM_L2_CTL":\
    line="B_IOMUXC_GPR3_OCRAM_L2_STATUS":\
    line="B_IOMUXC_GPR3_TZASC1_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_CORE_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_OCRAM_STATUS":\
    line="B_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_GPR3_USDHCX_RD_CACHE_12":\
    line="B_IOMUXC_GPR3_USDHCX_WR_CACHE_13":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR4":\
    line="B_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_GPR4_RNGB_STOP_ACK":\
    line="B_IOMUXC_GPR4_SDMA_STOP_ACK":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR5":\
    line="B_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR6":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR7":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR8":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR9":\
    line="B_IOMUXC_GPR9_TZASC1_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR10":\
    line="B_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_OCRAM_L2_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_L2_TZ_ADDR":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_ADDR":\
    line="B_IOMUXC_GPR10_LOCK_DBG_EN":\
    line="B_IOMUXC_GPR10_LOCK_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_L2_T14":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_L2_T15":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_A16":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR11":\
    line="B_IOMUXC_GPR11_OCRAM_L2_EN":\
    line="B_IOMUXC_GPR11_LOCK_OCRAM_L2_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR12":\
    line="B_IOMUXC_GPR12_GPU_AWQOS0":\
    line="B_IOMUXC_GPR12_GPU_ARQOS0":\
    line="B_IOMUXC_GPR12_GPU_AWQOS1":\
    line="B_IOMUXC_GPR12_GPU_ARQOS1":\
    line="B_IOMUXC_GPR12_GPU_AWQOS2":\
    line="B_IOMUXC_GPR12_GPU_ARQOS2":\
    line="B_IOMUXC_GPR12_ARMP_APB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_ATB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_AHB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_IPG_CLK_EN":\
    line="B_IOMUXC_GPR12_DCP_KEY_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR13":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_17":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_18":\
    line="B_IOMUXC_GPR13_SDMA_STOP_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_MCLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_MC20":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX22":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX24":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_RXFS":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_RX26":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX27":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX28":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX30":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_AUD_TXFS":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX31":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_AUD_TX32":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI134":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI135":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI137":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI140":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI143":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI245":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI246":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI247":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI248":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI249":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI250":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI251":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI252":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ECSPI254":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI255":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ECSPI256":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B57":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B58":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B59":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_B60":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B61":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_B62":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D63":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D64":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D65":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D66":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D67":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D68":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D69":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D70":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D71":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D72":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D73":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D74":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D75":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D76":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D77":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D78":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D79":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D80":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D81":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D82":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D83":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D84":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D85":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D86":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D87":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D88":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D89":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D90":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D91":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D92":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D93":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D94":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D95":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D96":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D97":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_D98":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_D99":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_100":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_101":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_102":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_103":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_105":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_106":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_107":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_108":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_109":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_110":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_111":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_112":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_113":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_114":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_115":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_116":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_117":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_118":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_119":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_120":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_121":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_122":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_123":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_124":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_125":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_126":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_127":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_128":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_129":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_130":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_132":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_135":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_137":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_138":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_141":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_143":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_144":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_145":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_146":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_147":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_148":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_149":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_150":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_151":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_152":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_153":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_154":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_155":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_156":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_157":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_159":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_160":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_162":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_163":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_165":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_166":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_167":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_168":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_169":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_170":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_171":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_172":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EPDC_174":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_175":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EPDC_176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_C177":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_C178":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_C179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M180":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_MDIO":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M182":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_M183":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R184":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R185":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R186":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R187":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R188":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R189":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R190":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R191":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R192":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_R193":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R194":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_R195":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T196":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T197":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T198":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T199":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T200":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T202":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T203":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T204":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_FEC_T205":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T206":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_FEC_T207":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_USB_H208":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_USB_H209":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_USB_H210":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_USB_H211":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_USB_H212":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_USB_H213":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SCL":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_214":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_215":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C1_SDA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_216":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C1_217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SCL":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_218":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_219":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_I2C2_SDA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_220":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_I2C2_221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C222":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C223":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C224":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C225":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C226":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C227":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C228":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C230":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C231":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C232":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C234":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C235":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C236":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C237":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R238":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R240":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R241":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R242":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R243":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R244":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R245":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R246":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R247":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R248":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R249":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R250":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R251":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R252":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R253":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_C254":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_C255":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D256":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D257":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D258":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D259":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D260":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D262":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D263":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D264":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D265":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D266":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D267":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D268":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D269":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D270":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D271":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D272":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D273":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D274":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D275":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D276":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D277":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D278":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D280":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D281":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D282":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D283":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D284":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D285":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D286":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D287":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D288":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D289":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D290":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D292":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D293":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D294":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D295":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D296":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D297":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D298":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D299":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D300":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D301":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D302":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D304":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D305":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D306":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D307":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D308":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D310":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D311":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D312":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D313":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D314":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D316":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D317":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D318":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D319":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D320":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D322":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D323":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D324":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_D325":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D326":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_D327":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_E328":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_E329":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_E330":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_H331":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_H332":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_H333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_R334":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_R335":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_R336":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_LCD_V337":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_V338":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_LCD_V339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_PWM1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_PWM1_340":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_PWM1_341":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_REF_C342":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C343":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C344":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_REF_C345":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C346":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_REF_C347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C348":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C350":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D352":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D353":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D354":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D355":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D356":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D358":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D359":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D360":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D361":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D362":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D364":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D365":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D366":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D367":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D368":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D370":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D371":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D372":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_D373":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D374":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D375":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C376":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C378":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D380":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D381":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D383":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D384":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D385":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D386":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D387":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D388":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D389":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D390":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D392":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D393":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D394":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D395":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D396":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D397":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D398":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D399":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D400":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_D401":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D402":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D403":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_R404":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_R405":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_R406":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C407":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C408":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C409":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C410":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D411":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D412":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D414":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D415":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D416":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D417":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D418":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_D420":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D421":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D422":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_UART1423":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1424":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_UART1426":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1427":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_UART1428":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_WDOG_B":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_WDOG_429":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_WDOG_430":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_MCLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_M439":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R448":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_RXFS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_R466":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T484":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_AUD_TXFS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_AUD_T493":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_502":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_511":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_520":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_529":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_538":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_547":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_556":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_565":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_574":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_583":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_592":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_601":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_610":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_619":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_628":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_637":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_645":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_653":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_661":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_670":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_688":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_705":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_714":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_723":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_732":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_741":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_750":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_759":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_768":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_786":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_795":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_804":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_813":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_822":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_831":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI841":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI851":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI861":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI871":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI891":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI901":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ECSPI902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ECSPI911":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_921":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_931":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_941":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_951":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_961":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_971":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_981":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_991":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC_992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC_999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1001":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1011":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1021":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1031":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1041":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1051":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1061":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1071":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1081":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1091":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1101":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1111":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1121":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1151":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1171":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1181":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1191":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1211":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1231":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1241":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1251":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1261":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1271":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EPDC1302":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EPDC1311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1319":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1329":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1330":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_MDIO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1389":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1399":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_FEC_1410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_FEC_1419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_USB_1420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1428":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_USB_1429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_USB_1437":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SCL":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11446":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C1_SDA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C11455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SCL":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21464":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_I2C2_SDA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_I2C21473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1482":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1491":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1500":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1509":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1518":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG1519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1528":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1537":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1546":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1555":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1564":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1573":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1582":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1591":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1600":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1609":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1618":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1627":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1636":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1645":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1654":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1663":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1672":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1681":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1691":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1701":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1711":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1741":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1751":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1761":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1771":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1781":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1791":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1801":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1821":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1831":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1841":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1851":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1861":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1871":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1891":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1901":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1911":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1921":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1931":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1941":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1951":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_LCD_1952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_LCD_1961":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_PWM1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_SRE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_DSE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM11962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_ODE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PKE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_PUS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_HYS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_PWM1_LVE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_REF_1963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1972":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_REF_1973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_REF_1982":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1991":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_1999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2000":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2010":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2020":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2030":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2040":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2050":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2060":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2070":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_2071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2080":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2089":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2098":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2108":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2118":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2128":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2148":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2168":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2178":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_2179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2188":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2206":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2216":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2226":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2236":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_2237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2246":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_UART2247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2256":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_UART2257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_UART2266":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_WDOG_B":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_WDOG2275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_ADDDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_ADDD2276":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRM2277":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPK":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2280":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRH2281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2282":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B0DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_CTLDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_CTLD2283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B1DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2284":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B2DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B3DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ANALOG_USB_OTG_ID_S2285":\
    line="B_IOMUXC_ANALOG_USB_OTG_ID_S2286":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ANALOG_USB_H1_ID_SE2287":\
    line="B_IOMUXC_ANALOG_USB_H1_ID_SE2288":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_DA_AMX_S2289":\
    line="B_IOMUXC_AUD4_INPUT_DA_AMX_S2290":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_DB_AMX_S2291":\
    line="B_IOMUXC_AUD4_INPUT_DB_AMX_S2292":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_RXCLK_AM2293":\
    line="B_IOMUXC_AUD4_INPUT_RXCLK_AM2294":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_RXFS_AMX2295":\
    line="B_IOMUXC_AUD4_INPUT_RXFS_AMX2296":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_TXCLK_AM2297":\
    line="B_IOMUXC_AUD4_INPUT_TXCLK_AM2298":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD4_INPUT_TXFS_AMX2299":\
    line="B_IOMUXC_AUD4_INPUT_TXFS_AMX2300":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_DA_AMX_S2301":\
    line="B_IOMUXC_AUD5_INPUT_DA_AMX_S2302":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_DB_AMX_S2303":\
    line="B_IOMUXC_AUD5_INPUT_DB_AMX_S2304":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_RXCLK_AM2305":\
    line="B_IOMUXC_AUD5_INPUT_RXCLK_AM2306":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_RXFS_AMX2307":\
    line="B_IOMUXC_AUD5_INPUT_RXFS_AMX2308":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_TXCLK_AM2309":\
    line="B_IOMUXC_AUD5_INPUT_TXCLK_AM2310":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD5_INPUT_TXFS_AMX2311":\
    line="B_IOMUXC_AUD5_INPUT_TXFS_AMX2312":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_DA_AMX_S2313":\
    line="B_IOMUXC_AUD6_INPUT_DA_AMX_S2314":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_DB_AMX_S2315":\
    line="B_IOMUXC_AUD6_INPUT_DB_AMX_S2316":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_RXCLK_AM2317":\
    line="B_IOMUXC_AUD6_INPUT_RXCLK_AM2318":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_RXFS_AMX2319":\
    line="B_IOMUXC_AUD6_INPUT_RXFS_AMX2320":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_TXCLK_AM2321":\
    line="B_IOMUXC_AUD6_INPUT_TXCLK_AM2322":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUD6_INPUT_TXFS_AMX2323":\
    line="B_IOMUXC_AUD6_INPUT_TXFS_AMX2324":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_PMIC_READY_SELE2325":\
    line="B_IOMUXC_CCM_PMIC_READY_SELE2326":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA00_SELE2327":\
    line="B_IOMUXC_CSI_CSI_DATA00_SELE2328":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA01_SELE2329":\
    line="B_IOMUXC_CSI_CSI_DATA01_SELE2330":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA02_SELE2331":\
    line="B_IOMUXC_CSI_CSI_DATA02_SELE2332":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA03_SELE2333":\
    line="B_IOMUXC_CSI_CSI_DATA03_SELE2334":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA04_SELE2335":\
    line="B_IOMUXC_CSI_CSI_DATA04_SELE2336":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA05_SELE2337":\
    line="B_IOMUXC_CSI_CSI_DATA05_SELE2338":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA06_SELE2339":\
    line="B_IOMUXC_CSI_CSI_DATA06_SELE2340":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA07_SELE2341":\
    line="B_IOMUXC_CSI_CSI_DATA07_SELE2342":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA08_SELE2343":\
    line="B_IOMUXC_CSI_CSI_DATA08_SELE2344":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA09_SELE2345":\
    line="B_IOMUXC_CSI_CSI_DATA09_SELE2346":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA10_SELE2347":\
    line="B_IOMUXC_CSI_CSI_DATA10_SELE2348":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA11_SELE2349":\
    line="B_IOMUXC_CSI_CSI_DATA11_SELE2350":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA12_SELE2351":\
    line="B_IOMUXC_CSI_CSI_DATA12_SELE2352":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA13_SELE2353":\
    line="B_IOMUXC_CSI_CSI_DATA13_SELE2354":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA14_SELE2355":\
    line="B_IOMUXC_CSI_CSI_DATA14_SELE2356":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_DATA15_SELE2357":\
    line="B_IOMUXC_CSI_CSI_DATA15_SELE2358":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_HSYNC_SELEC2359":\
    line="B_IOMUXC_CSI_CSI_HSYNC_SELEC2360":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_PIXCLK_SELE2361":\
    line="B_IOMUXC_CSI_CSI_PIXCLK_SELE2362":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CSI_CSI_VSYNC_SELEC2363":\
    line="B_IOMUXC_CSI_CSI_VSYNC_SELEC2364":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_CSPI_CLK_IN_2365":\
    line="B_IOMUXC_ECSPI1_CSPI_CLK_IN_2366":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_DATAREADY_B_2367":\
    line="B_IOMUXC_ECSPI1_DATAREADY_B_2368":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_MISO_SELECT_2369":\
    line="B_IOMUXC_ECSPI1_MISO_SELECT_2370":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_MOSI_SELECT_2371":\
    line="B_IOMUXC_ECSPI1_MOSI_SELECT_2372":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS0_SELECT_I2373":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS1_SELECT_I2374":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS2_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS2_SELECT_I2375":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_SS3_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI1_SS3_SELECT_I2376":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_CSPI_CLK_IN_2377":\
    line="B_IOMUXC_ECSPI2_CSPI_CLK_IN_2378":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_MISO_SELECT_2379":\
    line="B_IOMUXC_ECSPI2_MISO_SELECT_2380":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_MOSI_SELECT_2381":\
    line="B_IOMUXC_ECSPI2_MOSI_SELECT_2382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI2_SS0_SELECT_I2383":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI2_SS1_SELECT_I2384":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_CSPI_CLK_IN_2385":\
    line="B_IOMUXC_ECSPI3_CSPI_CLK_IN_2386":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_DATAREADY_B_2387":\
    line="B_IOMUXC_ECSPI3_DATAREADY_B_2388":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_MISO_SELECT_2389":\
    line="B_IOMUXC_ECSPI3_MISO_SELECT_2390":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_MOSI_SELECT_2391":\
    line="B_IOMUXC_ECSPI3_MOSI_SELECT_2392":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI3_SS0_SELECT_I2393":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI3_SS1_SELECT_I2394":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_SS2_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI3_SS2_SELECT_I2395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI3_SS3_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI3_SS3_SELECT_I2396":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_CSPI_CLK_IN_2397":\
    line="B_IOMUXC_ECSPI4_CSPI_CLK_IN_2398":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_MISO_SELECT_2399":\
    line="B_IOMUXC_ECSPI4_MISO_SELECT_2400":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_MOSI_SELECT_2401":\
    line="B_IOMUXC_ECSPI4_MOSI_SELECT_2402":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_SS0_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI4_SS0_SELECT_I2403":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_SS1_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI4_SS1_SELECT_I2404":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_SS2_SELECT_INPUT":\
    line="B_IOMUXC_ECSPI4_SS2_SELECT_I2405":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EPDC_EPDC_PWR_IRQ_S2406":\
    line="B_IOMUXC_EPDC_EPDC_PWR_IRQ_S2407":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EPDC_EPDC_PWR_STAT_2408":\
    line="B_IOMUXC_EPDC_EPDC_PWR_STAT_2409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_COL_SELECT_2410":\
    line="B_IOMUXC_FEC_FEC_COL_SELECT_2411":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_MDI_SELECT_2412":\
    line="B_IOMUXC_FEC_FEC_MDI_SELECT_2413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_DATA0_SE2414":\
    line="B_IOMUXC_FEC_FEC_RX_DATA0_SE2415":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_DATA1_SE2416":\
    line="B_IOMUXC_FEC_FEC_RX_DATA1_SE2417":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_CLK_SELE2418":\
    line="B_IOMUXC_FEC_FEC_RX_CLK_SELE2419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_DV_SELEC2420":\
    line="B_IOMUXC_FEC_FEC_RX_DV_SELEC2421":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_RX_ER_SELEC2422":\
    line="B_IOMUXC_FEC_FEC_RX_ER_SELEC2423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_FEC_FEC_TX_CLK_SELE2424":\
    line="B_IOMUXC_FEC_FEC_TX_CLK_SELE2425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_CAPIN1_SELECT_INPUT":\
    line="B_IOMUXC_GPT_CAPIN1_SELECT_I2426":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_CAPIN2_SELECT_INPUT":\
    line="B_IOMUXC_GPT_CAPIN2_SELECT_I2427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPT_CLKIN_SELECT_INPUT":\
    line="B_IOMUXC_GPT_CLKIN_SELECT_IN2428":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_SCL_IN_SELECT_2429":\
    line="B_IOMUXC_I2C1_SCL_IN_SELECT_2430":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_SDA_IN_SELECT_2431":\
    line="B_IOMUXC_I2C1_SDA_IN_SELECT_2432":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_SCL_IN_SELECT_2433":\
    line="B_IOMUXC_I2C2_SCL_IN_SELECT_2434":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_SDA_IN_SELECT_2435":\
    line="B_IOMUXC_I2C2_SDA_IN_SELECT_2436":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_SCL_IN_SELECT_2437":\
    line="B_IOMUXC_I2C3_SCL_IN_SELECT_2438":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_SDA_IN_SELECT_2439":\
    line="B_IOMUXC_I2C3_SDA_IN_SELECT_2440":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL0_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL0_SELECT_INP2441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL1_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL1_SELECT_INP2442":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL2_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL2_SELECT_INP2443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL3_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL3_SELECT_INP2444":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL4_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL4_SELECT_INP2445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL5_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL5_SELECT_INP2446":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL6_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL6_SELECT_INP2447":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_COL7_SELECT_INPUT":\
    line="B_IOMUXC_KEY_COL7_SELECT_INP2448":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW0_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW0_SELECT_INP2449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW1_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW1_SELECT_INP2450":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW2_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW2_SELECT_INP2451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW3_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW3_SELECT_INP2452":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW4_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW4_SELECT_INP2453":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW5_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW5_SELECT_INP2454":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW6_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW6_SELECT_INP2455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KEY_ROW7_SELECT_INPUT":\
    line="B_IOMUXC_KEY_ROW7_SELECT_INP2456":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_BUSY_SELECT_INPUT":\
    line="B_IOMUXC_LCD_BUSY_SELECT_INP2457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA00_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA00_SELECT_I2458":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA01_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA01_SELECT_I2459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA02_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA02_SELECT_I2460":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA03_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA03_SELECT_I2461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA04_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA04_SELECT_I2462":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA05_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA05_SELECT_I2463":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA06_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA06_SELECT_I2464":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA07_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA07_SELECT_I2465":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA08_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA08_SELECT_I2466":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA09_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA09_SELECT_I2467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA10_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA10_SELECT_I2468":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA11_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA11_SELECT_I2469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA12_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA12_SELECT_I2470":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA13_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA13_SELECT_I2471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA14_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA14_SELECT_I2472":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA15_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA15_SELECT_I2473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA16_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA16_SELECT_I2474":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA17_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA17_SELECT_I2475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA18_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA18_SELECT_I2476":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA19_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA19_SELECT_I2477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA20_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA20_SELECT_I2478":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA21_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA21_SELECT_I2479":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA22_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA22_SELECT_I2480":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCD_DATA23_SELECT_INPUT":\
    line="B_IOMUXC_LCD_DATA23_SELECT_I2481":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MSHC_DI_DATA0_SELEC2482":\
    line="B_IOMUXC_MSHC_DI_DATA0_SELEC2483":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MSHC_DI_DATA1_SELEC2484":\
    line="B_IOMUXC_MSHC_DI_DATA1_SELEC2485":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MSHC_DI_DATA2_SELEC2486":\
    line="B_IOMUXC_MSHC_DI_DATA2_SELEC2487":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MSHC_DI_DATA3_SELEC2488":\
    line="B_IOMUXC_MSHC_DI_DATA3_SELEC2489":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MSHC_DI_SCKI_SELECT2490":\
    line="B_IOMUXC_MSHC_DI_SCKI_SELECT2491":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_SPDIF_IN1_SEL2492":\
    line="B_IOMUXC_SPDIF_SPDIF_IN1_SEL2493":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_TX_CLK2_SELEC2494":\
    line="B_IOMUXC_SPDIF_TX_CLK2_SELEC2495":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_UART_RTS_B_SE2496":\
    line="B_IOMUXC_UART1_UART_RTS_B_SE2497":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_UART_RX_DATA_2498":\
    line="B_IOMUXC_UART1_UART_RX_DATA_2499":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_UART_RTS_B_SE2500":\
    line="B_IOMUXC_UART2_UART_RTS_B_SE2501":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_UART_RX_DATA_2502":\
    line="B_IOMUXC_UART2_UART_RX_DATA_2503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_UART_RTS_B_SE2504":\
    line="B_IOMUXC_UART3_UART_RTS_B_SE2505":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_UART_RX_DATA_2506":\
    line="B_IOMUXC_UART3_UART_RX_DATA_2507":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_UART_RTS_B_SE2508":\
    line="B_IOMUXC_UART4_UART_RTS_B_SE2509":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_UART_RX_DATA_2510":\
    line="B_IOMUXC_UART4_UART_RX_DATA_2511":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_UART_RTS_B_SE2512":\
    line="B_IOMUXC_UART5_UART_RTS_B_SE2513":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_UART_RX_DATA_2514":\
    line="B_IOMUXC_UART5_UART_RX_DATA_2515":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_OTG2_OC_SELECT_2516":\
    line="B_IOMUXC_USB_OTG2_OC_SELECT_2517":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_OTG1_OC_SELECT_2518":\
    line="B_IOMUXC_USB_OTG1_OC_SELECT_2519":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_CARD_DET_SEL2520":\
    line="B_IOMUXC_USDHC1_CARD_DET_SEL2521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_WP_ON_SELECT2522":\
    line="B_IOMUXC_USDHC1_WP_ON_SELECT2523":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC2_CARD_DET_SEL2524":\
    line="B_IOMUXC_USDHC2_CARD_DET_SEL2525":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC2_WP_ON_SELECT2526":\
    line="B_IOMUXC_USDHC2_WP_ON_SELECT2527":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_CARD_DET_SEL2528":\
    line="B_IOMUXC_USDHC3_CARD_DET_SEL2529":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_DATA4_IN_SEL2530":\
    line="B_IOMUXC_USDHC3_DATA4_IN_SEL2531":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_DATA5_IN_SEL2532":\
    line="B_IOMUXC_USDHC3_DATA5_IN_SEL2533":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_DATA6_IN_SEL2534":\
    line="B_IOMUXC_USDHC3_DATA6_IN_SEL2535":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_DATA7_IN_SEL2536":\
    line="B_IOMUXC_USDHC3_DATA7_IN_SEL2537":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_WP_ON_SELECT2538":\
    line="B_IOMUXC_USDHC3_WP_ON_SELECT2539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_CARD_CLK_IN_2540":\
    line="B_IOMUXC_USDHC4_CARD_CLK_IN_2541":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_CARD_DET_SEL2542":\
    line="B_IOMUXC_USDHC4_CARD_DET_SEL2543":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_CMD_IN_SELEC2544":\
    line="B_IOMUXC_USDHC4_CMD_IN_SELEC2545":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA0_IN_SEL2546":\
    line="B_IOMUXC_USDHC4_DATA0_IN_SEL2547":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA1_IN_SEL2548":\
    line="B_IOMUXC_USDHC4_DATA1_IN_SEL2549":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA2_IN_SEL2550":\
    line="B_IOMUXC_USDHC4_DATA2_IN_SEL2551":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA3_IN_SEL2552":\
    line="B_IOMUXC_USDHC4_DATA3_IN_SEL2553":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA4_IN_SEL2554":\
    line="B_IOMUXC_USDHC4_DATA4_IN_SEL2555":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA5_IN_SEL2556":\
    line="B_IOMUXC_USDHC4_DATA5_IN_SEL2557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA6_IN_SEL2558":\
    line="B_IOMUXC_USDHC4_DATA6_IN_SEL2559":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_DATA7_IN_SEL2560":\
    line="B_IOMUXC_USDHC4_DATA7_IN_SEL2561":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_WP_ON_SELECT2562":\
    line="B_IOMUXC_USDHC4_WP_ON_SELECT2563":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EIM_DTACK_B_SELECT_2564":\
    line="B_IOMUXC_EIM_DTACK_B_SELECT_2565":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_EIM_WAIT_B_SELECT_INPUT":\
    line="B_IOMUXC_EIM_WAIT_B_SELECT_I2566":\
    line="$$":\
  }\
  :ARM_config={}\
}
