{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612719086434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612719086434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 21:01:26 2021 " "Processing started: Sun Feb 07 21:01:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612719086434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612719086434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject --generate_symbol=C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/code_interpreter.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject --generate_symbol=C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/code_interpreter.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612719086435 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg code_interpreter.v(2) " "Verilog HDL Port Declaration error at code_interpreter.v(2): input port(s) cannot be declared with type \"reg\"" {  } { { "code_interpreter.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/code_interpreter.v" 2 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612719089530 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "code_interpreter code_interpreter.v(1) " "Ignored design unit \"code_interpreter\" at code_interpreter.v(1) due to previous errors" {  } { { "code_interpreter.v" "" { Text "C:/Users/saee_/Desktop/ComputerArchitectureProject-CPU/code_interpreter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1612719089531 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612719089532 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 07 21:01:29 2021 " "Processing ended: Sun Feb 07 21:01:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612719089532 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612719089532 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612719089532 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612719089532 ""}
