// Seed: 1266454213
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    input  wire id_2,
    output wor  id_3
);
  id_5(
      1, id_1, id_5, 1, -id_5
  );
  always disable id_6;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input wire id_3,
    output wor id_4
);
  supply1 id_6 = id_6;
  assign id_6 = 1;
  assign id_2 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_2
  );
  initial begin : LABEL_0
    id_2 = id_1 == id_0;
    $display(1'b0, id_6);
    disable id_8;
    deassign id_2;
  end
endmodule
