digraph ingress {
cond_8 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.sip.$valid == 1\l\l
 "];
cond_9 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.ipv4.protocol == 240\l\l
 "];
tbl_drop [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_drop\l\l
W:\l
 ig_intr_md_for_dprsr.drop_ctl\l
 "];
tbl_start_first_pass_revf [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_start_first_pass_revf\l\l
R:\l
 hdr.sip.m_0\l
 ig_intr_md.ingress_port\l
\lW:\l
 hdr.sip_meta.$valid\l
 hdr.sip_meta.curr_round\l
 hdr.sip_meta.v_0\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_2\l
 hdr.sip_meta.v_3\l
 ig_md.sip_tmp.i_0\l
 hdr.sip_meta.dest_port\l
 "];
cond_10 [ shape=record, style="filled", fillcolor=cornsilk, label="hdr.ipv4.protocol == 241 && hdr.sip_meta.revf_result != 0\l\l
 "];
tbl_halfsiphash591 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_halfsiphash591\l\l
W:\l
 hdr.ipv4.protocol\l
 "];
tbl_sip_1_odd [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_1_odd\l\l
R:\l
 hdr.sip_meta.v_3\l
 ig_md.sip_tmp.i_0\l
\lW:\l
 hdr.sip_meta.v_3\l
 "];
tbl_start_first_pass_svf [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_start_first_pass_svf\l\l
R:\l
 hdr.sip.m_4\l
\lW:\l
 hdr.sip_meta.curr_round\l
 hdr.sip_meta.v_0\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_2\l
 hdr.sip_meta.v_3\l
 hdr.sip.m_0\l
 hdr.sip.m_1\l
 hdr.sip.m_2\l
 hdr.sip.m_3\l
 ig_md.sip_tmp.i_0\l
 "];
tb_start_round_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tb_start_round_0\l\l
M:\l
 hdr.sip_meta.curr_round\l
\lR:\l
 hdr.sip.m_0\l
 hdr.sip.m_2\l
 hdr.sip_meta.v_2\l
\lW:\l
 ig_md.sip_tmp.i_0\l
 hdr.sip_meta.v_2\l
 "];
tbl_halfsiphash595 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_halfsiphash595\l\l
W:\l
 hdr.ipv4.protocol\l
 "];
tbl_sip_1_a [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_1_a\l\l
R:\l
 hdr.sip_meta.v_0\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_2\l
 hdr.sip_meta.v_3\l
\lW:\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_1\l
 "];
tbl_sip_1_b [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_1_b\l\l
R:\l
 hdr.sip_meta.v_3\l
\lW:\l
 ig_md.sip_tmp.a_3\l
 "];
tbl_sip_2_a [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_2_a\l\l
R:\l
 ig_md.sip_tmp.a_1\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_3\l
 ig_md.sip_tmp.a_2\l
\lW:\l
 ig_md.sip_tmp.i_1\l
 ig_md.sip_tmp.i_3\l
 ig_md.sip_tmp.i_0\l
 ig_md.sip_tmp.i_2\l
 "];
tbl_sip_3_a [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_3_a\l\l
R:\l
 ig_md.sip_tmp.i_2\l
 ig_md.sip_tmp.i_1\l
 ig_md.sip_tmp.i_0\l
 ig_md.sip_tmp.i_3\l
\lW:\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_1\l
 "];
tbl_sip_3_b [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_3_b\l\l
W:\l
 ig_md.sip_tmp.a_3\l
 "];
tbl_sip_4_a [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_4_a\l\l
R:\l
 ig_md.sip_tmp.a_1\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_3\l
 ig_md.sip_tmp.a_0\l
\lW:\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_3\l
 hdr.sip_meta.v_2\l
 "];
tbl_sip_4_b_odd [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_4_b_odd\l\l
R:\l
 ig_md.sip_tmp.a_0\l
\lW:\l
 hdr.sip_meta.v_0\l
 "];
tbl_sip_1_a_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_1_a_0\l\l
R:\l
 hdr.sip_meta.v_0\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_2\l
 hdr.sip_meta.v_3\l
\lW:\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_1\l
 "];
tbl_sip_1_b_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_1_b_0\l\l
R:\l
 hdr.sip_meta.v_3\l
\lW:\l
 ig_md.sip_tmp.a_3\l
 "];
tbl_sip_2_a_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_2_a_0\l\l
R:\l
 ig_md.sip_tmp.a_1\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_3\l
 ig_md.sip_tmp.a_2\l
\lW:\l
 ig_md.sip_tmp.i_1\l
 ig_md.sip_tmp.i_3\l
 ig_md.sip_tmp.i_0\l
 ig_md.sip_tmp.i_2\l
 "];
tbl_sip_3_a_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_3_a_0\l\l
R:\l
 ig_md.sip_tmp.i_2\l
 ig_md.sip_tmp.i_1\l
 ig_md.sip_tmp.i_0\l
 ig_md.sip_tmp.i_3\l
\lW:\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.a_1\l
 "];
tbl_sip_3_b_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_3_b_0\l\l
W:\l
 ig_md.sip_tmp.a_3\l
 "];
tb_pre_end_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tb_pre_end_0\l\l
M:\l
 hdr.sip_meta.curr_round\l
\lR:\l
 hdr.sip.m_0\l
 hdr.sip.m_2\l
\lW:\l
 ig_md.sip_tmp.i_0\l
 "];
tbl_sip_4_a_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_4_a_0\l\l
R:\l
 ig_md.sip_tmp.a_1\l
 ig_md.sip_tmp.a_2\l
 ig_md.sip_tmp.a_3\l
 ig_md.sip_tmp.a_0\l
\lW:\l
 hdr.sip_meta.v_1\l
 hdr.sip_meta.v_3\l
 hdr.sip_meta.v_2\l
 "];
tbl_sip_4_b_even [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_sip_4_b_even\l\l
R:\l
 ig_md.sip_tmp.a_0\l
 ig_md.sip_tmp.i_0\l
\lW:\l
 hdr.sip_meta.v_0\l
 "];
tbl_get_rnd_bit [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_get_rnd_bit\l\l
W:\l
 ig_md.rnd_bit\l
 "];
cond_11 [ shape=record, style="filled", fillcolor=cornsilk, label="ig_md.rnd_bit == 0\l\l
 "];
tbl_halfsiphash627 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_halfsiphash627\l\l
W:\l
 ig_md.rnd_port_for_recirc\l
 "];
tbl_halfsiphash629 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_halfsiphash629\l\l
W:\l
 ig_md.rnd_port_for_recirc\l
 "];
tb_recirc_decision_0 [ shape=record, style="filled", fillcolor=cornsilk, label="tb_recirc_decision_0\l\l
M:\l
 hdr.sip_meta.curr_round\l
 hdr.ipv4.protocol\l
\lR:\l
 ig_md.rnd_port_for_recirc\l
 hdr.sip_meta.dest_port\l
\lW:\l
 hdr.sip_meta.curr_round\l
 ig_intr_md_for_tm.ucast_egress_port\l
 hdr.sip.m_1\l
 hdr.sip.m_2\l
 hdr.sip.m_3\l
 hdr.sip.m_0\l
 hdr.sip_meta.$valid\l
 "];
tbl_halfsiphash585 [ shape=record, style="filled", fillcolor=cornsilk, label="tbl_halfsiphash585\l\l
 "];
    PARSER -> cond_8
    cond_8 -> cond_9
    PARSER -> cond_8
    cond_8 -> tbl_drop
    cond_9 -> tbl_start_first_pass_revf
    cond_9 -> cond_10
    tbl_start_first_pass_revf -> tbl_halfsiphash591
    tbl_halfsiphash591 -> tbl_sip_1_odd
    cond_10 -> tbl_start_first_pass_svf
    cond_10 -> tb_start_round_0
    tb_start_round_0 -> tbl_sip_1_odd
    tbl_start_first_pass_svf -> tbl_halfsiphash595
    tbl_halfsiphash595 -> tbl_sip_1_odd
    tbl_sip_1_odd -> tbl_sip_1_a
    tbl_sip_1_a -> tbl_sip_1_b
    tbl_sip_1_b -> tbl_sip_2_a
    tbl_sip_2_a -> tbl_sip_3_a
    tbl_sip_3_a -> tbl_sip_3_b
    tbl_sip_3_b -> tbl_sip_4_a
    tbl_sip_4_a -> tbl_sip_4_b_odd
    tbl_sip_4_b_odd -> tbl_sip_1_a_0
    tbl_sip_1_a_0 -> tbl_sip_1_b_0
    tbl_sip_1_b_0 -> tbl_sip_2_a_0
    tbl_sip_2_a_0 -> tbl_sip_3_a_0
    tbl_sip_3_a_0 -> tbl_sip_3_b_0
    tbl_sip_3_b_0 -> tb_pre_end_0
    tb_pre_end_0 -> tbl_sip_4_a_0
    tbl_sip_4_a_0 -> tbl_sip_4_b_even
    tbl_sip_4_b_even -> tbl_get_rnd_bit
    tbl_get_rnd_bit -> cond_11
    cond_11 -> tbl_halfsiphash627
    cond_11 -> tbl_halfsiphash629
    tbl_halfsiphash627 -> tb_recirc_decision_0
    tbl_halfsiphash629 -> tb_recirc_decision_0
    tb_recirc_decision_0 -> DEPARSER
    tbl_drop -> tbl_halfsiphash585
    tbl_halfsiphash585 -> DEPARSER
}
