# Generating "C:\Users\Usuario_UMA\Downloads\mcs_basico3_rl_2023\activehdl\fsm_calcpotencia\fsm_calcpotencia\compile\fsm_calcpotencia.vhd" from "C:/Users/Usuario_UMA/Downloads/mcs_basico3_rl_2023/activehdl/fsm_calcpotencia/fsm_calcpotencia/src/fsm_calcpotencia.asf"
# Loading State Diagram data...
# Synthesis attributes will be generated for "Synopsys FPGA Express"
# Generating interface file...
# HDL code generation successful. 0 error(s), 0 warning(s)
