TOOL:	ncxlmode	10.20-s073: Started on Mar 16, 2019 at 15:19:41 CDT
/softwares/Linux/cadence/INCISIV102/tools.lnx86/bin/ncxlmode
	+delay_mode_path
	+typdelays
	-l
	simout.tmp
	/home/grads/l/lchenjie/lchenjie/cadence/Flip-Flop_simulate_run1/testfixture.template
	-f /home/grads/l/lchenjie/lchenjie/cadence/Flip-Flop_simulate_run1/verilog.inpfiles
		/softwares/Common/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v
		/softwares/Common/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v
		ihnl/cds0/netlist
		ihnl/cds1/netlist
		ihnl/cds2/netlist
		hdlFilesDir/cds_globals.v
	+nostdout
	+nocopyright
	+elaborate
	+ncvlogargs+" -neverwarn -nostdout -nocopyright "
	+ncelabargs+" -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/1ns -nostdout -nocopyright"
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
SOFTINCLUDE $SYSTEM_CDS_LIB_DIR/cds.lib
|
ncxlmode: *W,DLCVAR (/home/grads/l/lchenjie/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
vdc  V0 ( .PLUS(cds_globals.vdd_), .MINUS(cds_globals.gnd_));
      |
ncelab: *E,CUVMUR (./ihnl/cds2/netlist,20|6): instance 'test.top@cdsModule_1<module>.V0' of design unit 'vdc' is unresolved in 'worklib.cdsModule_1:verilog'.
ncxlmode: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncxlmode	10.20-s073: Exiting on Mar 16, 2019 at 15:19:42 CDT  (total: 00:00:01)
