#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug 30 21:58:22 2020
# Process ID: 14292
# Current directory: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16144 D:\Dokumenty\AGH\SDUP\Projekt\drugi projekt\fpga_censor\censor_axi\censor_axi.xpr
# Log file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/vivado.log
# Journal file: D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.xpr}
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name censor_ip_v1_0_project -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi\ projekt/fpga_censor/censor_axi/censor_axi.tmp/censor_ip_v1_0_project} {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0/component.xml}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {d:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/ip_repo/censor_ip_1.0}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:censor_ip:1.0 [get_ips  mb_design_censor_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips mb_design_censor_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
catch { config_ip_cache -export [get_ips -all mb_design_censor_ip_0_0] }
export_ip_user_files -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}]
launch_runs -jobs 4 mb_design_censor_ip_0_0_synth_1
export_simulation -of_objects [get_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.srcs/sources_1/bd/mb_design/mb_design.bd}}] -directory {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files} -ipstatic_source_dir {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/modelsim} {questa=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/questa} {riviera=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/riviera} {activehdl=D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
launch_sdk -workspace {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk} -hwspec {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
launch_sdk -workspace {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk} -hwspec {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/mb_design_wrapper.hdf}
update_files -from_files {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/censor_axi.sdk/censor_axii/Debug/censor_axii.elf}} -to_files D:/Dokumenty/AGH/SDUP/Projekt/fpga_censor/censor_axi/censor_axi.sdk/censor_axii/Debug/censor_axii.elf -filesets [get_filesets *]
launch_simulation
launch_simulation
source mb_design_tb.tcl
run all
run all
launch_runs synth_1 -jobs 4
wait_on_run synth_1
save_wave_config {D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}}
set_property xsim.view {{D:/Dokumenty/AGH/SDUP/Projekt/drugi projekt/fpga_censor/censor_axi/mb_design_tb_behav.wcfg}} [get_filesets sim_1]
close_sim
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 4
wait_on_run impl_1
